# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.13

# Default target executed when no arguments are given to make.
default_target: all

.PHONY : default_target

# Allow only one "make -f Makefile2" at a time, but pass parallelism.
.NOTPARALLEL:


#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:


# Remove some rules from gmake that .SUFFIXES does not remove.
SUFFIXES =

.SUFFIXES: .hpux_make_needs_suffix_list


# Suppress display of executed commands.
$(VERBOSE).SILENT:


# A target that is always out of date.
cmake_force:

.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake

# The command to remove a file.
RM = /home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -E remove -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/neshragh/pluscolon/assign/vtr-verilog-to-routing

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug

#=============================================================================
# Targets provided globally by CMake.

# Special rule for the target install/strip
install/strip: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip

# Special rule for the target install/strip
install/strip/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip/fast

# Special rule for the target install
install: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -P cmake_install.cmake
.PHONY : install

# Special rule for the target install
install/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -P cmake_install.cmake
.PHONY : install/fast

# Special rule for the target list_install_components
list_install_components:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Available install components are: \"Unspecified\""
.PHONY : list_install_components

# Special rule for the target list_install_components
list_install_components/fast: list_install_components

.PHONY : list_install_components/fast

# Special rule for the target rebuild_cache
rebuild_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake to regenerate build system..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR)
.PHONY : rebuild_cache

# Special rule for the target rebuild_cache
rebuild_cache/fast: rebuild_cache

.PHONY : rebuild_cache/fast

# Special rule for the target install/local
install/local: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local

# Special rule for the target install/local
install/local/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local/fast

# Special rule for the target test
test:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running tests..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/ctest --force-new-ctest-process $(ARGS)
.PHONY : test

# Special rule for the target test
test/fast: test

.PHONY : test/fast

# Special rule for the target edit_cache
edit_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "No interactive CMake dialog available..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -E echo No\ interactive\ CMake\ dialog\ available.
.PHONY : edit_cache

# Special rule for the target edit_cache
edit_cache/fast: edit_cache

.PHONY : edit_cache/fast

# The main all target
all: cmake_check_build_system
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(CMAKE_COMMAND) -E cmake_progress_start /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/CMakeFiles /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/CMakeFiles/progress.marks
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 abc/all
	$(CMAKE_COMMAND) -E cmake_progress_start /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/CMakeFiles 0
.PHONY : all

# The main clean target
clean:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 abc/clean
.PHONY : clean

# The main clean target
clean/fast: clean

.PHONY : clean/fast

# Prepare targets for installation.
preinstall: all
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 abc/preinstall
.PHONY : preinstall

# Prepare targets for installation.
preinstall/fast:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 abc/preinstall
.PHONY : preinstall/fast

# clear depends
depend:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1
.PHONY : depend

# Convenience name for target.
abc/CMakeFiles/abc.dir/rule:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 abc/CMakeFiles/abc.dir/rule
.PHONY : abc/CMakeFiles/abc.dir/rule

# Convenience name for target.
abc: abc/CMakeFiles/abc.dir/rule

.PHONY : abc

# fast build rule for target.
abc/fast:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/abc.dir/build.make abc/CMakeFiles/abc.dir/build
.PHONY : abc/fast

# Convenience name for target.
abc/CMakeFiles/libabc.dir/rule:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 abc/CMakeFiles/libabc.dir/rule
.PHONY : abc/CMakeFiles/libabc.dir/rule

# Convenience name for target.
libabc: abc/CMakeFiles/libabc.dir/rule

.PHONY : libabc

# fast build rule for target.
libabc/fast:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/build
.PHONY : libabc/fast

# Convenience name for target.
abc/CMakeFiles/libabc-pic.dir/rule:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 abc/CMakeFiles/libabc-pic.dir/rule
.PHONY : abc/CMakeFiles/libabc-pic.dir/rule

# Convenience name for target.
libabc-pic: abc/CMakeFiles/libabc-pic.dir/rule

.PHONY : libabc-pic

# fast build rule for target.
libabc-pic/fast:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/build
.PHONY : libabc-pic/fast

src/aig/aig/aigCanon.o: src/aig/aig/aigCanon.c.o

.PHONY : src/aig/aig/aigCanon.o

# target to build an object file
src/aig/aig/aigCanon.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigCanon.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigCanon.c.o
.PHONY : src/aig/aig/aigCanon.c.o

src/aig/aig/aigCanon.i: src/aig/aig/aigCanon.c.i

.PHONY : src/aig/aig/aigCanon.i

# target to preprocess a source file
src/aig/aig/aigCanon.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigCanon.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigCanon.c.i
.PHONY : src/aig/aig/aigCanon.c.i

src/aig/aig/aigCanon.s: src/aig/aig/aigCanon.c.s

.PHONY : src/aig/aig/aigCanon.s

# target to generate assembly for a file
src/aig/aig/aigCanon.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigCanon.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigCanon.c.s
.PHONY : src/aig/aig/aigCanon.c.s

src/aig/aig/aigCheck.o: src/aig/aig/aigCheck.c.o

.PHONY : src/aig/aig/aigCheck.o

# target to build an object file
src/aig/aig/aigCheck.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigCheck.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigCheck.c.o
.PHONY : src/aig/aig/aigCheck.c.o

src/aig/aig/aigCheck.i: src/aig/aig/aigCheck.c.i

.PHONY : src/aig/aig/aigCheck.i

# target to preprocess a source file
src/aig/aig/aigCheck.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigCheck.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigCheck.c.i
.PHONY : src/aig/aig/aigCheck.c.i

src/aig/aig/aigCheck.s: src/aig/aig/aigCheck.c.s

.PHONY : src/aig/aig/aigCheck.s

# target to generate assembly for a file
src/aig/aig/aigCheck.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigCheck.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigCheck.c.s
.PHONY : src/aig/aig/aigCheck.c.s

src/aig/aig/aigCuts.o: src/aig/aig/aigCuts.c.o

.PHONY : src/aig/aig/aigCuts.o

# target to build an object file
src/aig/aig/aigCuts.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigCuts.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigCuts.c.o
.PHONY : src/aig/aig/aigCuts.c.o

src/aig/aig/aigCuts.i: src/aig/aig/aigCuts.c.i

.PHONY : src/aig/aig/aigCuts.i

# target to preprocess a source file
src/aig/aig/aigCuts.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigCuts.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigCuts.c.i
.PHONY : src/aig/aig/aigCuts.c.i

src/aig/aig/aigCuts.s: src/aig/aig/aigCuts.c.s

.PHONY : src/aig/aig/aigCuts.s

# target to generate assembly for a file
src/aig/aig/aigCuts.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigCuts.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigCuts.c.s
.PHONY : src/aig/aig/aigCuts.c.s

src/aig/aig/aigDfs.o: src/aig/aig/aigDfs.c.o

.PHONY : src/aig/aig/aigDfs.o

# target to build an object file
src/aig/aig/aigDfs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigDfs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigDfs.c.o
.PHONY : src/aig/aig/aigDfs.c.o

src/aig/aig/aigDfs.i: src/aig/aig/aigDfs.c.i

.PHONY : src/aig/aig/aigDfs.i

# target to preprocess a source file
src/aig/aig/aigDfs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigDfs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigDfs.c.i
.PHONY : src/aig/aig/aigDfs.c.i

src/aig/aig/aigDfs.s: src/aig/aig/aigDfs.c.s

.PHONY : src/aig/aig/aigDfs.s

# target to generate assembly for a file
src/aig/aig/aigDfs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigDfs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigDfs.c.s
.PHONY : src/aig/aig/aigDfs.c.s

src/aig/aig/aigDup.o: src/aig/aig/aigDup.c.o

.PHONY : src/aig/aig/aigDup.o

# target to build an object file
src/aig/aig/aigDup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigDup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigDup.c.o
.PHONY : src/aig/aig/aigDup.c.o

src/aig/aig/aigDup.i: src/aig/aig/aigDup.c.i

.PHONY : src/aig/aig/aigDup.i

# target to preprocess a source file
src/aig/aig/aigDup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigDup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigDup.c.i
.PHONY : src/aig/aig/aigDup.c.i

src/aig/aig/aigDup.s: src/aig/aig/aigDup.c.s

.PHONY : src/aig/aig/aigDup.s

# target to generate assembly for a file
src/aig/aig/aigDup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigDup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigDup.c.s
.PHONY : src/aig/aig/aigDup.c.s

src/aig/aig/aigFanout.o: src/aig/aig/aigFanout.c.o

.PHONY : src/aig/aig/aigFanout.o

# target to build an object file
src/aig/aig/aigFanout.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigFanout.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigFanout.c.o
.PHONY : src/aig/aig/aigFanout.c.o

src/aig/aig/aigFanout.i: src/aig/aig/aigFanout.c.i

.PHONY : src/aig/aig/aigFanout.i

# target to preprocess a source file
src/aig/aig/aigFanout.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigFanout.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigFanout.c.i
.PHONY : src/aig/aig/aigFanout.c.i

src/aig/aig/aigFanout.s: src/aig/aig/aigFanout.c.s

.PHONY : src/aig/aig/aigFanout.s

# target to generate assembly for a file
src/aig/aig/aigFanout.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigFanout.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigFanout.c.s
.PHONY : src/aig/aig/aigFanout.c.s

src/aig/aig/aigFrames.o: src/aig/aig/aigFrames.c.o

.PHONY : src/aig/aig/aigFrames.o

# target to build an object file
src/aig/aig/aigFrames.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigFrames.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigFrames.c.o
.PHONY : src/aig/aig/aigFrames.c.o

src/aig/aig/aigFrames.i: src/aig/aig/aigFrames.c.i

.PHONY : src/aig/aig/aigFrames.i

# target to preprocess a source file
src/aig/aig/aigFrames.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigFrames.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigFrames.c.i
.PHONY : src/aig/aig/aigFrames.c.i

src/aig/aig/aigFrames.s: src/aig/aig/aigFrames.c.s

.PHONY : src/aig/aig/aigFrames.s

# target to generate assembly for a file
src/aig/aig/aigFrames.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigFrames.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigFrames.c.s
.PHONY : src/aig/aig/aigFrames.c.s

src/aig/aig/aigInter.o: src/aig/aig/aigInter.c.o

.PHONY : src/aig/aig/aigInter.o

# target to build an object file
src/aig/aig/aigInter.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigInter.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigInter.c.o
.PHONY : src/aig/aig/aigInter.c.o

src/aig/aig/aigInter.i: src/aig/aig/aigInter.c.i

.PHONY : src/aig/aig/aigInter.i

# target to preprocess a source file
src/aig/aig/aigInter.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigInter.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigInter.c.i
.PHONY : src/aig/aig/aigInter.c.i

src/aig/aig/aigInter.s: src/aig/aig/aigInter.c.s

.PHONY : src/aig/aig/aigInter.s

# target to generate assembly for a file
src/aig/aig/aigInter.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigInter.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigInter.c.s
.PHONY : src/aig/aig/aigInter.c.s

src/aig/aig/aigJust.o: src/aig/aig/aigJust.c.o

.PHONY : src/aig/aig/aigJust.o

# target to build an object file
src/aig/aig/aigJust.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigJust.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigJust.c.o
.PHONY : src/aig/aig/aigJust.c.o

src/aig/aig/aigJust.i: src/aig/aig/aigJust.c.i

.PHONY : src/aig/aig/aigJust.i

# target to preprocess a source file
src/aig/aig/aigJust.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigJust.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigJust.c.i
.PHONY : src/aig/aig/aigJust.c.i

src/aig/aig/aigJust.s: src/aig/aig/aigJust.c.s

.PHONY : src/aig/aig/aigJust.s

# target to generate assembly for a file
src/aig/aig/aigJust.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigJust.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigJust.c.s
.PHONY : src/aig/aig/aigJust.c.s

src/aig/aig/aigMan.o: src/aig/aig/aigMan.c.o

.PHONY : src/aig/aig/aigMan.o

# target to build an object file
src/aig/aig/aigMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigMan.c.o
.PHONY : src/aig/aig/aigMan.c.o

src/aig/aig/aigMan.i: src/aig/aig/aigMan.c.i

.PHONY : src/aig/aig/aigMan.i

# target to preprocess a source file
src/aig/aig/aigMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigMan.c.i
.PHONY : src/aig/aig/aigMan.c.i

src/aig/aig/aigMan.s: src/aig/aig/aigMan.c.s

.PHONY : src/aig/aig/aigMan.s

# target to generate assembly for a file
src/aig/aig/aigMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigMan.c.s
.PHONY : src/aig/aig/aigMan.c.s

src/aig/aig/aigMem.o: src/aig/aig/aigMem.c.o

.PHONY : src/aig/aig/aigMem.o

# target to build an object file
src/aig/aig/aigMem.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigMem.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigMem.c.o
.PHONY : src/aig/aig/aigMem.c.o

src/aig/aig/aigMem.i: src/aig/aig/aigMem.c.i

.PHONY : src/aig/aig/aigMem.i

# target to preprocess a source file
src/aig/aig/aigMem.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigMem.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigMem.c.i
.PHONY : src/aig/aig/aigMem.c.i

src/aig/aig/aigMem.s: src/aig/aig/aigMem.c.s

.PHONY : src/aig/aig/aigMem.s

# target to generate assembly for a file
src/aig/aig/aigMem.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigMem.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigMem.c.s
.PHONY : src/aig/aig/aigMem.c.s

src/aig/aig/aigMffc.o: src/aig/aig/aigMffc.c.o

.PHONY : src/aig/aig/aigMffc.o

# target to build an object file
src/aig/aig/aigMffc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigMffc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigMffc.c.o
.PHONY : src/aig/aig/aigMffc.c.o

src/aig/aig/aigMffc.i: src/aig/aig/aigMffc.c.i

.PHONY : src/aig/aig/aigMffc.i

# target to preprocess a source file
src/aig/aig/aigMffc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigMffc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigMffc.c.i
.PHONY : src/aig/aig/aigMffc.c.i

src/aig/aig/aigMffc.s: src/aig/aig/aigMffc.c.s

.PHONY : src/aig/aig/aigMffc.s

# target to generate assembly for a file
src/aig/aig/aigMffc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigMffc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigMffc.c.s
.PHONY : src/aig/aig/aigMffc.c.s

src/aig/aig/aigObj.o: src/aig/aig/aigObj.c.o

.PHONY : src/aig/aig/aigObj.o

# target to build an object file
src/aig/aig/aigObj.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigObj.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigObj.c.o
.PHONY : src/aig/aig/aigObj.c.o

src/aig/aig/aigObj.i: src/aig/aig/aigObj.c.i

.PHONY : src/aig/aig/aigObj.i

# target to preprocess a source file
src/aig/aig/aigObj.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigObj.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigObj.c.i
.PHONY : src/aig/aig/aigObj.c.i

src/aig/aig/aigObj.s: src/aig/aig/aigObj.c.s

.PHONY : src/aig/aig/aigObj.s

# target to generate assembly for a file
src/aig/aig/aigObj.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigObj.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigObj.c.s
.PHONY : src/aig/aig/aigObj.c.s

src/aig/aig/aigOper.o: src/aig/aig/aigOper.c.o

.PHONY : src/aig/aig/aigOper.o

# target to build an object file
src/aig/aig/aigOper.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigOper.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigOper.c.o
.PHONY : src/aig/aig/aigOper.c.o

src/aig/aig/aigOper.i: src/aig/aig/aigOper.c.i

.PHONY : src/aig/aig/aigOper.i

# target to preprocess a source file
src/aig/aig/aigOper.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigOper.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigOper.c.i
.PHONY : src/aig/aig/aigOper.c.i

src/aig/aig/aigOper.s: src/aig/aig/aigOper.c.s

.PHONY : src/aig/aig/aigOper.s

# target to generate assembly for a file
src/aig/aig/aigOper.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigOper.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigOper.c.s
.PHONY : src/aig/aig/aigOper.c.s

src/aig/aig/aigOrder.o: src/aig/aig/aigOrder.c.o

.PHONY : src/aig/aig/aigOrder.o

# target to build an object file
src/aig/aig/aigOrder.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigOrder.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigOrder.c.o
.PHONY : src/aig/aig/aigOrder.c.o

src/aig/aig/aigOrder.i: src/aig/aig/aigOrder.c.i

.PHONY : src/aig/aig/aigOrder.i

# target to preprocess a source file
src/aig/aig/aigOrder.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigOrder.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigOrder.c.i
.PHONY : src/aig/aig/aigOrder.c.i

src/aig/aig/aigOrder.s: src/aig/aig/aigOrder.c.s

.PHONY : src/aig/aig/aigOrder.s

# target to generate assembly for a file
src/aig/aig/aigOrder.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigOrder.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigOrder.c.s
.PHONY : src/aig/aig/aigOrder.c.s

src/aig/aig/aigPack.o: src/aig/aig/aigPack.c.o

.PHONY : src/aig/aig/aigPack.o

# target to build an object file
src/aig/aig/aigPack.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPack.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPack.c.o
.PHONY : src/aig/aig/aigPack.c.o

src/aig/aig/aigPack.i: src/aig/aig/aigPack.c.i

.PHONY : src/aig/aig/aigPack.i

# target to preprocess a source file
src/aig/aig/aigPack.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPack.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPack.c.i
.PHONY : src/aig/aig/aigPack.c.i

src/aig/aig/aigPack.s: src/aig/aig/aigPack.c.s

.PHONY : src/aig/aig/aigPack.s

# target to generate assembly for a file
src/aig/aig/aigPack.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPack.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPack.c.s
.PHONY : src/aig/aig/aigPack.c.s

src/aig/aig/aigPart.o: src/aig/aig/aigPart.c.o

.PHONY : src/aig/aig/aigPart.o

# target to build an object file
src/aig/aig/aigPart.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPart.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPart.c.o
.PHONY : src/aig/aig/aigPart.c.o

src/aig/aig/aigPart.i: src/aig/aig/aigPart.c.i

.PHONY : src/aig/aig/aigPart.i

# target to preprocess a source file
src/aig/aig/aigPart.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPart.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPart.c.i
.PHONY : src/aig/aig/aigPart.c.i

src/aig/aig/aigPart.s: src/aig/aig/aigPart.c.s

.PHONY : src/aig/aig/aigPart.s

# target to generate assembly for a file
src/aig/aig/aigPart.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPart.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPart.c.s
.PHONY : src/aig/aig/aigPart.c.s

src/aig/aig/aigPartReg.o: src/aig/aig/aigPartReg.c.o

.PHONY : src/aig/aig/aigPartReg.o

# target to build an object file
src/aig/aig/aigPartReg.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPartReg.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPartReg.c.o
.PHONY : src/aig/aig/aigPartReg.c.o

src/aig/aig/aigPartReg.i: src/aig/aig/aigPartReg.c.i

.PHONY : src/aig/aig/aigPartReg.i

# target to preprocess a source file
src/aig/aig/aigPartReg.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPartReg.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPartReg.c.i
.PHONY : src/aig/aig/aigPartReg.c.i

src/aig/aig/aigPartReg.s: src/aig/aig/aigPartReg.c.s

.PHONY : src/aig/aig/aigPartReg.s

# target to generate assembly for a file
src/aig/aig/aigPartReg.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPartReg.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPartReg.c.s
.PHONY : src/aig/aig/aigPartReg.c.s

src/aig/aig/aigPartSat.o: src/aig/aig/aigPartSat.c.o

.PHONY : src/aig/aig/aigPartSat.o

# target to build an object file
src/aig/aig/aigPartSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPartSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPartSat.c.o
.PHONY : src/aig/aig/aigPartSat.c.o

src/aig/aig/aigPartSat.i: src/aig/aig/aigPartSat.c.i

.PHONY : src/aig/aig/aigPartSat.i

# target to preprocess a source file
src/aig/aig/aigPartSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPartSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPartSat.c.i
.PHONY : src/aig/aig/aigPartSat.c.i

src/aig/aig/aigPartSat.s: src/aig/aig/aigPartSat.c.s

.PHONY : src/aig/aig/aigPartSat.s

# target to generate assembly for a file
src/aig/aig/aigPartSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigPartSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigPartSat.c.s
.PHONY : src/aig/aig/aigPartSat.c.s

src/aig/aig/aigRepr.o: src/aig/aig/aigRepr.c.o

.PHONY : src/aig/aig/aigRepr.o

# target to build an object file
src/aig/aig/aigRepr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigRepr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigRepr.c.o
.PHONY : src/aig/aig/aigRepr.c.o

src/aig/aig/aigRepr.i: src/aig/aig/aigRepr.c.i

.PHONY : src/aig/aig/aigRepr.i

# target to preprocess a source file
src/aig/aig/aigRepr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigRepr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigRepr.c.i
.PHONY : src/aig/aig/aigRepr.c.i

src/aig/aig/aigRepr.s: src/aig/aig/aigRepr.c.s

.PHONY : src/aig/aig/aigRepr.s

# target to generate assembly for a file
src/aig/aig/aigRepr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigRepr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigRepr.c.s
.PHONY : src/aig/aig/aigRepr.c.s

src/aig/aig/aigRet.o: src/aig/aig/aigRet.c.o

.PHONY : src/aig/aig/aigRet.o

# target to build an object file
src/aig/aig/aigRet.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigRet.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigRet.c.o
.PHONY : src/aig/aig/aigRet.c.o

src/aig/aig/aigRet.i: src/aig/aig/aigRet.c.i

.PHONY : src/aig/aig/aigRet.i

# target to preprocess a source file
src/aig/aig/aigRet.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigRet.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigRet.c.i
.PHONY : src/aig/aig/aigRet.c.i

src/aig/aig/aigRet.s: src/aig/aig/aigRet.c.s

.PHONY : src/aig/aig/aigRet.s

# target to generate assembly for a file
src/aig/aig/aigRet.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigRet.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigRet.c.s
.PHONY : src/aig/aig/aigRet.c.s

src/aig/aig/aigRetF.o: src/aig/aig/aigRetF.c.o

.PHONY : src/aig/aig/aigRetF.o

# target to build an object file
src/aig/aig/aigRetF.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigRetF.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigRetF.c.o
.PHONY : src/aig/aig/aigRetF.c.o

src/aig/aig/aigRetF.i: src/aig/aig/aigRetF.c.i

.PHONY : src/aig/aig/aigRetF.i

# target to preprocess a source file
src/aig/aig/aigRetF.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigRetF.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigRetF.c.i
.PHONY : src/aig/aig/aigRetF.c.i

src/aig/aig/aigRetF.s: src/aig/aig/aigRetF.c.s

.PHONY : src/aig/aig/aigRetF.s

# target to generate assembly for a file
src/aig/aig/aigRetF.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigRetF.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigRetF.c.s
.PHONY : src/aig/aig/aigRetF.c.s

src/aig/aig/aigScl.o: src/aig/aig/aigScl.c.o

.PHONY : src/aig/aig/aigScl.o

# target to build an object file
src/aig/aig/aigScl.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigScl.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigScl.c.o
.PHONY : src/aig/aig/aigScl.c.o

src/aig/aig/aigScl.i: src/aig/aig/aigScl.c.i

.PHONY : src/aig/aig/aigScl.i

# target to preprocess a source file
src/aig/aig/aigScl.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigScl.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigScl.c.i
.PHONY : src/aig/aig/aigScl.c.i

src/aig/aig/aigScl.s: src/aig/aig/aigScl.c.s

.PHONY : src/aig/aig/aigScl.s

# target to generate assembly for a file
src/aig/aig/aigScl.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigScl.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigScl.c.s
.PHONY : src/aig/aig/aigScl.c.s

src/aig/aig/aigShow.o: src/aig/aig/aigShow.c.o

.PHONY : src/aig/aig/aigShow.o

# target to build an object file
src/aig/aig/aigShow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigShow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigShow.c.o
.PHONY : src/aig/aig/aigShow.c.o

src/aig/aig/aigShow.i: src/aig/aig/aigShow.c.i

.PHONY : src/aig/aig/aigShow.i

# target to preprocess a source file
src/aig/aig/aigShow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigShow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigShow.c.i
.PHONY : src/aig/aig/aigShow.c.i

src/aig/aig/aigShow.s: src/aig/aig/aigShow.c.s

.PHONY : src/aig/aig/aigShow.s

# target to generate assembly for a file
src/aig/aig/aigShow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigShow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigShow.c.s
.PHONY : src/aig/aig/aigShow.c.s

src/aig/aig/aigSplit.o: src/aig/aig/aigSplit.c.o

.PHONY : src/aig/aig/aigSplit.o

# target to build an object file
src/aig/aig/aigSplit.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigSplit.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigSplit.c.o
.PHONY : src/aig/aig/aigSplit.c.o

src/aig/aig/aigSplit.i: src/aig/aig/aigSplit.c.i

.PHONY : src/aig/aig/aigSplit.i

# target to preprocess a source file
src/aig/aig/aigSplit.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigSplit.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigSplit.c.i
.PHONY : src/aig/aig/aigSplit.c.i

src/aig/aig/aigSplit.s: src/aig/aig/aigSplit.c.s

.PHONY : src/aig/aig/aigSplit.s

# target to generate assembly for a file
src/aig/aig/aigSplit.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigSplit.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigSplit.c.s
.PHONY : src/aig/aig/aigSplit.c.s

src/aig/aig/aigTable.o: src/aig/aig/aigTable.c.o

.PHONY : src/aig/aig/aigTable.o

# target to build an object file
src/aig/aig/aigTable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTable.c.o
.PHONY : src/aig/aig/aigTable.c.o

src/aig/aig/aigTable.i: src/aig/aig/aigTable.c.i

.PHONY : src/aig/aig/aigTable.i

# target to preprocess a source file
src/aig/aig/aigTable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTable.c.i
.PHONY : src/aig/aig/aigTable.c.i

src/aig/aig/aigTable.s: src/aig/aig/aigTable.c.s

.PHONY : src/aig/aig/aigTable.s

# target to generate assembly for a file
src/aig/aig/aigTable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTable.c.s
.PHONY : src/aig/aig/aigTable.c.s

src/aig/aig/aigTiming.o: src/aig/aig/aigTiming.c.o

.PHONY : src/aig/aig/aigTiming.o

# target to build an object file
src/aig/aig/aigTiming.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTiming.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTiming.c.o
.PHONY : src/aig/aig/aigTiming.c.o

src/aig/aig/aigTiming.i: src/aig/aig/aigTiming.c.i

.PHONY : src/aig/aig/aigTiming.i

# target to preprocess a source file
src/aig/aig/aigTiming.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTiming.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTiming.c.i
.PHONY : src/aig/aig/aigTiming.c.i

src/aig/aig/aigTiming.s: src/aig/aig/aigTiming.c.s

.PHONY : src/aig/aig/aigTiming.s

# target to generate assembly for a file
src/aig/aig/aigTiming.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTiming.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTiming.c.s
.PHONY : src/aig/aig/aigTiming.c.s

src/aig/aig/aigTruth.o: src/aig/aig/aigTruth.c.o

.PHONY : src/aig/aig/aigTruth.o

# target to build an object file
src/aig/aig/aigTruth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTruth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTruth.c.o
.PHONY : src/aig/aig/aigTruth.c.o

src/aig/aig/aigTruth.i: src/aig/aig/aigTruth.c.i

.PHONY : src/aig/aig/aigTruth.i

# target to preprocess a source file
src/aig/aig/aigTruth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTruth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTruth.c.i
.PHONY : src/aig/aig/aigTruth.c.i

src/aig/aig/aigTruth.s: src/aig/aig/aigTruth.c.s

.PHONY : src/aig/aig/aigTruth.s

# target to generate assembly for a file
src/aig/aig/aigTruth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTruth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTruth.c.s
.PHONY : src/aig/aig/aigTruth.c.s

src/aig/aig/aigTsim.o: src/aig/aig/aigTsim.c.o

.PHONY : src/aig/aig/aigTsim.o

# target to build an object file
src/aig/aig/aigTsim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTsim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTsim.c.o
.PHONY : src/aig/aig/aigTsim.c.o

src/aig/aig/aigTsim.i: src/aig/aig/aigTsim.c.i

.PHONY : src/aig/aig/aigTsim.i

# target to preprocess a source file
src/aig/aig/aigTsim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTsim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTsim.c.i
.PHONY : src/aig/aig/aigTsim.c.i

src/aig/aig/aigTsim.s: src/aig/aig/aigTsim.c.s

.PHONY : src/aig/aig/aigTsim.s

# target to generate assembly for a file
src/aig/aig/aigTsim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigTsim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigTsim.c.s
.PHONY : src/aig/aig/aigTsim.c.s

src/aig/aig/aigUtil.o: src/aig/aig/aigUtil.c.o

.PHONY : src/aig/aig/aigUtil.o

# target to build an object file
src/aig/aig/aigUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigUtil.c.o
.PHONY : src/aig/aig/aigUtil.c.o

src/aig/aig/aigUtil.i: src/aig/aig/aigUtil.c.i

.PHONY : src/aig/aig/aigUtil.i

# target to preprocess a source file
src/aig/aig/aigUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigUtil.c.i
.PHONY : src/aig/aig/aigUtil.c.i

src/aig/aig/aigUtil.s: src/aig/aig/aigUtil.c.s

.PHONY : src/aig/aig/aigUtil.s

# target to generate assembly for a file
src/aig/aig/aigUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigUtil.c.s
.PHONY : src/aig/aig/aigUtil.c.s

src/aig/aig/aigWin.o: src/aig/aig/aigWin.c.o

.PHONY : src/aig/aig/aigWin.o

# target to build an object file
src/aig/aig/aigWin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigWin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigWin.c.o
.PHONY : src/aig/aig/aigWin.c.o

src/aig/aig/aigWin.i: src/aig/aig/aigWin.c.i

.PHONY : src/aig/aig/aigWin.i

# target to preprocess a source file
src/aig/aig/aigWin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigWin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigWin.c.i
.PHONY : src/aig/aig/aigWin.c.i

src/aig/aig/aigWin.s: src/aig/aig/aigWin.c.s

.PHONY : src/aig/aig/aigWin.s

# target to generate assembly for a file
src/aig/aig/aigWin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/aig/aigWin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/aig/aigWin.c.s
.PHONY : src/aig/aig/aigWin.c.s

src/aig/gia/giaAgi.o: src/aig/gia/giaAgi.c.o

.PHONY : src/aig/gia/giaAgi.o

# target to build an object file
src/aig/gia/giaAgi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAgi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAgi.c.o
.PHONY : src/aig/gia/giaAgi.c.o

src/aig/gia/giaAgi.i: src/aig/gia/giaAgi.c.i

.PHONY : src/aig/gia/giaAgi.i

# target to preprocess a source file
src/aig/gia/giaAgi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAgi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAgi.c.i
.PHONY : src/aig/gia/giaAgi.c.i

src/aig/gia/giaAgi.s: src/aig/gia/giaAgi.c.s

.PHONY : src/aig/gia/giaAgi.s

# target to generate assembly for a file
src/aig/gia/giaAgi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAgi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAgi.c.s
.PHONY : src/aig/gia/giaAgi.c.s

src/aig/gia/giaAig.o: src/aig/gia/giaAig.c.o

.PHONY : src/aig/gia/giaAig.o

# target to build an object file
src/aig/gia/giaAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAig.c.o
.PHONY : src/aig/gia/giaAig.c.o

src/aig/gia/giaAig.i: src/aig/gia/giaAig.c.i

.PHONY : src/aig/gia/giaAig.i

# target to preprocess a source file
src/aig/gia/giaAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAig.c.i
.PHONY : src/aig/gia/giaAig.c.i

src/aig/gia/giaAig.s: src/aig/gia/giaAig.c.s

.PHONY : src/aig/gia/giaAig.s

# target to generate assembly for a file
src/aig/gia/giaAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAig.c.s
.PHONY : src/aig/gia/giaAig.c.s

src/aig/gia/giaAiger.o: src/aig/gia/giaAiger.c.o

.PHONY : src/aig/gia/giaAiger.o

# target to build an object file
src/aig/gia/giaAiger.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAiger.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAiger.c.o
.PHONY : src/aig/gia/giaAiger.c.o

src/aig/gia/giaAiger.i: src/aig/gia/giaAiger.c.i

.PHONY : src/aig/gia/giaAiger.i

# target to preprocess a source file
src/aig/gia/giaAiger.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAiger.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAiger.c.i
.PHONY : src/aig/gia/giaAiger.c.i

src/aig/gia/giaAiger.s: src/aig/gia/giaAiger.c.s

.PHONY : src/aig/gia/giaAiger.s

# target to generate assembly for a file
src/aig/gia/giaAiger.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAiger.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAiger.c.s
.PHONY : src/aig/gia/giaAiger.c.s

src/aig/gia/giaAigerExt.o: src/aig/gia/giaAigerExt.c.o

.PHONY : src/aig/gia/giaAigerExt.o

# target to build an object file
src/aig/gia/giaAigerExt.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAigerExt.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAigerExt.c.o
.PHONY : src/aig/gia/giaAigerExt.c.o

src/aig/gia/giaAigerExt.i: src/aig/gia/giaAigerExt.c.i

.PHONY : src/aig/gia/giaAigerExt.i

# target to preprocess a source file
src/aig/gia/giaAigerExt.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAigerExt.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAigerExt.c.i
.PHONY : src/aig/gia/giaAigerExt.c.i

src/aig/gia/giaAigerExt.s: src/aig/gia/giaAigerExt.c.s

.PHONY : src/aig/gia/giaAigerExt.s

# target to generate assembly for a file
src/aig/gia/giaAigerExt.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaAigerExt.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaAigerExt.c.s
.PHONY : src/aig/gia/giaAigerExt.c.s

src/aig/gia/giaBalAig.o: src/aig/gia/giaBalAig.c.o

.PHONY : src/aig/gia/giaBalAig.o

# target to build an object file
src/aig/gia/giaBalAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBalAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBalAig.c.o
.PHONY : src/aig/gia/giaBalAig.c.o

src/aig/gia/giaBalAig.i: src/aig/gia/giaBalAig.c.i

.PHONY : src/aig/gia/giaBalAig.i

# target to preprocess a source file
src/aig/gia/giaBalAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBalAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBalAig.c.i
.PHONY : src/aig/gia/giaBalAig.c.i

src/aig/gia/giaBalAig.s: src/aig/gia/giaBalAig.c.s

.PHONY : src/aig/gia/giaBalAig.s

# target to generate assembly for a file
src/aig/gia/giaBalAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBalAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBalAig.c.s
.PHONY : src/aig/gia/giaBalAig.c.s

src/aig/gia/giaBalLut.o: src/aig/gia/giaBalLut.c.o

.PHONY : src/aig/gia/giaBalLut.o

# target to build an object file
src/aig/gia/giaBalLut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBalLut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBalLut.c.o
.PHONY : src/aig/gia/giaBalLut.c.o

src/aig/gia/giaBalLut.i: src/aig/gia/giaBalLut.c.i

.PHONY : src/aig/gia/giaBalLut.i

# target to preprocess a source file
src/aig/gia/giaBalLut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBalLut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBalLut.c.i
.PHONY : src/aig/gia/giaBalLut.c.i

src/aig/gia/giaBalLut.s: src/aig/gia/giaBalLut.c.s

.PHONY : src/aig/gia/giaBalLut.s

# target to generate assembly for a file
src/aig/gia/giaBalLut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBalLut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBalLut.c.s
.PHONY : src/aig/gia/giaBalLut.c.s

src/aig/gia/giaBalMap.o: src/aig/gia/giaBalMap.c.o

.PHONY : src/aig/gia/giaBalMap.o

# target to build an object file
src/aig/gia/giaBalMap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBalMap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBalMap.c.o
.PHONY : src/aig/gia/giaBalMap.c.o

src/aig/gia/giaBalMap.i: src/aig/gia/giaBalMap.c.i

.PHONY : src/aig/gia/giaBalMap.i

# target to preprocess a source file
src/aig/gia/giaBalMap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBalMap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBalMap.c.i
.PHONY : src/aig/gia/giaBalMap.c.i

src/aig/gia/giaBalMap.s: src/aig/gia/giaBalMap.c.s

.PHONY : src/aig/gia/giaBalMap.s

# target to generate assembly for a file
src/aig/gia/giaBalMap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBalMap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBalMap.c.s
.PHONY : src/aig/gia/giaBalMap.c.s

src/aig/gia/giaBidec.o: src/aig/gia/giaBidec.c.o

.PHONY : src/aig/gia/giaBidec.o

# target to build an object file
src/aig/gia/giaBidec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBidec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBidec.c.o
.PHONY : src/aig/gia/giaBidec.c.o

src/aig/gia/giaBidec.i: src/aig/gia/giaBidec.c.i

.PHONY : src/aig/gia/giaBidec.i

# target to preprocess a source file
src/aig/gia/giaBidec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBidec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBidec.c.i
.PHONY : src/aig/gia/giaBidec.c.i

src/aig/gia/giaBidec.s: src/aig/gia/giaBidec.c.s

.PHONY : src/aig/gia/giaBidec.s

# target to generate assembly for a file
src/aig/gia/giaBidec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaBidec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaBidec.c.s
.PHONY : src/aig/gia/giaBidec.c.s

src/aig/gia/giaCCof.o: src/aig/gia/giaCCof.c.o

.PHONY : src/aig/gia/giaCCof.o

# target to build an object file
src/aig/gia/giaCCof.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCCof.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCCof.c.o
.PHONY : src/aig/gia/giaCCof.c.o

src/aig/gia/giaCCof.i: src/aig/gia/giaCCof.c.i

.PHONY : src/aig/gia/giaCCof.i

# target to preprocess a source file
src/aig/gia/giaCCof.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCCof.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCCof.c.i
.PHONY : src/aig/gia/giaCCof.c.i

src/aig/gia/giaCCof.s: src/aig/gia/giaCCof.c.s

.PHONY : src/aig/gia/giaCCof.s

# target to generate assembly for a file
src/aig/gia/giaCCof.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCCof.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCCof.c.s
.PHONY : src/aig/gia/giaCCof.c.s

src/aig/gia/giaCSat.o: src/aig/gia/giaCSat.c.o

.PHONY : src/aig/gia/giaCSat.o

# target to build an object file
src/aig/gia/giaCSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCSat.c.o
.PHONY : src/aig/gia/giaCSat.c.o

src/aig/gia/giaCSat.i: src/aig/gia/giaCSat.c.i

.PHONY : src/aig/gia/giaCSat.i

# target to preprocess a source file
src/aig/gia/giaCSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCSat.c.i
.PHONY : src/aig/gia/giaCSat.c.i

src/aig/gia/giaCSat.s: src/aig/gia/giaCSat.c.s

.PHONY : src/aig/gia/giaCSat.s

# target to generate assembly for a file
src/aig/gia/giaCSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCSat.c.s
.PHONY : src/aig/gia/giaCSat.c.s

src/aig/gia/giaCSat2.o: src/aig/gia/giaCSat2.c.o

.PHONY : src/aig/gia/giaCSat2.o

# target to build an object file
src/aig/gia/giaCSat2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCSat2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCSat2.c.o
.PHONY : src/aig/gia/giaCSat2.c.o

src/aig/gia/giaCSat2.i: src/aig/gia/giaCSat2.c.i

.PHONY : src/aig/gia/giaCSat2.i

# target to preprocess a source file
src/aig/gia/giaCSat2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCSat2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCSat2.c.i
.PHONY : src/aig/gia/giaCSat2.c.i

src/aig/gia/giaCSat2.s: src/aig/gia/giaCSat2.c.s

.PHONY : src/aig/gia/giaCSat2.s

# target to generate assembly for a file
src/aig/gia/giaCSat2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCSat2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCSat2.c.s
.PHONY : src/aig/gia/giaCSat2.c.s

src/aig/gia/giaCSatOld.o: src/aig/gia/giaCSatOld.c.o

.PHONY : src/aig/gia/giaCSatOld.o

# target to build an object file
src/aig/gia/giaCSatOld.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCSatOld.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCSatOld.c.o
.PHONY : src/aig/gia/giaCSatOld.c.o

src/aig/gia/giaCSatOld.i: src/aig/gia/giaCSatOld.c.i

.PHONY : src/aig/gia/giaCSatOld.i

# target to preprocess a source file
src/aig/gia/giaCSatOld.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCSatOld.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCSatOld.c.i
.PHONY : src/aig/gia/giaCSatOld.c.i

src/aig/gia/giaCSatOld.s: src/aig/gia/giaCSatOld.c.s

.PHONY : src/aig/gia/giaCSatOld.s

# target to generate assembly for a file
src/aig/gia/giaCSatOld.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCSatOld.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCSatOld.c.s
.PHONY : src/aig/gia/giaCSatOld.c.s

src/aig/gia/giaCTas.o: src/aig/gia/giaCTas.c.o

.PHONY : src/aig/gia/giaCTas.o

# target to build an object file
src/aig/gia/giaCTas.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCTas.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCTas.c.o
.PHONY : src/aig/gia/giaCTas.c.o

src/aig/gia/giaCTas.i: src/aig/gia/giaCTas.c.i

.PHONY : src/aig/gia/giaCTas.i

# target to preprocess a source file
src/aig/gia/giaCTas.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCTas.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCTas.c.i
.PHONY : src/aig/gia/giaCTas.c.i

src/aig/gia/giaCTas.s: src/aig/gia/giaCTas.c.s

.PHONY : src/aig/gia/giaCTas.s

# target to generate assembly for a file
src/aig/gia/giaCTas.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCTas.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCTas.c.s
.PHONY : src/aig/gia/giaCTas.c.s

src/aig/gia/giaCex.o: src/aig/gia/giaCex.c.o

.PHONY : src/aig/gia/giaCex.o

# target to build an object file
src/aig/gia/giaCex.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCex.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCex.c.o
.PHONY : src/aig/gia/giaCex.c.o

src/aig/gia/giaCex.i: src/aig/gia/giaCex.c.i

.PHONY : src/aig/gia/giaCex.i

# target to preprocess a source file
src/aig/gia/giaCex.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCex.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCex.c.i
.PHONY : src/aig/gia/giaCex.c.i

src/aig/gia/giaCex.s: src/aig/gia/giaCex.c.s

.PHONY : src/aig/gia/giaCex.s

# target to generate assembly for a file
src/aig/gia/giaCex.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCex.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCex.c.s
.PHONY : src/aig/gia/giaCex.c.s

src/aig/gia/giaClp.o: src/aig/gia/giaClp.c.o

.PHONY : src/aig/gia/giaClp.o

# target to build an object file
src/aig/gia/giaClp.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaClp.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaClp.c.o
.PHONY : src/aig/gia/giaClp.c.o

src/aig/gia/giaClp.i: src/aig/gia/giaClp.c.i

.PHONY : src/aig/gia/giaClp.i

# target to preprocess a source file
src/aig/gia/giaClp.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaClp.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaClp.c.i
.PHONY : src/aig/gia/giaClp.c.i

src/aig/gia/giaClp.s: src/aig/gia/giaClp.c.s

.PHONY : src/aig/gia/giaClp.s

# target to generate assembly for a file
src/aig/gia/giaClp.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaClp.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaClp.c.s
.PHONY : src/aig/gia/giaClp.c.s

src/aig/gia/giaCof.o: src/aig/gia/giaCof.c.o

.PHONY : src/aig/gia/giaCof.o

# target to build an object file
src/aig/gia/giaCof.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCof.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCof.c.o
.PHONY : src/aig/gia/giaCof.c.o

src/aig/gia/giaCof.i: src/aig/gia/giaCof.c.i

.PHONY : src/aig/gia/giaCof.i

# target to preprocess a source file
src/aig/gia/giaCof.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCof.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCof.c.i
.PHONY : src/aig/gia/giaCof.c.i

src/aig/gia/giaCof.s: src/aig/gia/giaCof.c.s

.PHONY : src/aig/gia/giaCof.s

# target to generate assembly for a file
src/aig/gia/giaCof.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCof.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCof.c.s
.PHONY : src/aig/gia/giaCof.c.s

src/aig/gia/giaCone.o: src/aig/gia/giaCone.c.o

.PHONY : src/aig/gia/giaCone.o

# target to build an object file
src/aig/gia/giaCone.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCone.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCone.c.o
.PHONY : src/aig/gia/giaCone.c.o

src/aig/gia/giaCone.i: src/aig/gia/giaCone.c.i

.PHONY : src/aig/gia/giaCone.i

# target to preprocess a source file
src/aig/gia/giaCone.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCone.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCone.c.i
.PHONY : src/aig/gia/giaCone.c.i

src/aig/gia/giaCone.s: src/aig/gia/giaCone.c.s

.PHONY : src/aig/gia/giaCone.s

# target to generate assembly for a file
src/aig/gia/giaCone.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCone.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCone.c.s
.PHONY : src/aig/gia/giaCone.c.s

src/aig/gia/giaCut.o: src/aig/gia/giaCut.c.o

.PHONY : src/aig/gia/giaCut.o

# target to build an object file
src/aig/gia/giaCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCut.c.o
.PHONY : src/aig/gia/giaCut.c.o

src/aig/gia/giaCut.i: src/aig/gia/giaCut.c.i

.PHONY : src/aig/gia/giaCut.i

# target to preprocess a source file
src/aig/gia/giaCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCut.c.i
.PHONY : src/aig/gia/giaCut.c.i

src/aig/gia/giaCut.s: src/aig/gia/giaCut.c.s

.PHONY : src/aig/gia/giaCut.s

# target to generate assembly for a file
src/aig/gia/giaCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaCut.c.s
.PHONY : src/aig/gia/giaCut.c.s

src/aig/gia/giaDfs.o: src/aig/gia/giaDfs.c.o

.PHONY : src/aig/gia/giaDfs.o

# target to build an object file
src/aig/gia/giaDfs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaDfs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaDfs.c.o
.PHONY : src/aig/gia/giaDfs.c.o

src/aig/gia/giaDfs.i: src/aig/gia/giaDfs.c.i

.PHONY : src/aig/gia/giaDfs.i

# target to preprocess a source file
src/aig/gia/giaDfs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaDfs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaDfs.c.i
.PHONY : src/aig/gia/giaDfs.c.i

src/aig/gia/giaDfs.s: src/aig/gia/giaDfs.c.s

.PHONY : src/aig/gia/giaDfs.s

# target to generate assembly for a file
src/aig/gia/giaDfs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaDfs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaDfs.c.s
.PHONY : src/aig/gia/giaDfs.c.s

src/aig/gia/giaDup.o: src/aig/gia/giaDup.c.o

.PHONY : src/aig/gia/giaDup.o

# target to build an object file
src/aig/gia/giaDup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaDup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaDup.c.o
.PHONY : src/aig/gia/giaDup.c.o

src/aig/gia/giaDup.i: src/aig/gia/giaDup.c.i

.PHONY : src/aig/gia/giaDup.i

# target to preprocess a source file
src/aig/gia/giaDup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaDup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaDup.c.i
.PHONY : src/aig/gia/giaDup.c.i

src/aig/gia/giaDup.s: src/aig/gia/giaDup.c.s

.PHONY : src/aig/gia/giaDup.s

# target to generate assembly for a file
src/aig/gia/giaDup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaDup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaDup.c.s
.PHONY : src/aig/gia/giaDup.c.s

src/aig/gia/giaEdge.o: src/aig/gia/giaEdge.c.o

.PHONY : src/aig/gia/giaEdge.o

# target to build an object file
src/aig/gia/giaEdge.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEdge.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEdge.c.o
.PHONY : src/aig/gia/giaEdge.c.o

src/aig/gia/giaEdge.i: src/aig/gia/giaEdge.c.i

.PHONY : src/aig/gia/giaEdge.i

# target to preprocess a source file
src/aig/gia/giaEdge.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEdge.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEdge.c.i
.PHONY : src/aig/gia/giaEdge.c.i

src/aig/gia/giaEdge.s: src/aig/gia/giaEdge.c.s

.PHONY : src/aig/gia/giaEdge.s

# target to generate assembly for a file
src/aig/gia/giaEdge.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEdge.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEdge.c.s
.PHONY : src/aig/gia/giaEdge.c.s

src/aig/gia/giaEmbed.o: src/aig/gia/giaEmbed.c.o

.PHONY : src/aig/gia/giaEmbed.o

# target to build an object file
src/aig/gia/giaEmbed.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEmbed.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEmbed.c.o
.PHONY : src/aig/gia/giaEmbed.c.o

src/aig/gia/giaEmbed.i: src/aig/gia/giaEmbed.c.i

.PHONY : src/aig/gia/giaEmbed.i

# target to preprocess a source file
src/aig/gia/giaEmbed.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEmbed.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEmbed.c.i
.PHONY : src/aig/gia/giaEmbed.c.i

src/aig/gia/giaEmbed.s: src/aig/gia/giaEmbed.c.s

.PHONY : src/aig/gia/giaEmbed.s

# target to generate assembly for a file
src/aig/gia/giaEmbed.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEmbed.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEmbed.c.s
.PHONY : src/aig/gia/giaEmbed.c.s

src/aig/gia/giaEnable.o: src/aig/gia/giaEnable.c.o

.PHONY : src/aig/gia/giaEnable.o

# target to build an object file
src/aig/gia/giaEnable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEnable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEnable.c.o
.PHONY : src/aig/gia/giaEnable.c.o

src/aig/gia/giaEnable.i: src/aig/gia/giaEnable.c.i

.PHONY : src/aig/gia/giaEnable.i

# target to preprocess a source file
src/aig/gia/giaEnable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEnable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEnable.c.i
.PHONY : src/aig/gia/giaEnable.c.i

src/aig/gia/giaEnable.s: src/aig/gia/giaEnable.c.s

.PHONY : src/aig/gia/giaEnable.s

# target to generate assembly for a file
src/aig/gia/giaEnable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEnable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEnable.c.s
.PHONY : src/aig/gia/giaEnable.c.s

src/aig/gia/giaEquiv.o: src/aig/gia/giaEquiv.c.o

.PHONY : src/aig/gia/giaEquiv.o

# target to build an object file
src/aig/gia/giaEquiv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEquiv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEquiv.c.o
.PHONY : src/aig/gia/giaEquiv.c.o

src/aig/gia/giaEquiv.i: src/aig/gia/giaEquiv.c.i

.PHONY : src/aig/gia/giaEquiv.i

# target to preprocess a source file
src/aig/gia/giaEquiv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEquiv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEquiv.c.i
.PHONY : src/aig/gia/giaEquiv.c.i

src/aig/gia/giaEquiv.s: src/aig/gia/giaEquiv.c.s

.PHONY : src/aig/gia/giaEquiv.s

# target to generate assembly for a file
src/aig/gia/giaEquiv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEquiv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEquiv.c.s
.PHONY : src/aig/gia/giaEquiv.c.s

src/aig/gia/giaEra.o: src/aig/gia/giaEra.c.o

.PHONY : src/aig/gia/giaEra.o

# target to build an object file
src/aig/gia/giaEra.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEra.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEra.c.o
.PHONY : src/aig/gia/giaEra.c.o

src/aig/gia/giaEra.i: src/aig/gia/giaEra.c.i

.PHONY : src/aig/gia/giaEra.i

# target to preprocess a source file
src/aig/gia/giaEra.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEra.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEra.c.i
.PHONY : src/aig/gia/giaEra.c.i

src/aig/gia/giaEra.s: src/aig/gia/giaEra.c.s

.PHONY : src/aig/gia/giaEra.s

# target to generate assembly for a file
src/aig/gia/giaEra.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEra.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEra.c.s
.PHONY : src/aig/gia/giaEra.c.s

src/aig/gia/giaEra2.o: src/aig/gia/giaEra2.c.o

.PHONY : src/aig/gia/giaEra2.o

# target to build an object file
src/aig/gia/giaEra2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEra2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEra2.c.o
.PHONY : src/aig/gia/giaEra2.c.o

src/aig/gia/giaEra2.i: src/aig/gia/giaEra2.c.i

.PHONY : src/aig/gia/giaEra2.i

# target to preprocess a source file
src/aig/gia/giaEra2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEra2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEra2.c.i
.PHONY : src/aig/gia/giaEra2.c.i

src/aig/gia/giaEra2.s: src/aig/gia/giaEra2.c.s

.PHONY : src/aig/gia/giaEra2.s

# target to generate assembly for a file
src/aig/gia/giaEra2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEra2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEra2.c.s
.PHONY : src/aig/gia/giaEra2.c.s

src/aig/gia/giaEsop.o: src/aig/gia/giaEsop.c.o

.PHONY : src/aig/gia/giaEsop.o

# target to build an object file
src/aig/gia/giaEsop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEsop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEsop.c.o
.PHONY : src/aig/gia/giaEsop.c.o

src/aig/gia/giaEsop.i: src/aig/gia/giaEsop.c.i

.PHONY : src/aig/gia/giaEsop.i

# target to preprocess a source file
src/aig/gia/giaEsop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEsop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEsop.c.i
.PHONY : src/aig/gia/giaEsop.c.i

src/aig/gia/giaEsop.s: src/aig/gia/giaEsop.c.s

.PHONY : src/aig/gia/giaEsop.s

# target to generate assembly for a file
src/aig/gia/giaEsop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaEsop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaEsop.c.s
.PHONY : src/aig/gia/giaEsop.c.s

src/aig/gia/giaExist.o: src/aig/gia/giaExist.c.o

.PHONY : src/aig/gia/giaExist.o

# target to build an object file
src/aig/gia/giaExist.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaExist.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaExist.c.o
.PHONY : src/aig/gia/giaExist.c.o

src/aig/gia/giaExist.i: src/aig/gia/giaExist.c.i

.PHONY : src/aig/gia/giaExist.i

# target to preprocess a source file
src/aig/gia/giaExist.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaExist.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaExist.c.i
.PHONY : src/aig/gia/giaExist.c.i

src/aig/gia/giaExist.s: src/aig/gia/giaExist.c.s

.PHONY : src/aig/gia/giaExist.s

# target to generate assembly for a file
src/aig/gia/giaExist.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaExist.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaExist.c.s
.PHONY : src/aig/gia/giaExist.c.s

src/aig/gia/giaFalse.o: src/aig/gia/giaFalse.c.o

.PHONY : src/aig/gia/giaFalse.o

# target to build an object file
src/aig/gia/giaFalse.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFalse.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFalse.c.o
.PHONY : src/aig/gia/giaFalse.c.o

src/aig/gia/giaFalse.i: src/aig/gia/giaFalse.c.i

.PHONY : src/aig/gia/giaFalse.i

# target to preprocess a source file
src/aig/gia/giaFalse.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFalse.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFalse.c.i
.PHONY : src/aig/gia/giaFalse.c.i

src/aig/gia/giaFalse.s: src/aig/gia/giaFalse.c.s

.PHONY : src/aig/gia/giaFalse.s

# target to generate assembly for a file
src/aig/gia/giaFalse.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFalse.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFalse.c.s
.PHONY : src/aig/gia/giaFalse.c.s

src/aig/gia/giaFanout.o: src/aig/gia/giaFanout.c.o

.PHONY : src/aig/gia/giaFanout.o

# target to build an object file
src/aig/gia/giaFanout.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFanout.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFanout.c.o
.PHONY : src/aig/gia/giaFanout.c.o

src/aig/gia/giaFanout.i: src/aig/gia/giaFanout.c.i

.PHONY : src/aig/gia/giaFanout.i

# target to preprocess a source file
src/aig/gia/giaFanout.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFanout.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFanout.c.i
.PHONY : src/aig/gia/giaFanout.c.i

src/aig/gia/giaFanout.s: src/aig/gia/giaFanout.c.s

.PHONY : src/aig/gia/giaFanout.s

# target to generate assembly for a file
src/aig/gia/giaFanout.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFanout.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFanout.c.s
.PHONY : src/aig/gia/giaFanout.c.s

src/aig/gia/giaForce.o: src/aig/gia/giaForce.c.o

.PHONY : src/aig/gia/giaForce.o

# target to build an object file
src/aig/gia/giaForce.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaForce.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaForce.c.o
.PHONY : src/aig/gia/giaForce.c.o

src/aig/gia/giaForce.i: src/aig/gia/giaForce.c.i

.PHONY : src/aig/gia/giaForce.i

# target to preprocess a source file
src/aig/gia/giaForce.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaForce.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaForce.c.i
.PHONY : src/aig/gia/giaForce.c.i

src/aig/gia/giaForce.s: src/aig/gia/giaForce.c.s

.PHONY : src/aig/gia/giaForce.s

# target to generate assembly for a file
src/aig/gia/giaForce.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaForce.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaForce.c.s
.PHONY : src/aig/gia/giaForce.c.s

src/aig/gia/giaFrames.o: src/aig/gia/giaFrames.c.o

.PHONY : src/aig/gia/giaFrames.o

# target to build an object file
src/aig/gia/giaFrames.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFrames.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFrames.c.o
.PHONY : src/aig/gia/giaFrames.c.o

src/aig/gia/giaFrames.i: src/aig/gia/giaFrames.c.i

.PHONY : src/aig/gia/giaFrames.i

# target to preprocess a source file
src/aig/gia/giaFrames.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFrames.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFrames.c.i
.PHONY : src/aig/gia/giaFrames.c.i

src/aig/gia/giaFrames.s: src/aig/gia/giaFrames.c.s

.PHONY : src/aig/gia/giaFrames.s

# target to generate assembly for a file
src/aig/gia/giaFrames.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFrames.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFrames.c.s
.PHONY : src/aig/gia/giaFrames.c.s

src/aig/gia/giaFront.o: src/aig/gia/giaFront.c.o

.PHONY : src/aig/gia/giaFront.o

# target to build an object file
src/aig/gia/giaFront.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFront.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFront.c.o
.PHONY : src/aig/gia/giaFront.c.o

src/aig/gia/giaFront.i: src/aig/gia/giaFront.c.i

.PHONY : src/aig/gia/giaFront.i

# target to preprocess a source file
src/aig/gia/giaFront.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFront.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFront.c.i
.PHONY : src/aig/gia/giaFront.c.i

src/aig/gia/giaFront.s: src/aig/gia/giaFront.c.s

.PHONY : src/aig/gia/giaFront.s

# target to generate assembly for a file
src/aig/gia/giaFront.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFront.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFront.c.s
.PHONY : src/aig/gia/giaFront.c.s

src/aig/gia/giaFx.o: src/aig/gia/giaFx.c.o

.PHONY : src/aig/gia/giaFx.o

# target to build an object file
src/aig/gia/giaFx.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFx.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFx.c.o
.PHONY : src/aig/gia/giaFx.c.o

src/aig/gia/giaFx.i: src/aig/gia/giaFx.c.i

.PHONY : src/aig/gia/giaFx.i

# target to preprocess a source file
src/aig/gia/giaFx.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFx.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFx.c.i
.PHONY : src/aig/gia/giaFx.c.i

src/aig/gia/giaFx.s: src/aig/gia/giaFx.c.s

.PHONY : src/aig/gia/giaFx.s

# target to generate assembly for a file
src/aig/gia/giaFx.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaFx.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaFx.c.s
.PHONY : src/aig/gia/giaFx.c.s

src/aig/gia/giaGig.o: src/aig/gia/giaGig.c.o

.PHONY : src/aig/gia/giaGig.o

# target to build an object file
src/aig/gia/giaGig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaGig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaGig.c.o
.PHONY : src/aig/gia/giaGig.c.o

src/aig/gia/giaGig.i: src/aig/gia/giaGig.c.i

.PHONY : src/aig/gia/giaGig.i

# target to preprocess a source file
src/aig/gia/giaGig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaGig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaGig.c.i
.PHONY : src/aig/gia/giaGig.c.i

src/aig/gia/giaGig.s: src/aig/gia/giaGig.c.s

.PHONY : src/aig/gia/giaGig.s

# target to generate assembly for a file
src/aig/gia/giaGig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaGig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaGig.c.s
.PHONY : src/aig/gia/giaGig.c.s

src/aig/gia/giaGlitch.o: src/aig/gia/giaGlitch.c.o

.PHONY : src/aig/gia/giaGlitch.o

# target to build an object file
src/aig/gia/giaGlitch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaGlitch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaGlitch.c.o
.PHONY : src/aig/gia/giaGlitch.c.o

src/aig/gia/giaGlitch.i: src/aig/gia/giaGlitch.c.i

.PHONY : src/aig/gia/giaGlitch.i

# target to preprocess a source file
src/aig/gia/giaGlitch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaGlitch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaGlitch.c.i
.PHONY : src/aig/gia/giaGlitch.c.i

src/aig/gia/giaGlitch.s: src/aig/gia/giaGlitch.c.s

.PHONY : src/aig/gia/giaGlitch.s

# target to generate assembly for a file
src/aig/gia/giaGlitch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaGlitch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaGlitch.c.s
.PHONY : src/aig/gia/giaGlitch.c.s

src/aig/gia/giaHash.o: src/aig/gia/giaHash.c.o

.PHONY : src/aig/gia/giaHash.o

# target to build an object file
src/aig/gia/giaHash.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaHash.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaHash.c.o
.PHONY : src/aig/gia/giaHash.c.o

src/aig/gia/giaHash.i: src/aig/gia/giaHash.c.i

.PHONY : src/aig/gia/giaHash.i

# target to preprocess a source file
src/aig/gia/giaHash.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaHash.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaHash.c.i
.PHONY : src/aig/gia/giaHash.c.i

src/aig/gia/giaHash.s: src/aig/gia/giaHash.c.s

.PHONY : src/aig/gia/giaHash.s

# target to generate assembly for a file
src/aig/gia/giaHash.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaHash.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaHash.c.s
.PHONY : src/aig/gia/giaHash.c.s

src/aig/gia/giaIf.o: src/aig/gia/giaIf.c.o

.PHONY : src/aig/gia/giaIf.o

# target to build an object file
src/aig/gia/giaIf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIf.c.o
.PHONY : src/aig/gia/giaIf.c.o

src/aig/gia/giaIf.i: src/aig/gia/giaIf.c.i

.PHONY : src/aig/gia/giaIf.i

# target to preprocess a source file
src/aig/gia/giaIf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIf.c.i
.PHONY : src/aig/gia/giaIf.c.i

src/aig/gia/giaIf.s: src/aig/gia/giaIf.c.s

.PHONY : src/aig/gia/giaIf.s

# target to generate assembly for a file
src/aig/gia/giaIf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIf.c.s
.PHONY : src/aig/gia/giaIf.c.s

src/aig/gia/giaIff.o: src/aig/gia/giaIff.c.o

.PHONY : src/aig/gia/giaIff.o

# target to build an object file
src/aig/gia/giaIff.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIff.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIff.c.o
.PHONY : src/aig/gia/giaIff.c.o

src/aig/gia/giaIff.i: src/aig/gia/giaIff.c.i

.PHONY : src/aig/gia/giaIff.i

# target to preprocess a source file
src/aig/gia/giaIff.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIff.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIff.c.i
.PHONY : src/aig/gia/giaIff.c.i

src/aig/gia/giaIff.s: src/aig/gia/giaIff.c.s

.PHONY : src/aig/gia/giaIff.s

# target to generate assembly for a file
src/aig/gia/giaIff.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIff.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIff.c.s
.PHONY : src/aig/gia/giaIff.c.s

src/aig/gia/giaIiff.o: src/aig/gia/giaIiff.c.o

.PHONY : src/aig/gia/giaIiff.o

# target to build an object file
src/aig/gia/giaIiff.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIiff.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIiff.c.o
.PHONY : src/aig/gia/giaIiff.c.o

src/aig/gia/giaIiff.i: src/aig/gia/giaIiff.c.i

.PHONY : src/aig/gia/giaIiff.i

# target to preprocess a source file
src/aig/gia/giaIiff.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIiff.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIiff.c.i
.PHONY : src/aig/gia/giaIiff.c.i

src/aig/gia/giaIiff.s: src/aig/gia/giaIiff.c.s

.PHONY : src/aig/gia/giaIiff.s

# target to generate assembly for a file
src/aig/gia/giaIiff.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIiff.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIiff.c.s
.PHONY : src/aig/gia/giaIiff.c.s

src/aig/gia/giaIso.o: src/aig/gia/giaIso.c.o

.PHONY : src/aig/gia/giaIso.o

# target to build an object file
src/aig/gia/giaIso.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIso.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIso.c.o
.PHONY : src/aig/gia/giaIso.c.o

src/aig/gia/giaIso.i: src/aig/gia/giaIso.c.i

.PHONY : src/aig/gia/giaIso.i

# target to preprocess a source file
src/aig/gia/giaIso.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIso.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIso.c.i
.PHONY : src/aig/gia/giaIso.c.i

src/aig/gia/giaIso.s: src/aig/gia/giaIso.c.s

.PHONY : src/aig/gia/giaIso.s

# target to generate assembly for a file
src/aig/gia/giaIso.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIso.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIso.c.s
.PHONY : src/aig/gia/giaIso.c.s

src/aig/gia/giaIso2.o: src/aig/gia/giaIso2.c.o

.PHONY : src/aig/gia/giaIso2.o

# target to build an object file
src/aig/gia/giaIso2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIso2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIso2.c.o
.PHONY : src/aig/gia/giaIso2.c.o

src/aig/gia/giaIso2.i: src/aig/gia/giaIso2.c.i

.PHONY : src/aig/gia/giaIso2.i

# target to preprocess a source file
src/aig/gia/giaIso2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIso2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIso2.c.i
.PHONY : src/aig/gia/giaIso2.c.i

src/aig/gia/giaIso2.s: src/aig/gia/giaIso2.c.s

.PHONY : src/aig/gia/giaIso2.s

# target to generate assembly for a file
src/aig/gia/giaIso2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIso2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIso2.c.s
.PHONY : src/aig/gia/giaIso2.c.s

src/aig/gia/giaIso3.o: src/aig/gia/giaIso3.c.o

.PHONY : src/aig/gia/giaIso3.o

# target to build an object file
src/aig/gia/giaIso3.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIso3.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIso3.c.o
.PHONY : src/aig/gia/giaIso3.c.o

src/aig/gia/giaIso3.i: src/aig/gia/giaIso3.c.i

.PHONY : src/aig/gia/giaIso3.i

# target to preprocess a source file
src/aig/gia/giaIso3.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIso3.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIso3.c.i
.PHONY : src/aig/gia/giaIso3.c.i

src/aig/gia/giaIso3.s: src/aig/gia/giaIso3.c.s

.PHONY : src/aig/gia/giaIso3.s

# target to generate assembly for a file
src/aig/gia/giaIso3.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaIso3.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaIso3.c.s
.PHONY : src/aig/gia/giaIso3.c.s

src/aig/gia/giaJf.o: src/aig/gia/giaJf.c.o

.PHONY : src/aig/gia/giaJf.o

# target to build an object file
src/aig/gia/giaJf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaJf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaJf.c.o
.PHONY : src/aig/gia/giaJf.c.o

src/aig/gia/giaJf.i: src/aig/gia/giaJf.c.i

.PHONY : src/aig/gia/giaJf.i

# target to preprocess a source file
src/aig/gia/giaJf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaJf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaJf.c.i
.PHONY : src/aig/gia/giaJf.c.i

src/aig/gia/giaJf.s: src/aig/gia/giaJf.c.s

.PHONY : src/aig/gia/giaJf.s

# target to generate assembly for a file
src/aig/gia/giaJf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaJf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaJf.c.s
.PHONY : src/aig/gia/giaJf.c.s

src/aig/gia/giaKf.o: src/aig/gia/giaKf.c.o

.PHONY : src/aig/gia/giaKf.o

# target to build an object file
src/aig/gia/giaKf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaKf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaKf.c.o
.PHONY : src/aig/gia/giaKf.c.o

src/aig/gia/giaKf.i: src/aig/gia/giaKf.c.i

.PHONY : src/aig/gia/giaKf.i

# target to preprocess a source file
src/aig/gia/giaKf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaKf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaKf.c.i
.PHONY : src/aig/gia/giaKf.c.i

src/aig/gia/giaKf.s: src/aig/gia/giaKf.c.s

.PHONY : src/aig/gia/giaKf.s

# target to generate assembly for a file
src/aig/gia/giaKf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaKf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaKf.c.s
.PHONY : src/aig/gia/giaKf.c.s

src/aig/gia/giaLf.o: src/aig/gia/giaLf.c.o

.PHONY : src/aig/gia/giaLf.o

# target to build an object file
src/aig/gia/giaLf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaLf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaLf.c.o
.PHONY : src/aig/gia/giaLf.c.o

src/aig/gia/giaLf.i: src/aig/gia/giaLf.c.i

.PHONY : src/aig/gia/giaLf.i

# target to preprocess a source file
src/aig/gia/giaLf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaLf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaLf.c.i
.PHONY : src/aig/gia/giaLf.c.i

src/aig/gia/giaLf.s: src/aig/gia/giaLf.c.s

.PHONY : src/aig/gia/giaLf.s

# target to generate assembly for a file
src/aig/gia/giaLf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaLf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaLf.c.s
.PHONY : src/aig/gia/giaLf.c.s

src/aig/gia/giaMan.o: src/aig/gia/giaMan.c.o

.PHONY : src/aig/gia/giaMan.o

# target to build an object file
src/aig/gia/giaMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMan.c.o
.PHONY : src/aig/gia/giaMan.c.o

src/aig/gia/giaMan.i: src/aig/gia/giaMan.c.i

.PHONY : src/aig/gia/giaMan.i

# target to preprocess a source file
src/aig/gia/giaMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMan.c.i
.PHONY : src/aig/gia/giaMan.c.i

src/aig/gia/giaMan.s: src/aig/gia/giaMan.c.s

.PHONY : src/aig/gia/giaMan.s

# target to generate assembly for a file
src/aig/gia/giaMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMan.c.s
.PHONY : src/aig/gia/giaMan.c.s

src/aig/gia/giaMem.o: src/aig/gia/giaMem.c.o

.PHONY : src/aig/gia/giaMem.o

# target to build an object file
src/aig/gia/giaMem.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMem.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMem.c.o
.PHONY : src/aig/gia/giaMem.c.o

src/aig/gia/giaMem.i: src/aig/gia/giaMem.c.i

.PHONY : src/aig/gia/giaMem.i

# target to preprocess a source file
src/aig/gia/giaMem.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMem.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMem.c.i
.PHONY : src/aig/gia/giaMem.c.i

src/aig/gia/giaMem.s: src/aig/gia/giaMem.c.s

.PHONY : src/aig/gia/giaMem.s

# target to generate assembly for a file
src/aig/gia/giaMem.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMem.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMem.c.s
.PHONY : src/aig/gia/giaMem.c.s

src/aig/gia/giaMf.o: src/aig/gia/giaMf.c.o

.PHONY : src/aig/gia/giaMf.o

# target to build an object file
src/aig/gia/giaMf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMf.c.o
.PHONY : src/aig/gia/giaMf.c.o

src/aig/gia/giaMf.i: src/aig/gia/giaMf.c.i

.PHONY : src/aig/gia/giaMf.i

# target to preprocess a source file
src/aig/gia/giaMf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMf.c.i
.PHONY : src/aig/gia/giaMf.c.i

src/aig/gia/giaMf.s: src/aig/gia/giaMf.c.s

.PHONY : src/aig/gia/giaMf.s

# target to generate assembly for a file
src/aig/gia/giaMf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMf.c.s
.PHONY : src/aig/gia/giaMf.c.s

src/aig/gia/giaMfs.o: src/aig/gia/giaMfs.c.o

.PHONY : src/aig/gia/giaMfs.o

# target to build an object file
src/aig/gia/giaMfs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMfs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMfs.c.o
.PHONY : src/aig/gia/giaMfs.c.o

src/aig/gia/giaMfs.i: src/aig/gia/giaMfs.c.i

.PHONY : src/aig/gia/giaMfs.i

# target to preprocess a source file
src/aig/gia/giaMfs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMfs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMfs.c.i
.PHONY : src/aig/gia/giaMfs.c.i

src/aig/gia/giaMfs.s: src/aig/gia/giaMfs.c.s

.PHONY : src/aig/gia/giaMfs.s

# target to generate assembly for a file
src/aig/gia/giaMfs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMfs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMfs.c.s
.PHONY : src/aig/gia/giaMfs.c.s

src/aig/gia/giaMini.o: src/aig/gia/giaMini.c.o

.PHONY : src/aig/gia/giaMini.o

# target to build an object file
src/aig/gia/giaMini.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMini.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMini.c.o
.PHONY : src/aig/gia/giaMini.c.o

src/aig/gia/giaMini.i: src/aig/gia/giaMini.c.i

.PHONY : src/aig/gia/giaMini.i

# target to preprocess a source file
src/aig/gia/giaMini.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMini.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMini.c.i
.PHONY : src/aig/gia/giaMini.c.i

src/aig/gia/giaMini.s: src/aig/gia/giaMini.c.s

.PHONY : src/aig/gia/giaMini.s

# target to generate assembly for a file
src/aig/gia/giaMini.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMini.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMini.c.s
.PHONY : src/aig/gia/giaMini.c.s

src/aig/gia/giaMuxes.o: src/aig/gia/giaMuxes.c.o

.PHONY : src/aig/gia/giaMuxes.o

# target to build an object file
src/aig/gia/giaMuxes.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMuxes.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMuxes.c.o
.PHONY : src/aig/gia/giaMuxes.c.o

src/aig/gia/giaMuxes.i: src/aig/gia/giaMuxes.c.i

.PHONY : src/aig/gia/giaMuxes.i

# target to preprocess a source file
src/aig/gia/giaMuxes.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMuxes.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMuxes.c.i
.PHONY : src/aig/gia/giaMuxes.c.i

src/aig/gia/giaMuxes.s: src/aig/gia/giaMuxes.c.s

.PHONY : src/aig/gia/giaMuxes.s

# target to generate assembly for a file
src/aig/gia/giaMuxes.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaMuxes.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaMuxes.c.s
.PHONY : src/aig/gia/giaMuxes.c.s

src/aig/gia/giaNf.o: src/aig/gia/giaNf.c.o

.PHONY : src/aig/gia/giaNf.o

# target to build an object file
src/aig/gia/giaNf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaNf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaNf.c.o
.PHONY : src/aig/gia/giaNf.c.o

src/aig/gia/giaNf.i: src/aig/gia/giaNf.c.i

.PHONY : src/aig/gia/giaNf.i

# target to preprocess a source file
src/aig/gia/giaNf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaNf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaNf.c.i
.PHONY : src/aig/gia/giaNf.c.i

src/aig/gia/giaNf.s: src/aig/gia/giaNf.c.s

.PHONY : src/aig/gia/giaNf.s

# target to generate assembly for a file
src/aig/gia/giaNf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaNf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaNf.c.s
.PHONY : src/aig/gia/giaNf.c.s

src/aig/gia/giaOf.o: src/aig/gia/giaOf.c.o

.PHONY : src/aig/gia/giaOf.o

# target to build an object file
src/aig/gia/giaOf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaOf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaOf.c.o
.PHONY : src/aig/gia/giaOf.c.o

src/aig/gia/giaOf.i: src/aig/gia/giaOf.c.i

.PHONY : src/aig/gia/giaOf.i

# target to preprocess a source file
src/aig/gia/giaOf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaOf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaOf.c.i
.PHONY : src/aig/gia/giaOf.c.i

src/aig/gia/giaOf.s: src/aig/gia/giaOf.c.s

.PHONY : src/aig/gia/giaOf.s

# target to generate assembly for a file
src/aig/gia/giaOf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaOf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaOf.c.s
.PHONY : src/aig/gia/giaOf.c.s

src/aig/gia/giaPack.o: src/aig/gia/giaPack.c.o

.PHONY : src/aig/gia/giaPack.o

# target to build an object file
src/aig/gia/giaPack.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaPack.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaPack.c.o
.PHONY : src/aig/gia/giaPack.c.o

src/aig/gia/giaPack.i: src/aig/gia/giaPack.c.i

.PHONY : src/aig/gia/giaPack.i

# target to preprocess a source file
src/aig/gia/giaPack.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaPack.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaPack.c.i
.PHONY : src/aig/gia/giaPack.c.i

src/aig/gia/giaPack.s: src/aig/gia/giaPack.c.s

.PHONY : src/aig/gia/giaPack.s

# target to generate assembly for a file
src/aig/gia/giaPack.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaPack.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaPack.c.s
.PHONY : src/aig/gia/giaPack.c.s

src/aig/gia/giaPat.o: src/aig/gia/giaPat.c.o

.PHONY : src/aig/gia/giaPat.o

# target to build an object file
src/aig/gia/giaPat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaPat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaPat.c.o
.PHONY : src/aig/gia/giaPat.c.o

src/aig/gia/giaPat.i: src/aig/gia/giaPat.c.i

.PHONY : src/aig/gia/giaPat.i

# target to preprocess a source file
src/aig/gia/giaPat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaPat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaPat.c.i
.PHONY : src/aig/gia/giaPat.c.i

src/aig/gia/giaPat.s: src/aig/gia/giaPat.c.s

.PHONY : src/aig/gia/giaPat.s

# target to generate assembly for a file
src/aig/gia/giaPat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaPat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaPat.c.s
.PHONY : src/aig/gia/giaPat.c.s

src/aig/gia/giaPf.o: src/aig/gia/giaPf.c.o

.PHONY : src/aig/gia/giaPf.o

# target to build an object file
src/aig/gia/giaPf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaPf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaPf.c.o
.PHONY : src/aig/gia/giaPf.c.o

src/aig/gia/giaPf.i: src/aig/gia/giaPf.c.i

.PHONY : src/aig/gia/giaPf.i

# target to preprocess a source file
src/aig/gia/giaPf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaPf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaPf.c.i
.PHONY : src/aig/gia/giaPf.c.i

src/aig/gia/giaPf.s: src/aig/gia/giaPf.c.s

.PHONY : src/aig/gia/giaPf.s

# target to generate assembly for a file
src/aig/gia/giaPf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaPf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaPf.c.s
.PHONY : src/aig/gia/giaPf.c.s

src/aig/gia/giaQbf.o: src/aig/gia/giaQbf.c.o

.PHONY : src/aig/gia/giaQbf.o

# target to build an object file
src/aig/gia/giaQbf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaQbf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaQbf.c.o
.PHONY : src/aig/gia/giaQbf.c.o

src/aig/gia/giaQbf.i: src/aig/gia/giaQbf.c.i

.PHONY : src/aig/gia/giaQbf.i

# target to preprocess a source file
src/aig/gia/giaQbf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaQbf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaQbf.c.i
.PHONY : src/aig/gia/giaQbf.c.i

src/aig/gia/giaQbf.s: src/aig/gia/giaQbf.c.s

.PHONY : src/aig/gia/giaQbf.s

# target to generate assembly for a file
src/aig/gia/giaQbf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaQbf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaQbf.c.s
.PHONY : src/aig/gia/giaQbf.c.s

src/aig/gia/giaResub.o: src/aig/gia/giaResub.c.o

.PHONY : src/aig/gia/giaResub.o

# target to build an object file
src/aig/gia/giaResub.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaResub.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaResub.c.o
.PHONY : src/aig/gia/giaResub.c.o

src/aig/gia/giaResub.i: src/aig/gia/giaResub.c.i

.PHONY : src/aig/gia/giaResub.i

# target to preprocess a source file
src/aig/gia/giaResub.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaResub.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaResub.c.i
.PHONY : src/aig/gia/giaResub.c.i

src/aig/gia/giaResub.s: src/aig/gia/giaResub.c.s

.PHONY : src/aig/gia/giaResub.s

# target to generate assembly for a file
src/aig/gia/giaResub.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaResub.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaResub.c.s
.PHONY : src/aig/gia/giaResub.c.s

src/aig/gia/giaRetime.o: src/aig/gia/giaRetime.c.o

.PHONY : src/aig/gia/giaRetime.o

# target to build an object file
src/aig/gia/giaRetime.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaRetime.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaRetime.c.o
.PHONY : src/aig/gia/giaRetime.c.o

src/aig/gia/giaRetime.i: src/aig/gia/giaRetime.c.i

.PHONY : src/aig/gia/giaRetime.i

# target to preprocess a source file
src/aig/gia/giaRetime.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaRetime.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaRetime.c.i
.PHONY : src/aig/gia/giaRetime.c.i

src/aig/gia/giaRetime.s: src/aig/gia/giaRetime.c.s

.PHONY : src/aig/gia/giaRetime.s

# target to generate assembly for a file
src/aig/gia/giaRetime.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaRetime.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaRetime.c.s
.PHONY : src/aig/gia/giaRetime.c.s

src/aig/gia/giaRex.o: src/aig/gia/giaRex.c.o

.PHONY : src/aig/gia/giaRex.o

# target to build an object file
src/aig/gia/giaRex.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaRex.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaRex.c.o
.PHONY : src/aig/gia/giaRex.c.o

src/aig/gia/giaRex.i: src/aig/gia/giaRex.c.i

.PHONY : src/aig/gia/giaRex.i

# target to preprocess a source file
src/aig/gia/giaRex.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaRex.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaRex.c.i
.PHONY : src/aig/gia/giaRex.c.i

src/aig/gia/giaRex.s: src/aig/gia/giaRex.c.s

.PHONY : src/aig/gia/giaRex.s

# target to generate assembly for a file
src/aig/gia/giaRex.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaRex.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaRex.c.s
.PHONY : src/aig/gia/giaRex.c.s

src/aig/gia/giaSat3.o: src/aig/gia/giaSat3.c.o

.PHONY : src/aig/gia/giaSat3.o

# target to build an object file
src/aig/gia/giaSat3.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSat3.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSat3.c.o
.PHONY : src/aig/gia/giaSat3.c.o

src/aig/gia/giaSat3.i: src/aig/gia/giaSat3.c.i

.PHONY : src/aig/gia/giaSat3.i

# target to preprocess a source file
src/aig/gia/giaSat3.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSat3.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSat3.c.i
.PHONY : src/aig/gia/giaSat3.c.i

src/aig/gia/giaSat3.s: src/aig/gia/giaSat3.c.s

.PHONY : src/aig/gia/giaSat3.s

# target to generate assembly for a file
src/aig/gia/giaSat3.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSat3.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSat3.c.s
.PHONY : src/aig/gia/giaSat3.c.s

src/aig/gia/giaSatEdge.o: src/aig/gia/giaSatEdge.c.o

.PHONY : src/aig/gia/giaSatEdge.o

# target to build an object file
src/aig/gia/giaSatEdge.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatEdge.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatEdge.c.o
.PHONY : src/aig/gia/giaSatEdge.c.o

src/aig/gia/giaSatEdge.i: src/aig/gia/giaSatEdge.c.i

.PHONY : src/aig/gia/giaSatEdge.i

# target to preprocess a source file
src/aig/gia/giaSatEdge.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatEdge.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatEdge.c.i
.PHONY : src/aig/gia/giaSatEdge.c.i

src/aig/gia/giaSatEdge.s: src/aig/gia/giaSatEdge.c.s

.PHONY : src/aig/gia/giaSatEdge.s

# target to generate assembly for a file
src/aig/gia/giaSatEdge.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatEdge.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatEdge.c.s
.PHONY : src/aig/gia/giaSatEdge.c.s

src/aig/gia/giaSatLE.o: src/aig/gia/giaSatLE.c.o

.PHONY : src/aig/gia/giaSatLE.o

# target to build an object file
src/aig/gia/giaSatLE.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatLE.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatLE.c.o
.PHONY : src/aig/gia/giaSatLE.c.o

src/aig/gia/giaSatLE.i: src/aig/gia/giaSatLE.c.i

.PHONY : src/aig/gia/giaSatLE.i

# target to preprocess a source file
src/aig/gia/giaSatLE.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatLE.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatLE.c.i
.PHONY : src/aig/gia/giaSatLE.c.i

src/aig/gia/giaSatLE.s: src/aig/gia/giaSatLE.c.s

.PHONY : src/aig/gia/giaSatLE.s

# target to generate assembly for a file
src/aig/gia/giaSatLE.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatLE.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatLE.c.s
.PHONY : src/aig/gia/giaSatLE.c.s

src/aig/gia/giaSatLut.o: src/aig/gia/giaSatLut.c.o

.PHONY : src/aig/gia/giaSatLut.o

# target to build an object file
src/aig/gia/giaSatLut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatLut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatLut.c.o
.PHONY : src/aig/gia/giaSatLut.c.o

src/aig/gia/giaSatLut.i: src/aig/gia/giaSatLut.c.i

.PHONY : src/aig/gia/giaSatLut.i

# target to preprocess a source file
src/aig/gia/giaSatLut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatLut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatLut.c.i
.PHONY : src/aig/gia/giaSatLut.c.i

src/aig/gia/giaSatLut.s: src/aig/gia/giaSatLut.c.s

.PHONY : src/aig/gia/giaSatLut.s

# target to generate assembly for a file
src/aig/gia/giaSatLut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatLut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatLut.c.s
.PHONY : src/aig/gia/giaSatLut.c.s

src/aig/gia/giaSatMap.o: src/aig/gia/giaSatMap.c.o

.PHONY : src/aig/gia/giaSatMap.o

# target to build an object file
src/aig/gia/giaSatMap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatMap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatMap.c.o
.PHONY : src/aig/gia/giaSatMap.c.o

src/aig/gia/giaSatMap.i: src/aig/gia/giaSatMap.c.i

.PHONY : src/aig/gia/giaSatMap.i

# target to preprocess a source file
src/aig/gia/giaSatMap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatMap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatMap.c.i
.PHONY : src/aig/gia/giaSatMap.c.i

src/aig/gia/giaSatMap.s: src/aig/gia/giaSatMap.c.s

.PHONY : src/aig/gia/giaSatMap.s

# target to generate assembly for a file
src/aig/gia/giaSatMap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatMap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatMap.c.s
.PHONY : src/aig/gia/giaSatMap.c.s

src/aig/gia/giaSatoko.o: src/aig/gia/giaSatoko.c.o

.PHONY : src/aig/gia/giaSatoko.o

# target to build an object file
src/aig/gia/giaSatoko.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatoko.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatoko.c.o
.PHONY : src/aig/gia/giaSatoko.c.o

src/aig/gia/giaSatoko.i: src/aig/gia/giaSatoko.c.i

.PHONY : src/aig/gia/giaSatoko.i

# target to preprocess a source file
src/aig/gia/giaSatoko.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatoko.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatoko.c.i
.PHONY : src/aig/gia/giaSatoko.c.i

src/aig/gia/giaSatoko.s: src/aig/gia/giaSatoko.c.s

.PHONY : src/aig/gia/giaSatoko.s

# target to generate assembly for a file
src/aig/gia/giaSatoko.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSatoko.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSatoko.c.s
.PHONY : src/aig/gia/giaSatoko.c.s

src/aig/gia/giaScl.o: src/aig/gia/giaScl.c.o

.PHONY : src/aig/gia/giaScl.o

# target to build an object file
src/aig/gia/giaScl.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaScl.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaScl.c.o
.PHONY : src/aig/gia/giaScl.c.o

src/aig/gia/giaScl.i: src/aig/gia/giaScl.c.i

.PHONY : src/aig/gia/giaScl.i

# target to preprocess a source file
src/aig/gia/giaScl.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaScl.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaScl.c.i
.PHONY : src/aig/gia/giaScl.c.i

src/aig/gia/giaScl.s: src/aig/gia/giaScl.c.s

.PHONY : src/aig/gia/giaScl.s

# target to generate assembly for a file
src/aig/gia/giaScl.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaScl.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaScl.c.s
.PHONY : src/aig/gia/giaScl.c.s

src/aig/gia/giaScript.o: src/aig/gia/giaScript.c.o

.PHONY : src/aig/gia/giaScript.o

# target to build an object file
src/aig/gia/giaScript.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaScript.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaScript.c.o
.PHONY : src/aig/gia/giaScript.c.o

src/aig/gia/giaScript.i: src/aig/gia/giaScript.c.i

.PHONY : src/aig/gia/giaScript.i

# target to preprocess a source file
src/aig/gia/giaScript.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaScript.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaScript.c.i
.PHONY : src/aig/gia/giaScript.c.i

src/aig/gia/giaScript.s: src/aig/gia/giaScript.c.s

.PHONY : src/aig/gia/giaScript.s

# target to generate assembly for a file
src/aig/gia/giaScript.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaScript.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaScript.c.s
.PHONY : src/aig/gia/giaScript.c.s

src/aig/gia/giaShow.o: src/aig/gia/giaShow.c.o

.PHONY : src/aig/gia/giaShow.o

# target to build an object file
src/aig/gia/giaShow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShow.c.o
.PHONY : src/aig/gia/giaShow.c.o

src/aig/gia/giaShow.i: src/aig/gia/giaShow.c.i

.PHONY : src/aig/gia/giaShow.i

# target to preprocess a source file
src/aig/gia/giaShow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShow.c.i
.PHONY : src/aig/gia/giaShow.c.i

src/aig/gia/giaShow.s: src/aig/gia/giaShow.c.s

.PHONY : src/aig/gia/giaShow.s

# target to generate assembly for a file
src/aig/gia/giaShow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShow.c.s
.PHONY : src/aig/gia/giaShow.c.s

src/aig/gia/giaShrink.o: src/aig/gia/giaShrink.c.o

.PHONY : src/aig/gia/giaShrink.o

# target to build an object file
src/aig/gia/giaShrink.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShrink.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShrink.c.o
.PHONY : src/aig/gia/giaShrink.c.o

src/aig/gia/giaShrink.i: src/aig/gia/giaShrink.c.i

.PHONY : src/aig/gia/giaShrink.i

# target to preprocess a source file
src/aig/gia/giaShrink.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShrink.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShrink.c.i
.PHONY : src/aig/gia/giaShrink.c.i

src/aig/gia/giaShrink.s: src/aig/gia/giaShrink.c.s

.PHONY : src/aig/gia/giaShrink.s

# target to generate assembly for a file
src/aig/gia/giaShrink.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShrink.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShrink.c.s
.PHONY : src/aig/gia/giaShrink.c.s

src/aig/gia/giaShrink6.o: src/aig/gia/giaShrink6.c.o

.PHONY : src/aig/gia/giaShrink6.o

# target to build an object file
src/aig/gia/giaShrink6.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShrink6.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShrink6.c.o
.PHONY : src/aig/gia/giaShrink6.c.o

src/aig/gia/giaShrink6.i: src/aig/gia/giaShrink6.c.i

.PHONY : src/aig/gia/giaShrink6.i

# target to preprocess a source file
src/aig/gia/giaShrink6.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShrink6.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShrink6.c.i
.PHONY : src/aig/gia/giaShrink6.c.i

src/aig/gia/giaShrink6.s: src/aig/gia/giaShrink6.c.s

.PHONY : src/aig/gia/giaShrink6.s

# target to generate assembly for a file
src/aig/gia/giaShrink6.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShrink6.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShrink6.c.s
.PHONY : src/aig/gia/giaShrink6.c.s

src/aig/gia/giaShrink7.o: src/aig/gia/giaShrink7.c.o

.PHONY : src/aig/gia/giaShrink7.o

# target to build an object file
src/aig/gia/giaShrink7.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShrink7.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShrink7.c.o
.PHONY : src/aig/gia/giaShrink7.c.o

src/aig/gia/giaShrink7.i: src/aig/gia/giaShrink7.c.i

.PHONY : src/aig/gia/giaShrink7.i

# target to preprocess a source file
src/aig/gia/giaShrink7.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShrink7.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShrink7.c.i
.PHONY : src/aig/gia/giaShrink7.c.i

src/aig/gia/giaShrink7.s: src/aig/gia/giaShrink7.c.s

.PHONY : src/aig/gia/giaShrink7.s

# target to generate assembly for a file
src/aig/gia/giaShrink7.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaShrink7.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaShrink7.c.s
.PHONY : src/aig/gia/giaShrink7.c.s

src/aig/gia/giaSim.o: src/aig/gia/giaSim.c.o

.PHONY : src/aig/gia/giaSim.o

# target to build an object file
src/aig/gia/giaSim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSim.c.o
.PHONY : src/aig/gia/giaSim.c.o

src/aig/gia/giaSim.i: src/aig/gia/giaSim.c.i

.PHONY : src/aig/gia/giaSim.i

# target to preprocess a source file
src/aig/gia/giaSim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSim.c.i
.PHONY : src/aig/gia/giaSim.c.i

src/aig/gia/giaSim.s: src/aig/gia/giaSim.c.s

.PHONY : src/aig/gia/giaSim.s

# target to generate assembly for a file
src/aig/gia/giaSim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSim.c.s
.PHONY : src/aig/gia/giaSim.c.s

src/aig/gia/giaSim2.o: src/aig/gia/giaSim2.c.o

.PHONY : src/aig/gia/giaSim2.o

# target to build an object file
src/aig/gia/giaSim2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSim2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSim2.c.o
.PHONY : src/aig/gia/giaSim2.c.o

src/aig/gia/giaSim2.i: src/aig/gia/giaSim2.c.i

.PHONY : src/aig/gia/giaSim2.i

# target to preprocess a source file
src/aig/gia/giaSim2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSim2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSim2.c.i
.PHONY : src/aig/gia/giaSim2.c.i

src/aig/gia/giaSim2.s: src/aig/gia/giaSim2.c.s

.PHONY : src/aig/gia/giaSim2.s

# target to generate assembly for a file
src/aig/gia/giaSim2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSim2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSim2.c.s
.PHONY : src/aig/gia/giaSim2.c.s

src/aig/gia/giaSort.o: src/aig/gia/giaSort.c.o

.PHONY : src/aig/gia/giaSort.o

# target to build an object file
src/aig/gia/giaSort.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSort.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSort.c.o
.PHONY : src/aig/gia/giaSort.c.o

src/aig/gia/giaSort.i: src/aig/gia/giaSort.c.i

.PHONY : src/aig/gia/giaSort.i

# target to preprocess a source file
src/aig/gia/giaSort.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSort.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSort.c.i
.PHONY : src/aig/gia/giaSort.c.i

src/aig/gia/giaSort.s: src/aig/gia/giaSort.c.s

.PHONY : src/aig/gia/giaSort.s

# target to generate assembly for a file
src/aig/gia/giaSort.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSort.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSort.c.s
.PHONY : src/aig/gia/giaSort.c.s

src/aig/gia/giaSpeedup.o: src/aig/gia/giaSpeedup.c.o

.PHONY : src/aig/gia/giaSpeedup.o

# target to build an object file
src/aig/gia/giaSpeedup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSpeedup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSpeedup.c.o
.PHONY : src/aig/gia/giaSpeedup.c.o

src/aig/gia/giaSpeedup.i: src/aig/gia/giaSpeedup.c.i

.PHONY : src/aig/gia/giaSpeedup.i

# target to preprocess a source file
src/aig/gia/giaSpeedup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSpeedup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSpeedup.c.i
.PHONY : src/aig/gia/giaSpeedup.c.i

src/aig/gia/giaSpeedup.s: src/aig/gia/giaSpeedup.c.s

.PHONY : src/aig/gia/giaSpeedup.s

# target to generate assembly for a file
src/aig/gia/giaSpeedup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSpeedup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSpeedup.c.s
.PHONY : src/aig/gia/giaSpeedup.c.s

src/aig/gia/giaSplit.o: src/aig/gia/giaSplit.c.o

.PHONY : src/aig/gia/giaSplit.o

# target to build an object file
src/aig/gia/giaSplit.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSplit.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSplit.c.o
.PHONY : src/aig/gia/giaSplit.c.o

src/aig/gia/giaSplit.i: src/aig/gia/giaSplit.c.i

.PHONY : src/aig/gia/giaSplit.i

# target to preprocess a source file
src/aig/gia/giaSplit.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSplit.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSplit.c.i
.PHONY : src/aig/gia/giaSplit.c.i

src/aig/gia/giaSplit.s: src/aig/gia/giaSplit.c.s

.PHONY : src/aig/gia/giaSplit.s

# target to generate assembly for a file
src/aig/gia/giaSplit.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSplit.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSplit.c.s
.PHONY : src/aig/gia/giaSplit.c.s

src/aig/gia/giaStg.o: src/aig/gia/giaStg.c.o

.PHONY : src/aig/gia/giaStg.o

# target to build an object file
src/aig/gia/giaStg.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaStg.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaStg.c.o
.PHONY : src/aig/gia/giaStg.c.o

src/aig/gia/giaStg.i: src/aig/gia/giaStg.c.i

.PHONY : src/aig/gia/giaStg.i

# target to preprocess a source file
src/aig/gia/giaStg.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaStg.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaStg.c.i
.PHONY : src/aig/gia/giaStg.c.i

src/aig/gia/giaStg.s: src/aig/gia/giaStg.c.s

.PHONY : src/aig/gia/giaStg.s

# target to generate assembly for a file
src/aig/gia/giaStg.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaStg.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaStg.c.s
.PHONY : src/aig/gia/giaStg.c.s

src/aig/gia/giaStr.o: src/aig/gia/giaStr.c.o

.PHONY : src/aig/gia/giaStr.o

# target to build an object file
src/aig/gia/giaStr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaStr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaStr.c.o
.PHONY : src/aig/gia/giaStr.c.o

src/aig/gia/giaStr.i: src/aig/gia/giaStr.c.i

.PHONY : src/aig/gia/giaStr.i

# target to preprocess a source file
src/aig/gia/giaStr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaStr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaStr.c.i
.PHONY : src/aig/gia/giaStr.c.i

src/aig/gia/giaStr.s: src/aig/gia/giaStr.c.s

.PHONY : src/aig/gia/giaStr.s

# target to generate assembly for a file
src/aig/gia/giaStr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaStr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaStr.c.s
.PHONY : src/aig/gia/giaStr.c.s

src/aig/gia/giaSupMin.o: src/aig/gia/giaSupMin.c.o

.PHONY : src/aig/gia/giaSupMin.o

# target to build an object file
src/aig/gia/giaSupMin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSupMin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSupMin.c.o
.PHONY : src/aig/gia/giaSupMin.c.o

src/aig/gia/giaSupMin.i: src/aig/gia/giaSupMin.c.i

.PHONY : src/aig/gia/giaSupMin.i

# target to preprocess a source file
src/aig/gia/giaSupMin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSupMin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSupMin.c.i
.PHONY : src/aig/gia/giaSupMin.c.i

src/aig/gia/giaSupMin.s: src/aig/gia/giaSupMin.c.s

.PHONY : src/aig/gia/giaSupMin.s

# target to generate assembly for a file
src/aig/gia/giaSupMin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSupMin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSupMin.c.s
.PHONY : src/aig/gia/giaSupMin.c.s

src/aig/gia/giaSupp.o: src/aig/gia/giaSupp.c.o

.PHONY : src/aig/gia/giaSupp.o

# target to build an object file
src/aig/gia/giaSupp.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSupp.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSupp.c.o
.PHONY : src/aig/gia/giaSupp.c.o

src/aig/gia/giaSupp.i: src/aig/gia/giaSupp.c.i

.PHONY : src/aig/gia/giaSupp.i

# target to preprocess a source file
src/aig/gia/giaSupp.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSupp.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSupp.c.i
.PHONY : src/aig/gia/giaSupp.c.i

src/aig/gia/giaSupp.s: src/aig/gia/giaSupp.c.s

.PHONY : src/aig/gia/giaSupp.s

# target to generate assembly for a file
src/aig/gia/giaSupp.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSupp.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSupp.c.s
.PHONY : src/aig/gia/giaSupp.c.s

src/aig/gia/giaSweep.o: src/aig/gia/giaSweep.c.o

.PHONY : src/aig/gia/giaSweep.o

# target to build an object file
src/aig/gia/giaSweep.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSweep.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSweep.c.o
.PHONY : src/aig/gia/giaSweep.c.o

src/aig/gia/giaSweep.i: src/aig/gia/giaSweep.c.i

.PHONY : src/aig/gia/giaSweep.i

# target to preprocess a source file
src/aig/gia/giaSweep.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSweep.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSweep.c.i
.PHONY : src/aig/gia/giaSweep.c.i

src/aig/gia/giaSweep.s: src/aig/gia/giaSweep.c.s

.PHONY : src/aig/gia/giaSweep.s

# target to generate assembly for a file
src/aig/gia/giaSweep.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSweep.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSweep.c.s
.PHONY : src/aig/gia/giaSweep.c.s

src/aig/gia/giaSweeper.o: src/aig/gia/giaSweeper.c.o

.PHONY : src/aig/gia/giaSweeper.o

# target to build an object file
src/aig/gia/giaSweeper.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSweeper.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSweeper.c.o
.PHONY : src/aig/gia/giaSweeper.c.o

src/aig/gia/giaSweeper.i: src/aig/gia/giaSweeper.c.i

.PHONY : src/aig/gia/giaSweeper.i

# target to preprocess a source file
src/aig/gia/giaSweeper.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSweeper.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSweeper.c.i
.PHONY : src/aig/gia/giaSweeper.c.i

src/aig/gia/giaSweeper.s: src/aig/gia/giaSweeper.c.s

.PHONY : src/aig/gia/giaSweeper.s

# target to generate assembly for a file
src/aig/gia/giaSweeper.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSweeper.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSweeper.c.s
.PHONY : src/aig/gia/giaSweeper.c.s

src/aig/gia/giaSwitch.o: src/aig/gia/giaSwitch.c.o

.PHONY : src/aig/gia/giaSwitch.o

# target to build an object file
src/aig/gia/giaSwitch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSwitch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSwitch.c.o
.PHONY : src/aig/gia/giaSwitch.c.o

src/aig/gia/giaSwitch.i: src/aig/gia/giaSwitch.c.i

.PHONY : src/aig/gia/giaSwitch.i

# target to preprocess a source file
src/aig/gia/giaSwitch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSwitch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSwitch.c.i
.PHONY : src/aig/gia/giaSwitch.c.i

src/aig/gia/giaSwitch.s: src/aig/gia/giaSwitch.c.s

.PHONY : src/aig/gia/giaSwitch.s

# target to generate assembly for a file
src/aig/gia/giaSwitch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaSwitch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaSwitch.c.s
.PHONY : src/aig/gia/giaSwitch.c.s

src/aig/gia/giaTim.o: src/aig/gia/giaTim.c.o

.PHONY : src/aig/gia/giaTim.o

# target to build an object file
src/aig/gia/giaTim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTim.c.o
.PHONY : src/aig/gia/giaTim.c.o

src/aig/gia/giaTim.i: src/aig/gia/giaTim.c.i

.PHONY : src/aig/gia/giaTim.i

# target to preprocess a source file
src/aig/gia/giaTim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTim.c.i
.PHONY : src/aig/gia/giaTim.c.i

src/aig/gia/giaTim.s: src/aig/gia/giaTim.c.s

.PHONY : src/aig/gia/giaTim.s

# target to generate assembly for a file
src/aig/gia/giaTim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTim.c.s
.PHONY : src/aig/gia/giaTim.c.s

src/aig/gia/giaTis.o: src/aig/gia/giaTis.c.o

.PHONY : src/aig/gia/giaTis.o

# target to build an object file
src/aig/gia/giaTis.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTis.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTis.c.o
.PHONY : src/aig/gia/giaTis.c.o

src/aig/gia/giaTis.i: src/aig/gia/giaTis.c.i

.PHONY : src/aig/gia/giaTis.i

# target to preprocess a source file
src/aig/gia/giaTis.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTis.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTis.c.i
.PHONY : src/aig/gia/giaTis.c.i

src/aig/gia/giaTis.s: src/aig/gia/giaTis.c.s

.PHONY : src/aig/gia/giaTis.s

# target to generate assembly for a file
src/aig/gia/giaTis.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTis.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTis.c.s
.PHONY : src/aig/gia/giaTis.c.s

src/aig/gia/giaTruth.o: src/aig/gia/giaTruth.c.o

.PHONY : src/aig/gia/giaTruth.o

# target to build an object file
src/aig/gia/giaTruth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTruth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTruth.c.o
.PHONY : src/aig/gia/giaTruth.c.o

src/aig/gia/giaTruth.i: src/aig/gia/giaTruth.c.i

.PHONY : src/aig/gia/giaTruth.i

# target to preprocess a source file
src/aig/gia/giaTruth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTruth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTruth.c.i
.PHONY : src/aig/gia/giaTruth.c.i

src/aig/gia/giaTruth.s: src/aig/gia/giaTruth.c.s

.PHONY : src/aig/gia/giaTruth.s

# target to generate assembly for a file
src/aig/gia/giaTruth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTruth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTruth.c.s
.PHONY : src/aig/gia/giaTruth.c.s

src/aig/gia/giaTsim.o: src/aig/gia/giaTsim.c.o

.PHONY : src/aig/gia/giaTsim.o

# target to build an object file
src/aig/gia/giaTsim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTsim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTsim.c.o
.PHONY : src/aig/gia/giaTsim.c.o

src/aig/gia/giaTsim.i: src/aig/gia/giaTsim.c.i

.PHONY : src/aig/gia/giaTsim.i

# target to preprocess a source file
src/aig/gia/giaTsim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTsim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTsim.c.i
.PHONY : src/aig/gia/giaTsim.c.i

src/aig/gia/giaTsim.s: src/aig/gia/giaTsim.c.s

.PHONY : src/aig/gia/giaTsim.s

# target to generate assembly for a file
src/aig/gia/giaTsim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaTsim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaTsim.c.s
.PHONY : src/aig/gia/giaTsim.c.s

src/aig/gia/giaUnate.o: src/aig/gia/giaUnate.c.o

.PHONY : src/aig/gia/giaUnate.o

# target to build an object file
src/aig/gia/giaUnate.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaUnate.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaUnate.c.o
.PHONY : src/aig/gia/giaUnate.c.o

src/aig/gia/giaUnate.i: src/aig/gia/giaUnate.c.i

.PHONY : src/aig/gia/giaUnate.i

# target to preprocess a source file
src/aig/gia/giaUnate.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaUnate.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaUnate.c.i
.PHONY : src/aig/gia/giaUnate.c.i

src/aig/gia/giaUnate.s: src/aig/gia/giaUnate.c.s

.PHONY : src/aig/gia/giaUnate.s

# target to generate assembly for a file
src/aig/gia/giaUnate.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaUnate.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaUnate.c.s
.PHONY : src/aig/gia/giaUnate.c.s

src/aig/gia/giaUtil.o: src/aig/gia/giaUtil.c.o

.PHONY : src/aig/gia/giaUtil.o

# target to build an object file
src/aig/gia/giaUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaUtil.c.o
.PHONY : src/aig/gia/giaUtil.c.o

src/aig/gia/giaUtil.i: src/aig/gia/giaUtil.c.i

.PHONY : src/aig/gia/giaUtil.i

# target to preprocess a source file
src/aig/gia/giaUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaUtil.c.i
.PHONY : src/aig/gia/giaUtil.c.i

src/aig/gia/giaUtil.s: src/aig/gia/giaUtil.c.s

.PHONY : src/aig/gia/giaUtil.s

# target to generate assembly for a file
src/aig/gia/giaUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/gia/giaUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/gia/giaUtil.c.s
.PHONY : src/aig/gia/giaUtil.c.s

src/aig/hop/hopBalance.o: src/aig/hop/hopBalance.c.o

.PHONY : src/aig/hop/hopBalance.o

# target to build an object file
src/aig/hop/hopBalance.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopBalance.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopBalance.c.o
.PHONY : src/aig/hop/hopBalance.c.o

src/aig/hop/hopBalance.i: src/aig/hop/hopBalance.c.i

.PHONY : src/aig/hop/hopBalance.i

# target to preprocess a source file
src/aig/hop/hopBalance.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopBalance.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopBalance.c.i
.PHONY : src/aig/hop/hopBalance.c.i

src/aig/hop/hopBalance.s: src/aig/hop/hopBalance.c.s

.PHONY : src/aig/hop/hopBalance.s

# target to generate assembly for a file
src/aig/hop/hopBalance.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopBalance.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopBalance.c.s
.PHONY : src/aig/hop/hopBalance.c.s

src/aig/hop/hopCheck.o: src/aig/hop/hopCheck.c.o

.PHONY : src/aig/hop/hopCheck.o

# target to build an object file
src/aig/hop/hopCheck.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopCheck.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopCheck.c.o
.PHONY : src/aig/hop/hopCheck.c.o

src/aig/hop/hopCheck.i: src/aig/hop/hopCheck.c.i

.PHONY : src/aig/hop/hopCheck.i

# target to preprocess a source file
src/aig/hop/hopCheck.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopCheck.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopCheck.c.i
.PHONY : src/aig/hop/hopCheck.c.i

src/aig/hop/hopCheck.s: src/aig/hop/hopCheck.c.s

.PHONY : src/aig/hop/hopCheck.s

# target to generate assembly for a file
src/aig/hop/hopCheck.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopCheck.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopCheck.c.s
.PHONY : src/aig/hop/hopCheck.c.s

src/aig/hop/hopDfs.o: src/aig/hop/hopDfs.c.o

.PHONY : src/aig/hop/hopDfs.o

# target to build an object file
src/aig/hop/hopDfs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopDfs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopDfs.c.o
.PHONY : src/aig/hop/hopDfs.c.o

src/aig/hop/hopDfs.i: src/aig/hop/hopDfs.c.i

.PHONY : src/aig/hop/hopDfs.i

# target to preprocess a source file
src/aig/hop/hopDfs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopDfs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopDfs.c.i
.PHONY : src/aig/hop/hopDfs.c.i

src/aig/hop/hopDfs.s: src/aig/hop/hopDfs.c.s

.PHONY : src/aig/hop/hopDfs.s

# target to generate assembly for a file
src/aig/hop/hopDfs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopDfs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopDfs.c.s
.PHONY : src/aig/hop/hopDfs.c.s

src/aig/hop/hopMan.o: src/aig/hop/hopMan.c.o

.PHONY : src/aig/hop/hopMan.o

# target to build an object file
src/aig/hop/hopMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopMan.c.o
.PHONY : src/aig/hop/hopMan.c.o

src/aig/hop/hopMan.i: src/aig/hop/hopMan.c.i

.PHONY : src/aig/hop/hopMan.i

# target to preprocess a source file
src/aig/hop/hopMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopMan.c.i
.PHONY : src/aig/hop/hopMan.c.i

src/aig/hop/hopMan.s: src/aig/hop/hopMan.c.s

.PHONY : src/aig/hop/hopMan.s

# target to generate assembly for a file
src/aig/hop/hopMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopMan.c.s
.PHONY : src/aig/hop/hopMan.c.s

src/aig/hop/hopMem.o: src/aig/hop/hopMem.c.o

.PHONY : src/aig/hop/hopMem.o

# target to build an object file
src/aig/hop/hopMem.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopMem.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopMem.c.o
.PHONY : src/aig/hop/hopMem.c.o

src/aig/hop/hopMem.i: src/aig/hop/hopMem.c.i

.PHONY : src/aig/hop/hopMem.i

# target to preprocess a source file
src/aig/hop/hopMem.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopMem.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopMem.c.i
.PHONY : src/aig/hop/hopMem.c.i

src/aig/hop/hopMem.s: src/aig/hop/hopMem.c.s

.PHONY : src/aig/hop/hopMem.s

# target to generate assembly for a file
src/aig/hop/hopMem.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopMem.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopMem.c.s
.PHONY : src/aig/hop/hopMem.c.s

src/aig/hop/hopObj.o: src/aig/hop/hopObj.c.o

.PHONY : src/aig/hop/hopObj.o

# target to build an object file
src/aig/hop/hopObj.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopObj.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopObj.c.o
.PHONY : src/aig/hop/hopObj.c.o

src/aig/hop/hopObj.i: src/aig/hop/hopObj.c.i

.PHONY : src/aig/hop/hopObj.i

# target to preprocess a source file
src/aig/hop/hopObj.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopObj.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopObj.c.i
.PHONY : src/aig/hop/hopObj.c.i

src/aig/hop/hopObj.s: src/aig/hop/hopObj.c.s

.PHONY : src/aig/hop/hopObj.s

# target to generate assembly for a file
src/aig/hop/hopObj.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopObj.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopObj.c.s
.PHONY : src/aig/hop/hopObj.c.s

src/aig/hop/hopOper.o: src/aig/hop/hopOper.c.o

.PHONY : src/aig/hop/hopOper.o

# target to build an object file
src/aig/hop/hopOper.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopOper.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopOper.c.o
.PHONY : src/aig/hop/hopOper.c.o

src/aig/hop/hopOper.i: src/aig/hop/hopOper.c.i

.PHONY : src/aig/hop/hopOper.i

# target to preprocess a source file
src/aig/hop/hopOper.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopOper.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopOper.c.i
.PHONY : src/aig/hop/hopOper.c.i

src/aig/hop/hopOper.s: src/aig/hop/hopOper.c.s

.PHONY : src/aig/hop/hopOper.s

# target to generate assembly for a file
src/aig/hop/hopOper.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopOper.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopOper.c.s
.PHONY : src/aig/hop/hopOper.c.s

src/aig/hop/hopTable.o: src/aig/hop/hopTable.c.o

.PHONY : src/aig/hop/hopTable.o

# target to build an object file
src/aig/hop/hopTable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopTable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopTable.c.o
.PHONY : src/aig/hop/hopTable.c.o

src/aig/hop/hopTable.i: src/aig/hop/hopTable.c.i

.PHONY : src/aig/hop/hopTable.i

# target to preprocess a source file
src/aig/hop/hopTable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopTable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopTable.c.i
.PHONY : src/aig/hop/hopTable.c.i

src/aig/hop/hopTable.s: src/aig/hop/hopTable.c.s

.PHONY : src/aig/hop/hopTable.s

# target to generate assembly for a file
src/aig/hop/hopTable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopTable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopTable.c.s
.PHONY : src/aig/hop/hopTable.c.s

src/aig/hop/hopTruth.o: src/aig/hop/hopTruth.c.o

.PHONY : src/aig/hop/hopTruth.o

# target to build an object file
src/aig/hop/hopTruth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopTruth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopTruth.c.o
.PHONY : src/aig/hop/hopTruth.c.o

src/aig/hop/hopTruth.i: src/aig/hop/hopTruth.c.i

.PHONY : src/aig/hop/hopTruth.i

# target to preprocess a source file
src/aig/hop/hopTruth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopTruth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopTruth.c.i
.PHONY : src/aig/hop/hopTruth.c.i

src/aig/hop/hopTruth.s: src/aig/hop/hopTruth.c.s

.PHONY : src/aig/hop/hopTruth.s

# target to generate assembly for a file
src/aig/hop/hopTruth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopTruth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopTruth.c.s
.PHONY : src/aig/hop/hopTruth.c.s

src/aig/hop/hopUtil.o: src/aig/hop/hopUtil.c.o

.PHONY : src/aig/hop/hopUtil.o

# target to build an object file
src/aig/hop/hopUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopUtil.c.o
.PHONY : src/aig/hop/hopUtil.c.o

src/aig/hop/hopUtil.i: src/aig/hop/hopUtil.c.i

.PHONY : src/aig/hop/hopUtil.i

# target to preprocess a source file
src/aig/hop/hopUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopUtil.c.i
.PHONY : src/aig/hop/hopUtil.c.i

src/aig/hop/hopUtil.s: src/aig/hop/hopUtil.c.s

.PHONY : src/aig/hop/hopUtil.s

# target to generate assembly for a file
src/aig/hop/hopUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/hop/hopUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/hop/hopUtil.c.s
.PHONY : src/aig/hop/hopUtil.c.s

src/aig/ioa/ioaReadAig.o: src/aig/ioa/ioaReadAig.c.o

.PHONY : src/aig/ioa/ioaReadAig.o

# target to build an object file
src/aig/ioa/ioaReadAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ioa/ioaReadAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ioa/ioaReadAig.c.o
.PHONY : src/aig/ioa/ioaReadAig.c.o

src/aig/ioa/ioaReadAig.i: src/aig/ioa/ioaReadAig.c.i

.PHONY : src/aig/ioa/ioaReadAig.i

# target to preprocess a source file
src/aig/ioa/ioaReadAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ioa/ioaReadAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ioa/ioaReadAig.c.i
.PHONY : src/aig/ioa/ioaReadAig.c.i

src/aig/ioa/ioaReadAig.s: src/aig/ioa/ioaReadAig.c.s

.PHONY : src/aig/ioa/ioaReadAig.s

# target to generate assembly for a file
src/aig/ioa/ioaReadAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ioa/ioaReadAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ioa/ioaReadAig.c.s
.PHONY : src/aig/ioa/ioaReadAig.c.s

src/aig/ioa/ioaUtil.o: src/aig/ioa/ioaUtil.c.o

.PHONY : src/aig/ioa/ioaUtil.o

# target to build an object file
src/aig/ioa/ioaUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ioa/ioaUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ioa/ioaUtil.c.o
.PHONY : src/aig/ioa/ioaUtil.c.o

src/aig/ioa/ioaUtil.i: src/aig/ioa/ioaUtil.c.i

.PHONY : src/aig/ioa/ioaUtil.i

# target to preprocess a source file
src/aig/ioa/ioaUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ioa/ioaUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ioa/ioaUtil.c.i
.PHONY : src/aig/ioa/ioaUtil.c.i

src/aig/ioa/ioaUtil.s: src/aig/ioa/ioaUtil.c.s

.PHONY : src/aig/ioa/ioaUtil.s

# target to generate assembly for a file
src/aig/ioa/ioaUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ioa/ioaUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ioa/ioaUtil.c.s
.PHONY : src/aig/ioa/ioaUtil.c.s

src/aig/ioa/ioaWriteAig.o: src/aig/ioa/ioaWriteAig.c.o

.PHONY : src/aig/ioa/ioaWriteAig.o

# target to build an object file
src/aig/ioa/ioaWriteAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ioa/ioaWriteAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ioa/ioaWriteAig.c.o
.PHONY : src/aig/ioa/ioaWriteAig.c.o

src/aig/ioa/ioaWriteAig.i: src/aig/ioa/ioaWriteAig.c.i

.PHONY : src/aig/ioa/ioaWriteAig.i

# target to preprocess a source file
src/aig/ioa/ioaWriteAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ioa/ioaWriteAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ioa/ioaWriteAig.c.i
.PHONY : src/aig/ioa/ioaWriteAig.c.i

src/aig/ioa/ioaWriteAig.s: src/aig/ioa/ioaWriteAig.c.s

.PHONY : src/aig/ioa/ioaWriteAig.s

# target to generate assembly for a file
src/aig/ioa/ioaWriteAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ioa/ioaWriteAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ioa/ioaWriteAig.c.s
.PHONY : src/aig/ioa/ioaWriteAig.c.s

src/aig/ivy/ivyBalance.o: src/aig/ivy/ivyBalance.c.o

.PHONY : src/aig/ivy/ivyBalance.o

# target to build an object file
src/aig/ivy/ivyBalance.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyBalance.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyBalance.c.o
.PHONY : src/aig/ivy/ivyBalance.c.o

src/aig/ivy/ivyBalance.i: src/aig/ivy/ivyBalance.c.i

.PHONY : src/aig/ivy/ivyBalance.i

# target to preprocess a source file
src/aig/ivy/ivyBalance.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyBalance.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyBalance.c.i
.PHONY : src/aig/ivy/ivyBalance.c.i

src/aig/ivy/ivyBalance.s: src/aig/ivy/ivyBalance.c.s

.PHONY : src/aig/ivy/ivyBalance.s

# target to generate assembly for a file
src/aig/ivy/ivyBalance.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyBalance.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyBalance.c.s
.PHONY : src/aig/ivy/ivyBalance.c.s

src/aig/ivy/ivyCanon.o: src/aig/ivy/ivyCanon.c.o

.PHONY : src/aig/ivy/ivyCanon.o

# target to build an object file
src/aig/ivy/ivyCanon.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCanon.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCanon.c.o
.PHONY : src/aig/ivy/ivyCanon.c.o

src/aig/ivy/ivyCanon.i: src/aig/ivy/ivyCanon.c.i

.PHONY : src/aig/ivy/ivyCanon.i

# target to preprocess a source file
src/aig/ivy/ivyCanon.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCanon.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCanon.c.i
.PHONY : src/aig/ivy/ivyCanon.c.i

src/aig/ivy/ivyCanon.s: src/aig/ivy/ivyCanon.c.s

.PHONY : src/aig/ivy/ivyCanon.s

# target to generate assembly for a file
src/aig/ivy/ivyCanon.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCanon.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCanon.c.s
.PHONY : src/aig/ivy/ivyCanon.c.s

src/aig/ivy/ivyCheck.o: src/aig/ivy/ivyCheck.c.o

.PHONY : src/aig/ivy/ivyCheck.o

# target to build an object file
src/aig/ivy/ivyCheck.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCheck.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCheck.c.o
.PHONY : src/aig/ivy/ivyCheck.c.o

src/aig/ivy/ivyCheck.i: src/aig/ivy/ivyCheck.c.i

.PHONY : src/aig/ivy/ivyCheck.i

# target to preprocess a source file
src/aig/ivy/ivyCheck.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCheck.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCheck.c.i
.PHONY : src/aig/ivy/ivyCheck.c.i

src/aig/ivy/ivyCheck.s: src/aig/ivy/ivyCheck.c.s

.PHONY : src/aig/ivy/ivyCheck.s

# target to generate assembly for a file
src/aig/ivy/ivyCheck.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCheck.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCheck.c.s
.PHONY : src/aig/ivy/ivyCheck.c.s

src/aig/ivy/ivyCut.o: src/aig/ivy/ivyCut.c.o

.PHONY : src/aig/ivy/ivyCut.o

# target to build an object file
src/aig/ivy/ivyCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCut.c.o
.PHONY : src/aig/ivy/ivyCut.c.o

src/aig/ivy/ivyCut.i: src/aig/ivy/ivyCut.c.i

.PHONY : src/aig/ivy/ivyCut.i

# target to preprocess a source file
src/aig/ivy/ivyCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCut.c.i
.PHONY : src/aig/ivy/ivyCut.c.i

src/aig/ivy/ivyCut.s: src/aig/ivy/ivyCut.c.s

.PHONY : src/aig/ivy/ivyCut.s

# target to generate assembly for a file
src/aig/ivy/ivyCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCut.c.s
.PHONY : src/aig/ivy/ivyCut.c.s

src/aig/ivy/ivyCutTrav.o: src/aig/ivy/ivyCutTrav.c.o

.PHONY : src/aig/ivy/ivyCutTrav.o

# target to build an object file
src/aig/ivy/ivyCutTrav.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCutTrav.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCutTrav.c.o
.PHONY : src/aig/ivy/ivyCutTrav.c.o

src/aig/ivy/ivyCutTrav.i: src/aig/ivy/ivyCutTrav.c.i

.PHONY : src/aig/ivy/ivyCutTrav.i

# target to preprocess a source file
src/aig/ivy/ivyCutTrav.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCutTrav.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCutTrav.c.i
.PHONY : src/aig/ivy/ivyCutTrav.c.i

src/aig/ivy/ivyCutTrav.s: src/aig/ivy/ivyCutTrav.c.s

.PHONY : src/aig/ivy/ivyCutTrav.s

# target to generate assembly for a file
src/aig/ivy/ivyCutTrav.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyCutTrav.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyCutTrav.c.s
.PHONY : src/aig/ivy/ivyCutTrav.c.s

src/aig/ivy/ivyDfs.o: src/aig/ivy/ivyDfs.c.o

.PHONY : src/aig/ivy/ivyDfs.o

# target to build an object file
src/aig/ivy/ivyDfs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyDfs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyDfs.c.o
.PHONY : src/aig/ivy/ivyDfs.c.o

src/aig/ivy/ivyDfs.i: src/aig/ivy/ivyDfs.c.i

.PHONY : src/aig/ivy/ivyDfs.i

# target to preprocess a source file
src/aig/ivy/ivyDfs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyDfs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyDfs.c.i
.PHONY : src/aig/ivy/ivyDfs.c.i

src/aig/ivy/ivyDfs.s: src/aig/ivy/ivyDfs.c.s

.PHONY : src/aig/ivy/ivyDfs.s

# target to generate assembly for a file
src/aig/ivy/ivyDfs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyDfs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyDfs.c.s
.PHONY : src/aig/ivy/ivyDfs.c.s

src/aig/ivy/ivyDsd.o: src/aig/ivy/ivyDsd.c.o

.PHONY : src/aig/ivy/ivyDsd.o

# target to build an object file
src/aig/ivy/ivyDsd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyDsd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyDsd.c.o
.PHONY : src/aig/ivy/ivyDsd.c.o

src/aig/ivy/ivyDsd.i: src/aig/ivy/ivyDsd.c.i

.PHONY : src/aig/ivy/ivyDsd.i

# target to preprocess a source file
src/aig/ivy/ivyDsd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyDsd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyDsd.c.i
.PHONY : src/aig/ivy/ivyDsd.c.i

src/aig/ivy/ivyDsd.s: src/aig/ivy/ivyDsd.c.s

.PHONY : src/aig/ivy/ivyDsd.s

# target to generate assembly for a file
src/aig/ivy/ivyDsd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyDsd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyDsd.c.s
.PHONY : src/aig/ivy/ivyDsd.c.s

src/aig/ivy/ivyFanout.o: src/aig/ivy/ivyFanout.c.o

.PHONY : src/aig/ivy/ivyFanout.o

# target to build an object file
src/aig/ivy/ivyFanout.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyFanout.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyFanout.c.o
.PHONY : src/aig/ivy/ivyFanout.c.o

src/aig/ivy/ivyFanout.i: src/aig/ivy/ivyFanout.c.i

.PHONY : src/aig/ivy/ivyFanout.i

# target to preprocess a source file
src/aig/ivy/ivyFanout.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyFanout.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyFanout.c.i
.PHONY : src/aig/ivy/ivyFanout.c.i

src/aig/ivy/ivyFanout.s: src/aig/ivy/ivyFanout.c.s

.PHONY : src/aig/ivy/ivyFanout.s

# target to generate assembly for a file
src/aig/ivy/ivyFanout.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyFanout.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyFanout.c.s
.PHONY : src/aig/ivy/ivyFanout.c.s

src/aig/ivy/ivyFastMap.o: src/aig/ivy/ivyFastMap.c.o

.PHONY : src/aig/ivy/ivyFastMap.o

# target to build an object file
src/aig/ivy/ivyFastMap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyFastMap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyFastMap.c.o
.PHONY : src/aig/ivy/ivyFastMap.c.o

src/aig/ivy/ivyFastMap.i: src/aig/ivy/ivyFastMap.c.i

.PHONY : src/aig/ivy/ivyFastMap.i

# target to preprocess a source file
src/aig/ivy/ivyFastMap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyFastMap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyFastMap.c.i
.PHONY : src/aig/ivy/ivyFastMap.c.i

src/aig/ivy/ivyFastMap.s: src/aig/ivy/ivyFastMap.c.s

.PHONY : src/aig/ivy/ivyFastMap.s

# target to generate assembly for a file
src/aig/ivy/ivyFastMap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyFastMap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyFastMap.c.s
.PHONY : src/aig/ivy/ivyFastMap.c.s

src/aig/ivy/ivyFraig.o: src/aig/ivy/ivyFraig.c.o

.PHONY : src/aig/ivy/ivyFraig.o

# target to build an object file
src/aig/ivy/ivyFraig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyFraig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyFraig.c.o
.PHONY : src/aig/ivy/ivyFraig.c.o

src/aig/ivy/ivyFraig.i: src/aig/ivy/ivyFraig.c.i

.PHONY : src/aig/ivy/ivyFraig.i

# target to preprocess a source file
src/aig/ivy/ivyFraig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyFraig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyFraig.c.i
.PHONY : src/aig/ivy/ivyFraig.c.i

src/aig/ivy/ivyFraig.s: src/aig/ivy/ivyFraig.c.s

.PHONY : src/aig/ivy/ivyFraig.s

# target to generate assembly for a file
src/aig/ivy/ivyFraig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyFraig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyFraig.c.s
.PHONY : src/aig/ivy/ivyFraig.c.s

src/aig/ivy/ivyHaig.o: src/aig/ivy/ivyHaig.c.o

.PHONY : src/aig/ivy/ivyHaig.o

# target to build an object file
src/aig/ivy/ivyHaig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyHaig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyHaig.c.o
.PHONY : src/aig/ivy/ivyHaig.c.o

src/aig/ivy/ivyHaig.i: src/aig/ivy/ivyHaig.c.i

.PHONY : src/aig/ivy/ivyHaig.i

# target to preprocess a source file
src/aig/ivy/ivyHaig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyHaig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyHaig.c.i
.PHONY : src/aig/ivy/ivyHaig.c.i

src/aig/ivy/ivyHaig.s: src/aig/ivy/ivyHaig.c.s

.PHONY : src/aig/ivy/ivyHaig.s

# target to generate assembly for a file
src/aig/ivy/ivyHaig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyHaig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyHaig.c.s
.PHONY : src/aig/ivy/ivyHaig.c.s

src/aig/ivy/ivyMan.o: src/aig/ivy/ivyMan.c.o

.PHONY : src/aig/ivy/ivyMan.o

# target to build an object file
src/aig/ivy/ivyMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyMan.c.o
.PHONY : src/aig/ivy/ivyMan.c.o

src/aig/ivy/ivyMan.i: src/aig/ivy/ivyMan.c.i

.PHONY : src/aig/ivy/ivyMan.i

# target to preprocess a source file
src/aig/ivy/ivyMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyMan.c.i
.PHONY : src/aig/ivy/ivyMan.c.i

src/aig/ivy/ivyMan.s: src/aig/ivy/ivyMan.c.s

.PHONY : src/aig/ivy/ivyMan.s

# target to generate assembly for a file
src/aig/ivy/ivyMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyMan.c.s
.PHONY : src/aig/ivy/ivyMan.c.s

src/aig/ivy/ivyMem.o: src/aig/ivy/ivyMem.c.o

.PHONY : src/aig/ivy/ivyMem.o

# target to build an object file
src/aig/ivy/ivyMem.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyMem.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyMem.c.o
.PHONY : src/aig/ivy/ivyMem.c.o

src/aig/ivy/ivyMem.i: src/aig/ivy/ivyMem.c.i

.PHONY : src/aig/ivy/ivyMem.i

# target to preprocess a source file
src/aig/ivy/ivyMem.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyMem.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyMem.c.i
.PHONY : src/aig/ivy/ivyMem.c.i

src/aig/ivy/ivyMem.s: src/aig/ivy/ivyMem.c.s

.PHONY : src/aig/ivy/ivyMem.s

# target to generate assembly for a file
src/aig/ivy/ivyMem.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyMem.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyMem.c.s
.PHONY : src/aig/ivy/ivyMem.c.s

src/aig/ivy/ivyMulti.o: src/aig/ivy/ivyMulti.c.o

.PHONY : src/aig/ivy/ivyMulti.o

# target to build an object file
src/aig/ivy/ivyMulti.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyMulti.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyMulti.c.o
.PHONY : src/aig/ivy/ivyMulti.c.o

src/aig/ivy/ivyMulti.i: src/aig/ivy/ivyMulti.c.i

.PHONY : src/aig/ivy/ivyMulti.i

# target to preprocess a source file
src/aig/ivy/ivyMulti.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyMulti.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyMulti.c.i
.PHONY : src/aig/ivy/ivyMulti.c.i

src/aig/ivy/ivyMulti.s: src/aig/ivy/ivyMulti.c.s

.PHONY : src/aig/ivy/ivyMulti.s

# target to generate assembly for a file
src/aig/ivy/ivyMulti.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyMulti.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyMulti.c.s
.PHONY : src/aig/ivy/ivyMulti.c.s

src/aig/ivy/ivyObj.o: src/aig/ivy/ivyObj.c.o

.PHONY : src/aig/ivy/ivyObj.o

# target to build an object file
src/aig/ivy/ivyObj.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyObj.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyObj.c.o
.PHONY : src/aig/ivy/ivyObj.c.o

src/aig/ivy/ivyObj.i: src/aig/ivy/ivyObj.c.i

.PHONY : src/aig/ivy/ivyObj.i

# target to preprocess a source file
src/aig/ivy/ivyObj.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyObj.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyObj.c.i
.PHONY : src/aig/ivy/ivyObj.c.i

src/aig/ivy/ivyObj.s: src/aig/ivy/ivyObj.c.s

.PHONY : src/aig/ivy/ivyObj.s

# target to generate assembly for a file
src/aig/ivy/ivyObj.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyObj.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyObj.c.s
.PHONY : src/aig/ivy/ivyObj.c.s

src/aig/ivy/ivyOper.o: src/aig/ivy/ivyOper.c.o

.PHONY : src/aig/ivy/ivyOper.o

# target to build an object file
src/aig/ivy/ivyOper.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyOper.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyOper.c.o
.PHONY : src/aig/ivy/ivyOper.c.o

src/aig/ivy/ivyOper.i: src/aig/ivy/ivyOper.c.i

.PHONY : src/aig/ivy/ivyOper.i

# target to preprocess a source file
src/aig/ivy/ivyOper.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyOper.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyOper.c.i
.PHONY : src/aig/ivy/ivyOper.c.i

src/aig/ivy/ivyOper.s: src/aig/ivy/ivyOper.c.s

.PHONY : src/aig/ivy/ivyOper.s

# target to generate assembly for a file
src/aig/ivy/ivyOper.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyOper.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyOper.c.s
.PHONY : src/aig/ivy/ivyOper.c.s

src/aig/ivy/ivyResyn.o: src/aig/ivy/ivyResyn.c.o

.PHONY : src/aig/ivy/ivyResyn.o

# target to build an object file
src/aig/ivy/ivyResyn.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyResyn.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyResyn.c.o
.PHONY : src/aig/ivy/ivyResyn.c.o

src/aig/ivy/ivyResyn.i: src/aig/ivy/ivyResyn.c.i

.PHONY : src/aig/ivy/ivyResyn.i

# target to preprocess a source file
src/aig/ivy/ivyResyn.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyResyn.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyResyn.c.i
.PHONY : src/aig/ivy/ivyResyn.c.i

src/aig/ivy/ivyResyn.s: src/aig/ivy/ivyResyn.c.s

.PHONY : src/aig/ivy/ivyResyn.s

# target to generate assembly for a file
src/aig/ivy/ivyResyn.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyResyn.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyResyn.c.s
.PHONY : src/aig/ivy/ivyResyn.c.s

src/aig/ivy/ivyRwr.o: src/aig/ivy/ivyRwr.c.o

.PHONY : src/aig/ivy/ivyRwr.o

# target to build an object file
src/aig/ivy/ivyRwr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyRwr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyRwr.c.o
.PHONY : src/aig/ivy/ivyRwr.c.o

src/aig/ivy/ivyRwr.i: src/aig/ivy/ivyRwr.c.i

.PHONY : src/aig/ivy/ivyRwr.i

# target to preprocess a source file
src/aig/ivy/ivyRwr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyRwr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyRwr.c.i
.PHONY : src/aig/ivy/ivyRwr.c.i

src/aig/ivy/ivyRwr.s: src/aig/ivy/ivyRwr.c.s

.PHONY : src/aig/ivy/ivyRwr.s

# target to generate assembly for a file
src/aig/ivy/ivyRwr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyRwr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyRwr.c.s
.PHONY : src/aig/ivy/ivyRwr.c.s

src/aig/ivy/ivySeq.o: src/aig/ivy/ivySeq.c.o

.PHONY : src/aig/ivy/ivySeq.o

# target to build an object file
src/aig/ivy/ivySeq.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivySeq.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivySeq.c.o
.PHONY : src/aig/ivy/ivySeq.c.o

src/aig/ivy/ivySeq.i: src/aig/ivy/ivySeq.c.i

.PHONY : src/aig/ivy/ivySeq.i

# target to preprocess a source file
src/aig/ivy/ivySeq.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivySeq.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivySeq.c.i
.PHONY : src/aig/ivy/ivySeq.c.i

src/aig/ivy/ivySeq.s: src/aig/ivy/ivySeq.c.s

.PHONY : src/aig/ivy/ivySeq.s

# target to generate assembly for a file
src/aig/ivy/ivySeq.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivySeq.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivySeq.c.s
.PHONY : src/aig/ivy/ivySeq.c.s

src/aig/ivy/ivyShow.o: src/aig/ivy/ivyShow.c.o

.PHONY : src/aig/ivy/ivyShow.o

# target to build an object file
src/aig/ivy/ivyShow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyShow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyShow.c.o
.PHONY : src/aig/ivy/ivyShow.c.o

src/aig/ivy/ivyShow.i: src/aig/ivy/ivyShow.c.i

.PHONY : src/aig/ivy/ivyShow.i

# target to preprocess a source file
src/aig/ivy/ivyShow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyShow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyShow.c.i
.PHONY : src/aig/ivy/ivyShow.c.i

src/aig/ivy/ivyShow.s: src/aig/ivy/ivyShow.c.s

.PHONY : src/aig/ivy/ivyShow.s

# target to generate assembly for a file
src/aig/ivy/ivyShow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyShow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyShow.c.s
.PHONY : src/aig/ivy/ivyShow.c.s

src/aig/ivy/ivyTable.o: src/aig/ivy/ivyTable.c.o

.PHONY : src/aig/ivy/ivyTable.o

# target to build an object file
src/aig/ivy/ivyTable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyTable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyTable.c.o
.PHONY : src/aig/ivy/ivyTable.c.o

src/aig/ivy/ivyTable.i: src/aig/ivy/ivyTable.c.i

.PHONY : src/aig/ivy/ivyTable.i

# target to preprocess a source file
src/aig/ivy/ivyTable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyTable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyTable.c.i
.PHONY : src/aig/ivy/ivyTable.c.i

src/aig/ivy/ivyTable.s: src/aig/ivy/ivyTable.c.s

.PHONY : src/aig/ivy/ivyTable.s

# target to generate assembly for a file
src/aig/ivy/ivyTable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyTable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyTable.c.s
.PHONY : src/aig/ivy/ivyTable.c.s

src/aig/ivy/ivyUtil.o: src/aig/ivy/ivyUtil.c.o

.PHONY : src/aig/ivy/ivyUtil.o

# target to build an object file
src/aig/ivy/ivyUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyUtil.c.o
.PHONY : src/aig/ivy/ivyUtil.c.o

src/aig/ivy/ivyUtil.i: src/aig/ivy/ivyUtil.c.i

.PHONY : src/aig/ivy/ivyUtil.i

# target to preprocess a source file
src/aig/ivy/ivyUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyUtil.c.i
.PHONY : src/aig/ivy/ivyUtil.c.i

src/aig/ivy/ivyUtil.s: src/aig/ivy/ivyUtil.c.s

.PHONY : src/aig/ivy/ivyUtil.s

# target to generate assembly for a file
src/aig/ivy/ivyUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/ivy/ivyUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/ivy/ivyUtil.c.s
.PHONY : src/aig/ivy/ivyUtil.c.s

src/aig/saig/saigCone.o: src/aig/saig/saigCone.c.o

.PHONY : src/aig/saig/saigCone.o

# target to build an object file
src/aig/saig/saigCone.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigCone.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigCone.c.o
.PHONY : src/aig/saig/saigCone.c.o

src/aig/saig/saigCone.i: src/aig/saig/saigCone.c.i

.PHONY : src/aig/saig/saigCone.i

# target to preprocess a source file
src/aig/saig/saigCone.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigCone.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigCone.c.i
.PHONY : src/aig/saig/saigCone.c.i

src/aig/saig/saigCone.s: src/aig/saig/saigCone.c.s

.PHONY : src/aig/saig/saigCone.s

# target to generate assembly for a file
src/aig/saig/saigCone.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigCone.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigCone.c.s
.PHONY : src/aig/saig/saigCone.c.s

src/aig/saig/saigConstr.o: src/aig/saig/saigConstr.c.o

.PHONY : src/aig/saig/saigConstr.o

# target to build an object file
src/aig/saig/saigConstr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigConstr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigConstr.c.o
.PHONY : src/aig/saig/saigConstr.c.o

src/aig/saig/saigConstr.i: src/aig/saig/saigConstr.c.i

.PHONY : src/aig/saig/saigConstr.i

# target to preprocess a source file
src/aig/saig/saigConstr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigConstr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigConstr.c.i
.PHONY : src/aig/saig/saigConstr.c.i

src/aig/saig/saigConstr.s: src/aig/saig/saigConstr.c.s

.PHONY : src/aig/saig/saigConstr.s

# target to generate assembly for a file
src/aig/saig/saigConstr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigConstr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigConstr.c.s
.PHONY : src/aig/saig/saigConstr.c.s

src/aig/saig/saigConstr2.o: src/aig/saig/saigConstr2.c.o

.PHONY : src/aig/saig/saigConstr2.o

# target to build an object file
src/aig/saig/saigConstr2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigConstr2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigConstr2.c.o
.PHONY : src/aig/saig/saigConstr2.c.o

src/aig/saig/saigConstr2.i: src/aig/saig/saigConstr2.c.i

.PHONY : src/aig/saig/saigConstr2.i

# target to preprocess a source file
src/aig/saig/saigConstr2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigConstr2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigConstr2.c.i
.PHONY : src/aig/saig/saigConstr2.c.i

src/aig/saig/saigConstr2.s: src/aig/saig/saigConstr2.c.s

.PHONY : src/aig/saig/saigConstr2.s

# target to generate assembly for a file
src/aig/saig/saigConstr2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigConstr2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigConstr2.c.s
.PHONY : src/aig/saig/saigConstr2.c.s

src/aig/saig/saigDual.o: src/aig/saig/saigDual.c.o

.PHONY : src/aig/saig/saigDual.o

# target to build an object file
src/aig/saig/saigDual.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigDual.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigDual.c.o
.PHONY : src/aig/saig/saigDual.c.o

src/aig/saig/saigDual.i: src/aig/saig/saigDual.c.i

.PHONY : src/aig/saig/saigDual.i

# target to preprocess a source file
src/aig/saig/saigDual.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigDual.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigDual.c.i
.PHONY : src/aig/saig/saigDual.c.i

src/aig/saig/saigDual.s: src/aig/saig/saigDual.c.s

.PHONY : src/aig/saig/saigDual.s

# target to generate assembly for a file
src/aig/saig/saigDual.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigDual.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigDual.c.s
.PHONY : src/aig/saig/saigDual.c.s

src/aig/saig/saigDup.o: src/aig/saig/saigDup.c.o

.PHONY : src/aig/saig/saigDup.o

# target to build an object file
src/aig/saig/saigDup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigDup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigDup.c.o
.PHONY : src/aig/saig/saigDup.c.o

src/aig/saig/saigDup.i: src/aig/saig/saigDup.c.i

.PHONY : src/aig/saig/saigDup.i

# target to preprocess a source file
src/aig/saig/saigDup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigDup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigDup.c.i
.PHONY : src/aig/saig/saigDup.c.i

src/aig/saig/saigDup.s: src/aig/saig/saigDup.c.s

.PHONY : src/aig/saig/saigDup.s

# target to generate assembly for a file
src/aig/saig/saigDup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigDup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigDup.c.s
.PHONY : src/aig/saig/saigDup.c.s

src/aig/saig/saigInd.o: src/aig/saig/saigInd.c.o

.PHONY : src/aig/saig/saigInd.o

# target to build an object file
src/aig/saig/saigInd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigInd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigInd.c.o
.PHONY : src/aig/saig/saigInd.c.o

src/aig/saig/saigInd.i: src/aig/saig/saigInd.c.i

.PHONY : src/aig/saig/saigInd.i

# target to preprocess a source file
src/aig/saig/saigInd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigInd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigInd.c.i
.PHONY : src/aig/saig/saigInd.c.i

src/aig/saig/saigInd.s: src/aig/saig/saigInd.c.s

.PHONY : src/aig/saig/saigInd.s

# target to generate assembly for a file
src/aig/saig/saigInd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigInd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigInd.c.s
.PHONY : src/aig/saig/saigInd.c.s

src/aig/saig/saigIoa.o: src/aig/saig/saigIoa.c.o

.PHONY : src/aig/saig/saigIoa.o

# target to build an object file
src/aig/saig/saigIoa.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIoa.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIoa.c.o
.PHONY : src/aig/saig/saigIoa.c.o

src/aig/saig/saigIoa.i: src/aig/saig/saigIoa.c.i

.PHONY : src/aig/saig/saigIoa.i

# target to preprocess a source file
src/aig/saig/saigIoa.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIoa.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIoa.c.i
.PHONY : src/aig/saig/saigIoa.c.i

src/aig/saig/saigIoa.s: src/aig/saig/saigIoa.c.s

.PHONY : src/aig/saig/saigIoa.s

# target to generate assembly for a file
src/aig/saig/saigIoa.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIoa.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIoa.c.s
.PHONY : src/aig/saig/saigIoa.c.s

src/aig/saig/saigIso.o: src/aig/saig/saigIso.c.o

.PHONY : src/aig/saig/saigIso.o

# target to build an object file
src/aig/saig/saigIso.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIso.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIso.c.o
.PHONY : src/aig/saig/saigIso.c.o

src/aig/saig/saigIso.i: src/aig/saig/saigIso.c.i

.PHONY : src/aig/saig/saigIso.i

# target to preprocess a source file
src/aig/saig/saigIso.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIso.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIso.c.i
.PHONY : src/aig/saig/saigIso.c.i

src/aig/saig/saigIso.s: src/aig/saig/saigIso.c.s

.PHONY : src/aig/saig/saigIso.s

# target to generate assembly for a file
src/aig/saig/saigIso.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIso.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIso.c.s
.PHONY : src/aig/saig/saigIso.c.s

src/aig/saig/saigIsoFast.o: src/aig/saig/saigIsoFast.c.o

.PHONY : src/aig/saig/saigIsoFast.o

# target to build an object file
src/aig/saig/saigIsoFast.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIsoFast.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIsoFast.c.o
.PHONY : src/aig/saig/saigIsoFast.c.o

src/aig/saig/saigIsoFast.i: src/aig/saig/saigIsoFast.c.i

.PHONY : src/aig/saig/saigIsoFast.i

# target to preprocess a source file
src/aig/saig/saigIsoFast.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIsoFast.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIsoFast.c.i
.PHONY : src/aig/saig/saigIsoFast.c.i

src/aig/saig/saigIsoFast.s: src/aig/saig/saigIsoFast.c.s

.PHONY : src/aig/saig/saigIsoFast.s

# target to generate assembly for a file
src/aig/saig/saigIsoFast.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIsoFast.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIsoFast.c.s
.PHONY : src/aig/saig/saigIsoFast.c.s

src/aig/saig/saigIsoSlow.o: src/aig/saig/saigIsoSlow.c.o

.PHONY : src/aig/saig/saigIsoSlow.o

# target to build an object file
src/aig/saig/saigIsoSlow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIsoSlow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIsoSlow.c.o
.PHONY : src/aig/saig/saigIsoSlow.c.o

src/aig/saig/saigIsoSlow.i: src/aig/saig/saigIsoSlow.c.i

.PHONY : src/aig/saig/saigIsoSlow.i

# target to preprocess a source file
src/aig/saig/saigIsoSlow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIsoSlow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIsoSlow.c.i
.PHONY : src/aig/saig/saigIsoSlow.c.i

src/aig/saig/saigIsoSlow.s: src/aig/saig/saigIsoSlow.c.s

.PHONY : src/aig/saig/saigIsoSlow.s

# target to generate assembly for a file
src/aig/saig/saigIsoSlow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigIsoSlow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigIsoSlow.c.s
.PHONY : src/aig/saig/saigIsoSlow.c.s

src/aig/saig/saigMiter.o: src/aig/saig/saigMiter.c.o

.PHONY : src/aig/saig/saigMiter.o

# target to build an object file
src/aig/saig/saigMiter.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigMiter.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigMiter.c.o
.PHONY : src/aig/saig/saigMiter.c.o

src/aig/saig/saigMiter.i: src/aig/saig/saigMiter.c.i

.PHONY : src/aig/saig/saigMiter.i

# target to preprocess a source file
src/aig/saig/saigMiter.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigMiter.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigMiter.c.i
.PHONY : src/aig/saig/saigMiter.c.i

src/aig/saig/saigMiter.s: src/aig/saig/saigMiter.c.s

.PHONY : src/aig/saig/saigMiter.s

# target to generate assembly for a file
src/aig/saig/saigMiter.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigMiter.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigMiter.c.s
.PHONY : src/aig/saig/saigMiter.c.s

src/aig/saig/saigOutDec.o: src/aig/saig/saigOutDec.c.o

.PHONY : src/aig/saig/saigOutDec.o

# target to build an object file
src/aig/saig/saigOutDec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigOutDec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigOutDec.c.o
.PHONY : src/aig/saig/saigOutDec.c.o

src/aig/saig/saigOutDec.i: src/aig/saig/saigOutDec.c.i

.PHONY : src/aig/saig/saigOutDec.i

# target to preprocess a source file
src/aig/saig/saigOutDec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigOutDec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigOutDec.c.i
.PHONY : src/aig/saig/saigOutDec.c.i

src/aig/saig/saigOutDec.s: src/aig/saig/saigOutDec.c.s

.PHONY : src/aig/saig/saigOutDec.s

# target to generate assembly for a file
src/aig/saig/saigOutDec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigOutDec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigOutDec.c.s
.PHONY : src/aig/saig/saigOutDec.c.s

src/aig/saig/saigPhase.o: src/aig/saig/saigPhase.c.o

.PHONY : src/aig/saig/saigPhase.o

# target to build an object file
src/aig/saig/saigPhase.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigPhase.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigPhase.c.o
.PHONY : src/aig/saig/saigPhase.c.o

src/aig/saig/saigPhase.i: src/aig/saig/saigPhase.c.i

.PHONY : src/aig/saig/saigPhase.i

# target to preprocess a source file
src/aig/saig/saigPhase.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigPhase.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigPhase.c.i
.PHONY : src/aig/saig/saigPhase.c.i

src/aig/saig/saigPhase.s: src/aig/saig/saigPhase.c.s

.PHONY : src/aig/saig/saigPhase.s

# target to generate assembly for a file
src/aig/saig/saigPhase.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigPhase.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigPhase.c.s
.PHONY : src/aig/saig/saigPhase.c.s

src/aig/saig/saigRetFwd.o: src/aig/saig/saigRetFwd.c.o

.PHONY : src/aig/saig/saigRetFwd.o

# target to build an object file
src/aig/saig/saigRetFwd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigRetFwd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigRetFwd.c.o
.PHONY : src/aig/saig/saigRetFwd.c.o

src/aig/saig/saigRetFwd.i: src/aig/saig/saigRetFwd.c.i

.PHONY : src/aig/saig/saigRetFwd.i

# target to preprocess a source file
src/aig/saig/saigRetFwd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigRetFwd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigRetFwd.c.i
.PHONY : src/aig/saig/saigRetFwd.c.i

src/aig/saig/saigRetFwd.s: src/aig/saig/saigRetFwd.c.s

.PHONY : src/aig/saig/saigRetFwd.s

# target to generate assembly for a file
src/aig/saig/saigRetFwd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigRetFwd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigRetFwd.c.s
.PHONY : src/aig/saig/saigRetFwd.c.s

src/aig/saig/saigRetMin.o: src/aig/saig/saigRetMin.c.o

.PHONY : src/aig/saig/saigRetMin.o

# target to build an object file
src/aig/saig/saigRetMin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigRetMin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigRetMin.c.o
.PHONY : src/aig/saig/saigRetMin.c.o

src/aig/saig/saigRetMin.i: src/aig/saig/saigRetMin.c.i

.PHONY : src/aig/saig/saigRetMin.i

# target to preprocess a source file
src/aig/saig/saigRetMin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigRetMin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigRetMin.c.i
.PHONY : src/aig/saig/saigRetMin.c.i

src/aig/saig/saigRetMin.s: src/aig/saig/saigRetMin.c.s

.PHONY : src/aig/saig/saigRetMin.s

# target to generate assembly for a file
src/aig/saig/saigRetMin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigRetMin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigRetMin.c.s
.PHONY : src/aig/saig/saigRetMin.c.s

src/aig/saig/saigRetStep.o: src/aig/saig/saigRetStep.c.o

.PHONY : src/aig/saig/saigRetStep.o

# target to build an object file
src/aig/saig/saigRetStep.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigRetStep.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigRetStep.c.o
.PHONY : src/aig/saig/saigRetStep.c.o

src/aig/saig/saigRetStep.i: src/aig/saig/saigRetStep.c.i

.PHONY : src/aig/saig/saigRetStep.i

# target to preprocess a source file
src/aig/saig/saigRetStep.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigRetStep.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigRetStep.c.i
.PHONY : src/aig/saig/saigRetStep.c.i

src/aig/saig/saigRetStep.s: src/aig/saig/saigRetStep.c.s

.PHONY : src/aig/saig/saigRetStep.s

# target to generate assembly for a file
src/aig/saig/saigRetStep.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigRetStep.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigRetStep.c.s
.PHONY : src/aig/saig/saigRetStep.c.s

src/aig/saig/saigScl.o: src/aig/saig/saigScl.c.o

.PHONY : src/aig/saig/saigScl.o

# target to build an object file
src/aig/saig/saigScl.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigScl.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigScl.c.o
.PHONY : src/aig/saig/saigScl.c.o

src/aig/saig/saigScl.i: src/aig/saig/saigScl.c.i

.PHONY : src/aig/saig/saigScl.i

# target to preprocess a source file
src/aig/saig/saigScl.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigScl.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigScl.c.i
.PHONY : src/aig/saig/saigScl.c.i

src/aig/saig/saigScl.s: src/aig/saig/saigScl.c.s

.PHONY : src/aig/saig/saigScl.s

# target to generate assembly for a file
src/aig/saig/saigScl.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigScl.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigScl.c.s
.PHONY : src/aig/saig/saigScl.c.s

src/aig/saig/saigSimFast.o: src/aig/saig/saigSimFast.c.o

.PHONY : src/aig/saig/saigSimFast.o

# target to build an object file
src/aig/saig/saigSimFast.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSimFast.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSimFast.c.o
.PHONY : src/aig/saig/saigSimFast.c.o

src/aig/saig/saigSimFast.i: src/aig/saig/saigSimFast.c.i

.PHONY : src/aig/saig/saigSimFast.i

# target to preprocess a source file
src/aig/saig/saigSimFast.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSimFast.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSimFast.c.i
.PHONY : src/aig/saig/saigSimFast.c.i

src/aig/saig/saigSimFast.s: src/aig/saig/saigSimFast.c.s

.PHONY : src/aig/saig/saigSimFast.s

# target to generate assembly for a file
src/aig/saig/saigSimFast.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSimFast.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSimFast.c.s
.PHONY : src/aig/saig/saigSimFast.c.s

src/aig/saig/saigSimMv.o: src/aig/saig/saigSimMv.c.o

.PHONY : src/aig/saig/saigSimMv.o

# target to build an object file
src/aig/saig/saigSimMv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSimMv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSimMv.c.o
.PHONY : src/aig/saig/saigSimMv.c.o

src/aig/saig/saigSimMv.i: src/aig/saig/saigSimMv.c.i

.PHONY : src/aig/saig/saigSimMv.i

# target to preprocess a source file
src/aig/saig/saigSimMv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSimMv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSimMv.c.i
.PHONY : src/aig/saig/saigSimMv.c.i

src/aig/saig/saigSimMv.s: src/aig/saig/saigSimMv.c.s

.PHONY : src/aig/saig/saigSimMv.s

# target to generate assembly for a file
src/aig/saig/saigSimMv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSimMv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSimMv.c.s
.PHONY : src/aig/saig/saigSimMv.c.s

src/aig/saig/saigSimSeq.o: src/aig/saig/saigSimSeq.c.o

.PHONY : src/aig/saig/saigSimSeq.o

# target to build an object file
src/aig/saig/saigSimSeq.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSimSeq.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSimSeq.c.o
.PHONY : src/aig/saig/saigSimSeq.c.o

src/aig/saig/saigSimSeq.i: src/aig/saig/saigSimSeq.c.i

.PHONY : src/aig/saig/saigSimSeq.i

# target to preprocess a source file
src/aig/saig/saigSimSeq.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSimSeq.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSimSeq.c.i
.PHONY : src/aig/saig/saigSimSeq.c.i

src/aig/saig/saigSimSeq.s: src/aig/saig/saigSimSeq.c.s

.PHONY : src/aig/saig/saigSimSeq.s

# target to generate assembly for a file
src/aig/saig/saigSimSeq.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSimSeq.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSimSeq.c.s
.PHONY : src/aig/saig/saigSimSeq.c.s

src/aig/saig/saigStrSim.o: src/aig/saig/saigStrSim.c.o

.PHONY : src/aig/saig/saigStrSim.o

# target to build an object file
src/aig/saig/saigStrSim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigStrSim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigStrSim.c.o
.PHONY : src/aig/saig/saigStrSim.c.o

src/aig/saig/saigStrSim.i: src/aig/saig/saigStrSim.c.i

.PHONY : src/aig/saig/saigStrSim.i

# target to preprocess a source file
src/aig/saig/saigStrSim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigStrSim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigStrSim.c.i
.PHONY : src/aig/saig/saigStrSim.c.i

src/aig/saig/saigStrSim.s: src/aig/saig/saigStrSim.c.s

.PHONY : src/aig/saig/saigStrSim.s

# target to generate assembly for a file
src/aig/saig/saigStrSim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigStrSim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigStrSim.c.s
.PHONY : src/aig/saig/saigStrSim.c.s

src/aig/saig/saigSwitch.o: src/aig/saig/saigSwitch.c.o

.PHONY : src/aig/saig/saigSwitch.o

# target to build an object file
src/aig/saig/saigSwitch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSwitch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSwitch.c.o
.PHONY : src/aig/saig/saigSwitch.c.o

src/aig/saig/saigSwitch.i: src/aig/saig/saigSwitch.c.i

.PHONY : src/aig/saig/saigSwitch.i

# target to preprocess a source file
src/aig/saig/saigSwitch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSwitch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSwitch.c.i
.PHONY : src/aig/saig/saigSwitch.c.i

src/aig/saig/saigSwitch.s: src/aig/saig/saigSwitch.c.s

.PHONY : src/aig/saig/saigSwitch.s

# target to generate assembly for a file
src/aig/saig/saigSwitch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSwitch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSwitch.c.s
.PHONY : src/aig/saig/saigSwitch.c.s

src/aig/saig/saigSynch.o: src/aig/saig/saigSynch.c.o

.PHONY : src/aig/saig/saigSynch.o

# target to build an object file
src/aig/saig/saigSynch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSynch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSynch.c.o
.PHONY : src/aig/saig/saigSynch.c.o

src/aig/saig/saigSynch.i: src/aig/saig/saigSynch.c.i

.PHONY : src/aig/saig/saigSynch.i

# target to preprocess a source file
src/aig/saig/saigSynch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSynch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSynch.c.i
.PHONY : src/aig/saig/saigSynch.c.i

src/aig/saig/saigSynch.s: src/aig/saig/saigSynch.c.s

.PHONY : src/aig/saig/saigSynch.s

# target to generate assembly for a file
src/aig/saig/saigSynch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigSynch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigSynch.c.s
.PHONY : src/aig/saig/saigSynch.c.s

src/aig/saig/saigTempor.o: src/aig/saig/saigTempor.c.o

.PHONY : src/aig/saig/saigTempor.o

# target to build an object file
src/aig/saig/saigTempor.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigTempor.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigTempor.c.o
.PHONY : src/aig/saig/saigTempor.c.o

src/aig/saig/saigTempor.i: src/aig/saig/saigTempor.c.i

.PHONY : src/aig/saig/saigTempor.i

# target to preprocess a source file
src/aig/saig/saigTempor.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigTempor.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigTempor.c.i
.PHONY : src/aig/saig/saigTempor.c.i

src/aig/saig/saigTempor.s: src/aig/saig/saigTempor.c.s

.PHONY : src/aig/saig/saigTempor.s

# target to generate assembly for a file
src/aig/saig/saigTempor.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigTempor.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigTempor.c.s
.PHONY : src/aig/saig/saigTempor.c.s

src/aig/saig/saigTrans.o: src/aig/saig/saigTrans.c.o

.PHONY : src/aig/saig/saigTrans.o

# target to build an object file
src/aig/saig/saigTrans.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigTrans.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigTrans.c.o
.PHONY : src/aig/saig/saigTrans.c.o

src/aig/saig/saigTrans.i: src/aig/saig/saigTrans.c.i

.PHONY : src/aig/saig/saigTrans.i

# target to preprocess a source file
src/aig/saig/saigTrans.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigTrans.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigTrans.c.i
.PHONY : src/aig/saig/saigTrans.c.i

src/aig/saig/saigTrans.s: src/aig/saig/saigTrans.c.s

.PHONY : src/aig/saig/saigTrans.s

# target to generate assembly for a file
src/aig/saig/saigTrans.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigTrans.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigTrans.c.s
.PHONY : src/aig/saig/saigTrans.c.s

src/aig/saig/saigWnd.o: src/aig/saig/saigWnd.c.o

.PHONY : src/aig/saig/saigWnd.o

# target to build an object file
src/aig/saig/saigWnd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigWnd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigWnd.c.o
.PHONY : src/aig/saig/saigWnd.c.o

src/aig/saig/saigWnd.i: src/aig/saig/saigWnd.c.i

.PHONY : src/aig/saig/saigWnd.i

# target to preprocess a source file
src/aig/saig/saigWnd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigWnd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigWnd.c.i
.PHONY : src/aig/saig/saigWnd.c.i

src/aig/saig/saigWnd.s: src/aig/saig/saigWnd.c.s

.PHONY : src/aig/saig/saigWnd.s

# target to generate assembly for a file
src/aig/saig/saigWnd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/aig/saig/saigWnd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/aig/saig/saigWnd.c.s
.PHONY : src/aig/saig/saigWnd.c.s

src/base/abc/abcAig.o: src/base/abc/abcAig.c.o

.PHONY : src/base/abc/abcAig.o

# target to build an object file
src/base/abc/abcAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcAig.c.o
.PHONY : src/base/abc/abcAig.c.o

src/base/abc/abcAig.i: src/base/abc/abcAig.c.i

.PHONY : src/base/abc/abcAig.i

# target to preprocess a source file
src/base/abc/abcAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcAig.c.i
.PHONY : src/base/abc/abcAig.c.i

src/base/abc/abcAig.s: src/base/abc/abcAig.c.s

.PHONY : src/base/abc/abcAig.s

# target to generate assembly for a file
src/base/abc/abcAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcAig.c.s
.PHONY : src/base/abc/abcAig.c.s

src/base/abc/abcBarBuf.o: src/base/abc/abcBarBuf.c.o

.PHONY : src/base/abc/abcBarBuf.o

# target to build an object file
src/base/abc/abcBarBuf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcBarBuf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcBarBuf.c.o
.PHONY : src/base/abc/abcBarBuf.c.o

src/base/abc/abcBarBuf.i: src/base/abc/abcBarBuf.c.i

.PHONY : src/base/abc/abcBarBuf.i

# target to preprocess a source file
src/base/abc/abcBarBuf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcBarBuf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcBarBuf.c.i
.PHONY : src/base/abc/abcBarBuf.c.i

src/base/abc/abcBarBuf.s: src/base/abc/abcBarBuf.c.s

.PHONY : src/base/abc/abcBarBuf.s

# target to generate assembly for a file
src/base/abc/abcBarBuf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcBarBuf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcBarBuf.c.s
.PHONY : src/base/abc/abcBarBuf.c.s

src/base/abc/abcBlifMv.o: src/base/abc/abcBlifMv.c.o

.PHONY : src/base/abc/abcBlifMv.o

# target to build an object file
src/base/abc/abcBlifMv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcBlifMv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcBlifMv.c.o
.PHONY : src/base/abc/abcBlifMv.c.o

src/base/abc/abcBlifMv.i: src/base/abc/abcBlifMv.c.i

.PHONY : src/base/abc/abcBlifMv.i

# target to preprocess a source file
src/base/abc/abcBlifMv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcBlifMv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcBlifMv.c.i
.PHONY : src/base/abc/abcBlifMv.c.i

src/base/abc/abcBlifMv.s: src/base/abc/abcBlifMv.c.s

.PHONY : src/base/abc/abcBlifMv.s

# target to generate assembly for a file
src/base/abc/abcBlifMv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcBlifMv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcBlifMv.c.s
.PHONY : src/base/abc/abcBlifMv.c.s

src/base/abc/abcCheck.o: src/base/abc/abcCheck.c.o

.PHONY : src/base/abc/abcCheck.o

# target to build an object file
src/base/abc/abcCheck.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcCheck.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcCheck.c.o
.PHONY : src/base/abc/abcCheck.c.o

src/base/abc/abcCheck.i: src/base/abc/abcCheck.c.i

.PHONY : src/base/abc/abcCheck.i

# target to preprocess a source file
src/base/abc/abcCheck.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcCheck.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcCheck.c.i
.PHONY : src/base/abc/abcCheck.c.i

src/base/abc/abcCheck.s: src/base/abc/abcCheck.c.s

.PHONY : src/base/abc/abcCheck.s

# target to generate assembly for a file
src/base/abc/abcCheck.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcCheck.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcCheck.c.s
.PHONY : src/base/abc/abcCheck.c.s

src/base/abc/abcDfs.o: src/base/abc/abcDfs.c.o

.PHONY : src/base/abc/abcDfs.o

# target to build an object file
src/base/abc/abcDfs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcDfs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcDfs.c.o
.PHONY : src/base/abc/abcDfs.c.o

src/base/abc/abcDfs.i: src/base/abc/abcDfs.c.i

.PHONY : src/base/abc/abcDfs.i

# target to preprocess a source file
src/base/abc/abcDfs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcDfs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcDfs.c.i
.PHONY : src/base/abc/abcDfs.c.i

src/base/abc/abcDfs.s: src/base/abc/abcDfs.c.s

.PHONY : src/base/abc/abcDfs.s

# target to generate assembly for a file
src/base/abc/abcDfs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcDfs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcDfs.c.s
.PHONY : src/base/abc/abcDfs.c.s

src/base/abc/abcFanOrder.o: src/base/abc/abcFanOrder.c.o

.PHONY : src/base/abc/abcFanOrder.o

# target to build an object file
src/base/abc/abcFanOrder.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcFanOrder.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcFanOrder.c.o
.PHONY : src/base/abc/abcFanOrder.c.o

src/base/abc/abcFanOrder.i: src/base/abc/abcFanOrder.c.i

.PHONY : src/base/abc/abcFanOrder.i

# target to preprocess a source file
src/base/abc/abcFanOrder.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcFanOrder.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcFanOrder.c.i
.PHONY : src/base/abc/abcFanOrder.c.i

src/base/abc/abcFanOrder.s: src/base/abc/abcFanOrder.c.s

.PHONY : src/base/abc/abcFanOrder.s

# target to generate assembly for a file
src/base/abc/abcFanOrder.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcFanOrder.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcFanOrder.c.s
.PHONY : src/base/abc/abcFanOrder.c.s

src/base/abc/abcFanio.o: src/base/abc/abcFanio.c.o

.PHONY : src/base/abc/abcFanio.o

# target to build an object file
src/base/abc/abcFanio.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcFanio.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcFanio.c.o
.PHONY : src/base/abc/abcFanio.c.o

src/base/abc/abcFanio.i: src/base/abc/abcFanio.c.i

.PHONY : src/base/abc/abcFanio.i

# target to preprocess a source file
src/base/abc/abcFanio.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcFanio.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcFanio.c.i
.PHONY : src/base/abc/abcFanio.c.i

src/base/abc/abcFanio.s: src/base/abc/abcFanio.c.s

.PHONY : src/base/abc/abcFanio.s

# target to generate assembly for a file
src/base/abc/abcFanio.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcFanio.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcFanio.c.s
.PHONY : src/base/abc/abcFanio.c.s

src/base/abc/abcFunc.o: src/base/abc/abcFunc.c.o

.PHONY : src/base/abc/abcFunc.o

# target to build an object file
src/base/abc/abcFunc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcFunc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcFunc.c.o
.PHONY : src/base/abc/abcFunc.c.o

src/base/abc/abcFunc.i: src/base/abc/abcFunc.c.i

.PHONY : src/base/abc/abcFunc.i

# target to preprocess a source file
src/base/abc/abcFunc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcFunc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcFunc.c.i
.PHONY : src/base/abc/abcFunc.c.i

src/base/abc/abcFunc.s: src/base/abc/abcFunc.c.s

.PHONY : src/base/abc/abcFunc.s

# target to generate assembly for a file
src/base/abc/abcFunc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcFunc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcFunc.c.s
.PHONY : src/base/abc/abcFunc.c.s

src/base/abc/abcHie.o: src/base/abc/abcHie.c.o

.PHONY : src/base/abc/abcHie.o

# target to build an object file
src/base/abc/abcHie.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHie.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHie.c.o
.PHONY : src/base/abc/abcHie.c.o

src/base/abc/abcHie.i: src/base/abc/abcHie.c.i

.PHONY : src/base/abc/abcHie.i

# target to preprocess a source file
src/base/abc/abcHie.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHie.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHie.c.i
.PHONY : src/base/abc/abcHie.c.i

src/base/abc/abcHie.s: src/base/abc/abcHie.c.s

.PHONY : src/base/abc/abcHie.s

# target to generate assembly for a file
src/base/abc/abcHie.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHie.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHie.c.s
.PHONY : src/base/abc/abcHie.c.s

src/base/abc/abcHieCec.o: src/base/abc/abcHieCec.c.o

.PHONY : src/base/abc/abcHieCec.o

# target to build an object file
src/base/abc/abcHieCec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHieCec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHieCec.c.o
.PHONY : src/base/abc/abcHieCec.c.o

src/base/abc/abcHieCec.i: src/base/abc/abcHieCec.c.i

.PHONY : src/base/abc/abcHieCec.i

# target to preprocess a source file
src/base/abc/abcHieCec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHieCec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHieCec.c.i
.PHONY : src/base/abc/abcHieCec.c.i

src/base/abc/abcHieCec.s: src/base/abc/abcHieCec.c.s

.PHONY : src/base/abc/abcHieCec.s

# target to generate assembly for a file
src/base/abc/abcHieCec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHieCec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHieCec.c.s
.PHONY : src/base/abc/abcHieCec.c.s

src/base/abc/abcHieGia.o: src/base/abc/abcHieGia.c.o

.PHONY : src/base/abc/abcHieGia.o

# target to build an object file
src/base/abc/abcHieGia.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHieGia.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHieGia.c.o
.PHONY : src/base/abc/abcHieGia.c.o

src/base/abc/abcHieGia.i: src/base/abc/abcHieGia.c.i

.PHONY : src/base/abc/abcHieGia.i

# target to preprocess a source file
src/base/abc/abcHieGia.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHieGia.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHieGia.c.i
.PHONY : src/base/abc/abcHieGia.c.i

src/base/abc/abcHieGia.s: src/base/abc/abcHieGia.c.s

.PHONY : src/base/abc/abcHieGia.s

# target to generate assembly for a file
src/base/abc/abcHieGia.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHieGia.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHieGia.c.s
.PHONY : src/base/abc/abcHieGia.c.s

src/base/abc/abcHieNew.o: src/base/abc/abcHieNew.c.o

.PHONY : src/base/abc/abcHieNew.o

# target to build an object file
src/base/abc/abcHieNew.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHieNew.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHieNew.c.o
.PHONY : src/base/abc/abcHieNew.c.o

src/base/abc/abcHieNew.i: src/base/abc/abcHieNew.c.i

.PHONY : src/base/abc/abcHieNew.i

# target to preprocess a source file
src/base/abc/abcHieNew.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHieNew.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHieNew.c.i
.PHONY : src/base/abc/abcHieNew.c.i

src/base/abc/abcHieNew.s: src/base/abc/abcHieNew.c.s

.PHONY : src/base/abc/abcHieNew.s

# target to generate assembly for a file
src/base/abc/abcHieNew.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcHieNew.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcHieNew.c.s
.PHONY : src/base/abc/abcHieNew.c.s

src/base/abc/abcLatch.o: src/base/abc/abcLatch.c.o

.PHONY : src/base/abc/abcLatch.o

# target to build an object file
src/base/abc/abcLatch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcLatch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcLatch.c.o
.PHONY : src/base/abc/abcLatch.c.o

src/base/abc/abcLatch.i: src/base/abc/abcLatch.c.i

.PHONY : src/base/abc/abcLatch.i

# target to preprocess a source file
src/base/abc/abcLatch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcLatch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcLatch.c.i
.PHONY : src/base/abc/abcLatch.c.i

src/base/abc/abcLatch.s: src/base/abc/abcLatch.c.s

.PHONY : src/base/abc/abcLatch.s

# target to generate assembly for a file
src/base/abc/abcLatch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcLatch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcLatch.c.s
.PHONY : src/base/abc/abcLatch.c.s

src/base/abc/abcLib.o: src/base/abc/abcLib.c.o

.PHONY : src/base/abc/abcLib.o

# target to build an object file
src/base/abc/abcLib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcLib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcLib.c.o
.PHONY : src/base/abc/abcLib.c.o

src/base/abc/abcLib.i: src/base/abc/abcLib.c.i

.PHONY : src/base/abc/abcLib.i

# target to preprocess a source file
src/base/abc/abcLib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcLib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcLib.c.i
.PHONY : src/base/abc/abcLib.c.i

src/base/abc/abcLib.s: src/base/abc/abcLib.c.s

.PHONY : src/base/abc/abcLib.s

# target to generate assembly for a file
src/base/abc/abcLib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcLib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcLib.c.s
.PHONY : src/base/abc/abcLib.c.s

src/base/abc/abcMinBase.o: src/base/abc/abcMinBase.c.o

.PHONY : src/base/abc/abcMinBase.o

# target to build an object file
src/base/abc/abcMinBase.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcMinBase.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcMinBase.c.o
.PHONY : src/base/abc/abcMinBase.c.o

src/base/abc/abcMinBase.i: src/base/abc/abcMinBase.c.i

.PHONY : src/base/abc/abcMinBase.i

# target to preprocess a source file
src/base/abc/abcMinBase.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcMinBase.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcMinBase.c.i
.PHONY : src/base/abc/abcMinBase.c.i

src/base/abc/abcMinBase.s: src/base/abc/abcMinBase.c.s

.PHONY : src/base/abc/abcMinBase.s

# target to generate assembly for a file
src/base/abc/abcMinBase.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcMinBase.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcMinBase.c.s
.PHONY : src/base/abc/abcMinBase.c.s

src/base/abc/abcNames.o: src/base/abc/abcNames.c.o

.PHONY : src/base/abc/abcNames.o

# target to build an object file
src/base/abc/abcNames.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcNames.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcNames.c.o
.PHONY : src/base/abc/abcNames.c.o

src/base/abc/abcNames.i: src/base/abc/abcNames.c.i

.PHONY : src/base/abc/abcNames.i

# target to preprocess a source file
src/base/abc/abcNames.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcNames.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcNames.c.i
.PHONY : src/base/abc/abcNames.c.i

src/base/abc/abcNames.s: src/base/abc/abcNames.c.s

.PHONY : src/base/abc/abcNames.s

# target to generate assembly for a file
src/base/abc/abcNames.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcNames.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcNames.c.s
.PHONY : src/base/abc/abcNames.c.s

src/base/abc/abcNetlist.o: src/base/abc/abcNetlist.c.o

.PHONY : src/base/abc/abcNetlist.o

# target to build an object file
src/base/abc/abcNetlist.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcNetlist.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcNetlist.c.o
.PHONY : src/base/abc/abcNetlist.c.o

src/base/abc/abcNetlist.i: src/base/abc/abcNetlist.c.i

.PHONY : src/base/abc/abcNetlist.i

# target to preprocess a source file
src/base/abc/abcNetlist.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcNetlist.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcNetlist.c.i
.PHONY : src/base/abc/abcNetlist.c.i

src/base/abc/abcNetlist.s: src/base/abc/abcNetlist.c.s

.PHONY : src/base/abc/abcNetlist.s

# target to generate assembly for a file
src/base/abc/abcNetlist.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcNetlist.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcNetlist.c.s
.PHONY : src/base/abc/abcNetlist.c.s

src/base/abc/abcNtk.o: src/base/abc/abcNtk.c.o

.PHONY : src/base/abc/abcNtk.o

# target to build an object file
src/base/abc/abcNtk.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcNtk.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcNtk.c.o
.PHONY : src/base/abc/abcNtk.c.o

src/base/abc/abcNtk.i: src/base/abc/abcNtk.c.i

.PHONY : src/base/abc/abcNtk.i

# target to preprocess a source file
src/base/abc/abcNtk.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcNtk.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcNtk.c.i
.PHONY : src/base/abc/abcNtk.c.i

src/base/abc/abcNtk.s: src/base/abc/abcNtk.c.s

.PHONY : src/base/abc/abcNtk.s

# target to generate assembly for a file
src/base/abc/abcNtk.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcNtk.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcNtk.c.s
.PHONY : src/base/abc/abcNtk.c.s

src/base/abc/abcObj.o: src/base/abc/abcObj.c.o

.PHONY : src/base/abc/abcObj.o

# target to build an object file
src/base/abc/abcObj.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcObj.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcObj.c.o
.PHONY : src/base/abc/abcObj.c.o

src/base/abc/abcObj.i: src/base/abc/abcObj.c.i

.PHONY : src/base/abc/abcObj.i

# target to preprocess a source file
src/base/abc/abcObj.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcObj.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcObj.c.i
.PHONY : src/base/abc/abcObj.c.i

src/base/abc/abcObj.s: src/base/abc/abcObj.c.s

.PHONY : src/base/abc/abcObj.s

# target to generate assembly for a file
src/base/abc/abcObj.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcObj.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcObj.c.s
.PHONY : src/base/abc/abcObj.c.s

src/base/abc/abcRefs.o: src/base/abc/abcRefs.c.o

.PHONY : src/base/abc/abcRefs.o

# target to build an object file
src/base/abc/abcRefs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcRefs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcRefs.c.o
.PHONY : src/base/abc/abcRefs.c.o

src/base/abc/abcRefs.i: src/base/abc/abcRefs.c.i

.PHONY : src/base/abc/abcRefs.i

# target to preprocess a source file
src/base/abc/abcRefs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcRefs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcRefs.c.i
.PHONY : src/base/abc/abcRefs.c.i

src/base/abc/abcRefs.s: src/base/abc/abcRefs.c.s

.PHONY : src/base/abc/abcRefs.s

# target to generate assembly for a file
src/base/abc/abcRefs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcRefs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcRefs.c.s
.PHONY : src/base/abc/abcRefs.c.s

src/base/abc/abcShow.o: src/base/abc/abcShow.c.o

.PHONY : src/base/abc/abcShow.o

# target to build an object file
src/base/abc/abcShow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcShow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcShow.c.o
.PHONY : src/base/abc/abcShow.c.o

src/base/abc/abcShow.i: src/base/abc/abcShow.c.i

.PHONY : src/base/abc/abcShow.i

# target to preprocess a source file
src/base/abc/abcShow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcShow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcShow.c.i
.PHONY : src/base/abc/abcShow.c.i

src/base/abc/abcShow.s: src/base/abc/abcShow.c.s

.PHONY : src/base/abc/abcShow.s

# target to generate assembly for a file
src/base/abc/abcShow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcShow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcShow.c.s
.PHONY : src/base/abc/abcShow.c.s

src/base/abc/abcSop.o: src/base/abc/abcSop.c.o

.PHONY : src/base/abc/abcSop.o

# target to build an object file
src/base/abc/abcSop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcSop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcSop.c.o
.PHONY : src/base/abc/abcSop.c.o

src/base/abc/abcSop.i: src/base/abc/abcSop.c.i

.PHONY : src/base/abc/abcSop.i

# target to preprocess a source file
src/base/abc/abcSop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcSop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcSop.c.i
.PHONY : src/base/abc/abcSop.c.i

src/base/abc/abcSop.s: src/base/abc/abcSop.c.s

.PHONY : src/base/abc/abcSop.s

# target to generate assembly for a file
src/base/abc/abcSop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcSop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcSop.c.s
.PHONY : src/base/abc/abcSop.c.s

src/base/abc/abcUtil.o: src/base/abc/abcUtil.c.o

.PHONY : src/base/abc/abcUtil.o

# target to build an object file
src/base/abc/abcUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcUtil.c.o
.PHONY : src/base/abc/abcUtil.c.o

src/base/abc/abcUtil.i: src/base/abc/abcUtil.c.i

.PHONY : src/base/abc/abcUtil.i

# target to preprocess a source file
src/base/abc/abcUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcUtil.c.i
.PHONY : src/base/abc/abcUtil.c.i

src/base/abc/abcUtil.s: src/base/abc/abcUtil.c.s

.PHONY : src/base/abc/abcUtil.s

# target to generate assembly for a file
src/base/abc/abcUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abc/abcUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abc/abcUtil.c.s
.PHONY : src/base/abc/abcUtil.c.s

src/base/abci/abc.o: src/base/abci/abc.c.o

.PHONY : src/base/abci/abc.o

# target to build an object file
src/base/abci/abc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abc.c.o
.PHONY : src/base/abci/abc.c.o

src/base/abci/abc.i: src/base/abci/abc.c.i

.PHONY : src/base/abci/abc.i

# target to preprocess a source file
src/base/abci/abc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abc.c.i
.PHONY : src/base/abci/abc.c.i

src/base/abci/abc.s: src/base/abci/abc.c.s

.PHONY : src/base/abci/abc.s

# target to generate assembly for a file
src/base/abci/abc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abc.c.s
.PHONY : src/base/abci/abc.c.s

src/base/abci/abcAttach.o: src/base/abci/abcAttach.c.o

.PHONY : src/base/abci/abcAttach.o

# target to build an object file
src/base/abci/abcAttach.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcAttach.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcAttach.c.o
.PHONY : src/base/abci/abcAttach.c.o

src/base/abci/abcAttach.i: src/base/abci/abcAttach.c.i

.PHONY : src/base/abci/abcAttach.i

# target to preprocess a source file
src/base/abci/abcAttach.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcAttach.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcAttach.c.i
.PHONY : src/base/abci/abcAttach.c.i

src/base/abci/abcAttach.s: src/base/abci/abcAttach.c.s

.PHONY : src/base/abci/abcAttach.s

# target to generate assembly for a file
src/base/abci/abcAttach.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcAttach.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcAttach.c.s
.PHONY : src/base/abci/abcAttach.c.s

src/base/abci/abcAuto.o: src/base/abci/abcAuto.c.o

.PHONY : src/base/abci/abcAuto.o

# target to build an object file
src/base/abci/abcAuto.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcAuto.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcAuto.c.o
.PHONY : src/base/abci/abcAuto.c.o

src/base/abci/abcAuto.i: src/base/abci/abcAuto.c.i

.PHONY : src/base/abci/abcAuto.i

# target to preprocess a source file
src/base/abci/abcAuto.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcAuto.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcAuto.c.i
.PHONY : src/base/abci/abcAuto.c.i

src/base/abci/abcAuto.s: src/base/abci/abcAuto.c.s

.PHONY : src/base/abci/abcAuto.s

# target to generate assembly for a file
src/base/abci/abcAuto.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcAuto.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcAuto.c.s
.PHONY : src/base/abci/abcAuto.c.s

src/base/abci/abcBalance.o: src/base/abci/abcBalance.c.o

.PHONY : src/base/abci/abcBalance.o

# target to build an object file
src/base/abci/abcBalance.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBalance.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBalance.c.o
.PHONY : src/base/abci/abcBalance.c.o

src/base/abci/abcBalance.i: src/base/abci/abcBalance.c.i

.PHONY : src/base/abci/abcBalance.i

# target to preprocess a source file
src/base/abci/abcBalance.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBalance.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBalance.c.i
.PHONY : src/base/abci/abcBalance.c.i

src/base/abci/abcBalance.s: src/base/abci/abcBalance.c.s

.PHONY : src/base/abci/abcBalance.s

# target to generate assembly for a file
src/base/abci/abcBalance.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBalance.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBalance.c.s
.PHONY : src/base/abci/abcBalance.c.s

src/base/abci/abcBidec.o: src/base/abci/abcBidec.c.o

.PHONY : src/base/abci/abcBidec.o

# target to build an object file
src/base/abci/abcBidec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBidec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBidec.c.o
.PHONY : src/base/abci/abcBidec.c.o

src/base/abci/abcBidec.i: src/base/abci/abcBidec.c.i

.PHONY : src/base/abci/abcBidec.i

# target to preprocess a source file
src/base/abci/abcBidec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBidec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBidec.c.i
.PHONY : src/base/abci/abcBidec.c.i

src/base/abci/abcBidec.s: src/base/abci/abcBidec.c.s

.PHONY : src/base/abci/abcBidec.s

# target to generate assembly for a file
src/base/abci/abcBidec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBidec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBidec.c.s
.PHONY : src/base/abci/abcBidec.c.s

src/base/abci/abcBm.o: src/base/abci/abcBm.c.o

.PHONY : src/base/abci/abcBm.o

# target to build an object file
src/base/abci/abcBm.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBm.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBm.c.o
.PHONY : src/base/abci/abcBm.c.o

src/base/abci/abcBm.i: src/base/abci/abcBm.c.i

.PHONY : src/base/abci/abcBm.i

# target to preprocess a source file
src/base/abci/abcBm.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBm.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBm.c.i
.PHONY : src/base/abci/abcBm.c.i

src/base/abci/abcBm.s: src/base/abci/abcBm.c.s

.PHONY : src/base/abci/abcBm.s

# target to generate assembly for a file
src/base/abci/abcBm.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBm.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBm.c.s
.PHONY : src/base/abci/abcBm.c.s

src/base/abci/abcBmc.o: src/base/abci/abcBmc.c.o

.PHONY : src/base/abci/abcBmc.o

# target to build an object file
src/base/abci/abcBmc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBmc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBmc.c.o
.PHONY : src/base/abci/abcBmc.c.o

src/base/abci/abcBmc.i: src/base/abci/abcBmc.c.i

.PHONY : src/base/abci/abcBmc.i

# target to preprocess a source file
src/base/abci/abcBmc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBmc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBmc.c.i
.PHONY : src/base/abci/abcBmc.c.i

src/base/abci/abcBmc.s: src/base/abci/abcBmc.c.s

.PHONY : src/base/abci/abcBmc.s

# target to generate assembly for a file
src/base/abci/abcBmc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcBmc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcBmc.c.s
.PHONY : src/base/abci/abcBmc.c.s

src/base/abci/abcCas.o: src/base/abci/abcCas.c.o

.PHONY : src/base/abci/abcCas.o

# target to build an object file
src/base/abci/abcCas.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCas.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCas.c.o
.PHONY : src/base/abci/abcCas.c.o

src/base/abci/abcCas.i: src/base/abci/abcCas.c.i

.PHONY : src/base/abci/abcCas.i

# target to preprocess a source file
src/base/abci/abcCas.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCas.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCas.c.i
.PHONY : src/base/abci/abcCas.c.i

src/base/abci/abcCas.s: src/base/abci/abcCas.c.s

.PHONY : src/base/abci/abcCas.s

# target to generate assembly for a file
src/base/abci/abcCas.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCas.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCas.c.s
.PHONY : src/base/abci/abcCas.c.s

src/base/abci/abcCascade.o: src/base/abci/abcCascade.c.o

.PHONY : src/base/abci/abcCascade.o

# target to build an object file
src/base/abci/abcCascade.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCascade.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCascade.c.o
.PHONY : src/base/abci/abcCascade.c.o

src/base/abci/abcCascade.i: src/base/abci/abcCascade.c.i

.PHONY : src/base/abci/abcCascade.i

# target to preprocess a source file
src/base/abci/abcCascade.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCascade.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCascade.c.i
.PHONY : src/base/abci/abcCascade.c.i

src/base/abci/abcCascade.s: src/base/abci/abcCascade.c.s

.PHONY : src/base/abci/abcCascade.s

# target to generate assembly for a file
src/base/abci/abcCascade.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCascade.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCascade.c.s
.PHONY : src/base/abci/abcCascade.c.s

src/base/abci/abcCollapse.o: src/base/abci/abcCollapse.c.o

.PHONY : src/base/abci/abcCollapse.o

# target to build an object file
src/base/abci/abcCollapse.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCollapse.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCollapse.c.o
.PHONY : src/base/abci/abcCollapse.c.o

src/base/abci/abcCollapse.i: src/base/abci/abcCollapse.c.i

.PHONY : src/base/abci/abcCollapse.i

# target to preprocess a source file
src/base/abci/abcCollapse.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCollapse.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCollapse.c.i
.PHONY : src/base/abci/abcCollapse.c.i

src/base/abci/abcCollapse.s: src/base/abci/abcCollapse.c.s

.PHONY : src/base/abci/abcCollapse.s

# target to generate assembly for a file
src/base/abci/abcCollapse.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCollapse.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCollapse.c.s
.PHONY : src/base/abci/abcCollapse.c.s

src/base/abci/abcCut.o: src/base/abci/abcCut.c.o

.PHONY : src/base/abci/abcCut.o

# target to build an object file
src/base/abci/abcCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCut.c.o
.PHONY : src/base/abci/abcCut.c.o

src/base/abci/abcCut.i: src/base/abci/abcCut.c.i

.PHONY : src/base/abci/abcCut.i

# target to preprocess a source file
src/base/abci/abcCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCut.c.i
.PHONY : src/base/abci/abcCut.c.i

src/base/abci/abcCut.s: src/base/abci/abcCut.c.s

.PHONY : src/base/abci/abcCut.s

# target to generate assembly for a file
src/base/abci/abcCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcCut.c.s
.PHONY : src/base/abci/abcCut.c.s

src/base/abci/abcDar.o: src/base/abci/abcDar.c.o

.PHONY : src/base/abci/abcDar.o

# target to build an object file
src/base/abci/abcDar.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDar.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDar.c.o
.PHONY : src/base/abci/abcDar.c.o

src/base/abci/abcDar.i: src/base/abci/abcDar.c.i

.PHONY : src/base/abci/abcDar.i

# target to preprocess a source file
src/base/abci/abcDar.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDar.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDar.c.i
.PHONY : src/base/abci/abcDar.c.i

src/base/abci/abcDar.s: src/base/abci/abcDar.c.s

.PHONY : src/base/abci/abcDar.s

# target to generate assembly for a file
src/base/abci/abcDar.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDar.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDar.c.s
.PHONY : src/base/abci/abcDar.c.s

src/base/abci/abcDebug.o: src/base/abci/abcDebug.c.o

.PHONY : src/base/abci/abcDebug.o

# target to build an object file
src/base/abci/abcDebug.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDebug.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDebug.c.o
.PHONY : src/base/abci/abcDebug.c.o

src/base/abci/abcDebug.i: src/base/abci/abcDebug.c.i

.PHONY : src/base/abci/abcDebug.i

# target to preprocess a source file
src/base/abci/abcDebug.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDebug.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDebug.c.i
.PHONY : src/base/abci/abcDebug.c.i

src/base/abci/abcDebug.s: src/base/abci/abcDebug.c.s

.PHONY : src/base/abci/abcDebug.s

# target to generate assembly for a file
src/base/abci/abcDebug.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDebug.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDebug.c.s
.PHONY : src/base/abci/abcDebug.c.s

src/base/abci/abcDec.o: src/base/abci/abcDec.c.o

.PHONY : src/base/abci/abcDec.o

# target to build an object file
src/base/abci/abcDec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDec.c.o
.PHONY : src/base/abci/abcDec.c.o

src/base/abci/abcDec.i: src/base/abci/abcDec.c.i

.PHONY : src/base/abci/abcDec.i

# target to preprocess a source file
src/base/abci/abcDec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDec.c.i
.PHONY : src/base/abci/abcDec.c.i

src/base/abci/abcDec.s: src/base/abci/abcDec.c.s

.PHONY : src/base/abci/abcDec.s

# target to generate assembly for a file
src/base/abci/abcDec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDec.c.s
.PHONY : src/base/abci/abcDec.c.s

src/base/abci/abcDetect.o: src/base/abci/abcDetect.c.o

.PHONY : src/base/abci/abcDetect.o

# target to build an object file
src/base/abci/abcDetect.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDetect.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDetect.c.o
.PHONY : src/base/abci/abcDetect.c.o

src/base/abci/abcDetect.i: src/base/abci/abcDetect.c.i

.PHONY : src/base/abci/abcDetect.i

# target to preprocess a source file
src/base/abci/abcDetect.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDetect.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDetect.c.i
.PHONY : src/base/abci/abcDetect.c.i

src/base/abci/abcDetect.s: src/base/abci/abcDetect.c.s

.PHONY : src/base/abci/abcDetect.s

# target to generate assembly for a file
src/base/abci/abcDetect.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDetect.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDetect.c.s
.PHONY : src/base/abci/abcDetect.c.s

src/base/abci/abcDress.o: src/base/abci/abcDress.c.o

.PHONY : src/base/abci/abcDress.o

# target to build an object file
src/base/abci/abcDress.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDress.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDress.c.o
.PHONY : src/base/abci/abcDress.c.o

src/base/abci/abcDress.i: src/base/abci/abcDress.c.i

.PHONY : src/base/abci/abcDress.i

# target to preprocess a source file
src/base/abci/abcDress.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDress.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDress.c.i
.PHONY : src/base/abci/abcDress.c.i

src/base/abci/abcDress.s: src/base/abci/abcDress.c.s

.PHONY : src/base/abci/abcDress.s

# target to generate assembly for a file
src/base/abci/abcDress.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDress.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDress.c.s
.PHONY : src/base/abci/abcDress.c.s

src/base/abci/abcDress2.o: src/base/abci/abcDress2.c.o

.PHONY : src/base/abci/abcDress2.o

# target to build an object file
src/base/abci/abcDress2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDress2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDress2.c.o
.PHONY : src/base/abci/abcDress2.c.o

src/base/abci/abcDress2.i: src/base/abci/abcDress2.c.i

.PHONY : src/base/abci/abcDress2.i

# target to preprocess a source file
src/base/abci/abcDress2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDress2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDress2.c.i
.PHONY : src/base/abci/abcDress2.c.i

src/base/abci/abcDress2.s: src/base/abci/abcDress2.c.s

.PHONY : src/base/abci/abcDress2.s

# target to generate assembly for a file
src/base/abci/abcDress2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDress2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDress2.c.s
.PHONY : src/base/abci/abcDress2.c.s

src/base/abci/abcDress3.o: src/base/abci/abcDress3.c.o

.PHONY : src/base/abci/abcDress3.o

# target to build an object file
src/base/abci/abcDress3.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDress3.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDress3.c.o
.PHONY : src/base/abci/abcDress3.c.o

src/base/abci/abcDress3.i: src/base/abci/abcDress3.c.i

.PHONY : src/base/abci/abcDress3.i

# target to preprocess a source file
src/base/abci/abcDress3.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDress3.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDress3.c.i
.PHONY : src/base/abci/abcDress3.c.i

src/base/abci/abcDress3.s: src/base/abci/abcDress3.c.s

.PHONY : src/base/abci/abcDress3.s

# target to generate assembly for a file
src/base/abci/abcDress3.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDress3.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDress3.c.s
.PHONY : src/base/abci/abcDress3.c.s

src/base/abci/abcDsd.o: src/base/abci/abcDsd.c.o

.PHONY : src/base/abci/abcDsd.o

# target to build an object file
src/base/abci/abcDsd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDsd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDsd.c.o
.PHONY : src/base/abci/abcDsd.c.o

src/base/abci/abcDsd.i: src/base/abci/abcDsd.c.i

.PHONY : src/base/abci/abcDsd.i

# target to preprocess a source file
src/base/abci/abcDsd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDsd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDsd.c.i
.PHONY : src/base/abci/abcDsd.c.i

src/base/abci/abcDsd.s: src/base/abci/abcDsd.c.s

.PHONY : src/base/abci/abcDsd.s

# target to generate assembly for a file
src/base/abci/abcDsd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcDsd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcDsd.c.s
.PHONY : src/base/abci/abcDsd.c.s

src/base/abci/abcEco.o: src/base/abci/abcEco.c.o

.PHONY : src/base/abci/abcEco.o

# target to build an object file
src/base/abci/abcEco.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcEco.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcEco.c.o
.PHONY : src/base/abci/abcEco.c.o

src/base/abci/abcEco.i: src/base/abci/abcEco.c.i

.PHONY : src/base/abci/abcEco.i

# target to preprocess a source file
src/base/abci/abcEco.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcEco.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcEco.c.i
.PHONY : src/base/abci/abcEco.c.i

src/base/abci/abcEco.s: src/base/abci/abcEco.c.s

.PHONY : src/base/abci/abcEco.s

# target to generate assembly for a file
src/base/abci/abcEco.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcEco.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcEco.c.s
.PHONY : src/base/abci/abcEco.c.s

src/base/abci/abcExact.o: src/base/abci/abcExact.c.o

.PHONY : src/base/abci/abcExact.o

# target to build an object file
src/base/abci/abcExact.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcExact.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcExact.c.o
.PHONY : src/base/abci/abcExact.c.o

src/base/abci/abcExact.i: src/base/abci/abcExact.c.i

.PHONY : src/base/abci/abcExact.i

# target to preprocess a source file
src/base/abci/abcExact.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcExact.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcExact.c.i
.PHONY : src/base/abci/abcExact.c.i

src/base/abci/abcExact.s: src/base/abci/abcExact.c.s

.PHONY : src/base/abci/abcExact.s

# target to generate assembly for a file
src/base/abci/abcExact.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcExact.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcExact.c.s
.PHONY : src/base/abci/abcExact.c.s

src/base/abci/abcExtract.o: src/base/abci/abcExtract.c.o

.PHONY : src/base/abci/abcExtract.o

# target to build an object file
src/base/abci/abcExtract.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcExtract.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcExtract.c.o
.PHONY : src/base/abci/abcExtract.c.o

src/base/abci/abcExtract.i: src/base/abci/abcExtract.c.i

.PHONY : src/base/abci/abcExtract.i

# target to preprocess a source file
src/base/abci/abcExtract.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcExtract.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcExtract.c.i
.PHONY : src/base/abci/abcExtract.c.i

src/base/abci/abcExtract.s: src/base/abci/abcExtract.c.s

.PHONY : src/base/abci/abcExtract.s

# target to generate assembly for a file
src/base/abci/abcExtract.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcExtract.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcExtract.c.s
.PHONY : src/base/abci/abcExtract.c.s

src/base/abci/abcFraig.o: src/base/abci/abcFraig.c.o

.PHONY : src/base/abci/abcFraig.o

# target to build an object file
src/base/abci/abcFraig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcFraig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcFraig.c.o
.PHONY : src/base/abci/abcFraig.c.o

src/base/abci/abcFraig.i: src/base/abci/abcFraig.c.i

.PHONY : src/base/abci/abcFraig.i

# target to preprocess a source file
src/base/abci/abcFraig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcFraig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcFraig.c.i
.PHONY : src/base/abci/abcFraig.c.i

src/base/abci/abcFraig.s: src/base/abci/abcFraig.c.s

.PHONY : src/base/abci/abcFraig.s

# target to generate assembly for a file
src/base/abci/abcFraig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcFraig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcFraig.c.s
.PHONY : src/base/abci/abcFraig.c.s

src/base/abci/abcFx.o: src/base/abci/abcFx.c.o

.PHONY : src/base/abci/abcFx.o

# target to build an object file
src/base/abci/abcFx.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcFx.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcFx.c.o
.PHONY : src/base/abci/abcFx.c.o

src/base/abci/abcFx.i: src/base/abci/abcFx.c.i

.PHONY : src/base/abci/abcFx.i

# target to preprocess a source file
src/base/abci/abcFx.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcFx.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcFx.c.i
.PHONY : src/base/abci/abcFx.c.i

src/base/abci/abcFx.s: src/base/abci/abcFx.c.s

.PHONY : src/base/abci/abcFx.s

# target to generate assembly for a file
src/base/abci/abcFx.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcFx.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcFx.c.s
.PHONY : src/base/abci/abcFx.c.s

src/base/abci/abcFxu.o: src/base/abci/abcFxu.c.o

.PHONY : src/base/abci/abcFxu.o

# target to build an object file
src/base/abci/abcFxu.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcFxu.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcFxu.c.o
.PHONY : src/base/abci/abcFxu.c.o

src/base/abci/abcFxu.i: src/base/abci/abcFxu.c.i

.PHONY : src/base/abci/abcFxu.i

# target to preprocess a source file
src/base/abci/abcFxu.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcFxu.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcFxu.c.i
.PHONY : src/base/abci/abcFxu.c.i

src/base/abci/abcFxu.s: src/base/abci/abcFxu.c.s

.PHONY : src/base/abci/abcFxu.s

# target to generate assembly for a file
src/base/abci/abcFxu.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcFxu.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcFxu.c.s
.PHONY : src/base/abci/abcFxu.c.s

src/base/abci/abcGen.o: src/base/abci/abcGen.c.o

.PHONY : src/base/abci/abcGen.o

# target to build an object file
src/base/abci/abcGen.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcGen.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcGen.c.o
.PHONY : src/base/abci/abcGen.c.o

src/base/abci/abcGen.i: src/base/abci/abcGen.c.i

.PHONY : src/base/abci/abcGen.i

# target to preprocess a source file
src/base/abci/abcGen.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcGen.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcGen.c.i
.PHONY : src/base/abci/abcGen.c.i

src/base/abci/abcGen.s: src/base/abci/abcGen.c.s

.PHONY : src/base/abci/abcGen.s

# target to generate assembly for a file
src/base/abci/abcGen.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcGen.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcGen.c.s
.PHONY : src/base/abci/abcGen.c.s

src/base/abci/abcHaig.o: src/base/abci/abcHaig.c.o

.PHONY : src/base/abci/abcHaig.o

# target to build an object file
src/base/abci/abcHaig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcHaig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcHaig.c.o
.PHONY : src/base/abci/abcHaig.c.o

src/base/abci/abcHaig.i: src/base/abci/abcHaig.c.i

.PHONY : src/base/abci/abcHaig.i

# target to preprocess a source file
src/base/abci/abcHaig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcHaig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcHaig.c.i
.PHONY : src/base/abci/abcHaig.c.i

src/base/abci/abcHaig.s: src/base/abci/abcHaig.c.s

.PHONY : src/base/abci/abcHaig.s

# target to generate assembly for a file
src/base/abci/abcHaig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcHaig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcHaig.c.s
.PHONY : src/base/abci/abcHaig.c.s

src/base/abci/abcIf.o: src/base/abci/abcIf.c.o

.PHONY : src/base/abci/abcIf.o

# target to build an object file
src/base/abci/abcIf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIf.c.o
.PHONY : src/base/abci/abcIf.c.o

src/base/abci/abcIf.i: src/base/abci/abcIf.c.i

.PHONY : src/base/abci/abcIf.i

# target to preprocess a source file
src/base/abci/abcIf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIf.c.i
.PHONY : src/base/abci/abcIf.c.i

src/base/abci/abcIf.s: src/base/abci/abcIf.c.s

.PHONY : src/base/abci/abcIf.s

# target to generate assembly for a file
src/base/abci/abcIf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIf.c.s
.PHONY : src/base/abci/abcIf.c.s

src/base/abci/abcIfMux.o: src/base/abci/abcIfMux.c.o

.PHONY : src/base/abci/abcIfMux.o

# target to build an object file
src/base/abci/abcIfMux.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIfMux.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIfMux.c.o
.PHONY : src/base/abci/abcIfMux.c.o

src/base/abci/abcIfMux.i: src/base/abci/abcIfMux.c.i

.PHONY : src/base/abci/abcIfMux.i

# target to preprocess a source file
src/base/abci/abcIfMux.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIfMux.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIfMux.c.i
.PHONY : src/base/abci/abcIfMux.c.i

src/base/abci/abcIfMux.s: src/base/abci/abcIfMux.c.s

.PHONY : src/base/abci/abcIfMux.s

# target to generate assembly for a file
src/base/abci/abcIfMux.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIfMux.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIfMux.c.s
.PHONY : src/base/abci/abcIfMux.c.s

src/base/abci/abcIfif.o: src/base/abci/abcIfif.c.o

.PHONY : src/base/abci/abcIfif.o

# target to build an object file
src/base/abci/abcIfif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIfif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIfif.c.o
.PHONY : src/base/abci/abcIfif.c.o

src/base/abci/abcIfif.i: src/base/abci/abcIfif.c.i

.PHONY : src/base/abci/abcIfif.i

# target to preprocess a source file
src/base/abci/abcIfif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIfif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIfif.c.i
.PHONY : src/base/abci/abcIfif.c.i

src/base/abci/abcIfif.s: src/base/abci/abcIfif.c.s

.PHONY : src/base/abci/abcIfif.s

# target to generate assembly for a file
src/base/abci/abcIfif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIfif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIfif.c.s
.PHONY : src/base/abci/abcIfif.c.s

src/base/abci/abcIvy.o: src/base/abci/abcIvy.c.o

.PHONY : src/base/abci/abcIvy.o

# target to build an object file
src/base/abci/abcIvy.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIvy.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIvy.c.o
.PHONY : src/base/abci/abcIvy.c.o

src/base/abci/abcIvy.i: src/base/abci/abcIvy.c.i

.PHONY : src/base/abci/abcIvy.i

# target to preprocess a source file
src/base/abci/abcIvy.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIvy.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIvy.c.i
.PHONY : src/base/abci/abcIvy.c.i

src/base/abci/abcIvy.s: src/base/abci/abcIvy.c.s

.PHONY : src/base/abci/abcIvy.s

# target to generate assembly for a file
src/base/abci/abcIvy.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcIvy.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcIvy.c.s
.PHONY : src/base/abci/abcIvy.c.s

src/base/abci/abcLog.o: src/base/abci/abcLog.c.o

.PHONY : src/base/abci/abcLog.o

# target to build an object file
src/base/abci/abcLog.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcLog.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcLog.c.o
.PHONY : src/base/abci/abcLog.c.o

src/base/abci/abcLog.i: src/base/abci/abcLog.c.i

.PHONY : src/base/abci/abcLog.i

# target to preprocess a source file
src/base/abci/abcLog.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcLog.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcLog.c.i
.PHONY : src/base/abci/abcLog.c.i

src/base/abci/abcLog.s: src/base/abci/abcLog.c.s

.PHONY : src/base/abci/abcLog.s

# target to generate assembly for a file
src/base/abci/abcLog.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcLog.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcLog.c.s
.PHONY : src/base/abci/abcLog.c.s

src/base/abci/abcLut.o: src/base/abci/abcLut.c.o

.PHONY : src/base/abci/abcLut.o

# target to build an object file
src/base/abci/abcLut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcLut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcLut.c.o
.PHONY : src/base/abci/abcLut.c.o

src/base/abci/abcLut.i: src/base/abci/abcLut.c.i

.PHONY : src/base/abci/abcLut.i

# target to preprocess a source file
src/base/abci/abcLut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcLut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcLut.c.i
.PHONY : src/base/abci/abcLut.c.i

src/base/abci/abcLut.s: src/base/abci/abcLut.c.s

.PHONY : src/base/abci/abcLut.s

# target to generate assembly for a file
src/base/abci/abcLut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcLut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcLut.c.s
.PHONY : src/base/abci/abcLut.c.s

src/base/abci/abcLutmin.o: src/base/abci/abcLutmin.c.o

.PHONY : src/base/abci/abcLutmin.o

# target to build an object file
src/base/abci/abcLutmin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcLutmin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcLutmin.c.o
.PHONY : src/base/abci/abcLutmin.c.o

src/base/abci/abcLutmin.i: src/base/abci/abcLutmin.c.i

.PHONY : src/base/abci/abcLutmin.i

# target to preprocess a source file
src/base/abci/abcLutmin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcLutmin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcLutmin.c.i
.PHONY : src/base/abci/abcLutmin.c.i

src/base/abci/abcLutmin.s: src/base/abci/abcLutmin.c.s

.PHONY : src/base/abci/abcLutmin.s

# target to generate assembly for a file
src/base/abci/abcLutmin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcLutmin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcLutmin.c.s
.PHONY : src/base/abci/abcLutmin.c.s

src/base/abci/abcMap.o: src/base/abci/abcMap.c.o

.PHONY : src/base/abci/abcMap.o

# target to build an object file
src/base/abci/abcMap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMap.c.o
.PHONY : src/base/abci/abcMap.c.o

src/base/abci/abcMap.i: src/base/abci/abcMap.c.i

.PHONY : src/base/abci/abcMap.i

# target to preprocess a source file
src/base/abci/abcMap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMap.c.i
.PHONY : src/base/abci/abcMap.c.i

src/base/abci/abcMap.s: src/base/abci/abcMap.c.s

.PHONY : src/base/abci/abcMap.s

# target to generate assembly for a file
src/base/abci/abcMap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMap.c.s
.PHONY : src/base/abci/abcMap.c.s

src/base/abci/abcMerge.o: src/base/abci/abcMerge.c.o

.PHONY : src/base/abci/abcMerge.o

# target to build an object file
src/base/abci/abcMerge.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMerge.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMerge.c.o
.PHONY : src/base/abci/abcMerge.c.o

src/base/abci/abcMerge.i: src/base/abci/abcMerge.c.i

.PHONY : src/base/abci/abcMerge.i

# target to preprocess a source file
src/base/abci/abcMerge.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMerge.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMerge.c.i
.PHONY : src/base/abci/abcMerge.c.i

src/base/abci/abcMerge.s: src/base/abci/abcMerge.c.s

.PHONY : src/base/abci/abcMerge.s

# target to generate assembly for a file
src/base/abci/abcMerge.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMerge.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMerge.c.s
.PHONY : src/base/abci/abcMerge.c.s

src/base/abci/abcMfs.o: src/base/abci/abcMfs.c.o

.PHONY : src/base/abci/abcMfs.o

# target to build an object file
src/base/abci/abcMfs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMfs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMfs.c.o
.PHONY : src/base/abci/abcMfs.c.o

src/base/abci/abcMfs.i: src/base/abci/abcMfs.c.i

.PHONY : src/base/abci/abcMfs.i

# target to preprocess a source file
src/base/abci/abcMfs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMfs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMfs.c.i
.PHONY : src/base/abci/abcMfs.c.i

src/base/abci/abcMfs.s: src/base/abci/abcMfs.c.s

.PHONY : src/base/abci/abcMfs.s

# target to generate assembly for a file
src/base/abci/abcMfs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMfs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMfs.c.s
.PHONY : src/base/abci/abcMfs.c.s

src/base/abci/abcMini.o: src/base/abci/abcMini.c.o

.PHONY : src/base/abci/abcMini.o

# target to build an object file
src/base/abci/abcMini.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMini.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMini.c.o
.PHONY : src/base/abci/abcMini.c.o

src/base/abci/abcMini.i: src/base/abci/abcMini.c.i

.PHONY : src/base/abci/abcMini.i

# target to preprocess a source file
src/base/abci/abcMini.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMini.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMini.c.i
.PHONY : src/base/abci/abcMini.c.i

src/base/abci/abcMini.s: src/base/abci/abcMini.c.s

.PHONY : src/base/abci/abcMini.s

# target to generate assembly for a file
src/base/abci/abcMini.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMini.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMini.c.s
.PHONY : src/base/abci/abcMini.c.s

src/base/abci/abcMiter.o: src/base/abci/abcMiter.c.o

.PHONY : src/base/abci/abcMiter.o

# target to build an object file
src/base/abci/abcMiter.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMiter.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMiter.c.o
.PHONY : src/base/abci/abcMiter.c.o

src/base/abci/abcMiter.i: src/base/abci/abcMiter.c.i

.PHONY : src/base/abci/abcMiter.i

# target to preprocess a source file
src/base/abci/abcMiter.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMiter.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMiter.c.i
.PHONY : src/base/abci/abcMiter.c.i

src/base/abci/abcMiter.s: src/base/abci/abcMiter.c.s

.PHONY : src/base/abci/abcMiter.s

# target to generate assembly for a file
src/base/abci/abcMiter.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMiter.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMiter.c.s
.PHONY : src/base/abci/abcMiter.c.s

src/base/abci/abcMulti.o: src/base/abci/abcMulti.c.o

.PHONY : src/base/abci/abcMulti.o

# target to build an object file
src/base/abci/abcMulti.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMulti.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMulti.c.o
.PHONY : src/base/abci/abcMulti.c.o

src/base/abci/abcMulti.i: src/base/abci/abcMulti.c.i

.PHONY : src/base/abci/abcMulti.i

# target to preprocess a source file
src/base/abci/abcMulti.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMulti.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMulti.c.i
.PHONY : src/base/abci/abcMulti.c.i

src/base/abci/abcMulti.s: src/base/abci/abcMulti.c.s

.PHONY : src/base/abci/abcMulti.s

# target to generate assembly for a file
src/base/abci/abcMulti.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcMulti.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcMulti.c.s
.PHONY : src/base/abci/abcMulti.c.s

src/base/abci/abcNpn.o: src/base/abci/abcNpn.c.o

.PHONY : src/base/abci/abcNpn.o

# target to build an object file
src/base/abci/abcNpn.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcNpn.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcNpn.c.o
.PHONY : src/base/abci/abcNpn.c.o

src/base/abci/abcNpn.i: src/base/abci/abcNpn.c.i

.PHONY : src/base/abci/abcNpn.i

# target to preprocess a source file
src/base/abci/abcNpn.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcNpn.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcNpn.c.i
.PHONY : src/base/abci/abcNpn.c.i

src/base/abci/abcNpn.s: src/base/abci/abcNpn.c.s

.PHONY : src/base/abci/abcNpn.s

# target to generate assembly for a file
src/base/abci/abcNpn.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcNpn.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcNpn.c.s
.PHONY : src/base/abci/abcNpn.c.s

src/base/abci/abcNpnSave.o: src/base/abci/abcNpnSave.c.o

.PHONY : src/base/abci/abcNpnSave.o

# target to build an object file
src/base/abci/abcNpnSave.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcNpnSave.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcNpnSave.c.o
.PHONY : src/base/abci/abcNpnSave.c.o

src/base/abci/abcNpnSave.i: src/base/abci/abcNpnSave.c.i

.PHONY : src/base/abci/abcNpnSave.i

# target to preprocess a source file
src/base/abci/abcNpnSave.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcNpnSave.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcNpnSave.c.i
.PHONY : src/base/abci/abcNpnSave.c.i

src/base/abci/abcNpnSave.s: src/base/abci/abcNpnSave.c.s

.PHONY : src/base/abci/abcNpnSave.s

# target to generate assembly for a file
src/base/abci/abcNpnSave.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcNpnSave.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcNpnSave.c.s
.PHONY : src/base/abci/abcNpnSave.c.s

src/base/abci/abcNtbdd.o: src/base/abci/abcNtbdd.c.o

.PHONY : src/base/abci/abcNtbdd.o

# target to build an object file
src/base/abci/abcNtbdd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcNtbdd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcNtbdd.c.o
.PHONY : src/base/abci/abcNtbdd.c.o

src/base/abci/abcNtbdd.i: src/base/abci/abcNtbdd.c.i

.PHONY : src/base/abci/abcNtbdd.i

# target to preprocess a source file
src/base/abci/abcNtbdd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcNtbdd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcNtbdd.c.i
.PHONY : src/base/abci/abcNtbdd.c.i

src/base/abci/abcNtbdd.s: src/base/abci/abcNtbdd.c.s

.PHONY : src/base/abci/abcNtbdd.s

# target to generate assembly for a file
src/base/abci/abcNtbdd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcNtbdd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcNtbdd.c.s
.PHONY : src/base/abci/abcNtbdd.c.s

src/base/abci/abcOdc.o: src/base/abci/abcOdc.c.o

.PHONY : src/base/abci/abcOdc.o

# target to build an object file
src/base/abci/abcOdc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcOdc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcOdc.c.o
.PHONY : src/base/abci/abcOdc.c.o

src/base/abci/abcOdc.i: src/base/abci/abcOdc.c.i

.PHONY : src/base/abci/abcOdc.i

# target to preprocess a source file
src/base/abci/abcOdc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcOdc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcOdc.c.i
.PHONY : src/base/abci/abcOdc.c.i

src/base/abci/abcOdc.s: src/base/abci/abcOdc.c.s

.PHONY : src/base/abci/abcOdc.s

# target to generate assembly for a file
src/base/abci/abcOdc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcOdc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcOdc.c.s
.PHONY : src/base/abci/abcOdc.c.s

src/base/abci/abcOrder.o: src/base/abci/abcOrder.c.o

.PHONY : src/base/abci/abcOrder.o

# target to build an object file
src/base/abci/abcOrder.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcOrder.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcOrder.c.o
.PHONY : src/base/abci/abcOrder.c.o

src/base/abci/abcOrder.i: src/base/abci/abcOrder.c.i

.PHONY : src/base/abci/abcOrder.i

# target to preprocess a source file
src/base/abci/abcOrder.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcOrder.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcOrder.c.i
.PHONY : src/base/abci/abcOrder.c.i

src/base/abci/abcOrder.s: src/base/abci/abcOrder.c.s

.PHONY : src/base/abci/abcOrder.s

# target to generate assembly for a file
src/base/abci/abcOrder.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcOrder.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcOrder.c.s
.PHONY : src/base/abci/abcOrder.c.s

src/base/abci/abcPart.o: src/base/abci/abcPart.c.o

.PHONY : src/base/abci/abcPart.o

# target to build an object file
src/base/abci/abcPart.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcPart.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcPart.c.o
.PHONY : src/base/abci/abcPart.c.o

src/base/abci/abcPart.i: src/base/abci/abcPart.c.i

.PHONY : src/base/abci/abcPart.i

# target to preprocess a source file
src/base/abci/abcPart.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcPart.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcPart.c.i
.PHONY : src/base/abci/abcPart.c.i

src/base/abci/abcPart.s: src/base/abci/abcPart.c.s

.PHONY : src/base/abci/abcPart.s

# target to generate assembly for a file
src/base/abci/abcPart.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcPart.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcPart.c.s
.PHONY : src/base/abci/abcPart.c.s

src/base/abci/abcPrint.o: src/base/abci/abcPrint.c.o

.PHONY : src/base/abci/abcPrint.o

# target to build an object file
src/base/abci/abcPrint.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcPrint.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcPrint.c.o
.PHONY : src/base/abci/abcPrint.c.o

src/base/abci/abcPrint.i: src/base/abci/abcPrint.c.i

.PHONY : src/base/abci/abcPrint.i

# target to preprocess a source file
src/base/abci/abcPrint.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcPrint.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcPrint.c.i
.PHONY : src/base/abci/abcPrint.c.i

src/base/abci/abcPrint.s: src/base/abci/abcPrint.c.s

.PHONY : src/base/abci/abcPrint.s

# target to generate assembly for a file
src/base/abci/abcPrint.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcPrint.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcPrint.c.s
.PHONY : src/base/abci/abcPrint.c.s

src/base/abci/abcProve.o: src/base/abci/abcProve.c.o

.PHONY : src/base/abci/abcProve.o

# target to build an object file
src/base/abci/abcProve.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcProve.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcProve.c.o
.PHONY : src/base/abci/abcProve.c.o

src/base/abci/abcProve.i: src/base/abci/abcProve.c.i

.PHONY : src/base/abci/abcProve.i

# target to preprocess a source file
src/base/abci/abcProve.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcProve.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcProve.c.i
.PHONY : src/base/abci/abcProve.c.i

src/base/abci/abcProve.s: src/base/abci/abcProve.c.s

.PHONY : src/base/abci/abcProve.s

# target to generate assembly for a file
src/base/abci/abcProve.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcProve.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcProve.c.s
.PHONY : src/base/abci/abcProve.c.s

src/base/abci/abcQbf.o: src/base/abci/abcQbf.c.o

.PHONY : src/base/abci/abcQbf.o

# target to build an object file
src/base/abci/abcQbf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcQbf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcQbf.c.o
.PHONY : src/base/abci/abcQbf.c.o

src/base/abci/abcQbf.i: src/base/abci/abcQbf.c.i

.PHONY : src/base/abci/abcQbf.i

# target to preprocess a source file
src/base/abci/abcQbf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcQbf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcQbf.c.i
.PHONY : src/base/abci/abcQbf.c.i

src/base/abci/abcQbf.s: src/base/abci/abcQbf.c.s

.PHONY : src/base/abci/abcQbf.s

# target to generate assembly for a file
src/base/abci/abcQbf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcQbf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcQbf.c.s
.PHONY : src/base/abci/abcQbf.c.s

src/base/abci/abcQuant.o: src/base/abci/abcQuant.c.o

.PHONY : src/base/abci/abcQuant.o

# target to build an object file
src/base/abci/abcQuant.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcQuant.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcQuant.c.o
.PHONY : src/base/abci/abcQuant.c.o

src/base/abci/abcQuant.i: src/base/abci/abcQuant.c.i

.PHONY : src/base/abci/abcQuant.i

# target to preprocess a source file
src/base/abci/abcQuant.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcQuant.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcQuant.c.i
.PHONY : src/base/abci/abcQuant.c.i

src/base/abci/abcQuant.s: src/base/abci/abcQuant.c.s

.PHONY : src/base/abci/abcQuant.s

# target to generate assembly for a file
src/base/abci/abcQuant.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcQuant.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcQuant.c.s
.PHONY : src/base/abci/abcQuant.c.s

src/base/abci/abcReach.o: src/base/abci/abcReach.c.o

.PHONY : src/base/abci/abcReach.o

# target to build an object file
src/base/abci/abcReach.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcReach.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcReach.c.o
.PHONY : src/base/abci/abcReach.c.o

src/base/abci/abcReach.i: src/base/abci/abcReach.c.i

.PHONY : src/base/abci/abcReach.i

# target to preprocess a source file
src/base/abci/abcReach.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcReach.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcReach.c.i
.PHONY : src/base/abci/abcReach.c.i

src/base/abci/abcReach.s: src/base/abci/abcReach.c.s

.PHONY : src/base/abci/abcReach.s

# target to generate assembly for a file
src/base/abci/abcReach.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcReach.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcReach.c.s
.PHONY : src/base/abci/abcReach.c.s

src/base/abci/abcRec3.o: src/base/abci/abcRec3.c.o

.PHONY : src/base/abci/abcRec3.o

# target to build an object file
src/base/abci/abcRec3.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRec3.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRec3.c.o
.PHONY : src/base/abci/abcRec3.c.o

src/base/abci/abcRec3.i: src/base/abci/abcRec3.c.i

.PHONY : src/base/abci/abcRec3.i

# target to preprocess a source file
src/base/abci/abcRec3.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRec3.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRec3.c.i
.PHONY : src/base/abci/abcRec3.c.i

src/base/abci/abcRec3.s: src/base/abci/abcRec3.c.s

.PHONY : src/base/abci/abcRec3.s

# target to generate assembly for a file
src/base/abci/abcRec3.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRec3.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRec3.c.s
.PHONY : src/base/abci/abcRec3.c.s

src/base/abci/abcReconv.o: src/base/abci/abcReconv.c.o

.PHONY : src/base/abci/abcReconv.o

# target to build an object file
src/base/abci/abcReconv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcReconv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcReconv.c.o
.PHONY : src/base/abci/abcReconv.c.o

src/base/abci/abcReconv.i: src/base/abci/abcReconv.c.i

.PHONY : src/base/abci/abcReconv.i

# target to preprocess a source file
src/base/abci/abcReconv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcReconv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcReconv.c.i
.PHONY : src/base/abci/abcReconv.c.i

src/base/abci/abcReconv.s: src/base/abci/abcReconv.c.s

.PHONY : src/base/abci/abcReconv.s

# target to generate assembly for a file
src/base/abci/abcReconv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcReconv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcReconv.c.s
.PHONY : src/base/abci/abcReconv.c.s

src/base/abci/abcRefactor.o: src/base/abci/abcRefactor.c.o

.PHONY : src/base/abci/abcRefactor.o

# target to build an object file
src/base/abci/abcRefactor.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRefactor.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRefactor.c.o
.PHONY : src/base/abci/abcRefactor.c.o

src/base/abci/abcRefactor.i: src/base/abci/abcRefactor.c.i

.PHONY : src/base/abci/abcRefactor.i

# target to preprocess a source file
src/base/abci/abcRefactor.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRefactor.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRefactor.c.i
.PHONY : src/base/abci/abcRefactor.c.i

src/base/abci/abcRefactor.s: src/base/abci/abcRefactor.c.s

.PHONY : src/base/abci/abcRefactor.s

# target to generate assembly for a file
src/base/abci/abcRefactor.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRefactor.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRefactor.c.s
.PHONY : src/base/abci/abcRefactor.c.s

src/base/abci/abcRenode.o: src/base/abci/abcRenode.c.o

.PHONY : src/base/abci/abcRenode.o

# target to build an object file
src/base/abci/abcRenode.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRenode.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRenode.c.o
.PHONY : src/base/abci/abcRenode.c.o

src/base/abci/abcRenode.i: src/base/abci/abcRenode.c.i

.PHONY : src/base/abci/abcRenode.i

# target to preprocess a source file
src/base/abci/abcRenode.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRenode.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRenode.c.i
.PHONY : src/base/abci/abcRenode.c.i

src/base/abci/abcRenode.s: src/base/abci/abcRenode.c.s

.PHONY : src/base/abci/abcRenode.s

# target to generate assembly for a file
src/base/abci/abcRenode.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRenode.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRenode.c.s
.PHONY : src/base/abci/abcRenode.c.s

src/base/abci/abcReorder.o: src/base/abci/abcReorder.c.o

.PHONY : src/base/abci/abcReorder.o

# target to build an object file
src/base/abci/abcReorder.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcReorder.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcReorder.c.o
.PHONY : src/base/abci/abcReorder.c.o

src/base/abci/abcReorder.i: src/base/abci/abcReorder.c.i

.PHONY : src/base/abci/abcReorder.i

# target to preprocess a source file
src/base/abci/abcReorder.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcReorder.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcReorder.c.i
.PHONY : src/base/abci/abcReorder.c.i

src/base/abci/abcReorder.s: src/base/abci/abcReorder.c.s

.PHONY : src/base/abci/abcReorder.s

# target to generate assembly for a file
src/base/abci/abcReorder.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcReorder.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcReorder.c.s
.PHONY : src/base/abci/abcReorder.c.s

src/base/abci/abcRestruct.o: src/base/abci/abcRestruct.c.o

.PHONY : src/base/abci/abcRestruct.o

# target to build an object file
src/base/abci/abcRestruct.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRestruct.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRestruct.c.o
.PHONY : src/base/abci/abcRestruct.c.o

src/base/abci/abcRestruct.i: src/base/abci/abcRestruct.c.i

.PHONY : src/base/abci/abcRestruct.i

# target to preprocess a source file
src/base/abci/abcRestruct.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRestruct.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRestruct.c.i
.PHONY : src/base/abci/abcRestruct.c.i

src/base/abci/abcRestruct.s: src/base/abci/abcRestruct.c.s

.PHONY : src/base/abci/abcRestruct.s

# target to generate assembly for a file
src/base/abci/abcRestruct.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRestruct.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRestruct.c.s
.PHONY : src/base/abci/abcRestruct.c.s

src/base/abci/abcResub.o: src/base/abci/abcResub.c.o

.PHONY : src/base/abci/abcResub.o

# target to build an object file
src/base/abci/abcResub.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcResub.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcResub.c.o
.PHONY : src/base/abci/abcResub.c.o

src/base/abci/abcResub.i: src/base/abci/abcResub.c.i

.PHONY : src/base/abci/abcResub.i

# target to preprocess a source file
src/base/abci/abcResub.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcResub.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcResub.c.i
.PHONY : src/base/abci/abcResub.c.i

src/base/abci/abcResub.s: src/base/abci/abcResub.c.s

.PHONY : src/base/abci/abcResub.s

# target to generate assembly for a file
src/base/abci/abcResub.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcResub.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcResub.c.s
.PHONY : src/base/abci/abcResub.c.s

src/base/abci/abcRewrite.o: src/base/abci/abcRewrite.c.o

.PHONY : src/base/abci/abcRewrite.o

# target to build an object file
src/base/abci/abcRewrite.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRewrite.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRewrite.c.o
.PHONY : src/base/abci/abcRewrite.c.o

src/base/abci/abcRewrite.i: src/base/abci/abcRewrite.c.i

.PHONY : src/base/abci/abcRewrite.i

# target to preprocess a source file
src/base/abci/abcRewrite.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRewrite.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRewrite.c.i
.PHONY : src/base/abci/abcRewrite.c.i

src/base/abci/abcRewrite.s: src/base/abci/abcRewrite.c.s

.PHONY : src/base/abci/abcRewrite.s

# target to generate assembly for a file
src/base/abci/abcRewrite.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRewrite.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRewrite.c.s
.PHONY : src/base/abci/abcRewrite.c.s

src/base/abci/abcRpo.o: src/base/abci/abcRpo.c.o

.PHONY : src/base/abci/abcRpo.o

# target to build an object file
src/base/abci/abcRpo.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRpo.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRpo.c.o
.PHONY : src/base/abci/abcRpo.c.o

src/base/abci/abcRpo.i: src/base/abci/abcRpo.c.i

.PHONY : src/base/abci/abcRpo.i

# target to preprocess a source file
src/base/abci/abcRpo.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRpo.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRpo.c.i
.PHONY : src/base/abci/abcRpo.c.i

src/base/abci/abcRpo.s: src/base/abci/abcRpo.c.s

.PHONY : src/base/abci/abcRpo.s

# target to generate assembly for a file
src/base/abci/abcRpo.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRpo.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRpo.c.s
.PHONY : src/base/abci/abcRpo.c.s

src/base/abci/abcRr.o: src/base/abci/abcRr.c.o

.PHONY : src/base/abci/abcRr.o

# target to build an object file
src/base/abci/abcRr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRr.c.o
.PHONY : src/base/abci/abcRr.c.o

src/base/abci/abcRr.i: src/base/abci/abcRr.c.i

.PHONY : src/base/abci/abcRr.i

# target to preprocess a source file
src/base/abci/abcRr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRr.c.i
.PHONY : src/base/abci/abcRr.c.i

src/base/abci/abcRr.s: src/base/abci/abcRr.c.s

.PHONY : src/base/abci/abcRr.s

# target to generate assembly for a file
src/base/abci/abcRr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcRr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcRr.c.s
.PHONY : src/base/abci/abcRr.c.s

src/base/abci/abcSat.o: src/base/abci/abcSat.c.o

.PHONY : src/base/abci/abcSat.o

# target to build an object file
src/base/abci/abcSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSat.c.o
.PHONY : src/base/abci/abcSat.c.o

src/base/abci/abcSat.i: src/base/abci/abcSat.c.i

.PHONY : src/base/abci/abcSat.i

# target to preprocess a source file
src/base/abci/abcSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSat.c.i
.PHONY : src/base/abci/abcSat.c.i

src/base/abci/abcSat.s: src/base/abci/abcSat.c.s

.PHONY : src/base/abci/abcSat.s

# target to generate assembly for a file
src/base/abci/abcSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSat.c.s
.PHONY : src/base/abci/abcSat.c.s

src/base/abci/abcSaucy.o: src/base/abci/abcSaucy.c.o

.PHONY : src/base/abci/abcSaucy.o

# target to build an object file
src/base/abci/abcSaucy.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSaucy.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSaucy.c.o
.PHONY : src/base/abci/abcSaucy.c.o

src/base/abci/abcSaucy.i: src/base/abci/abcSaucy.c.i

.PHONY : src/base/abci/abcSaucy.i

# target to preprocess a source file
src/base/abci/abcSaucy.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSaucy.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSaucy.c.i
.PHONY : src/base/abci/abcSaucy.c.i

src/base/abci/abcSaucy.s: src/base/abci/abcSaucy.c.s

.PHONY : src/base/abci/abcSaucy.s

# target to generate assembly for a file
src/base/abci/abcSaucy.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSaucy.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSaucy.c.s
.PHONY : src/base/abci/abcSaucy.c.s

src/base/abci/abcScorr.o: src/base/abci/abcScorr.c.o

.PHONY : src/base/abci/abcScorr.o

# target to build an object file
src/base/abci/abcScorr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcScorr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcScorr.c.o
.PHONY : src/base/abci/abcScorr.c.o

src/base/abci/abcScorr.i: src/base/abci/abcScorr.c.i

.PHONY : src/base/abci/abcScorr.i

# target to preprocess a source file
src/base/abci/abcScorr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcScorr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcScorr.c.i
.PHONY : src/base/abci/abcScorr.c.i

src/base/abci/abcScorr.s: src/base/abci/abcScorr.c.s

.PHONY : src/base/abci/abcScorr.s

# target to generate assembly for a file
src/base/abci/abcScorr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcScorr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcScorr.c.s
.PHONY : src/base/abci/abcScorr.c.s

src/base/abci/abcSense.o: src/base/abci/abcSense.c.o

.PHONY : src/base/abci/abcSense.o

# target to build an object file
src/base/abci/abcSense.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSense.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSense.c.o
.PHONY : src/base/abci/abcSense.c.o

src/base/abci/abcSense.i: src/base/abci/abcSense.c.i

.PHONY : src/base/abci/abcSense.i

# target to preprocess a source file
src/base/abci/abcSense.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSense.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSense.c.i
.PHONY : src/base/abci/abcSense.c.i

src/base/abci/abcSense.s: src/base/abci/abcSense.c.s

.PHONY : src/base/abci/abcSense.s

# target to generate assembly for a file
src/base/abci/abcSense.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSense.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSense.c.s
.PHONY : src/base/abci/abcSense.c.s

src/base/abci/abcSpeedup.o: src/base/abci/abcSpeedup.c.o

.PHONY : src/base/abci/abcSpeedup.o

# target to build an object file
src/base/abci/abcSpeedup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSpeedup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSpeedup.c.o
.PHONY : src/base/abci/abcSpeedup.c.o

src/base/abci/abcSpeedup.i: src/base/abci/abcSpeedup.c.i

.PHONY : src/base/abci/abcSpeedup.i

# target to preprocess a source file
src/base/abci/abcSpeedup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSpeedup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSpeedup.c.i
.PHONY : src/base/abci/abcSpeedup.c.i

src/base/abci/abcSpeedup.s: src/base/abci/abcSpeedup.c.s

.PHONY : src/base/abci/abcSpeedup.s

# target to generate assembly for a file
src/base/abci/abcSpeedup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSpeedup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSpeedup.c.s
.PHONY : src/base/abci/abcSpeedup.c.s

src/base/abci/abcStrash.o: src/base/abci/abcStrash.c.o

.PHONY : src/base/abci/abcStrash.o

# target to build an object file
src/base/abci/abcStrash.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcStrash.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcStrash.c.o
.PHONY : src/base/abci/abcStrash.c.o

src/base/abci/abcStrash.i: src/base/abci/abcStrash.c.i

.PHONY : src/base/abci/abcStrash.i

# target to preprocess a source file
src/base/abci/abcStrash.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcStrash.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcStrash.c.i
.PHONY : src/base/abci/abcStrash.c.i

src/base/abci/abcStrash.s: src/base/abci/abcStrash.c.s

.PHONY : src/base/abci/abcStrash.s

# target to generate assembly for a file
src/base/abci/abcStrash.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcStrash.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcStrash.c.s
.PHONY : src/base/abci/abcStrash.c.s

src/base/abci/abcSweep.o: src/base/abci/abcSweep.c.o

.PHONY : src/base/abci/abcSweep.o

# target to build an object file
src/base/abci/abcSweep.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSweep.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSweep.c.o
.PHONY : src/base/abci/abcSweep.c.o

src/base/abci/abcSweep.i: src/base/abci/abcSweep.c.i

.PHONY : src/base/abci/abcSweep.i

# target to preprocess a source file
src/base/abci/abcSweep.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSweep.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSweep.c.i
.PHONY : src/base/abci/abcSweep.c.i

src/base/abci/abcSweep.s: src/base/abci/abcSweep.c.s

.PHONY : src/base/abci/abcSweep.s

# target to generate assembly for a file
src/base/abci/abcSweep.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSweep.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSweep.c.s
.PHONY : src/base/abci/abcSweep.c.s

src/base/abci/abcSymm.o: src/base/abci/abcSymm.c.o

.PHONY : src/base/abci/abcSymm.o

# target to build an object file
src/base/abci/abcSymm.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSymm.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSymm.c.o
.PHONY : src/base/abci/abcSymm.c.o

src/base/abci/abcSymm.i: src/base/abci/abcSymm.c.i

.PHONY : src/base/abci/abcSymm.i

# target to preprocess a source file
src/base/abci/abcSymm.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSymm.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSymm.c.i
.PHONY : src/base/abci/abcSymm.c.i

src/base/abci/abcSymm.s: src/base/abci/abcSymm.c.s

.PHONY : src/base/abci/abcSymm.s

# target to generate assembly for a file
src/base/abci/abcSymm.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcSymm.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcSymm.c.s
.PHONY : src/base/abci/abcSymm.c.s

src/base/abci/abcTim.o: src/base/abci/abcTim.c.o

.PHONY : src/base/abci/abcTim.o

# target to build an object file
src/base/abci/abcTim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcTim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcTim.c.o
.PHONY : src/base/abci/abcTim.c.o

src/base/abci/abcTim.i: src/base/abci/abcTim.c.i

.PHONY : src/base/abci/abcTim.i

# target to preprocess a source file
src/base/abci/abcTim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcTim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcTim.c.i
.PHONY : src/base/abci/abcTim.c.i

src/base/abci/abcTim.s: src/base/abci/abcTim.c.s

.PHONY : src/base/abci/abcTim.s

# target to generate assembly for a file
src/base/abci/abcTim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcTim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcTim.c.s
.PHONY : src/base/abci/abcTim.c.s

src/base/abci/abcTiming.o: src/base/abci/abcTiming.c.o

.PHONY : src/base/abci/abcTiming.o

# target to build an object file
src/base/abci/abcTiming.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcTiming.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcTiming.c.o
.PHONY : src/base/abci/abcTiming.c.o

src/base/abci/abcTiming.i: src/base/abci/abcTiming.c.i

.PHONY : src/base/abci/abcTiming.i

# target to preprocess a source file
src/base/abci/abcTiming.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcTiming.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcTiming.c.i
.PHONY : src/base/abci/abcTiming.c.i

src/base/abci/abcTiming.s: src/base/abci/abcTiming.c.s

.PHONY : src/base/abci/abcTiming.s

# target to generate assembly for a file
src/base/abci/abcTiming.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcTiming.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcTiming.c.s
.PHONY : src/base/abci/abcTiming.c.s

src/base/abci/abcUnate.o: src/base/abci/abcUnate.c.o

.PHONY : src/base/abci/abcUnate.o

# target to build an object file
src/base/abci/abcUnate.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcUnate.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcUnate.c.o
.PHONY : src/base/abci/abcUnate.c.o

src/base/abci/abcUnate.i: src/base/abci/abcUnate.c.i

.PHONY : src/base/abci/abcUnate.i

# target to preprocess a source file
src/base/abci/abcUnate.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcUnate.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcUnate.c.i
.PHONY : src/base/abci/abcUnate.c.i

src/base/abci/abcUnate.s: src/base/abci/abcUnate.c.s

.PHONY : src/base/abci/abcUnate.s

# target to generate assembly for a file
src/base/abci/abcUnate.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcUnate.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcUnate.c.s
.PHONY : src/base/abci/abcUnate.c.s

src/base/abci/abcUnreach.o: src/base/abci/abcUnreach.c.o

.PHONY : src/base/abci/abcUnreach.o

# target to build an object file
src/base/abci/abcUnreach.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcUnreach.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcUnreach.c.o
.PHONY : src/base/abci/abcUnreach.c.o

src/base/abci/abcUnreach.i: src/base/abci/abcUnreach.c.i

.PHONY : src/base/abci/abcUnreach.i

# target to preprocess a source file
src/base/abci/abcUnreach.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcUnreach.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcUnreach.c.i
.PHONY : src/base/abci/abcUnreach.c.i

src/base/abci/abcUnreach.s: src/base/abci/abcUnreach.c.s

.PHONY : src/base/abci/abcUnreach.s

# target to generate assembly for a file
src/base/abci/abcUnreach.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcUnreach.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcUnreach.c.s
.PHONY : src/base/abci/abcUnreach.c.s

src/base/abci/abcVerify.o: src/base/abci/abcVerify.c.o

.PHONY : src/base/abci/abcVerify.o

# target to build an object file
src/base/abci/abcVerify.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcVerify.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcVerify.c.o
.PHONY : src/base/abci/abcVerify.c.o

src/base/abci/abcVerify.i: src/base/abci/abcVerify.c.i

.PHONY : src/base/abci/abcVerify.i

# target to preprocess a source file
src/base/abci/abcVerify.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcVerify.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcVerify.c.i
.PHONY : src/base/abci/abcVerify.c.i

src/base/abci/abcVerify.s: src/base/abci/abcVerify.c.s

.PHONY : src/base/abci/abcVerify.s

# target to generate assembly for a file
src/base/abci/abcVerify.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcVerify.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcVerify.c.s
.PHONY : src/base/abci/abcVerify.c.s

src/base/abci/abcXsim.o: src/base/abci/abcXsim.c.o

.PHONY : src/base/abci/abcXsim.o

# target to build an object file
src/base/abci/abcXsim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcXsim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcXsim.c.o
.PHONY : src/base/abci/abcXsim.c.o

src/base/abci/abcXsim.i: src/base/abci/abcXsim.c.i

.PHONY : src/base/abci/abcXsim.i

# target to preprocess a source file
src/base/abci/abcXsim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcXsim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcXsim.c.i
.PHONY : src/base/abci/abcXsim.c.i

src/base/abci/abcXsim.s: src/base/abci/abcXsim.c.s

.PHONY : src/base/abci/abcXsim.s

# target to generate assembly for a file
src/base/abci/abcXsim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/abci/abcXsim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/abci/abcXsim.c.s
.PHONY : src/base/abci/abcXsim.c.s

src/base/acb/acbAbc.o: src/base/acb/acbAbc.c.o

.PHONY : src/base/acb/acbAbc.o

# target to build an object file
src/base/acb/acbAbc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbAbc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbAbc.c.o
.PHONY : src/base/acb/acbAbc.c.o

src/base/acb/acbAbc.i: src/base/acb/acbAbc.c.i

.PHONY : src/base/acb/acbAbc.i

# target to preprocess a source file
src/base/acb/acbAbc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbAbc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbAbc.c.i
.PHONY : src/base/acb/acbAbc.c.i

src/base/acb/acbAbc.s: src/base/acb/acbAbc.c.s

.PHONY : src/base/acb/acbAbc.s

# target to generate assembly for a file
src/base/acb/acbAbc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbAbc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbAbc.c.s
.PHONY : src/base/acb/acbAbc.c.s

src/base/acb/acbAig.o: src/base/acb/acbAig.c.o

.PHONY : src/base/acb/acbAig.o

# target to build an object file
src/base/acb/acbAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbAig.c.o
.PHONY : src/base/acb/acbAig.c.o

src/base/acb/acbAig.i: src/base/acb/acbAig.c.i

.PHONY : src/base/acb/acbAig.i

# target to preprocess a source file
src/base/acb/acbAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbAig.c.i
.PHONY : src/base/acb/acbAig.c.i

src/base/acb/acbAig.s: src/base/acb/acbAig.c.s

.PHONY : src/base/acb/acbAig.s

# target to generate assembly for a file
src/base/acb/acbAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbAig.c.s
.PHONY : src/base/acb/acbAig.c.s

src/base/acb/acbCom.o: src/base/acb/acbCom.c.o

.PHONY : src/base/acb/acbCom.o

# target to build an object file
src/base/acb/acbCom.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbCom.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbCom.c.o
.PHONY : src/base/acb/acbCom.c.o

src/base/acb/acbCom.i: src/base/acb/acbCom.c.i

.PHONY : src/base/acb/acbCom.i

# target to preprocess a source file
src/base/acb/acbCom.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbCom.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbCom.c.i
.PHONY : src/base/acb/acbCom.c.i

src/base/acb/acbCom.s: src/base/acb/acbCom.c.s

.PHONY : src/base/acb/acbCom.s

# target to generate assembly for a file
src/base/acb/acbCom.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbCom.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbCom.c.s
.PHONY : src/base/acb/acbCom.c.s

src/base/acb/acbFunc.o: src/base/acb/acbFunc.c.o

.PHONY : src/base/acb/acbFunc.o

# target to build an object file
src/base/acb/acbFunc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbFunc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbFunc.c.o
.PHONY : src/base/acb/acbFunc.c.o

src/base/acb/acbFunc.i: src/base/acb/acbFunc.c.i

.PHONY : src/base/acb/acbFunc.i

# target to preprocess a source file
src/base/acb/acbFunc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbFunc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbFunc.c.i
.PHONY : src/base/acb/acbFunc.c.i

src/base/acb/acbFunc.s: src/base/acb/acbFunc.c.s

.PHONY : src/base/acb/acbFunc.s

# target to generate assembly for a file
src/base/acb/acbFunc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbFunc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbFunc.c.s
.PHONY : src/base/acb/acbFunc.c.s

src/base/acb/acbMfs.o: src/base/acb/acbMfs.c.o

.PHONY : src/base/acb/acbMfs.o

# target to build an object file
src/base/acb/acbMfs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbMfs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbMfs.c.o
.PHONY : src/base/acb/acbMfs.c.o

src/base/acb/acbMfs.i: src/base/acb/acbMfs.c.i

.PHONY : src/base/acb/acbMfs.i

# target to preprocess a source file
src/base/acb/acbMfs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbMfs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbMfs.c.i
.PHONY : src/base/acb/acbMfs.c.i

src/base/acb/acbMfs.s: src/base/acb/acbMfs.c.s

.PHONY : src/base/acb/acbMfs.s

# target to generate assembly for a file
src/base/acb/acbMfs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbMfs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbMfs.c.s
.PHONY : src/base/acb/acbMfs.c.s

src/base/acb/acbPush.o: src/base/acb/acbPush.c.o

.PHONY : src/base/acb/acbPush.o

# target to build an object file
src/base/acb/acbPush.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbPush.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbPush.c.o
.PHONY : src/base/acb/acbPush.c.o

src/base/acb/acbPush.i: src/base/acb/acbPush.c.i

.PHONY : src/base/acb/acbPush.i

# target to preprocess a source file
src/base/acb/acbPush.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbPush.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbPush.c.i
.PHONY : src/base/acb/acbPush.c.i

src/base/acb/acbPush.s: src/base/acb/acbPush.c.s

.PHONY : src/base/acb/acbPush.s

# target to generate assembly for a file
src/base/acb/acbPush.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbPush.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbPush.c.s
.PHONY : src/base/acb/acbPush.c.s

src/base/acb/acbSets.o: src/base/acb/acbSets.c.o

.PHONY : src/base/acb/acbSets.o

# target to build an object file
src/base/acb/acbSets.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbSets.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbSets.c.o
.PHONY : src/base/acb/acbSets.c.o

src/base/acb/acbSets.i: src/base/acb/acbSets.c.i

.PHONY : src/base/acb/acbSets.i

# target to preprocess a source file
src/base/acb/acbSets.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbSets.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbSets.c.i
.PHONY : src/base/acb/acbSets.c.i

src/base/acb/acbSets.s: src/base/acb/acbSets.c.s

.PHONY : src/base/acb/acbSets.s

# target to generate assembly for a file
src/base/acb/acbSets.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbSets.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbSets.c.s
.PHONY : src/base/acb/acbSets.c.s

src/base/acb/acbUtil.o: src/base/acb/acbUtil.c.o

.PHONY : src/base/acb/acbUtil.o

# target to build an object file
src/base/acb/acbUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbUtil.c.o
.PHONY : src/base/acb/acbUtil.c.o

src/base/acb/acbUtil.i: src/base/acb/acbUtil.c.i

.PHONY : src/base/acb/acbUtil.i

# target to preprocess a source file
src/base/acb/acbUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbUtil.c.i
.PHONY : src/base/acb/acbUtil.c.i

src/base/acb/acbUtil.s: src/base/acb/acbUtil.c.s

.PHONY : src/base/acb/acbUtil.s

# target to generate assembly for a file
src/base/acb/acbUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/acb/acbUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/acb/acbUtil.c.s
.PHONY : src/base/acb/acbUtil.c.s

src/base/bac/bacBac.o: src/base/bac/bacBac.c.o

.PHONY : src/base/bac/bacBac.o

# target to build an object file
src/base/bac/bacBac.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacBac.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacBac.c.o
.PHONY : src/base/bac/bacBac.c.o

src/base/bac/bacBac.i: src/base/bac/bacBac.c.i

.PHONY : src/base/bac/bacBac.i

# target to preprocess a source file
src/base/bac/bacBac.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacBac.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacBac.c.i
.PHONY : src/base/bac/bacBac.c.i

src/base/bac/bacBac.s: src/base/bac/bacBac.c.s

.PHONY : src/base/bac/bacBac.s

# target to generate assembly for a file
src/base/bac/bacBac.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacBac.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacBac.c.s
.PHONY : src/base/bac/bacBac.c.s

src/base/bac/bacBlast.o: src/base/bac/bacBlast.c.o

.PHONY : src/base/bac/bacBlast.o

# target to build an object file
src/base/bac/bacBlast.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacBlast.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacBlast.c.o
.PHONY : src/base/bac/bacBlast.c.o

src/base/bac/bacBlast.i: src/base/bac/bacBlast.c.i

.PHONY : src/base/bac/bacBlast.i

# target to preprocess a source file
src/base/bac/bacBlast.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacBlast.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacBlast.c.i
.PHONY : src/base/bac/bacBlast.c.i

src/base/bac/bacBlast.s: src/base/bac/bacBlast.c.s

.PHONY : src/base/bac/bacBlast.s

# target to generate assembly for a file
src/base/bac/bacBlast.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacBlast.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacBlast.c.s
.PHONY : src/base/bac/bacBlast.c.s

src/base/bac/bacCom.o: src/base/bac/bacCom.c.o

.PHONY : src/base/bac/bacCom.o

# target to build an object file
src/base/bac/bacCom.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacCom.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacCom.c.o
.PHONY : src/base/bac/bacCom.c.o

src/base/bac/bacCom.i: src/base/bac/bacCom.c.i

.PHONY : src/base/bac/bacCom.i

# target to preprocess a source file
src/base/bac/bacCom.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacCom.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacCom.c.i
.PHONY : src/base/bac/bacCom.c.i

src/base/bac/bacCom.s: src/base/bac/bacCom.c.s

.PHONY : src/base/bac/bacCom.s

# target to generate assembly for a file
src/base/bac/bacCom.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacCom.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacCom.c.s
.PHONY : src/base/bac/bacCom.c.s

src/base/bac/bacLib.o: src/base/bac/bacLib.c.o

.PHONY : src/base/bac/bacLib.o

# target to build an object file
src/base/bac/bacLib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacLib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacLib.c.o
.PHONY : src/base/bac/bacLib.c.o

src/base/bac/bacLib.i: src/base/bac/bacLib.c.i

.PHONY : src/base/bac/bacLib.i

# target to preprocess a source file
src/base/bac/bacLib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacLib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacLib.c.i
.PHONY : src/base/bac/bacLib.c.i

src/base/bac/bacLib.s: src/base/bac/bacLib.c.s

.PHONY : src/base/bac/bacLib.s

# target to generate assembly for a file
src/base/bac/bacLib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacLib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacLib.c.s
.PHONY : src/base/bac/bacLib.c.s

src/base/bac/bacNtk.o: src/base/bac/bacNtk.c.o

.PHONY : src/base/bac/bacNtk.o

# target to build an object file
src/base/bac/bacNtk.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacNtk.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacNtk.c.o
.PHONY : src/base/bac/bacNtk.c.o

src/base/bac/bacNtk.i: src/base/bac/bacNtk.c.i

.PHONY : src/base/bac/bacNtk.i

# target to preprocess a source file
src/base/bac/bacNtk.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacNtk.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacNtk.c.i
.PHONY : src/base/bac/bacNtk.c.i

src/base/bac/bacNtk.s: src/base/bac/bacNtk.c.s

.PHONY : src/base/bac/bacNtk.s

# target to generate assembly for a file
src/base/bac/bacNtk.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacNtk.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacNtk.c.s
.PHONY : src/base/bac/bacNtk.c.s

src/base/bac/bacPrsBuild.o: src/base/bac/bacPrsBuild.c.o

.PHONY : src/base/bac/bacPrsBuild.o

# target to build an object file
src/base/bac/bacPrsBuild.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPrsBuild.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPrsBuild.c.o
.PHONY : src/base/bac/bacPrsBuild.c.o

src/base/bac/bacPrsBuild.i: src/base/bac/bacPrsBuild.c.i

.PHONY : src/base/bac/bacPrsBuild.i

# target to preprocess a source file
src/base/bac/bacPrsBuild.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPrsBuild.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPrsBuild.c.i
.PHONY : src/base/bac/bacPrsBuild.c.i

src/base/bac/bacPrsBuild.s: src/base/bac/bacPrsBuild.c.s

.PHONY : src/base/bac/bacPrsBuild.s

# target to generate assembly for a file
src/base/bac/bacPrsBuild.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPrsBuild.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPrsBuild.c.s
.PHONY : src/base/bac/bacPrsBuild.c.s

src/base/bac/bacPrsTrans.o: src/base/bac/bacPrsTrans.c.o

.PHONY : src/base/bac/bacPrsTrans.o

# target to build an object file
src/base/bac/bacPrsTrans.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPrsTrans.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPrsTrans.c.o
.PHONY : src/base/bac/bacPrsTrans.c.o

src/base/bac/bacPrsTrans.i: src/base/bac/bacPrsTrans.c.i

.PHONY : src/base/bac/bacPrsTrans.i

# target to preprocess a source file
src/base/bac/bacPrsTrans.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPrsTrans.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPrsTrans.c.i
.PHONY : src/base/bac/bacPrsTrans.c.i

src/base/bac/bacPrsTrans.s: src/base/bac/bacPrsTrans.c.s

.PHONY : src/base/bac/bacPrsTrans.s

# target to generate assembly for a file
src/base/bac/bacPrsTrans.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPrsTrans.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPrsTrans.c.s
.PHONY : src/base/bac/bacPrsTrans.c.s

src/base/bac/bacPtr.o: src/base/bac/bacPtr.c.o

.PHONY : src/base/bac/bacPtr.o

# target to build an object file
src/base/bac/bacPtr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPtr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPtr.c.o
.PHONY : src/base/bac/bacPtr.c.o

src/base/bac/bacPtr.i: src/base/bac/bacPtr.c.i

.PHONY : src/base/bac/bacPtr.i

# target to preprocess a source file
src/base/bac/bacPtr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPtr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPtr.c.i
.PHONY : src/base/bac/bacPtr.c.i

src/base/bac/bacPtr.s: src/base/bac/bacPtr.c.s

.PHONY : src/base/bac/bacPtr.s

# target to generate assembly for a file
src/base/bac/bacPtr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPtr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPtr.c.s
.PHONY : src/base/bac/bacPtr.c.s

src/base/bac/bacPtrAbc.o: src/base/bac/bacPtrAbc.c.o

.PHONY : src/base/bac/bacPtrAbc.o

# target to build an object file
src/base/bac/bacPtrAbc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPtrAbc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPtrAbc.c.o
.PHONY : src/base/bac/bacPtrAbc.c.o

src/base/bac/bacPtrAbc.i: src/base/bac/bacPtrAbc.c.i

.PHONY : src/base/bac/bacPtrAbc.i

# target to preprocess a source file
src/base/bac/bacPtrAbc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPtrAbc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPtrAbc.c.i
.PHONY : src/base/bac/bacPtrAbc.c.i

src/base/bac/bacPtrAbc.s: src/base/bac/bacPtrAbc.c.s

.PHONY : src/base/bac/bacPtrAbc.s

# target to generate assembly for a file
src/base/bac/bacPtrAbc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacPtrAbc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacPtrAbc.c.s
.PHONY : src/base/bac/bacPtrAbc.c.s

src/base/bac/bacReadBlif.o: src/base/bac/bacReadBlif.c.o

.PHONY : src/base/bac/bacReadBlif.o

# target to build an object file
src/base/bac/bacReadBlif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacReadBlif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacReadBlif.c.o
.PHONY : src/base/bac/bacReadBlif.c.o

src/base/bac/bacReadBlif.i: src/base/bac/bacReadBlif.c.i

.PHONY : src/base/bac/bacReadBlif.i

# target to preprocess a source file
src/base/bac/bacReadBlif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacReadBlif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacReadBlif.c.i
.PHONY : src/base/bac/bacReadBlif.c.i

src/base/bac/bacReadBlif.s: src/base/bac/bacReadBlif.c.s

.PHONY : src/base/bac/bacReadBlif.s

# target to generate assembly for a file
src/base/bac/bacReadBlif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacReadBlif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacReadBlif.c.s
.PHONY : src/base/bac/bacReadBlif.c.s

src/base/bac/bacReadSmt.o: src/base/bac/bacReadSmt.c.o

.PHONY : src/base/bac/bacReadSmt.o

# target to build an object file
src/base/bac/bacReadSmt.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacReadSmt.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacReadSmt.c.o
.PHONY : src/base/bac/bacReadSmt.c.o

src/base/bac/bacReadSmt.i: src/base/bac/bacReadSmt.c.i

.PHONY : src/base/bac/bacReadSmt.i

# target to preprocess a source file
src/base/bac/bacReadSmt.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacReadSmt.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacReadSmt.c.i
.PHONY : src/base/bac/bacReadSmt.c.i

src/base/bac/bacReadSmt.s: src/base/bac/bacReadSmt.c.s

.PHONY : src/base/bac/bacReadSmt.s

# target to generate assembly for a file
src/base/bac/bacReadSmt.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacReadSmt.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacReadSmt.c.s
.PHONY : src/base/bac/bacReadSmt.c.s

src/base/bac/bacReadVer.o: src/base/bac/bacReadVer.c.o

.PHONY : src/base/bac/bacReadVer.o

# target to build an object file
src/base/bac/bacReadVer.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacReadVer.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacReadVer.c.o
.PHONY : src/base/bac/bacReadVer.c.o

src/base/bac/bacReadVer.i: src/base/bac/bacReadVer.c.i

.PHONY : src/base/bac/bacReadVer.i

# target to preprocess a source file
src/base/bac/bacReadVer.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacReadVer.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacReadVer.c.i
.PHONY : src/base/bac/bacReadVer.c.i

src/base/bac/bacReadVer.s: src/base/bac/bacReadVer.c.s

.PHONY : src/base/bac/bacReadVer.s

# target to generate assembly for a file
src/base/bac/bacReadVer.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacReadVer.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacReadVer.c.s
.PHONY : src/base/bac/bacReadVer.c.s

src/base/bac/bacWriteBlif.o: src/base/bac/bacWriteBlif.c.o

.PHONY : src/base/bac/bacWriteBlif.o

# target to build an object file
src/base/bac/bacWriteBlif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacWriteBlif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacWriteBlif.c.o
.PHONY : src/base/bac/bacWriteBlif.c.o

src/base/bac/bacWriteBlif.i: src/base/bac/bacWriteBlif.c.i

.PHONY : src/base/bac/bacWriteBlif.i

# target to preprocess a source file
src/base/bac/bacWriteBlif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacWriteBlif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacWriteBlif.c.i
.PHONY : src/base/bac/bacWriteBlif.c.i

src/base/bac/bacWriteBlif.s: src/base/bac/bacWriteBlif.c.s

.PHONY : src/base/bac/bacWriteBlif.s

# target to generate assembly for a file
src/base/bac/bacWriteBlif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacWriteBlif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacWriteBlif.c.s
.PHONY : src/base/bac/bacWriteBlif.c.s

src/base/bac/bacWriteSmt.o: src/base/bac/bacWriteSmt.c.o

.PHONY : src/base/bac/bacWriteSmt.o

# target to build an object file
src/base/bac/bacWriteSmt.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacWriteSmt.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacWriteSmt.c.o
.PHONY : src/base/bac/bacWriteSmt.c.o

src/base/bac/bacWriteSmt.i: src/base/bac/bacWriteSmt.c.i

.PHONY : src/base/bac/bacWriteSmt.i

# target to preprocess a source file
src/base/bac/bacWriteSmt.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacWriteSmt.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacWriteSmt.c.i
.PHONY : src/base/bac/bacWriteSmt.c.i

src/base/bac/bacWriteSmt.s: src/base/bac/bacWriteSmt.c.s

.PHONY : src/base/bac/bacWriteSmt.s

# target to generate assembly for a file
src/base/bac/bacWriteSmt.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacWriteSmt.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacWriteSmt.c.s
.PHONY : src/base/bac/bacWriteSmt.c.s

src/base/bac/bacWriteVer.o: src/base/bac/bacWriteVer.c.o

.PHONY : src/base/bac/bacWriteVer.o

# target to build an object file
src/base/bac/bacWriteVer.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacWriteVer.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacWriteVer.c.o
.PHONY : src/base/bac/bacWriteVer.c.o

src/base/bac/bacWriteVer.i: src/base/bac/bacWriteVer.c.i

.PHONY : src/base/bac/bacWriteVer.i

# target to preprocess a source file
src/base/bac/bacWriteVer.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacWriteVer.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacWriteVer.c.i
.PHONY : src/base/bac/bacWriteVer.c.i

src/base/bac/bacWriteVer.s: src/base/bac/bacWriteVer.c.s

.PHONY : src/base/bac/bacWriteVer.s

# target to generate assembly for a file
src/base/bac/bacWriteVer.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/bac/bacWriteVer.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/bac/bacWriteVer.c.s
.PHONY : src/base/bac/bacWriteVer.c.s

src/base/cba/cbaBlast.o: src/base/cba/cbaBlast.c.o

.PHONY : src/base/cba/cbaBlast.o

# target to build an object file
src/base/cba/cbaBlast.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaBlast.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaBlast.c.o
.PHONY : src/base/cba/cbaBlast.c.o

src/base/cba/cbaBlast.i: src/base/cba/cbaBlast.c.i

.PHONY : src/base/cba/cbaBlast.i

# target to preprocess a source file
src/base/cba/cbaBlast.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaBlast.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaBlast.c.i
.PHONY : src/base/cba/cbaBlast.c.i

src/base/cba/cbaBlast.s: src/base/cba/cbaBlast.c.s

.PHONY : src/base/cba/cbaBlast.s

# target to generate assembly for a file
src/base/cba/cbaBlast.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaBlast.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaBlast.c.s
.PHONY : src/base/cba/cbaBlast.c.s

src/base/cba/cbaCba.o: src/base/cba/cbaCba.c.o

.PHONY : src/base/cba/cbaCba.o

# target to build an object file
src/base/cba/cbaCba.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaCba.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaCba.c.o
.PHONY : src/base/cba/cbaCba.c.o

src/base/cba/cbaCba.i: src/base/cba/cbaCba.c.i

.PHONY : src/base/cba/cbaCba.i

# target to preprocess a source file
src/base/cba/cbaCba.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaCba.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaCba.c.i
.PHONY : src/base/cba/cbaCba.c.i

src/base/cba/cbaCba.s: src/base/cba/cbaCba.c.s

.PHONY : src/base/cba/cbaCba.s

# target to generate assembly for a file
src/base/cba/cbaCba.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaCba.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaCba.c.s
.PHONY : src/base/cba/cbaCba.c.s

src/base/cba/cbaCom.o: src/base/cba/cbaCom.c.o

.PHONY : src/base/cba/cbaCom.o

# target to build an object file
src/base/cba/cbaCom.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaCom.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaCom.c.o
.PHONY : src/base/cba/cbaCom.c.o

src/base/cba/cbaCom.i: src/base/cba/cbaCom.c.i

.PHONY : src/base/cba/cbaCom.i

# target to preprocess a source file
src/base/cba/cbaCom.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaCom.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaCom.c.i
.PHONY : src/base/cba/cbaCom.c.i

src/base/cba/cbaCom.s: src/base/cba/cbaCom.c.s

.PHONY : src/base/cba/cbaCom.s

# target to generate assembly for a file
src/base/cba/cbaCom.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaCom.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaCom.c.s
.PHONY : src/base/cba/cbaCom.c.s

src/base/cba/cbaNtk.o: src/base/cba/cbaNtk.c.o

.PHONY : src/base/cba/cbaNtk.o

# target to build an object file
src/base/cba/cbaNtk.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaNtk.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaNtk.c.o
.PHONY : src/base/cba/cbaNtk.c.o

src/base/cba/cbaNtk.i: src/base/cba/cbaNtk.c.i

.PHONY : src/base/cba/cbaNtk.i

# target to preprocess a source file
src/base/cba/cbaNtk.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaNtk.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaNtk.c.i
.PHONY : src/base/cba/cbaNtk.c.i

src/base/cba/cbaNtk.s: src/base/cba/cbaNtk.c.s

.PHONY : src/base/cba/cbaNtk.s

# target to generate assembly for a file
src/base/cba/cbaNtk.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaNtk.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaNtk.c.s
.PHONY : src/base/cba/cbaNtk.c.s

src/base/cba/cbaReadBlif.o: src/base/cba/cbaReadBlif.c.o

.PHONY : src/base/cba/cbaReadBlif.o

# target to build an object file
src/base/cba/cbaReadBlif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaReadBlif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaReadBlif.c.o
.PHONY : src/base/cba/cbaReadBlif.c.o

src/base/cba/cbaReadBlif.i: src/base/cba/cbaReadBlif.c.i

.PHONY : src/base/cba/cbaReadBlif.i

# target to preprocess a source file
src/base/cba/cbaReadBlif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaReadBlif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaReadBlif.c.i
.PHONY : src/base/cba/cbaReadBlif.c.i

src/base/cba/cbaReadBlif.s: src/base/cba/cbaReadBlif.c.s

.PHONY : src/base/cba/cbaReadBlif.s

# target to generate assembly for a file
src/base/cba/cbaReadBlif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaReadBlif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaReadBlif.c.s
.PHONY : src/base/cba/cbaReadBlif.c.s

src/base/cba/cbaReadVer.o: src/base/cba/cbaReadVer.c.o

.PHONY : src/base/cba/cbaReadVer.o

# target to build an object file
src/base/cba/cbaReadVer.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaReadVer.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaReadVer.c.o
.PHONY : src/base/cba/cbaReadVer.c.o

src/base/cba/cbaReadVer.i: src/base/cba/cbaReadVer.c.i

.PHONY : src/base/cba/cbaReadVer.i

# target to preprocess a source file
src/base/cba/cbaReadVer.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaReadVer.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaReadVer.c.i
.PHONY : src/base/cba/cbaReadVer.c.i

src/base/cba/cbaReadVer.s: src/base/cba/cbaReadVer.c.s

.PHONY : src/base/cba/cbaReadVer.s

# target to generate assembly for a file
src/base/cba/cbaReadVer.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaReadVer.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaReadVer.c.s
.PHONY : src/base/cba/cbaReadVer.c.s

src/base/cba/cbaWriteBlif.o: src/base/cba/cbaWriteBlif.c.o

.PHONY : src/base/cba/cbaWriteBlif.o

# target to build an object file
src/base/cba/cbaWriteBlif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaWriteBlif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaWriteBlif.c.o
.PHONY : src/base/cba/cbaWriteBlif.c.o

src/base/cba/cbaWriteBlif.i: src/base/cba/cbaWriteBlif.c.i

.PHONY : src/base/cba/cbaWriteBlif.i

# target to preprocess a source file
src/base/cba/cbaWriteBlif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaWriteBlif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaWriteBlif.c.i
.PHONY : src/base/cba/cbaWriteBlif.c.i

src/base/cba/cbaWriteBlif.s: src/base/cba/cbaWriteBlif.c.s

.PHONY : src/base/cba/cbaWriteBlif.s

# target to generate assembly for a file
src/base/cba/cbaWriteBlif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaWriteBlif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaWriteBlif.c.s
.PHONY : src/base/cba/cbaWriteBlif.c.s

src/base/cba/cbaWriteVer.o: src/base/cba/cbaWriteVer.c.o

.PHONY : src/base/cba/cbaWriteVer.o

# target to build an object file
src/base/cba/cbaWriteVer.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaWriteVer.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaWriteVer.c.o
.PHONY : src/base/cba/cbaWriteVer.c.o

src/base/cba/cbaWriteVer.i: src/base/cba/cbaWriteVer.c.i

.PHONY : src/base/cba/cbaWriteVer.i

# target to preprocess a source file
src/base/cba/cbaWriteVer.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaWriteVer.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaWriteVer.c.i
.PHONY : src/base/cba/cbaWriteVer.c.i

src/base/cba/cbaWriteVer.s: src/base/cba/cbaWriteVer.c.s

.PHONY : src/base/cba/cbaWriteVer.s

# target to generate assembly for a file
src/base/cba/cbaWriteVer.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cba/cbaWriteVer.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cba/cbaWriteVer.c.s
.PHONY : src/base/cba/cbaWriteVer.c.s

src/base/cmd/cmd.o: src/base/cmd/cmd.c.o

.PHONY : src/base/cmd/cmd.o

# target to build an object file
src/base/cmd/cmd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmd.c.o
.PHONY : src/base/cmd/cmd.c.o

src/base/cmd/cmd.i: src/base/cmd/cmd.c.i

.PHONY : src/base/cmd/cmd.i

# target to preprocess a source file
src/base/cmd/cmd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmd.c.i
.PHONY : src/base/cmd/cmd.c.i

src/base/cmd/cmd.s: src/base/cmd/cmd.c.s

.PHONY : src/base/cmd/cmd.s

# target to generate assembly for a file
src/base/cmd/cmd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmd.c.s
.PHONY : src/base/cmd/cmd.c.s

src/base/cmd/cmdAlias.o: src/base/cmd/cmdAlias.c.o

.PHONY : src/base/cmd/cmdAlias.o

# target to build an object file
src/base/cmd/cmdAlias.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdAlias.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdAlias.c.o
.PHONY : src/base/cmd/cmdAlias.c.o

src/base/cmd/cmdAlias.i: src/base/cmd/cmdAlias.c.i

.PHONY : src/base/cmd/cmdAlias.i

# target to preprocess a source file
src/base/cmd/cmdAlias.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdAlias.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdAlias.c.i
.PHONY : src/base/cmd/cmdAlias.c.i

src/base/cmd/cmdAlias.s: src/base/cmd/cmdAlias.c.s

.PHONY : src/base/cmd/cmdAlias.s

# target to generate assembly for a file
src/base/cmd/cmdAlias.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdAlias.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdAlias.c.s
.PHONY : src/base/cmd/cmdAlias.c.s

src/base/cmd/cmdApi.o: src/base/cmd/cmdApi.c.o

.PHONY : src/base/cmd/cmdApi.o

# target to build an object file
src/base/cmd/cmdApi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdApi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdApi.c.o
.PHONY : src/base/cmd/cmdApi.c.o

src/base/cmd/cmdApi.i: src/base/cmd/cmdApi.c.i

.PHONY : src/base/cmd/cmdApi.i

# target to preprocess a source file
src/base/cmd/cmdApi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdApi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdApi.c.i
.PHONY : src/base/cmd/cmdApi.c.i

src/base/cmd/cmdApi.s: src/base/cmd/cmdApi.c.s

.PHONY : src/base/cmd/cmdApi.s

# target to generate assembly for a file
src/base/cmd/cmdApi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdApi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdApi.c.s
.PHONY : src/base/cmd/cmdApi.c.s

src/base/cmd/cmdAuto.o: src/base/cmd/cmdAuto.c.o

.PHONY : src/base/cmd/cmdAuto.o

# target to build an object file
src/base/cmd/cmdAuto.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdAuto.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdAuto.c.o
.PHONY : src/base/cmd/cmdAuto.c.o

src/base/cmd/cmdAuto.i: src/base/cmd/cmdAuto.c.i

.PHONY : src/base/cmd/cmdAuto.i

# target to preprocess a source file
src/base/cmd/cmdAuto.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdAuto.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdAuto.c.i
.PHONY : src/base/cmd/cmdAuto.c.i

src/base/cmd/cmdAuto.s: src/base/cmd/cmdAuto.c.s

.PHONY : src/base/cmd/cmdAuto.s

# target to generate assembly for a file
src/base/cmd/cmdAuto.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdAuto.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdAuto.c.s
.PHONY : src/base/cmd/cmdAuto.c.s

src/base/cmd/cmdFlag.o: src/base/cmd/cmdFlag.c.o

.PHONY : src/base/cmd/cmdFlag.o

# target to build an object file
src/base/cmd/cmdFlag.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdFlag.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdFlag.c.o
.PHONY : src/base/cmd/cmdFlag.c.o

src/base/cmd/cmdFlag.i: src/base/cmd/cmdFlag.c.i

.PHONY : src/base/cmd/cmdFlag.i

# target to preprocess a source file
src/base/cmd/cmdFlag.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdFlag.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdFlag.c.i
.PHONY : src/base/cmd/cmdFlag.c.i

src/base/cmd/cmdFlag.s: src/base/cmd/cmdFlag.c.s

.PHONY : src/base/cmd/cmdFlag.s

# target to generate assembly for a file
src/base/cmd/cmdFlag.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdFlag.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdFlag.c.s
.PHONY : src/base/cmd/cmdFlag.c.s

src/base/cmd/cmdHist.o: src/base/cmd/cmdHist.c.o

.PHONY : src/base/cmd/cmdHist.o

# target to build an object file
src/base/cmd/cmdHist.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdHist.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdHist.c.o
.PHONY : src/base/cmd/cmdHist.c.o

src/base/cmd/cmdHist.i: src/base/cmd/cmdHist.c.i

.PHONY : src/base/cmd/cmdHist.i

# target to preprocess a source file
src/base/cmd/cmdHist.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdHist.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdHist.c.i
.PHONY : src/base/cmd/cmdHist.c.i

src/base/cmd/cmdHist.s: src/base/cmd/cmdHist.c.s

.PHONY : src/base/cmd/cmdHist.s

# target to generate assembly for a file
src/base/cmd/cmdHist.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdHist.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdHist.c.s
.PHONY : src/base/cmd/cmdHist.c.s

src/base/cmd/cmdLoad.o: src/base/cmd/cmdLoad.c.o

.PHONY : src/base/cmd/cmdLoad.o

# target to build an object file
src/base/cmd/cmdLoad.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdLoad.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdLoad.c.o
.PHONY : src/base/cmd/cmdLoad.c.o

src/base/cmd/cmdLoad.i: src/base/cmd/cmdLoad.c.i

.PHONY : src/base/cmd/cmdLoad.i

# target to preprocess a source file
src/base/cmd/cmdLoad.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdLoad.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdLoad.c.i
.PHONY : src/base/cmd/cmdLoad.c.i

src/base/cmd/cmdLoad.s: src/base/cmd/cmdLoad.c.s

.PHONY : src/base/cmd/cmdLoad.s

# target to generate assembly for a file
src/base/cmd/cmdLoad.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdLoad.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdLoad.c.s
.PHONY : src/base/cmd/cmdLoad.c.s

src/base/cmd/cmdPlugin.o: src/base/cmd/cmdPlugin.c.o

.PHONY : src/base/cmd/cmdPlugin.o

# target to build an object file
src/base/cmd/cmdPlugin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdPlugin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdPlugin.c.o
.PHONY : src/base/cmd/cmdPlugin.c.o

src/base/cmd/cmdPlugin.i: src/base/cmd/cmdPlugin.c.i

.PHONY : src/base/cmd/cmdPlugin.i

# target to preprocess a source file
src/base/cmd/cmdPlugin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdPlugin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdPlugin.c.i
.PHONY : src/base/cmd/cmdPlugin.c.i

src/base/cmd/cmdPlugin.s: src/base/cmd/cmdPlugin.c.s

.PHONY : src/base/cmd/cmdPlugin.s

# target to generate assembly for a file
src/base/cmd/cmdPlugin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdPlugin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdPlugin.c.s
.PHONY : src/base/cmd/cmdPlugin.c.s

src/base/cmd/cmdStarter.o: src/base/cmd/cmdStarter.c.o

.PHONY : src/base/cmd/cmdStarter.o

# target to build an object file
src/base/cmd/cmdStarter.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdStarter.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdStarter.c.o
.PHONY : src/base/cmd/cmdStarter.c.o

src/base/cmd/cmdStarter.i: src/base/cmd/cmdStarter.c.i

.PHONY : src/base/cmd/cmdStarter.i

# target to preprocess a source file
src/base/cmd/cmdStarter.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdStarter.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdStarter.c.i
.PHONY : src/base/cmd/cmdStarter.c.i

src/base/cmd/cmdStarter.s: src/base/cmd/cmdStarter.c.s

.PHONY : src/base/cmd/cmdStarter.s

# target to generate assembly for a file
src/base/cmd/cmdStarter.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdStarter.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdStarter.c.s
.PHONY : src/base/cmd/cmdStarter.c.s

src/base/cmd/cmdUtils.o: src/base/cmd/cmdUtils.c.o

.PHONY : src/base/cmd/cmdUtils.o

# target to build an object file
src/base/cmd/cmdUtils.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdUtils.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdUtils.c.o
.PHONY : src/base/cmd/cmdUtils.c.o

src/base/cmd/cmdUtils.i: src/base/cmd/cmdUtils.c.i

.PHONY : src/base/cmd/cmdUtils.i

# target to preprocess a source file
src/base/cmd/cmdUtils.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdUtils.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdUtils.c.i
.PHONY : src/base/cmd/cmdUtils.c.i

src/base/cmd/cmdUtils.s: src/base/cmd/cmdUtils.c.s

.PHONY : src/base/cmd/cmdUtils.s

# target to generate assembly for a file
src/base/cmd/cmdUtils.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/cmd/cmdUtils.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/cmd/cmdUtils.c.s
.PHONY : src/base/cmd/cmdUtils.c.s

src/base/exor/exor.o: src/base/exor/exor.c.o

.PHONY : src/base/exor/exor.o

# target to build an object file
src/base/exor/exor.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exor.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exor.c.o
.PHONY : src/base/exor/exor.c.o

src/base/exor/exor.i: src/base/exor/exor.c.i

.PHONY : src/base/exor/exor.i

# target to preprocess a source file
src/base/exor/exor.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exor.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exor.c.i
.PHONY : src/base/exor/exor.c.i

src/base/exor/exor.s: src/base/exor/exor.c.s

.PHONY : src/base/exor/exor.s

# target to generate assembly for a file
src/base/exor/exor.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exor.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exor.c.s
.PHONY : src/base/exor/exor.c.s

src/base/exor/exorBits.o: src/base/exor/exorBits.c.o

.PHONY : src/base/exor/exorBits.o

# target to build an object file
src/base/exor/exorBits.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorBits.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorBits.c.o
.PHONY : src/base/exor/exorBits.c.o

src/base/exor/exorBits.i: src/base/exor/exorBits.c.i

.PHONY : src/base/exor/exorBits.i

# target to preprocess a source file
src/base/exor/exorBits.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorBits.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorBits.c.i
.PHONY : src/base/exor/exorBits.c.i

src/base/exor/exorBits.s: src/base/exor/exorBits.c.s

.PHONY : src/base/exor/exorBits.s

# target to generate assembly for a file
src/base/exor/exorBits.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorBits.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorBits.c.s
.PHONY : src/base/exor/exorBits.c.s

src/base/exor/exorCubes.o: src/base/exor/exorCubes.c.o

.PHONY : src/base/exor/exorCubes.o

# target to build an object file
src/base/exor/exorCubes.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorCubes.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorCubes.c.o
.PHONY : src/base/exor/exorCubes.c.o

src/base/exor/exorCubes.i: src/base/exor/exorCubes.c.i

.PHONY : src/base/exor/exorCubes.i

# target to preprocess a source file
src/base/exor/exorCubes.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorCubes.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorCubes.c.i
.PHONY : src/base/exor/exorCubes.c.i

src/base/exor/exorCubes.s: src/base/exor/exorCubes.c.s

.PHONY : src/base/exor/exorCubes.s

# target to generate assembly for a file
src/base/exor/exorCubes.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorCubes.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorCubes.c.s
.PHONY : src/base/exor/exorCubes.c.s

src/base/exor/exorLink.o: src/base/exor/exorLink.c.o

.PHONY : src/base/exor/exorLink.o

# target to build an object file
src/base/exor/exorLink.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorLink.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorLink.c.o
.PHONY : src/base/exor/exorLink.c.o

src/base/exor/exorLink.i: src/base/exor/exorLink.c.i

.PHONY : src/base/exor/exorLink.i

# target to preprocess a source file
src/base/exor/exorLink.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorLink.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorLink.c.i
.PHONY : src/base/exor/exorLink.c.i

src/base/exor/exorLink.s: src/base/exor/exorLink.c.s

.PHONY : src/base/exor/exorLink.s

# target to generate assembly for a file
src/base/exor/exorLink.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorLink.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorLink.c.s
.PHONY : src/base/exor/exorLink.c.s

src/base/exor/exorList.o: src/base/exor/exorList.c.o

.PHONY : src/base/exor/exorList.o

# target to build an object file
src/base/exor/exorList.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorList.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorList.c.o
.PHONY : src/base/exor/exorList.c.o

src/base/exor/exorList.i: src/base/exor/exorList.c.i

.PHONY : src/base/exor/exorList.i

# target to preprocess a source file
src/base/exor/exorList.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorList.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorList.c.i
.PHONY : src/base/exor/exorList.c.i

src/base/exor/exorList.s: src/base/exor/exorList.c.s

.PHONY : src/base/exor/exorList.s

# target to generate assembly for a file
src/base/exor/exorList.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorList.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorList.c.s
.PHONY : src/base/exor/exorList.c.s

src/base/exor/exorUtil.o: src/base/exor/exorUtil.c.o

.PHONY : src/base/exor/exorUtil.o

# target to build an object file
src/base/exor/exorUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorUtil.c.o
.PHONY : src/base/exor/exorUtil.c.o

src/base/exor/exorUtil.i: src/base/exor/exorUtil.c.i

.PHONY : src/base/exor/exorUtil.i

# target to preprocess a source file
src/base/exor/exorUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorUtil.c.i
.PHONY : src/base/exor/exorUtil.c.i

src/base/exor/exorUtil.s: src/base/exor/exorUtil.c.s

.PHONY : src/base/exor/exorUtil.s

# target to generate assembly for a file
src/base/exor/exorUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/exor/exorUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/exor/exorUtil.c.s
.PHONY : src/base/exor/exorUtil.c.s

src/base/io/io.o: src/base/io/io.c.o

.PHONY : src/base/io/io.o

# target to build an object file
src/base/io/io.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/io.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/io.c.o
.PHONY : src/base/io/io.c.o

src/base/io/io.i: src/base/io/io.c.i

.PHONY : src/base/io/io.i

# target to preprocess a source file
src/base/io/io.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/io.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/io.c.i
.PHONY : src/base/io/io.c.i

src/base/io/io.s: src/base/io/io.c.s

.PHONY : src/base/io/io.s

# target to generate assembly for a file
src/base/io/io.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/io.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/io.c.s
.PHONY : src/base/io/io.c.s

src/base/io/ioJson.o: src/base/io/ioJson.c.o

.PHONY : src/base/io/ioJson.o

# target to build an object file
src/base/io/ioJson.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioJson.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioJson.c.o
.PHONY : src/base/io/ioJson.c.o

src/base/io/ioJson.i: src/base/io/ioJson.c.i

.PHONY : src/base/io/ioJson.i

# target to preprocess a source file
src/base/io/ioJson.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioJson.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioJson.c.i
.PHONY : src/base/io/ioJson.c.i

src/base/io/ioJson.s: src/base/io/ioJson.c.s

.PHONY : src/base/io/ioJson.s

# target to generate assembly for a file
src/base/io/ioJson.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioJson.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioJson.c.s
.PHONY : src/base/io/ioJson.c.s

src/base/io/ioReadAiger.o: src/base/io/ioReadAiger.c.o

.PHONY : src/base/io/ioReadAiger.o

# target to build an object file
src/base/io/ioReadAiger.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadAiger.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadAiger.c.o
.PHONY : src/base/io/ioReadAiger.c.o

src/base/io/ioReadAiger.i: src/base/io/ioReadAiger.c.i

.PHONY : src/base/io/ioReadAiger.i

# target to preprocess a source file
src/base/io/ioReadAiger.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadAiger.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadAiger.c.i
.PHONY : src/base/io/ioReadAiger.c.i

src/base/io/ioReadAiger.s: src/base/io/ioReadAiger.c.s

.PHONY : src/base/io/ioReadAiger.s

# target to generate assembly for a file
src/base/io/ioReadAiger.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadAiger.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadAiger.c.s
.PHONY : src/base/io/ioReadAiger.c.s

src/base/io/ioReadBaf.o: src/base/io/ioReadBaf.c.o

.PHONY : src/base/io/ioReadBaf.o

# target to build an object file
src/base/io/ioReadBaf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBaf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBaf.c.o
.PHONY : src/base/io/ioReadBaf.c.o

src/base/io/ioReadBaf.i: src/base/io/ioReadBaf.c.i

.PHONY : src/base/io/ioReadBaf.i

# target to preprocess a source file
src/base/io/ioReadBaf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBaf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBaf.c.i
.PHONY : src/base/io/ioReadBaf.c.i

src/base/io/ioReadBaf.s: src/base/io/ioReadBaf.c.s

.PHONY : src/base/io/ioReadBaf.s

# target to generate assembly for a file
src/base/io/ioReadBaf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBaf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBaf.c.s
.PHONY : src/base/io/ioReadBaf.c.s

src/base/io/ioReadBblif.o: src/base/io/ioReadBblif.c.o

.PHONY : src/base/io/ioReadBblif.o

# target to build an object file
src/base/io/ioReadBblif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBblif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBblif.c.o
.PHONY : src/base/io/ioReadBblif.c.o

src/base/io/ioReadBblif.i: src/base/io/ioReadBblif.c.i

.PHONY : src/base/io/ioReadBblif.i

# target to preprocess a source file
src/base/io/ioReadBblif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBblif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBblif.c.i
.PHONY : src/base/io/ioReadBblif.c.i

src/base/io/ioReadBblif.s: src/base/io/ioReadBblif.c.s

.PHONY : src/base/io/ioReadBblif.s

# target to generate assembly for a file
src/base/io/ioReadBblif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBblif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBblif.c.s
.PHONY : src/base/io/ioReadBblif.c.s

src/base/io/ioReadBench.o: src/base/io/ioReadBench.c.o

.PHONY : src/base/io/ioReadBench.o

# target to build an object file
src/base/io/ioReadBench.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBench.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBench.c.o
.PHONY : src/base/io/ioReadBench.c.o

src/base/io/ioReadBench.i: src/base/io/ioReadBench.c.i

.PHONY : src/base/io/ioReadBench.i

# target to preprocess a source file
src/base/io/ioReadBench.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBench.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBench.c.i
.PHONY : src/base/io/ioReadBench.c.i

src/base/io/ioReadBench.s: src/base/io/ioReadBench.c.s

.PHONY : src/base/io/ioReadBench.s

# target to generate assembly for a file
src/base/io/ioReadBench.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBench.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBench.c.s
.PHONY : src/base/io/ioReadBench.c.s

src/base/io/ioReadBlif.o: src/base/io/ioReadBlif.c.o

.PHONY : src/base/io/ioReadBlif.o

# target to build an object file
src/base/io/ioReadBlif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBlif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBlif.c.o
.PHONY : src/base/io/ioReadBlif.c.o

src/base/io/ioReadBlif.i: src/base/io/ioReadBlif.c.i

.PHONY : src/base/io/ioReadBlif.i

# target to preprocess a source file
src/base/io/ioReadBlif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBlif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBlif.c.i
.PHONY : src/base/io/ioReadBlif.c.i

src/base/io/ioReadBlif.s: src/base/io/ioReadBlif.c.s

.PHONY : src/base/io/ioReadBlif.s

# target to generate assembly for a file
src/base/io/ioReadBlif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBlif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBlif.c.s
.PHONY : src/base/io/ioReadBlif.c.s

src/base/io/ioReadBlifAig.o: src/base/io/ioReadBlifAig.c.o

.PHONY : src/base/io/ioReadBlifAig.o

# target to build an object file
src/base/io/ioReadBlifAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBlifAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBlifAig.c.o
.PHONY : src/base/io/ioReadBlifAig.c.o

src/base/io/ioReadBlifAig.i: src/base/io/ioReadBlifAig.c.i

.PHONY : src/base/io/ioReadBlifAig.i

# target to preprocess a source file
src/base/io/ioReadBlifAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBlifAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBlifAig.c.i
.PHONY : src/base/io/ioReadBlifAig.c.i

src/base/io/ioReadBlifAig.s: src/base/io/ioReadBlifAig.c.s

.PHONY : src/base/io/ioReadBlifAig.s

# target to generate assembly for a file
src/base/io/ioReadBlifAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBlifAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBlifAig.c.s
.PHONY : src/base/io/ioReadBlifAig.c.s

src/base/io/ioReadBlifMv.o: src/base/io/ioReadBlifMv.c.o

.PHONY : src/base/io/ioReadBlifMv.o

# target to build an object file
src/base/io/ioReadBlifMv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBlifMv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBlifMv.c.o
.PHONY : src/base/io/ioReadBlifMv.c.o

src/base/io/ioReadBlifMv.i: src/base/io/ioReadBlifMv.c.i

.PHONY : src/base/io/ioReadBlifMv.i

# target to preprocess a source file
src/base/io/ioReadBlifMv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBlifMv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBlifMv.c.i
.PHONY : src/base/io/ioReadBlifMv.c.i

src/base/io/ioReadBlifMv.s: src/base/io/ioReadBlifMv.c.s

.PHONY : src/base/io/ioReadBlifMv.s

# target to generate assembly for a file
src/base/io/ioReadBlifMv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadBlifMv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadBlifMv.c.s
.PHONY : src/base/io/ioReadBlifMv.c.s

src/base/io/ioReadDsd.o: src/base/io/ioReadDsd.c.o

.PHONY : src/base/io/ioReadDsd.o

# target to build an object file
src/base/io/ioReadDsd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadDsd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadDsd.c.o
.PHONY : src/base/io/ioReadDsd.c.o

src/base/io/ioReadDsd.i: src/base/io/ioReadDsd.c.i

.PHONY : src/base/io/ioReadDsd.i

# target to preprocess a source file
src/base/io/ioReadDsd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadDsd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadDsd.c.i
.PHONY : src/base/io/ioReadDsd.c.i

src/base/io/ioReadDsd.s: src/base/io/ioReadDsd.c.s

.PHONY : src/base/io/ioReadDsd.s

# target to generate assembly for a file
src/base/io/ioReadDsd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadDsd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadDsd.c.s
.PHONY : src/base/io/ioReadDsd.c.s

src/base/io/ioReadEdif.o: src/base/io/ioReadEdif.c.o

.PHONY : src/base/io/ioReadEdif.o

# target to build an object file
src/base/io/ioReadEdif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadEdif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadEdif.c.o
.PHONY : src/base/io/ioReadEdif.c.o

src/base/io/ioReadEdif.i: src/base/io/ioReadEdif.c.i

.PHONY : src/base/io/ioReadEdif.i

# target to preprocess a source file
src/base/io/ioReadEdif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadEdif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadEdif.c.i
.PHONY : src/base/io/ioReadEdif.c.i

src/base/io/ioReadEdif.s: src/base/io/ioReadEdif.c.s

.PHONY : src/base/io/ioReadEdif.s

# target to generate assembly for a file
src/base/io/ioReadEdif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadEdif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadEdif.c.s
.PHONY : src/base/io/ioReadEdif.c.s

src/base/io/ioReadEqn.o: src/base/io/ioReadEqn.c.o

.PHONY : src/base/io/ioReadEqn.o

# target to build an object file
src/base/io/ioReadEqn.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadEqn.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadEqn.c.o
.PHONY : src/base/io/ioReadEqn.c.o

src/base/io/ioReadEqn.i: src/base/io/ioReadEqn.c.i

.PHONY : src/base/io/ioReadEqn.i

# target to preprocess a source file
src/base/io/ioReadEqn.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadEqn.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadEqn.c.i
.PHONY : src/base/io/ioReadEqn.c.i

src/base/io/ioReadEqn.s: src/base/io/ioReadEqn.c.s

.PHONY : src/base/io/ioReadEqn.s

# target to generate assembly for a file
src/base/io/ioReadEqn.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadEqn.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadEqn.c.s
.PHONY : src/base/io/ioReadEqn.c.s

src/base/io/ioReadPla.o: src/base/io/ioReadPla.c.o

.PHONY : src/base/io/ioReadPla.o

# target to build an object file
src/base/io/ioReadPla.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadPla.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadPla.c.o
.PHONY : src/base/io/ioReadPla.c.o

src/base/io/ioReadPla.i: src/base/io/ioReadPla.c.i

.PHONY : src/base/io/ioReadPla.i

# target to preprocess a source file
src/base/io/ioReadPla.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadPla.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadPla.c.i
.PHONY : src/base/io/ioReadPla.c.i

src/base/io/ioReadPla.s: src/base/io/ioReadPla.c.s

.PHONY : src/base/io/ioReadPla.s

# target to generate assembly for a file
src/base/io/ioReadPla.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadPla.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadPla.c.s
.PHONY : src/base/io/ioReadPla.c.s

src/base/io/ioReadPlaMo.o: src/base/io/ioReadPlaMo.c.o

.PHONY : src/base/io/ioReadPlaMo.o

# target to build an object file
src/base/io/ioReadPlaMo.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadPlaMo.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadPlaMo.c.o
.PHONY : src/base/io/ioReadPlaMo.c.o

src/base/io/ioReadPlaMo.i: src/base/io/ioReadPlaMo.c.i

.PHONY : src/base/io/ioReadPlaMo.i

# target to preprocess a source file
src/base/io/ioReadPlaMo.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadPlaMo.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadPlaMo.c.i
.PHONY : src/base/io/ioReadPlaMo.c.i

src/base/io/ioReadPlaMo.s: src/base/io/ioReadPlaMo.c.s

.PHONY : src/base/io/ioReadPlaMo.s

# target to generate assembly for a file
src/base/io/ioReadPlaMo.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadPlaMo.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadPlaMo.c.s
.PHONY : src/base/io/ioReadPlaMo.c.s

src/base/io/ioReadVerilog.o: src/base/io/ioReadVerilog.c.o

.PHONY : src/base/io/ioReadVerilog.o

# target to build an object file
src/base/io/ioReadVerilog.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadVerilog.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadVerilog.c.o
.PHONY : src/base/io/ioReadVerilog.c.o

src/base/io/ioReadVerilog.i: src/base/io/ioReadVerilog.c.i

.PHONY : src/base/io/ioReadVerilog.i

# target to preprocess a source file
src/base/io/ioReadVerilog.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadVerilog.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadVerilog.c.i
.PHONY : src/base/io/ioReadVerilog.c.i

src/base/io/ioReadVerilog.s: src/base/io/ioReadVerilog.c.s

.PHONY : src/base/io/ioReadVerilog.s

# target to generate assembly for a file
src/base/io/ioReadVerilog.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioReadVerilog.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioReadVerilog.c.s
.PHONY : src/base/io/ioReadVerilog.c.s

src/base/io/ioUtil.o: src/base/io/ioUtil.c.o

.PHONY : src/base/io/ioUtil.o

# target to build an object file
src/base/io/ioUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioUtil.c.o
.PHONY : src/base/io/ioUtil.c.o

src/base/io/ioUtil.i: src/base/io/ioUtil.c.i

.PHONY : src/base/io/ioUtil.i

# target to preprocess a source file
src/base/io/ioUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioUtil.c.i
.PHONY : src/base/io/ioUtil.c.i

src/base/io/ioUtil.s: src/base/io/ioUtil.c.s

.PHONY : src/base/io/ioUtil.s

# target to generate assembly for a file
src/base/io/ioUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioUtil.c.s
.PHONY : src/base/io/ioUtil.c.s

src/base/io/ioWriteAiger.o: src/base/io/ioWriteAiger.c.o

.PHONY : src/base/io/ioWriteAiger.o

# target to build an object file
src/base/io/ioWriteAiger.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteAiger.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteAiger.c.o
.PHONY : src/base/io/ioWriteAiger.c.o

src/base/io/ioWriteAiger.i: src/base/io/ioWriteAiger.c.i

.PHONY : src/base/io/ioWriteAiger.i

# target to preprocess a source file
src/base/io/ioWriteAiger.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteAiger.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteAiger.c.i
.PHONY : src/base/io/ioWriteAiger.c.i

src/base/io/ioWriteAiger.s: src/base/io/ioWriteAiger.c.s

.PHONY : src/base/io/ioWriteAiger.s

# target to generate assembly for a file
src/base/io/ioWriteAiger.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteAiger.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteAiger.c.s
.PHONY : src/base/io/ioWriteAiger.c.s

src/base/io/ioWriteBaf.o: src/base/io/ioWriteBaf.c.o

.PHONY : src/base/io/ioWriteBaf.o

# target to build an object file
src/base/io/ioWriteBaf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBaf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBaf.c.o
.PHONY : src/base/io/ioWriteBaf.c.o

src/base/io/ioWriteBaf.i: src/base/io/ioWriteBaf.c.i

.PHONY : src/base/io/ioWriteBaf.i

# target to preprocess a source file
src/base/io/ioWriteBaf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBaf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBaf.c.i
.PHONY : src/base/io/ioWriteBaf.c.i

src/base/io/ioWriteBaf.s: src/base/io/ioWriteBaf.c.s

.PHONY : src/base/io/ioWriteBaf.s

# target to generate assembly for a file
src/base/io/ioWriteBaf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBaf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBaf.c.s
.PHONY : src/base/io/ioWriteBaf.c.s

src/base/io/ioWriteBblif.o: src/base/io/ioWriteBblif.c.o

.PHONY : src/base/io/ioWriteBblif.o

# target to build an object file
src/base/io/ioWriteBblif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBblif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBblif.c.o
.PHONY : src/base/io/ioWriteBblif.c.o

src/base/io/ioWriteBblif.i: src/base/io/ioWriteBblif.c.i

.PHONY : src/base/io/ioWriteBblif.i

# target to preprocess a source file
src/base/io/ioWriteBblif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBblif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBblif.c.i
.PHONY : src/base/io/ioWriteBblif.c.i

src/base/io/ioWriteBblif.s: src/base/io/ioWriteBblif.c.s

.PHONY : src/base/io/ioWriteBblif.s

# target to generate assembly for a file
src/base/io/ioWriteBblif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBblif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBblif.c.s
.PHONY : src/base/io/ioWriteBblif.c.s

src/base/io/ioWriteBench.o: src/base/io/ioWriteBench.c.o

.PHONY : src/base/io/ioWriteBench.o

# target to build an object file
src/base/io/ioWriteBench.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBench.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBench.c.o
.PHONY : src/base/io/ioWriteBench.c.o

src/base/io/ioWriteBench.i: src/base/io/ioWriteBench.c.i

.PHONY : src/base/io/ioWriteBench.i

# target to preprocess a source file
src/base/io/ioWriteBench.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBench.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBench.c.i
.PHONY : src/base/io/ioWriteBench.c.i

src/base/io/ioWriteBench.s: src/base/io/ioWriteBench.c.s

.PHONY : src/base/io/ioWriteBench.s

# target to generate assembly for a file
src/base/io/ioWriteBench.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBench.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBench.c.s
.PHONY : src/base/io/ioWriteBench.c.s

src/base/io/ioWriteBlif.o: src/base/io/ioWriteBlif.c.o

.PHONY : src/base/io/ioWriteBlif.o

# target to build an object file
src/base/io/ioWriteBlif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBlif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBlif.c.o
.PHONY : src/base/io/ioWriteBlif.c.o

src/base/io/ioWriteBlif.i: src/base/io/ioWriteBlif.c.i

.PHONY : src/base/io/ioWriteBlif.i

# target to preprocess a source file
src/base/io/ioWriteBlif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBlif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBlif.c.i
.PHONY : src/base/io/ioWriteBlif.c.i

src/base/io/ioWriteBlif.s: src/base/io/ioWriteBlif.c.s

.PHONY : src/base/io/ioWriteBlif.s

# target to generate assembly for a file
src/base/io/ioWriteBlif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBlif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBlif.c.s
.PHONY : src/base/io/ioWriteBlif.c.s

src/base/io/ioWriteBlifMv.o: src/base/io/ioWriteBlifMv.c.o

.PHONY : src/base/io/ioWriteBlifMv.o

# target to build an object file
src/base/io/ioWriteBlifMv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBlifMv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBlifMv.c.o
.PHONY : src/base/io/ioWriteBlifMv.c.o

src/base/io/ioWriteBlifMv.i: src/base/io/ioWriteBlifMv.c.i

.PHONY : src/base/io/ioWriteBlifMv.i

# target to preprocess a source file
src/base/io/ioWriteBlifMv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBlifMv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBlifMv.c.i
.PHONY : src/base/io/ioWriteBlifMv.c.i

src/base/io/ioWriteBlifMv.s: src/base/io/ioWriteBlifMv.c.s

.PHONY : src/base/io/ioWriteBlifMv.s

# target to generate assembly for a file
src/base/io/ioWriteBlifMv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBlifMv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBlifMv.c.s
.PHONY : src/base/io/ioWriteBlifMv.c.s

src/base/io/ioWriteBook.o: src/base/io/ioWriteBook.c.o

.PHONY : src/base/io/ioWriteBook.o

# target to build an object file
src/base/io/ioWriteBook.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBook.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBook.c.o
.PHONY : src/base/io/ioWriteBook.c.o

src/base/io/ioWriteBook.i: src/base/io/ioWriteBook.c.i

.PHONY : src/base/io/ioWriteBook.i

# target to preprocess a source file
src/base/io/ioWriteBook.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBook.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBook.c.i
.PHONY : src/base/io/ioWriteBook.c.i

src/base/io/ioWriteBook.s: src/base/io/ioWriteBook.c.s

.PHONY : src/base/io/ioWriteBook.s

# target to generate assembly for a file
src/base/io/ioWriteBook.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteBook.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteBook.c.s
.PHONY : src/base/io/ioWriteBook.c.s

src/base/io/ioWriteCnf.o: src/base/io/ioWriteCnf.c.o

.PHONY : src/base/io/ioWriteCnf.o

# target to build an object file
src/base/io/ioWriteCnf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteCnf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteCnf.c.o
.PHONY : src/base/io/ioWriteCnf.c.o

src/base/io/ioWriteCnf.i: src/base/io/ioWriteCnf.c.i

.PHONY : src/base/io/ioWriteCnf.i

# target to preprocess a source file
src/base/io/ioWriteCnf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteCnf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteCnf.c.i
.PHONY : src/base/io/ioWriteCnf.c.i

src/base/io/ioWriteCnf.s: src/base/io/ioWriteCnf.c.s

.PHONY : src/base/io/ioWriteCnf.s

# target to generate assembly for a file
src/base/io/ioWriteCnf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteCnf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteCnf.c.s
.PHONY : src/base/io/ioWriteCnf.c.s

src/base/io/ioWriteDot.o: src/base/io/ioWriteDot.c.o

.PHONY : src/base/io/ioWriteDot.o

# target to build an object file
src/base/io/ioWriteDot.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteDot.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteDot.c.o
.PHONY : src/base/io/ioWriteDot.c.o

src/base/io/ioWriteDot.i: src/base/io/ioWriteDot.c.i

.PHONY : src/base/io/ioWriteDot.i

# target to preprocess a source file
src/base/io/ioWriteDot.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteDot.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteDot.c.i
.PHONY : src/base/io/ioWriteDot.c.i

src/base/io/ioWriteDot.s: src/base/io/ioWriteDot.c.s

.PHONY : src/base/io/ioWriteDot.s

# target to generate assembly for a file
src/base/io/ioWriteDot.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteDot.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteDot.c.s
.PHONY : src/base/io/ioWriteDot.c.s

src/base/io/ioWriteEqn.o: src/base/io/ioWriteEqn.c.o

.PHONY : src/base/io/ioWriteEqn.o

# target to build an object file
src/base/io/ioWriteEqn.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteEqn.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteEqn.c.o
.PHONY : src/base/io/ioWriteEqn.c.o

src/base/io/ioWriteEqn.i: src/base/io/ioWriteEqn.c.i

.PHONY : src/base/io/ioWriteEqn.i

# target to preprocess a source file
src/base/io/ioWriteEqn.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteEqn.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteEqn.c.i
.PHONY : src/base/io/ioWriteEqn.c.i

src/base/io/ioWriteEqn.s: src/base/io/ioWriteEqn.c.s

.PHONY : src/base/io/ioWriteEqn.s

# target to generate assembly for a file
src/base/io/ioWriteEqn.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteEqn.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteEqn.c.s
.PHONY : src/base/io/ioWriteEqn.c.s

src/base/io/ioWriteGml.o: src/base/io/ioWriteGml.c.o

.PHONY : src/base/io/ioWriteGml.o

# target to build an object file
src/base/io/ioWriteGml.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteGml.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteGml.c.o
.PHONY : src/base/io/ioWriteGml.c.o

src/base/io/ioWriteGml.i: src/base/io/ioWriteGml.c.i

.PHONY : src/base/io/ioWriteGml.i

# target to preprocess a source file
src/base/io/ioWriteGml.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteGml.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteGml.c.i
.PHONY : src/base/io/ioWriteGml.c.i

src/base/io/ioWriteGml.s: src/base/io/ioWriteGml.c.s

.PHONY : src/base/io/ioWriteGml.s

# target to generate assembly for a file
src/base/io/ioWriteGml.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteGml.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteGml.c.s
.PHONY : src/base/io/ioWriteGml.c.s

src/base/io/ioWriteList.o: src/base/io/ioWriteList.c.o

.PHONY : src/base/io/ioWriteList.o

# target to build an object file
src/base/io/ioWriteList.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteList.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteList.c.o
.PHONY : src/base/io/ioWriteList.c.o

src/base/io/ioWriteList.i: src/base/io/ioWriteList.c.i

.PHONY : src/base/io/ioWriteList.i

# target to preprocess a source file
src/base/io/ioWriteList.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteList.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteList.c.i
.PHONY : src/base/io/ioWriteList.c.i

src/base/io/ioWriteList.s: src/base/io/ioWriteList.c.s

.PHONY : src/base/io/ioWriteList.s

# target to generate assembly for a file
src/base/io/ioWriteList.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteList.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteList.c.s
.PHONY : src/base/io/ioWriteList.c.s

src/base/io/ioWritePla.o: src/base/io/ioWritePla.c.o

.PHONY : src/base/io/ioWritePla.o

# target to build an object file
src/base/io/ioWritePla.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWritePla.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWritePla.c.o
.PHONY : src/base/io/ioWritePla.c.o

src/base/io/ioWritePla.i: src/base/io/ioWritePla.c.i

.PHONY : src/base/io/ioWritePla.i

# target to preprocess a source file
src/base/io/ioWritePla.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWritePla.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWritePla.c.i
.PHONY : src/base/io/ioWritePla.c.i

src/base/io/ioWritePla.s: src/base/io/ioWritePla.c.s

.PHONY : src/base/io/ioWritePla.s

# target to generate assembly for a file
src/base/io/ioWritePla.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWritePla.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWritePla.c.s
.PHONY : src/base/io/ioWritePla.c.s

src/base/io/ioWriteSmv.o: src/base/io/ioWriteSmv.c.o

.PHONY : src/base/io/ioWriteSmv.o

# target to build an object file
src/base/io/ioWriteSmv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteSmv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteSmv.c.o
.PHONY : src/base/io/ioWriteSmv.c.o

src/base/io/ioWriteSmv.i: src/base/io/ioWriteSmv.c.i

.PHONY : src/base/io/ioWriteSmv.i

# target to preprocess a source file
src/base/io/ioWriteSmv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteSmv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteSmv.c.i
.PHONY : src/base/io/ioWriteSmv.c.i

src/base/io/ioWriteSmv.s: src/base/io/ioWriteSmv.c.s

.PHONY : src/base/io/ioWriteSmv.s

# target to generate assembly for a file
src/base/io/ioWriteSmv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteSmv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteSmv.c.s
.PHONY : src/base/io/ioWriteSmv.c.s

src/base/io/ioWriteVerilog.o: src/base/io/ioWriteVerilog.c.o

.PHONY : src/base/io/ioWriteVerilog.o

# target to build an object file
src/base/io/ioWriteVerilog.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteVerilog.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteVerilog.c.o
.PHONY : src/base/io/ioWriteVerilog.c.o

src/base/io/ioWriteVerilog.i: src/base/io/ioWriteVerilog.c.i

.PHONY : src/base/io/ioWriteVerilog.i

# target to preprocess a source file
src/base/io/ioWriteVerilog.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteVerilog.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteVerilog.c.i
.PHONY : src/base/io/ioWriteVerilog.c.i

src/base/io/ioWriteVerilog.s: src/base/io/ioWriteVerilog.c.s

.PHONY : src/base/io/ioWriteVerilog.s

# target to generate assembly for a file
src/base/io/ioWriteVerilog.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/io/ioWriteVerilog.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/io/ioWriteVerilog.c.s
.PHONY : src/base/io/ioWriteVerilog.c.s

src/base/main/libSupport.o: src/base/main/libSupport.c.o

.PHONY : src/base/main/libSupport.o

# target to build an object file
src/base/main/libSupport.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/libSupport.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/libSupport.c.o
.PHONY : src/base/main/libSupport.c.o

src/base/main/libSupport.i: src/base/main/libSupport.c.i

.PHONY : src/base/main/libSupport.i

# target to preprocess a source file
src/base/main/libSupport.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/libSupport.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/libSupport.c.i
.PHONY : src/base/main/libSupport.c.i

src/base/main/libSupport.s: src/base/main/libSupport.c.s

.PHONY : src/base/main/libSupport.s

# target to generate assembly for a file
src/base/main/libSupport.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/libSupport.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/libSupport.c.s
.PHONY : src/base/main/libSupport.c.s

src/base/main/main.o: src/base/main/main.c.o

.PHONY : src/base/main/main.o

# target to build an object file
src/base/main/main.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/abc.dir/build.make abc/CMakeFiles/abc.dir/src/base/main/main.c.o
.PHONY : src/base/main/main.c.o

src/base/main/main.i: src/base/main/main.c.i

.PHONY : src/base/main/main.i

# target to preprocess a source file
src/base/main/main.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/abc.dir/build.make abc/CMakeFiles/abc.dir/src/base/main/main.c.i
.PHONY : src/base/main/main.c.i

src/base/main/main.s: src/base/main/main.c.s

.PHONY : src/base/main/main.s

# target to generate assembly for a file
src/base/main/main.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/abc.dir/build.make abc/CMakeFiles/abc.dir/src/base/main/main.c.s
.PHONY : src/base/main/main.c.s

src/base/main/mainFrame.o: src/base/main/mainFrame.c.o

.PHONY : src/base/main/mainFrame.o

# target to build an object file
src/base/main/mainFrame.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainFrame.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainFrame.c.o
.PHONY : src/base/main/mainFrame.c.o

src/base/main/mainFrame.i: src/base/main/mainFrame.c.i

.PHONY : src/base/main/mainFrame.i

# target to preprocess a source file
src/base/main/mainFrame.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainFrame.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainFrame.c.i
.PHONY : src/base/main/mainFrame.c.i

src/base/main/mainFrame.s: src/base/main/mainFrame.c.s

.PHONY : src/base/main/mainFrame.s

# target to generate assembly for a file
src/base/main/mainFrame.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainFrame.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainFrame.c.s
.PHONY : src/base/main/mainFrame.c.s

src/base/main/mainInit.o: src/base/main/mainInit.c.o

.PHONY : src/base/main/mainInit.o

# target to build an object file
src/base/main/mainInit.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainInit.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainInit.c.o
.PHONY : src/base/main/mainInit.c.o

src/base/main/mainInit.i: src/base/main/mainInit.c.i

.PHONY : src/base/main/mainInit.i

# target to preprocess a source file
src/base/main/mainInit.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainInit.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainInit.c.i
.PHONY : src/base/main/mainInit.c.i

src/base/main/mainInit.s: src/base/main/mainInit.c.s

.PHONY : src/base/main/mainInit.s

# target to generate assembly for a file
src/base/main/mainInit.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainInit.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainInit.c.s
.PHONY : src/base/main/mainInit.c.s

src/base/main/mainLib.o: src/base/main/mainLib.c.o

.PHONY : src/base/main/mainLib.o

# target to build an object file
src/base/main/mainLib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainLib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainLib.c.o
.PHONY : src/base/main/mainLib.c.o

src/base/main/mainLib.i: src/base/main/mainLib.c.i

.PHONY : src/base/main/mainLib.i

# target to preprocess a source file
src/base/main/mainLib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainLib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainLib.c.i
.PHONY : src/base/main/mainLib.c.i

src/base/main/mainLib.s: src/base/main/mainLib.c.s

.PHONY : src/base/main/mainLib.s

# target to generate assembly for a file
src/base/main/mainLib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainLib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainLib.c.s
.PHONY : src/base/main/mainLib.c.s

src/base/main/mainReal.o: src/base/main/mainReal.c.o

.PHONY : src/base/main/mainReal.o

# target to build an object file
src/base/main/mainReal.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainReal.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainReal.c.o
.PHONY : src/base/main/mainReal.c.o

src/base/main/mainReal.i: src/base/main/mainReal.c.i

.PHONY : src/base/main/mainReal.i

# target to preprocess a source file
src/base/main/mainReal.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainReal.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainReal.c.i
.PHONY : src/base/main/mainReal.c.i

src/base/main/mainReal.s: src/base/main/mainReal.c.s

.PHONY : src/base/main/mainReal.s

# target to generate assembly for a file
src/base/main/mainReal.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainReal.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainReal.c.s
.PHONY : src/base/main/mainReal.c.s

src/base/main/mainUtils.o: src/base/main/mainUtils.c.o

.PHONY : src/base/main/mainUtils.o

# target to build an object file
src/base/main/mainUtils.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainUtils.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainUtils.c.o
.PHONY : src/base/main/mainUtils.c.o

src/base/main/mainUtils.i: src/base/main/mainUtils.c.i

.PHONY : src/base/main/mainUtils.i

# target to preprocess a source file
src/base/main/mainUtils.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainUtils.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainUtils.c.i
.PHONY : src/base/main/mainUtils.c.i

src/base/main/mainUtils.s: src/base/main/mainUtils.c.s

.PHONY : src/base/main/mainUtils.s

# target to generate assembly for a file
src/base/main/mainUtils.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/main/mainUtils.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/main/mainUtils.c.s
.PHONY : src/base/main/mainUtils.c.s

src/base/pla/plaCom.o: src/base/pla/plaCom.c.o

.PHONY : src/base/pla/plaCom.o

# target to build an object file
src/base/pla/plaCom.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaCom.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaCom.c.o
.PHONY : src/base/pla/plaCom.c.o

src/base/pla/plaCom.i: src/base/pla/plaCom.c.i

.PHONY : src/base/pla/plaCom.i

# target to preprocess a source file
src/base/pla/plaCom.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaCom.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaCom.c.i
.PHONY : src/base/pla/plaCom.c.i

src/base/pla/plaCom.s: src/base/pla/plaCom.c.s

.PHONY : src/base/pla/plaCom.s

# target to generate assembly for a file
src/base/pla/plaCom.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaCom.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaCom.c.s
.PHONY : src/base/pla/plaCom.c.s

src/base/pla/plaHash.o: src/base/pla/plaHash.c.o

.PHONY : src/base/pla/plaHash.o

# target to build an object file
src/base/pla/plaHash.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaHash.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaHash.c.o
.PHONY : src/base/pla/plaHash.c.o

src/base/pla/plaHash.i: src/base/pla/plaHash.c.i

.PHONY : src/base/pla/plaHash.i

# target to preprocess a source file
src/base/pla/plaHash.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaHash.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaHash.c.i
.PHONY : src/base/pla/plaHash.c.i

src/base/pla/plaHash.s: src/base/pla/plaHash.c.s

.PHONY : src/base/pla/plaHash.s

# target to generate assembly for a file
src/base/pla/plaHash.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaHash.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaHash.c.s
.PHONY : src/base/pla/plaHash.c.s

src/base/pla/plaMan.o: src/base/pla/plaMan.c.o

.PHONY : src/base/pla/plaMan.o

# target to build an object file
src/base/pla/plaMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaMan.c.o
.PHONY : src/base/pla/plaMan.c.o

src/base/pla/plaMan.i: src/base/pla/plaMan.c.i

.PHONY : src/base/pla/plaMan.i

# target to preprocess a source file
src/base/pla/plaMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaMan.c.i
.PHONY : src/base/pla/plaMan.c.i

src/base/pla/plaMan.s: src/base/pla/plaMan.c.s

.PHONY : src/base/pla/plaMan.s

# target to generate assembly for a file
src/base/pla/plaMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaMan.c.s
.PHONY : src/base/pla/plaMan.c.s

src/base/pla/plaMerge.o: src/base/pla/plaMerge.c.o

.PHONY : src/base/pla/plaMerge.o

# target to build an object file
src/base/pla/plaMerge.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaMerge.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaMerge.c.o
.PHONY : src/base/pla/plaMerge.c.o

src/base/pla/plaMerge.i: src/base/pla/plaMerge.c.i

.PHONY : src/base/pla/plaMerge.i

# target to preprocess a source file
src/base/pla/plaMerge.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaMerge.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaMerge.c.i
.PHONY : src/base/pla/plaMerge.c.i

src/base/pla/plaMerge.s: src/base/pla/plaMerge.c.s

.PHONY : src/base/pla/plaMerge.s

# target to generate assembly for a file
src/base/pla/plaMerge.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaMerge.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaMerge.c.s
.PHONY : src/base/pla/plaMerge.c.s

src/base/pla/plaRead.o: src/base/pla/plaRead.c.o

.PHONY : src/base/pla/plaRead.o

# target to build an object file
src/base/pla/plaRead.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaRead.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaRead.c.o
.PHONY : src/base/pla/plaRead.c.o

src/base/pla/plaRead.i: src/base/pla/plaRead.c.i

.PHONY : src/base/pla/plaRead.i

# target to preprocess a source file
src/base/pla/plaRead.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaRead.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaRead.c.i
.PHONY : src/base/pla/plaRead.c.i

src/base/pla/plaRead.s: src/base/pla/plaRead.c.s

.PHONY : src/base/pla/plaRead.s

# target to generate assembly for a file
src/base/pla/plaRead.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaRead.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaRead.c.s
.PHONY : src/base/pla/plaRead.c.s

src/base/pla/plaSimple.o: src/base/pla/plaSimple.c.o

.PHONY : src/base/pla/plaSimple.o

# target to build an object file
src/base/pla/plaSimple.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaSimple.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaSimple.c.o
.PHONY : src/base/pla/plaSimple.c.o

src/base/pla/plaSimple.i: src/base/pla/plaSimple.c.i

.PHONY : src/base/pla/plaSimple.i

# target to preprocess a source file
src/base/pla/plaSimple.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaSimple.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaSimple.c.i
.PHONY : src/base/pla/plaSimple.c.i

src/base/pla/plaSimple.s: src/base/pla/plaSimple.c.s

.PHONY : src/base/pla/plaSimple.s

# target to generate assembly for a file
src/base/pla/plaSimple.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaSimple.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaSimple.c.s
.PHONY : src/base/pla/plaSimple.c.s

src/base/pla/plaWrite.o: src/base/pla/plaWrite.c.o

.PHONY : src/base/pla/plaWrite.o

# target to build an object file
src/base/pla/plaWrite.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaWrite.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaWrite.c.o
.PHONY : src/base/pla/plaWrite.c.o

src/base/pla/plaWrite.i: src/base/pla/plaWrite.c.i

.PHONY : src/base/pla/plaWrite.i

# target to preprocess a source file
src/base/pla/plaWrite.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaWrite.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaWrite.c.i
.PHONY : src/base/pla/plaWrite.c.i

src/base/pla/plaWrite.s: src/base/pla/plaWrite.c.s

.PHONY : src/base/pla/plaWrite.s

# target to generate assembly for a file
src/base/pla/plaWrite.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/pla/plaWrite.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/pla/plaWrite.c.s
.PHONY : src/base/pla/plaWrite.c.s

src/base/test/test.o: src/base/test/test.c.o

.PHONY : src/base/test/test.o

# target to build an object file
src/base/test/test.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/test/test.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/test/test.c.o
.PHONY : src/base/test/test.c.o

src/base/test/test.i: src/base/test/test.c.i

.PHONY : src/base/test/test.i

# target to preprocess a source file
src/base/test/test.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/test/test.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/test/test.c.i
.PHONY : src/base/test/test.c.i

src/base/test/test.s: src/base/test/test.c.s

.PHONY : src/base/test/test.s

# target to generate assembly for a file
src/base/test/test.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/test/test.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/test/test.c.s
.PHONY : src/base/test/test.c.s

src/base/ver/verCore.o: src/base/ver/verCore.c.o

.PHONY : src/base/ver/verCore.o

# target to build an object file
src/base/ver/verCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verCore.c.o
.PHONY : src/base/ver/verCore.c.o

src/base/ver/verCore.i: src/base/ver/verCore.c.i

.PHONY : src/base/ver/verCore.i

# target to preprocess a source file
src/base/ver/verCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verCore.c.i
.PHONY : src/base/ver/verCore.c.i

src/base/ver/verCore.s: src/base/ver/verCore.c.s

.PHONY : src/base/ver/verCore.s

# target to generate assembly for a file
src/base/ver/verCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verCore.c.s
.PHONY : src/base/ver/verCore.c.s

src/base/ver/verFormula.o: src/base/ver/verFormula.c.o

.PHONY : src/base/ver/verFormula.o

# target to build an object file
src/base/ver/verFormula.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verFormula.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verFormula.c.o
.PHONY : src/base/ver/verFormula.c.o

src/base/ver/verFormula.i: src/base/ver/verFormula.c.i

.PHONY : src/base/ver/verFormula.i

# target to preprocess a source file
src/base/ver/verFormula.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verFormula.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verFormula.c.i
.PHONY : src/base/ver/verFormula.c.i

src/base/ver/verFormula.s: src/base/ver/verFormula.c.s

.PHONY : src/base/ver/verFormula.s

# target to generate assembly for a file
src/base/ver/verFormula.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verFormula.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verFormula.c.s
.PHONY : src/base/ver/verFormula.c.s

src/base/ver/verParse.o: src/base/ver/verParse.c.o

.PHONY : src/base/ver/verParse.o

# target to build an object file
src/base/ver/verParse.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verParse.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verParse.c.o
.PHONY : src/base/ver/verParse.c.o

src/base/ver/verParse.i: src/base/ver/verParse.c.i

.PHONY : src/base/ver/verParse.i

# target to preprocess a source file
src/base/ver/verParse.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verParse.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verParse.c.i
.PHONY : src/base/ver/verParse.c.i

src/base/ver/verParse.s: src/base/ver/verParse.c.s

.PHONY : src/base/ver/verParse.s

# target to generate assembly for a file
src/base/ver/verParse.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verParse.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verParse.c.s
.PHONY : src/base/ver/verParse.c.s

src/base/ver/verStream.o: src/base/ver/verStream.c.o

.PHONY : src/base/ver/verStream.o

# target to build an object file
src/base/ver/verStream.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verStream.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verStream.c.o
.PHONY : src/base/ver/verStream.c.o

src/base/ver/verStream.i: src/base/ver/verStream.c.i

.PHONY : src/base/ver/verStream.i

# target to preprocess a source file
src/base/ver/verStream.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verStream.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verStream.c.i
.PHONY : src/base/ver/verStream.c.i

src/base/ver/verStream.s: src/base/ver/verStream.c.s

.PHONY : src/base/ver/verStream.s

# target to generate assembly for a file
src/base/ver/verStream.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/ver/verStream.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/ver/verStream.c.s
.PHONY : src/base/ver/verStream.c.s

src/base/wlc/wlcAbc.o: src/base/wlc/wlcAbc.c.o

.PHONY : src/base/wlc/wlcAbc.o

# target to build an object file
src/base/wlc/wlcAbc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcAbc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcAbc.c.o
.PHONY : src/base/wlc/wlcAbc.c.o

src/base/wlc/wlcAbc.i: src/base/wlc/wlcAbc.c.i

.PHONY : src/base/wlc/wlcAbc.i

# target to preprocess a source file
src/base/wlc/wlcAbc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcAbc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcAbc.c.i
.PHONY : src/base/wlc/wlcAbc.c.i

src/base/wlc/wlcAbc.s: src/base/wlc/wlcAbc.c.s

.PHONY : src/base/wlc/wlcAbc.s

# target to generate assembly for a file
src/base/wlc/wlcAbc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcAbc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcAbc.c.s
.PHONY : src/base/wlc/wlcAbc.c.s

src/base/wlc/wlcAbs.o: src/base/wlc/wlcAbs.c.o

.PHONY : src/base/wlc/wlcAbs.o

# target to build an object file
src/base/wlc/wlcAbs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcAbs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcAbs.c.o
.PHONY : src/base/wlc/wlcAbs.c.o

src/base/wlc/wlcAbs.i: src/base/wlc/wlcAbs.c.i

.PHONY : src/base/wlc/wlcAbs.i

# target to preprocess a source file
src/base/wlc/wlcAbs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcAbs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcAbs.c.i
.PHONY : src/base/wlc/wlcAbs.c.i

src/base/wlc/wlcAbs.s: src/base/wlc/wlcAbs.c.s

.PHONY : src/base/wlc/wlcAbs.s

# target to generate assembly for a file
src/base/wlc/wlcAbs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcAbs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcAbs.c.s
.PHONY : src/base/wlc/wlcAbs.c.s

src/base/wlc/wlcAbs2.o: src/base/wlc/wlcAbs2.c.o

.PHONY : src/base/wlc/wlcAbs2.o

# target to build an object file
src/base/wlc/wlcAbs2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcAbs2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcAbs2.c.o
.PHONY : src/base/wlc/wlcAbs2.c.o

src/base/wlc/wlcAbs2.i: src/base/wlc/wlcAbs2.c.i

.PHONY : src/base/wlc/wlcAbs2.i

# target to preprocess a source file
src/base/wlc/wlcAbs2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcAbs2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcAbs2.c.i
.PHONY : src/base/wlc/wlcAbs2.c.i

src/base/wlc/wlcAbs2.s: src/base/wlc/wlcAbs2.c.s

.PHONY : src/base/wlc/wlcAbs2.s

# target to generate assembly for a file
src/base/wlc/wlcAbs2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcAbs2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcAbs2.c.s
.PHONY : src/base/wlc/wlcAbs2.c.s

src/base/wlc/wlcBlast.o: src/base/wlc/wlcBlast.c.o

.PHONY : src/base/wlc/wlcBlast.o

# target to build an object file
src/base/wlc/wlcBlast.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcBlast.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcBlast.c.o
.PHONY : src/base/wlc/wlcBlast.c.o

src/base/wlc/wlcBlast.i: src/base/wlc/wlcBlast.c.i

.PHONY : src/base/wlc/wlcBlast.i

# target to preprocess a source file
src/base/wlc/wlcBlast.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcBlast.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcBlast.c.i
.PHONY : src/base/wlc/wlcBlast.c.i

src/base/wlc/wlcBlast.s: src/base/wlc/wlcBlast.c.s

.PHONY : src/base/wlc/wlcBlast.s

# target to generate assembly for a file
src/base/wlc/wlcBlast.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcBlast.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcBlast.c.s
.PHONY : src/base/wlc/wlcBlast.c.s

src/base/wlc/wlcCom.o: src/base/wlc/wlcCom.c.o

.PHONY : src/base/wlc/wlcCom.o

# target to build an object file
src/base/wlc/wlcCom.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcCom.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcCom.c.o
.PHONY : src/base/wlc/wlcCom.c.o

src/base/wlc/wlcCom.i: src/base/wlc/wlcCom.c.i

.PHONY : src/base/wlc/wlcCom.i

# target to preprocess a source file
src/base/wlc/wlcCom.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcCom.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcCom.c.i
.PHONY : src/base/wlc/wlcCom.c.i

src/base/wlc/wlcCom.s: src/base/wlc/wlcCom.c.s

.PHONY : src/base/wlc/wlcCom.s

# target to generate assembly for a file
src/base/wlc/wlcCom.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcCom.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcCom.c.s
.PHONY : src/base/wlc/wlcCom.c.s

src/base/wlc/wlcGraft.o: src/base/wlc/wlcGraft.c.o

.PHONY : src/base/wlc/wlcGraft.o

# target to build an object file
src/base/wlc/wlcGraft.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcGraft.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcGraft.c.o
.PHONY : src/base/wlc/wlcGraft.c.o

src/base/wlc/wlcGraft.i: src/base/wlc/wlcGraft.c.i

.PHONY : src/base/wlc/wlcGraft.i

# target to preprocess a source file
src/base/wlc/wlcGraft.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcGraft.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcGraft.c.i
.PHONY : src/base/wlc/wlcGraft.c.i

src/base/wlc/wlcGraft.s: src/base/wlc/wlcGraft.c.s

.PHONY : src/base/wlc/wlcGraft.s

# target to generate assembly for a file
src/base/wlc/wlcGraft.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcGraft.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcGraft.c.s
.PHONY : src/base/wlc/wlcGraft.c.s

src/base/wlc/wlcJson.o: src/base/wlc/wlcJson.c.o

.PHONY : src/base/wlc/wlcJson.o

# target to build an object file
src/base/wlc/wlcJson.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcJson.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcJson.c.o
.PHONY : src/base/wlc/wlcJson.c.o

src/base/wlc/wlcJson.i: src/base/wlc/wlcJson.c.i

.PHONY : src/base/wlc/wlcJson.i

# target to preprocess a source file
src/base/wlc/wlcJson.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcJson.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcJson.c.i
.PHONY : src/base/wlc/wlcJson.c.i

src/base/wlc/wlcJson.s: src/base/wlc/wlcJson.c.s

.PHONY : src/base/wlc/wlcJson.s

# target to generate assembly for a file
src/base/wlc/wlcJson.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcJson.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcJson.c.s
.PHONY : src/base/wlc/wlcJson.c.s

src/base/wlc/wlcNdr.o: src/base/wlc/wlcNdr.c.o

.PHONY : src/base/wlc/wlcNdr.o

# target to build an object file
src/base/wlc/wlcNdr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcNdr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcNdr.c.o
.PHONY : src/base/wlc/wlcNdr.c.o

src/base/wlc/wlcNdr.i: src/base/wlc/wlcNdr.c.i

.PHONY : src/base/wlc/wlcNdr.i

# target to preprocess a source file
src/base/wlc/wlcNdr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcNdr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcNdr.c.i
.PHONY : src/base/wlc/wlcNdr.c.i

src/base/wlc/wlcNdr.s: src/base/wlc/wlcNdr.c.s

.PHONY : src/base/wlc/wlcNdr.s

# target to generate assembly for a file
src/base/wlc/wlcNdr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcNdr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcNdr.c.s
.PHONY : src/base/wlc/wlcNdr.c.s

src/base/wlc/wlcNtk.o: src/base/wlc/wlcNtk.c.o

.PHONY : src/base/wlc/wlcNtk.o

# target to build an object file
src/base/wlc/wlcNtk.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcNtk.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcNtk.c.o
.PHONY : src/base/wlc/wlcNtk.c.o

src/base/wlc/wlcNtk.i: src/base/wlc/wlcNtk.c.i

.PHONY : src/base/wlc/wlcNtk.i

# target to preprocess a source file
src/base/wlc/wlcNtk.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcNtk.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcNtk.c.i
.PHONY : src/base/wlc/wlcNtk.c.i

src/base/wlc/wlcNtk.s: src/base/wlc/wlcNtk.c.s

.PHONY : src/base/wlc/wlcNtk.s

# target to generate assembly for a file
src/base/wlc/wlcNtk.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcNtk.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcNtk.c.s
.PHONY : src/base/wlc/wlcNtk.c.s

src/base/wlc/wlcPth.o: src/base/wlc/wlcPth.c.o

.PHONY : src/base/wlc/wlcPth.o

# target to build an object file
src/base/wlc/wlcPth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcPth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcPth.c.o
.PHONY : src/base/wlc/wlcPth.c.o

src/base/wlc/wlcPth.i: src/base/wlc/wlcPth.c.i

.PHONY : src/base/wlc/wlcPth.i

# target to preprocess a source file
src/base/wlc/wlcPth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcPth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcPth.c.i
.PHONY : src/base/wlc/wlcPth.c.i

src/base/wlc/wlcPth.s: src/base/wlc/wlcPth.c.s

.PHONY : src/base/wlc/wlcPth.s

# target to generate assembly for a file
src/base/wlc/wlcPth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcPth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcPth.c.s
.PHONY : src/base/wlc/wlcPth.c.s

src/base/wlc/wlcReadSmt.o: src/base/wlc/wlcReadSmt.c.o

.PHONY : src/base/wlc/wlcReadSmt.o

# target to build an object file
src/base/wlc/wlcReadSmt.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcReadSmt.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcReadSmt.c.o
.PHONY : src/base/wlc/wlcReadSmt.c.o

src/base/wlc/wlcReadSmt.i: src/base/wlc/wlcReadSmt.c.i

.PHONY : src/base/wlc/wlcReadSmt.i

# target to preprocess a source file
src/base/wlc/wlcReadSmt.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcReadSmt.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcReadSmt.c.i
.PHONY : src/base/wlc/wlcReadSmt.c.i

src/base/wlc/wlcReadSmt.s: src/base/wlc/wlcReadSmt.c.s

.PHONY : src/base/wlc/wlcReadSmt.s

# target to generate assembly for a file
src/base/wlc/wlcReadSmt.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcReadSmt.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcReadSmt.c.s
.PHONY : src/base/wlc/wlcReadSmt.c.s

src/base/wlc/wlcReadVer.o: src/base/wlc/wlcReadVer.c.o

.PHONY : src/base/wlc/wlcReadVer.o

# target to build an object file
src/base/wlc/wlcReadVer.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcReadVer.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcReadVer.c.o
.PHONY : src/base/wlc/wlcReadVer.c.o

src/base/wlc/wlcReadVer.i: src/base/wlc/wlcReadVer.c.i

.PHONY : src/base/wlc/wlcReadVer.i

# target to preprocess a source file
src/base/wlc/wlcReadVer.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcReadVer.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcReadVer.c.i
.PHONY : src/base/wlc/wlcReadVer.c.i

src/base/wlc/wlcReadVer.s: src/base/wlc/wlcReadVer.c.s

.PHONY : src/base/wlc/wlcReadVer.s

# target to generate assembly for a file
src/base/wlc/wlcReadVer.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcReadVer.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcReadVer.c.s
.PHONY : src/base/wlc/wlcReadVer.c.s

src/base/wlc/wlcShow.o: src/base/wlc/wlcShow.c.o

.PHONY : src/base/wlc/wlcShow.o

# target to build an object file
src/base/wlc/wlcShow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcShow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcShow.c.o
.PHONY : src/base/wlc/wlcShow.c.o

src/base/wlc/wlcShow.i: src/base/wlc/wlcShow.c.i

.PHONY : src/base/wlc/wlcShow.i

# target to preprocess a source file
src/base/wlc/wlcShow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcShow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcShow.c.i
.PHONY : src/base/wlc/wlcShow.c.i

src/base/wlc/wlcShow.s: src/base/wlc/wlcShow.c.s

.PHONY : src/base/wlc/wlcShow.s

# target to generate assembly for a file
src/base/wlc/wlcShow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcShow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcShow.c.s
.PHONY : src/base/wlc/wlcShow.c.s

src/base/wlc/wlcSim.o: src/base/wlc/wlcSim.c.o

.PHONY : src/base/wlc/wlcSim.o

# target to build an object file
src/base/wlc/wlcSim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcSim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcSim.c.o
.PHONY : src/base/wlc/wlcSim.c.o

src/base/wlc/wlcSim.i: src/base/wlc/wlcSim.c.i

.PHONY : src/base/wlc/wlcSim.i

# target to preprocess a source file
src/base/wlc/wlcSim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcSim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcSim.c.i
.PHONY : src/base/wlc/wlcSim.c.i

src/base/wlc/wlcSim.s: src/base/wlc/wlcSim.c.s

.PHONY : src/base/wlc/wlcSim.s

# target to generate assembly for a file
src/base/wlc/wlcSim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcSim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcSim.c.s
.PHONY : src/base/wlc/wlcSim.c.s

src/base/wlc/wlcStdin.o: src/base/wlc/wlcStdin.c.o

.PHONY : src/base/wlc/wlcStdin.o

# target to build an object file
src/base/wlc/wlcStdin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcStdin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcStdin.c.o
.PHONY : src/base/wlc/wlcStdin.c.o

src/base/wlc/wlcStdin.i: src/base/wlc/wlcStdin.c.i

.PHONY : src/base/wlc/wlcStdin.i

# target to preprocess a source file
src/base/wlc/wlcStdin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcStdin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcStdin.c.i
.PHONY : src/base/wlc/wlcStdin.c.i

src/base/wlc/wlcStdin.s: src/base/wlc/wlcStdin.c.s

.PHONY : src/base/wlc/wlcStdin.s

# target to generate assembly for a file
src/base/wlc/wlcStdin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcStdin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcStdin.c.s
.PHONY : src/base/wlc/wlcStdin.c.s

src/base/wlc/wlcUif.o: src/base/wlc/wlcUif.c.o

.PHONY : src/base/wlc/wlcUif.o

# target to build an object file
src/base/wlc/wlcUif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcUif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcUif.c.o
.PHONY : src/base/wlc/wlcUif.c.o

src/base/wlc/wlcUif.i: src/base/wlc/wlcUif.c.i

.PHONY : src/base/wlc/wlcUif.i

# target to preprocess a source file
src/base/wlc/wlcUif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcUif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcUif.c.i
.PHONY : src/base/wlc/wlcUif.c.i

src/base/wlc/wlcUif.s: src/base/wlc/wlcUif.c.s

.PHONY : src/base/wlc/wlcUif.s

# target to generate assembly for a file
src/base/wlc/wlcUif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcUif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcUif.c.s
.PHONY : src/base/wlc/wlcUif.c.s

src/base/wlc/wlcWin.o: src/base/wlc/wlcWin.c.o

.PHONY : src/base/wlc/wlcWin.o

# target to build an object file
src/base/wlc/wlcWin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcWin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcWin.c.o
.PHONY : src/base/wlc/wlcWin.c.o

src/base/wlc/wlcWin.i: src/base/wlc/wlcWin.c.i

.PHONY : src/base/wlc/wlcWin.i

# target to preprocess a source file
src/base/wlc/wlcWin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcWin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcWin.c.i
.PHONY : src/base/wlc/wlcWin.c.i

src/base/wlc/wlcWin.s: src/base/wlc/wlcWin.c.s

.PHONY : src/base/wlc/wlcWin.s

# target to generate assembly for a file
src/base/wlc/wlcWin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcWin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcWin.c.s
.PHONY : src/base/wlc/wlcWin.c.s

src/base/wlc/wlcWriteVer.o: src/base/wlc/wlcWriteVer.c.o

.PHONY : src/base/wlc/wlcWriteVer.o

# target to build an object file
src/base/wlc/wlcWriteVer.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcWriteVer.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcWriteVer.c.o
.PHONY : src/base/wlc/wlcWriteVer.c.o

src/base/wlc/wlcWriteVer.i: src/base/wlc/wlcWriteVer.c.i

.PHONY : src/base/wlc/wlcWriteVer.i

# target to preprocess a source file
src/base/wlc/wlcWriteVer.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcWriteVer.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcWriteVer.c.i
.PHONY : src/base/wlc/wlcWriteVer.c.i

src/base/wlc/wlcWriteVer.s: src/base/wlc/wlcWriteVer.c.s

.PHONY : src/base/wlc/wlcWriteVer.s

# target to generate assembly for a file
src/base/wlc/wlcWriteVer.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/base/wlc/wlcWriteVer.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/base/wlc/wlcWriteVer.c.s
.PHONY : src/base/wlc/wlcWriteVer.c.s

src/bdd/bbr/bbrCex.o: src/bdd/bbr/bbrCex.c.o

.PHONY : src/bdd/bbr/bbrCex.o

# target to build an object file
src/bdd/bbr/bbrCex.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrCex.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrCex.c.o
.PHONY : src/bdd/bbr/bbrCex.c.o

src/bdd/bbr/bbrCex.i: src/bdd/bbr/bbrCex.c.i

.PHONY : src/bdd/bbr/bbrCex.i

# target to preprocess a source file
src/bdd/bbr/bbrCex.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrCex.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrCex.c.i
.PHONY : src/bdd/bbr/bbrCex.c.i

src/bdd/bbr/bbrCex.s: src/bdd/bbr/bbrCex.c.s

.PHONY : src/bdd/bbr/bbrCex.s

# target to generate assembly for a file
src/bdd/bbr/bbrCex.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrCex.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrCex.c.s
.PHONY : src/bdd/bbr/bbrCex.c.s

src/bdd/bbr/bbrImage.o: src/bdd/bbr/bbrImage.c.o

.PHONY : src/bdd/bbr/bbrImage.o

# target to build an object file
src/bdd/bbr/bbrImage.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrImage.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrImage.c.o
.PHONY : src/bdd/bbr/bbrImage.c.o

src/bdd/bbr/bbrImage.i: src/bdd/bbr/bbrImage.c.i

.PHONY : src/bdd/bbr/bbrImage.i

# target to preprocess a source file
src/bdd/bbr/bbrImage.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrImage.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrImage.c.i
.PHONY : src/bdd/bbr/bbrImage.c.i

src/bdd/bbr/bbrImage.s: src/bdd/bbr/bbrImage.c.s

.PHONY : src/bdd/bbr/bbrImage.s

# target to generate assembly for a file
src/bdd/bbr/bbrImage.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrImage.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrImage.c.s
.PHONY : src/bdd/bbr/bbrImage.c.s

src/bdd/bbr/bbrNtbdd.o: src/bdd/bbr/bbrNtbdd.c.o

.PHONY : src/bdd/bbr/bbrNtbdd.o

# target to build an object file
src/bdd/bbr/bbrNtbdd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrNtbdd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrNtbdd.c.o
.PHONY : src/bdd/bbr/bbrNtbdd.c.o

src/bdd/bbr/bbrNtbdd.i: src/bdd/bbr/bbrNtbdd.c.i

.PHONY : src/bdd/bbr/bbrNtbdd.i

# target to preprocess a source file
src/bdd/bbr/bbrNtbdd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrNtbdd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrNtbdd.c.i
.PHONY : src/bdd/bbr/bbrNtbdd.c.i

src/bdd/bbr/bbrNtbdd.s: src/bdd/bbr/bbrNtbdd.c.s

.PHONY : src/bdd/bbr/bbrNtbdd.s

# target to generate assembly for a file
src/bdd/bbr/bbrNtbdd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrNtbdd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrNtbdd.c.s
.PHONY : src/bdd/bbr/bbrNtbdd.c.s

src/bdd/bbr/bbrReach.o: src/bdd/bbr/bbrReach.c.o

.PHONY : src/bdd/bbr/bbrReach.o

# target to build an object file
src/bdd/bbr/bbrReach.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrReach.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrReach.c.o
.PHONY : src/bdd/bbr/bbrReach.c.o

src/bdd/bbr/bbrReach.i: src/bdd/bbr/bbrReach.c.i

.PHONY : src/bdd/bbr/bbrReach.i

# target to preprocess a source file
src/bdd/bbr/bbrReach.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrReach.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrReach.c.i
.PHONY : src/bdd/bbr/bbrReach.c.i

src/bdd/bbr/bbrReach.s: src/bdd/bbr/bbrReach.c.s

.PHONY : src/bdd/bbr/bbrReach.s

# target to generate assembly for a file
src/bdd/bbr/bbrReach.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/bbr/bbrReach.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/bbr/bbrReach.c.s
.PHONY : src/bdd/bbr/bbrReach.c.s

src/bdd/cas/casCore.o: src/bdd/cas/casCore.c.o

.PHONY : src/bdd/cas/casCore.o

# target to build an object file
src/bdd/cas/casCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cas/casCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cas/casCore.c.o
.PHONY : src/bdd/cas/casCore.c.o

src/bdd/cas/casCore.i: src/bdd/cas/casCore.c.i

.PHONY : src/bdd/cas/casCore.i

# target to preprocess a source file
src/bdd/cas/casCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cas/casCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cas/casCore.c.i
.PHONY : src/bdd/cas/casCore.c.i

src/bdd/cas/casCore.s: src/bdd/cas/casCore.c.s

.PHONY : src/bdd/cas/casCore.s

# target to generate assembly for a file
src/bdd/cas/casCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cas/casCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cas/casCore.c.s
.PHONY : src/bdd/cas/casCore.c.s

src/bdd/cas/casDec.o: src/bdd/cas/casDec.c.o

.PHONY : src/bdd/cas/casDec.o

# target to build an object file
src/bdd/cas/casDec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cas/casDec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cas/casDec.c.o
.PHONY : src/bdd/cas/casDec.c.o

src/bdd/cas/casDec.i: src/bdd/cas/casDec.c.i

.PHONY : src/bdd/cas/casDec.i

# target to preprocess a source file
src/bdd/cas/casDec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cas/casDec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cas/casDec.c.i
.PHONY : src/bdd/cas/casDec.c.i

src/bdd/cas/casDec.s: src/bdd/cas/casDec.c.s

.PHONY : src/bdd/cas/casDec.s

# target to generate assembly for a file
src/bdd/cas/casDec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cas/casDec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cas/casDec.c.s
.PHONY : src/bdd/cas/casDec.c.s

src/bdd/cudd/cuddAPI.o: src/bdd/cudd/cuddAPI.c.o

.PHONY : src/bdd/cudd/cuddAPI.o

# target to build an object file
src/bdd/cudd/cuddAPI.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAPI.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAPI.c.o
.PHONY : src/bdd/cudd/cuddAPI.c.o

src/bdd/cudd/cuddAPI.i: src/bdd/cudd/cuddAPI.c.i

.PHONY : src/bdd/cudd/cuddAPI.i

# target to preprocess a source file
src/bdd/cudd/cuddAPI.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAPI.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAPI.c.i
.PHONY : src/bdd/cudd/cuddAPI.c.i

src/bdd/cudd/cuddAPI.s: src/bdd/cudd/cuddAPI.c.s

.PHONY : src/bdd/cudd/cuddAPI.s

# target to generate assembly for a file
src/bdd/cudd/cuddAPI.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAPI.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAPI.c.s
.PHONY : src/bdd/cudd/cuddAPI.c.s

src/bdd/cudd/cuddAddAbs.o: src/bdd/cudd/cuddAddAbs.c.o

.PHONY : src/bdd/cudd/cuddAddAbs.o

# target to build an object file
src/bdd/cudd/cuddAddAbs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddAbs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddAbs.c.o
.PHONY : src/bdd/cudd/cuddAddAbs.c.o

src/bdd/cudd/cuddAddAbs.i: src/bdd/cudd/cuddAddAbs.c.i

.PHONY : src/bdd/cudd/cuddAddAbs.i

# target to preprocess a source file
src/bdd/cudd/cuddAddAbs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddAbs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddAbs.c.i
.PHONY : src/bdd/cudd/cuddAddAbs.c.i

src/bdd/cudd/cuddAddAbs.s: src/bdd/cudd/cuddAddAbs.c.s

.PHONY : src/bdd/cudd/cuddAddAbs.s

# target to generate assembly for a file
src/bdd/cudd/cuddAddAbs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddAbs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddAbs.c.s
.PHONY : src/bdd/cudd/cuddAddAbs.c.s

src/bdd/cudd/cuddAddApply.o: src/bdd/cudd/cuddAddApply.c.o

.PHONY : src/bdd/cudd/cuddAddApply.o

# target to build an object file
src/bdd/cudd/cuddAddApply.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddApply.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddApply.c.o
.PHONY : src/bdd/cudd/cuddAddApply.c.o

src/bdd/cudd/cuddAddApply.i: src/bdd/cudd/cuddAddApply.c.i

.PHONY : src/bdd/cudd/cuddAddApply.i

# target to preprocess a source file
src/bdd/cudd/cuddAddApply.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddApply.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddApply.c.i
.PHONY : src/bdd/cudd/cuddAddApply.c.i

src/bdd/cudd/cuddAddApply.s: src/bdd/cudd/cuddAddApply.c.s

.PHONY : src/bdd/cudd/cuddAddApply.s

# target to generate assembly for a file
src/bdd/cudd/cuddAddApply.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddApply.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddApply.c.s
.PHONY : src/bdd/cudd/cuddAddApply.c.s

src/bdd/cudd/cuddAddFind.o: src/bdd/cudd/cuddAddFind.c.o

.PHONY : src/bdd/cudd/cuddAddFind.o

# target to build an object file
src/bdd/cudd/cuddAddFind.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddFind.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddFind.c.o
.PHONY : src/bdd/cudd/cuddAddFind.c.o

src/bdd/cudd/cuddAddFind.i: src/bdd/cudd/cuddAddFind.c.i

.PHONY : src/bdd/cudd/cuddAddFind.i

# target to preprocess a source file
src/bdd/cudd/cuddAddFind.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddFind.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddFind.c.i
.PHONY : src/bdd/cudd/cuddAddFind.c.i

src/bdd/cudd/cuddAddFind.s: src/bdd/cudd/cuddAddFind.c.s

.PHONY : src/bdd/cudd/cuddAddFind.s

# target to generate assembly for a file
src/bdd/cudd/cuddAddFind.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddFind.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddFind.c.s
.PHONY : src/bdd/cudd/cuddAddFind.c.s

src/bdd/cudd/cuddAddInv.o: src/bdd/cudd/cuddAddInv.c.o

.PHONY : src/bdd/cudd/cuddAddInv.o

# target to build an object file
src/bdd/cudd/cuddAddInv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddInv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddInv.c.o
.PHONY : src/bdd/cudd/cuddAddInv.c.o

src/bdd/cudd/cuddAddInv.i: src/bdd/cudd/cuddAddInv.c.i

.PHONY : src/bdd/cudd/cuddAddInv.i

# target to preprocess a source file
src/bdd/cudd/cuddAddInv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddInv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddInv.c.i
.PHONY : src/bdd/cudd/cuddAddInv.c.i

src/bdd/cudd/cuddAddInv.s: src/bdd/cudd/cuddAddInv.c.s

.PHONY : src/bdd/cudd/cuddAddInv.s

# target to generate assembly for a file
src/bdd/cudd/cuddAddInv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddInv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddInv.c.s
.PHONY : src/bdd/cudd/cuddAddInv.c.s

src/bdd/cudd/cuddAddIte.o: src/bdd/cudd/cuddAddIte.c.o

.PHONY : src/bdd/cudd/cuddAddIte.o

# target to build an object file
src/bdd/cudd/cuddAddIte.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddIte.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddIte.c.o
.PHONY : src/bdd/cudd/cuddAddIte.c.o

src/bdd/cudd/cuddAddIte.i: src/bdd/cudd/cuddAddIte.c.i

.PHONY : src/bdd/cudd/cuddAddIte.i

# target to preprocess a source file
src/bdd/cudd/cuddAddIte.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddIte.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddIte.c.i
.PHONY : src/bdd/cudd/cuddAddIte.c.i

src/bdd/cudd/cuddAddIte.s: src/bdd/cudd/cuddAddIte.c.s

.PHONY : src/bdd/cudd/cuddAddIte.s

# target to generate assembly for a file
src/bdd/cudd/cuddAddIte.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddIte.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddIte.c.s
.PHONY : src/bdd/cudd/cuddAddIte.c.s

src/bdd/cudd/cuddAddNeg.o: src/bdd/cudd/cuddAddNeg.c.o

.PHONY : src/bdd/cudd/cuddAddNeg.o

# target to build an object file
src/bdd/cudd/cuddAddNeg.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddNeg.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddNeg.c.o
.PHONY : src/bdd/cudd/cuddAddNeg.c.o

src/bdd/cudd/cuddAddNeg.i: src/bdd/cudd/cuddAddNeg.c.i

.PHONY : src/bdd/cudd/cuddAddNeg.i

# target to preprocess a source file
src/bdd/cudd/cuddAddNeg.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddNeg.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddNeg.c.i
.PHONY : src/bdd/cudd/cuddAddNeg.c.i

src/bdd/cudd/cuddAddNeg.s: src/bdd/cudd/cuddAddNeg.c.s

.PHONY : src/bdd/cudd/cuddAddNeg.s

# target to generate assembly for a file
src/bdd/cudd/cuddAddNeg.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddNeg.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddNeg.c.s
.PHONY : src/bdd/cudd/cuddAddNeg.c.s

src/bdd/cudd/cuddAddWalsh.o: src/bdd/cudd/cuddAddWalsh.c.o

.PHONY : src/bdd/cudd/cuddAddWalsh.o

# target to build an object file
src/bdd/cudd/cuddAddWalsh.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddWalsh.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddWalsh.c.o
.PHONY : src/bdd/cudd/cuddAddWalsh.c.o

src/bdd/cudd/cuddAddWalsh.i: src/bdd/cudd/cuddAddWalsh.c.i

.PHONY : src/bdd/cudd/cuddAddWalsh.i

# target to preprocess a source file
src/bdd/cudd/cuddAddWalsh.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddWalsh.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddWalsh.c.i
.PHONY : src/bdd/cudd/cuddAddWalsh.c.i

src/bdd/cudd/cuddAddWalsh.s: src/bdd/cudd/cuddAddWalsh.c.s

.PHONY : src/bdd/cudd/cuddAddWalsh.s

# target to generate assembly for a file
src/bdd/cudd/cuddAddWalsh.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAddWalsh.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAddWalsh.c.s
.PHONY : src/bdd/cudd/cuddAddWalsh.c.s

src/bdd/cudd/cuddAndAbs.o: src/bdd/cudd/cuddAndAbs.c.o

.PHONY : src/bdd/cudd/cuddAndAbs.o

# target to build an object file
src/bdd/cudd/cuddAndAbs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAndAbs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAndAbs.c.o
.PHONY : src/bdd/cudd/cuddAndAbs.c.o

src/bdd/cudd/cuddAndAbs.i: src/bdd/cudd/cuddAndAbs.c.i

.PHONY : src/bdd/cudd/cuddAndAbs.i

# target to preprocess a source file
src/bdd/cudd/cuddAndAbs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAndAbs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAndAbs.c.i
.PHONY : src/bdd/cudd/cuddAndAbs.c.i

src/bdd/cudd/cuddAndAbs.s: src/bdd/cudd/cuddAndAbs.c.s

.PHONY : src/bdd/cudd/cuddAndAbs.s

# target to generate assembly for a file
src/bdd/cudd/cuddAndAbs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAndAbs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAndAbs.c.s
.PHONY : src/bdd/cudd/cuddAndAbs.c.s

src/bdd/cudd/cuddAnneal.o: src/bdd/cudd/cuddAnneal.c.o

.PHONY : src/bdd/cudd/cuddAnneal.o

# target to build an object file
src/bdd/cudd/cuddAnneal.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAnneal.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAnneal.c.o
.PHONY : src/bdd/cudd/cuddAnneal.c.o

src/bdd/cudd/cuddAnneal.i: src/bdd/cudd/cuddAnneal.c.i

.PHONY : src/bdd/cudd/cuddAnneal.i

# target to preprocess a source file
src/bdd/cudd/cuddAnneal.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAnneal.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAnneal.c.i
.PHONY : src/bdd/cudd/cuddAnneal.c.i

src/bdd/cudd/cuddAnneal.s: src/bdd/cudd/cuddAnneal.c.s

.PHONY : src/bdd/cudd/cuddAnneal.s

# target to generate assembly for a file
src/bdd/cudd/cuddAnneal.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddAnneal.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddAnneal.c.s
.PHONY : src/bdd/cudd/cuddAnneal.c.s

src/bdd/cudd/cuddApa.o: src/bdd/cudd/cuddApa.c.o

.PHONY : src/bdd/cudd/cuddApa.o

# target to build an object file
src/bdd/cudd/cuddApa.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddApa.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddApa.c.o
.PHONY : src/bdd/cudd/cuddApa.c.o

src/bdd/cudd/cuddApa.i: src/bdd/cudd/cuddApa.c.i

.PHONY : src/bdd/cudd/cuddApa.i

# target to preprocess a source file
src/bdd/cudd/cuddApa.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddApa.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddApa.c.i
.PHONY : src/bdd/cudd/cuddApa.c.i

src/bdd/cudd/cuddApa.s: src/bdd/cudd/cuddApa.c.s

.PHONY : src/bdd/cudd/cuddApa.s

# target to generate assembly for a file
src/bdd/cudd/cuddApa.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddApa.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddApa.c.s
.PHONY : src/bdd/cudd/cuddApa.c.s

src/bdd/cudd/cuddApprox.o: src/bdd/cudd/cuddApprox.c.o

.PHONY : src/bdd/cudd/cuddApprox.o

# target to build an object file
src/bdd/cudd/cuddApprox.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddApprox.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddApprox.c.o
.PHONY : src/bdd/cudd/cuddApprox.c.o

src/bdd/cudd/cuddApprox.i: src/bdd/cudd/cuddApprox.c.i

.PHONY : src/bdd/cudd/cuddApprox.i

# target to preprocess a source file
src/bdd/cudd/cuddApprox.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddApprox.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddApprox.c.i
.PHONY : src/bdd/cudd/cuddApprox.c.i

src/bdd/cudd/cuddApprox.s: src/bdd/cudd/cuddApprox.c.s

.PHONY : src/bdd/cudd/cuddApprox.s

# target to generate assembly for a file
src/bdd/cudd/cuddApprox.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddApprox.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddApprox.c.s
.PHONY : src/bdd/cudd/cuddApprox.c.s

src/bdd/cudd/cuddBddAbs.o: src/bdd/cudd/cuddBddAbs.c.o

.PHONY : src/bdd/cudd/cuddBddAbs.o

# target to build an object file
src/bdd/cudd/cuddBddAbs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBddAbs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBddAbs.c.o
.PHONY : src/bdd/cudd/cuddBddAbs.c.o

src/bdd/cudd/cuddBddAbs.i: src/bdd/cudd/cuddBddAbs.c.i

.PHONY : src/bdd/cudd/cuddBddAbs.i

# target to preprocess a source file
src/bdd/cudd/cuddBddAbs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBddAbs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBddAbs.c.i
.PHONY : src/bdd/cudd/cuddBddAbs.c.i

src/bdd/cudd/cuddBddAbs.s: src/bdd/cudd/cuddBddAbs.c.s

.PHONY : src/bdd/cudd/cuddBddAbs.s

# target to generate assembly for a file
src/bdd/cudd/cuddBddAbs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBddAbs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBddAbs.c.s
.PHONY : src/bdd/cudd/cuddBddAbs.c.s

src/bdd/cudd/cuddBddCorr.o: src/bdd/cudd/cuddBddCorr.c.o

.PHONY : src/bdd/cudd/cuddBddCorr.o

# target to build an object file
src/bdd/cudd/cuddBddCorr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBddCorr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBddCorr.c.o
.PHONY : src/bdd/cudd/cuddBddCorr.c.o

src/bdd/cudd/cuddBddCorr.i: src/bdd/cudd/cuddBddCorr.c.i

.PHONY : src/bdd/cudd/cuddBddCorr.i

# target to preprocess a source file
src/bdd/cudd/cuddBddCorr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBddCorr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBddCorr.c.i
.PHONY : src/bdd/cudd/cuddBddCorr.c.i

src/bdd/cudd/cuddBddCorr.s: src/bdd/cudd/cuddBddCorr.c.s

.PHONY : src/bdd/cudd/cuddBddCorr.s

# target to generate assembly for a file
src/bdd/cudd/cuddBddCorr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBddCorr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBddCorr.c.s
.PHONY : src/bdd/cudd/cuddBddCorr.c.s

src/bdd/cudd/cuddBddIte.o: src/bdd/cudd/cuddBddIte.c.o

.PHONY : src/bdd/cudd/cuddBddIte.o

# target to build an object file
src/bdd/cudd/cuddBddIte.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBddIte.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBddIte.c.o
.PHONY : src/bdd/cudd/cuddBddIte.c.o

src/bdd/cudd/cuddBddIte.i: src/bdd/cudd/cuddBddIte.c.i

.PHONY : src/bdd/cudd/cuddBddIte.i

# target to preprocess a source file
src/bdd/cudd/cuddBddIte.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBddIte.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBddIte.c.i
.PHONY : src/bdd/cudd/cuddBddIte.c.i

src/bdd/cudd/cuddBddIte.s: src/bdd/cudd/cuddBddIte.c.s

.PHONY : src/bdd/cudd/cuddBddIte.s

# target to generate assembly for a file
src/bdd/cudd/cuddBddIte.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBddIte.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBddIte.c.s
.PHONY : src/bdd/cudd/cuddBddIte.c.s

src/bdd/cudd/cuddBridge.o: src/bdd/cudd/cuddBridge.c.o

.PHONY : src/bdd/cudd/cuddBridge.o

# target to build an object file
src/bdd/cudd/cuddBridge.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBridge.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBridge.c.o
.PHONY : src/bdd/cudd/cuddBridge.c.o

src/bdd/cudd/cuddBridge.i: src/bdd/cudd/cuddBridge.c.i

.PHONY : src/bdd/cudd/cuddBridge.i

# target to preprocess a source file
src/bdd/cudd/cuddBridge.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBridge.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBridge.c.i
.PHONY : src/bdd/cudd/cuddBridge.c.i

src/bdd/cudd/cuddBridge.s: src/bdd/cudd/cuddBridge.c.s

.PHONY : src/bdd/cudd/cuddBridge.s

# target to generate assembly for a file
src/bdd/cudd/cuddBridge.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddBridge.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddBridge.c.s
.PHONY : src/bdd/cudd/cuddBridge.c.s

src/bdd/cudd/cuddCache.o: src/bdd/cudd/cuddCache.c.o

.PHONY : src/bdd/cudd/cuddCache.o

# target to build an object file
src/bdd/cudd/cuddCache.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCache.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCache.c.o
.PHONY : src/bdd/cudd/cuddCache.c.o

src/bdd/cudd/cuddCache.i: src/bdd/cudd/cuddCache.c.i

.PHONY : src/bdd/cudd/cuddCache.i

# target to preprocess a source file
src/bdd/cudd/cuddCache.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCache.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCache.c.i
.PHONY : src/bdd/cudd/cuddCache.c.i

src/bdd/cudd/cuddCache.s: src/bdd/cudd/cuddCache.c.s

.PHONY : src/bdd/cudd/cuddCache.s

# target to generate assembly for a file
src/bdd/cudd/cuddCache.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCache.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCache.c.s
.PHONY : src/bdd/cudd/cuddCache.c.s

src/bdd/cudd/cuddCheck.o: src/bdd/cudd/cuddCheck.c.o

.PHONY : src/bdd/cudd/cuddCheck.o

# target to build an object file
src/bdd/cudd/cuddCheck.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCheck.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCheck.c.o
.PHONY : src/bdd/cudd/cuddCheck.c.o

src/bdd/cudd/cuddCheck.i: src/bdd/cudd/cuddCheck.c.i

.PHONY : src/bdd/cudd/cuddCheck.i

# target to preprocess a source file
src/bdd/cudd/cuddCheck.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCheck.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCheck.c.i
.PHONY : src/bdd/cudd/cuddCheck.c.i

src/bdd/cudd/cuddCheck.s: src/bdd/cudd/cuddCheck.c.s

.PHONY : src/bdd/cudd/cuddCheck.s

# target to generate assembly for a file
src/bdd/cudd/cuddCheck.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCheck.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCheck.c.s
.PHONY : src/bdd/cudd/cuddCheck.c.s

src/bdd/cudd/cuddClip.o: src/bdd/cudd/cuddClip.c.o

.PHONY : src/bdd/cudd/cuddClip.o

# target to build an object file
src/bdd/cudd/cuddClip.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddClip.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddClip.c.o
.PHONY : src/bdd/cudd/cuddClip.c.o

src/bdd/cudd/cuddClip.i: src/bdd/cudd/cuddClip.c.i

.PHONY : src/bdd/cudd/cuddClip.i

# target to preprocess a source file
src/bdd/cudd/cuddClip.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddClip.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddClip.c.i
.PHONY : src/bdd/cudd/cuddClip.c.i

src/bdd/cudd/cuddClip.s: src/bdd/cudd/cuddClip.c.s

.PHONY : src/bdd/cudd/cuddClip.s

# target to generate assembly for a file
src/bdd/cudd/cuddClip.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddClip.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddClip.c.s
.PHONY : src/bdd/cudd/cuddClip.c.s

src/bdd/cudd/cuddCof.o: src/bdd/cudd/cuddCof.c.o

.PHONY : src/bdd/cudd/cuddCof.o

# target to build an object file
src/bdd/cudd/cuddCof.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCof.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCof.c.o
.PHONY : src/bdd/cudd/cuddCof.c.o

src/bdd/cudd/cuddCof.i: src/bdd/cudd/cuddCof.c.i

.PHONY : src/bdd/cudd/cuddCof.i

# target to preprocess a source file
src/bdd/cudd/cuddCof.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCof.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCof.c.i
.PHONY : src/bdd/cudd/cuddCof.c.i

src/bdd/cudd/cuddCof.s: src/bdd/cudd/cuddCof.c.s

.PHONY : src/bdd/cudd/cuddCof.s

# target to generate assembly for a file
src/bdd/cudd/cuddCof.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCof.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCof.c.s
.PHONY : src/bdd/cudd/cuddCof.c.s

src/bdd/cudd/cuddCompose.o: src/bdd/cudd/cuddCompose.c.o

.PHONY : src/bdd/cudd/cuddCompose.o

# target to build an object file
src/bdd/cudd/cuddCompose.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCompose.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCompose.c.o
.PHONY : src/bdd/cudd/cuddCompose.c.o

src/bdd/cudd/cuddCompose.i: src/bdd/cudd/cuddCompose.c.i

.PHONY : src/bdd/cudd/cuddCompose.i

# target to preprocess a source file
src/bdd/cudd/cuddCompose.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCompose.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCompose.c.i
.PHONY : src/bdd/cudd/cuddCompose.c.i

src/bdd/cudd/cuddCompose.s: src/bdd/cudd/cuddCompose.c.s

.PHONY : src/bdd/cudd/cuddCompose.s

# target to generate assembly for a file
src/bdd/cudd/cuddCompose.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddCompose.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddCompose.c.s
.PHONY : src/bdd/cudd/cuddCompose.c.s

src/bdd/cudd/cuddDecomp.o: src/bdd/cudd/cuddDecomp.c.o

.PHONY : src/bdd/cudd/cuddDecomp.o

# target to build an object file
src/bdd/cudd/cuddDecomp.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddDecomp.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddDecomp.c.o
.PHONY : src/bdd/cudd/cuddDecomp.c.o

src/bdd/cudd/cuddDecomp.i: src/bdd/cudd/cuddDecomp.c.i

.PHONY : src/bdd/cudd/cuddDecomp.i

# target to preprocess a source file
src/bdd/cudd/cuddDecomp.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddDecomp.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddDecomp.c.i
.PHONY : src/bdd/cudd/cuddDecomp.c.i

src/bdd/cudd/cuddDecomp.s: src/bdd/cudd/cuddDecomp.c.s

.PHONY : src/bdd/cudd/cuddDecomp.s

# target to generate assembly for a file
src/bdd/cudd/cuddDecomp.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddDecomp.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddDecomp.c.s
.PHONY : src/bdd/cudd/cuddDecomp.c.s

src/bdd/cudd/cuddEssent.o: src/bdd/cudd/cuddEssent.c.o

.PHONY : src/bdd/cudd/cuddEssent.o

# target to build an object file
src/bdd/cudd/cuddEssent.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddEssent.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddEssent.c.o
.PHONY : src/bdd/cudd/cuddEssent.c.o

src/bdd/cudd/cuddEssent.i: src/bdd/cudd/cuddEssent.c.i

.PHONY : src/bdd/cudd/cuddEssent.i

# target to preprocess a source file
src/bdd/cudd/cuddEssent.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddEssent.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddEssent.c.i
.PHONY : src/bdd/cudd/cuddEssent.c.i

src/bdd/cudd/cuddEssent.s: src/bdd/cudd/cuddEssent.c.s

.PHONY : src/bdd/cudd/cuddEssent.s

# target to generate assembly for a file
src/bdd/cudd/cuddEssent.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddEssent.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddEssent.c.s
.PHONY : src/bdd/cudd/cuddEssent.c.s

src/bdd/cudd/cuddExact.o: src/bdd/cudd/cuddExact.c.o

.PHONY : src/bdd/cudd/cuddExact.o

# target to build an object file
src/bdd/cudd/cuddExact.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddExact.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddExact.c.o
.PHONY : src/bdd/cudd/cuddExact.c.o

src/bdd/cudd/cuddExact.i: src/bdd/cudd/cuddExact.c.i

.PHONY : src/bdd/cudd/cuddExact.i

# target to preprocess a source file
src/bdd/cudd/cuddExact.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddExact.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddExact.c.i
.PHONY : src/bdd/cudd/cuddExact.c.i

src/bdd/cudd/cuddExact.s: src/bdd/cudd/cuddExact.c.s

.PHONY : src/bdd/cudd/cuddExact.s

# target to generate assembly for a file
src/bdd/cudd/cuddExact.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddExact.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddExact.c.s
.PHONY : src/bdd/cudd/cuddExact.c.s

src/bdd/cudd/cuddExport.o: src/bdd/cudd/cuddExport.c.o

.PHONY : src/bdd/cudd/cuddExport.o

# target to build an object file
src/bdd/cudd/cuddExport.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddExport.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddExport.c.o
.PHONY : src/bdd/cudd/cuddExport.c.o

src/bdd/cudd/cuddExport.i: src/bdd/cudd/cuddExport.c.i

.PHONY : src/bdd/cudd/cuddExport.i

# target to preprocess a source file
src/bdd/cudd/cuddExport.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddExport.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddExport.c.i
.PHONY : src/bdd/cudd/cuddExport.c.i

src/bdd/cudd/cuddExport.s: src/bdd/cudd/cuddExport.c.s

.PHONY : src/bdd/cudd/cuddExport.s

# target to generate assembly for a file
src/bdd/cudd/cuddExport.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddExport.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddExport.c.s
.PHONY : src/bdd/cudd/cuddExport.c.s

src/bdd/cudd/cuddGenCof.o: src/bdd/cudd/cuddGenCof.c.o

.PHONY : src/bdd/cudd/cuddGenCof.o

# target to build an object file
src/bdd/cudd/cuddGenCof.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddGenCof.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddGenCof.c.o
.PHONY : src/bdd/cudd/cuddGenCof.c.o

src/bdd/cudd/cuddGenCof.i: src/bdd/cudd/cuddGenCof.c.i

.PHONY : src/bdd/cudd/cuddGenCof.i

# target to preprocess a source file
src/bdd/cudd/cuddGenCof.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddGenCof.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddGenCof.c.i
.PHONY : src/bdd/cudd/cuddGenCof.c.i

src/bdd/cudd/cuddGenCof.s: src/bdd/cudd/cuddGenCof.c.s

.PHONY : src/bdd/cudd/cuddGenCof.s

# target to generate assembly for a file
src/bdd/cudd/cuddGenCof.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddGenCof.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddGenCof.c.s
.PHONY : src/bdd/cudd/cuddGenCof.c.s

src/bdd/cudd/cuddGenetic.o: src/bdd/cudd/cuddGenetic.c.o

.PHONY : src/bdd/cudd/cuddGenetic.o

# target to build an object file
src/bdd/cudd/cuddGenetic.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddGenetic.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddGenetic.c.o
.PHONY : src/bdd/cudd/cuddGenetic.c.o

src/bdd/cudd/cuddGenetic.i: src/bdd/cudd/cuddGenetic.c.i

.PHONY : src/bdd/cudd/cuddGenetic.i

# target to preprocess a source file
src/bdd/cudd/cuddGenetic.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddGenetic.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddGenetic.c.i
.PHONY : src/bdd/cudd/cuddGenetic.c.i

src/bdd/cudd/cuddGenetic.s: src/bdd/cudd/cuddGenetic.c.s

.PHONY : src/bdd/cudd/cuddGenetic.s

# target to generate assembly for a file
src/bdd/cudd/cuddGenetic.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddGenetic.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddGenetic.c.s
.PHONY : src/bdd/cudd/cuddGenetic.c.s

src/bdd/cudd/cuddGroup.o: src/bdd/cudd/cuddGroup.c.o

.PHONY : src/bdd/cudd/cuddGroup.o

# target to build an object file
src/bdd/cudd/cuddGroup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddGroup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddGroup.c.o
.PHONY : src/bdd/cudd/cuddGroup.c.o

src/bdd/cudd/cuddGroup.i: src/bdd/cudd/cuddGroup.c.i

.PHONY : src/bdd/cudd/cuddGroup.i

# target to preprocess a source file
src/bdd/cudd/cuddGroup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddGroup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddGroup.c.i
.PHONY : src/bdd/cudd/cuddGroup.c.i

src/bdd/cudd/cuddGroup.s: src/bdd/cudd/cuddGroup.c.s

.PHONY : src/bdd/cudd/cuddGroup.s

# target to generate assembly for a file
src/bdd/cudd/cuddGroup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddGroup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddGroup.c.s
.PHONY : src/bdd/cudd/cuddGroup.c.s

src/bdd/cudd/cuddHarwell.o: src/bdd/cudd/cuddHarwell.c.o

.PHONY : src/bdd/cudd/cuddHarwell.o

# target to build an object file
src/bdd/cudd/cuddHarwell.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddHarwell.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddHarwell.c.o
.PHONY : src/bdd/cudd/cuddHarwell.c.o

src/bdd/cudd/cuddHarwell.i: src/bdd/cudd/cuddHarwell.c.i

.PHONY : src/bdd/cudd/cuddHarwell.i

# target to preprocess a source file
src/bdd/cudd/cuddHarwell.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddHarwell.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddHarwell.c.i
.PHONY : src/bdd/cudd/cuddHarwell.c.i

src/bdd/cudd/cuddHarwell.s: src/bdd/cudd/cuddHarwell.c.s

.PHONY : src/bdd/cudd/cuddHarwell.s

# target to generate assembly for a file
src/bdd/cudd/cuddHarwell.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddHarwell.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddHarwell.c.s
.PHONY : src/bdd/cudd/cuddHarwell.c.s

src/bdd/cudd/cuddInit.o: src/bdd/cudd/cuddInit.c.o

.PHONY : src/bdd/cudd/cuddInit.o

# target to build an object file
src/bdd/cudd/cuddInit.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddInit.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddInit.c.o
.PHONY : src/bdd/cudd/cuddInit.c.o

src/bdd/cudd/cuddInit.i: src/bdd/cudd/cuddInit.c.i

.PHONY : src/bdd/cudd/cuddInit.i

# target to preprocess a source file
src/bdd/cudd/cuddInit.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddInit.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddInit.c.i
.PHONY : src/bdd/cudd/cuddInit.c.i

src/bdd/cudd/cuddInit.s: src/bdd/cudd/cuddInit.c.s

.PHONY : src/bdd/cudd/cuddInit.s

# target to generate assembly for a file
src/bdd/cudd/cuddInit.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddInit.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddInit.c.s
.PHONY : src/bdd/cudd/cuddInit.c.s

src/bdd/cudd/cuddInteract.o: src/bdd/cudd/cuddInteract.c.o

.PHONY : src/bdd/cudd/cuddInteract.o

# target to build an object file
src/bdd/cudd/cuddInteract.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddInteract.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddInteract.c.o
.PHONY : src/bdd/cudd/cuddInteract.c.o

src/bdd/cudd/cuddInteract.i: src/bdd/cudd/cuddInteract.c.i

.PHONY : src/bdd/cudd/cuddInteract.i

# target to preprocess a source file
src/bdd/cudd/cuddInteract.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddInteract.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddInteract.c.i
.PHONY : src/bdd/cudd/cuddInteract.c.i

src/bdd/cudd/cuddInteract.s: src/bdd/cudd/cuddInteract.c.s

.PHONY : src/bdd/cudd/cuddInteract.s

# target to generate assembly for a file
src/bdd/cudd/cuddInteract.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddInteract.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddInteract.c.s
.PHONY : src/bdd/cudd/cuddInteract.c.s

src/bdd/cudd/cuddLCache.o: src/bdd/cudd/cuddLCache.c.o

.PHONY : src/bdd/cudd/cuddLCache.o

# target to build an object file
src/bdd/cudd/cuddLCache.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLCache.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLCache.c.o
.PHONY : src/bdd/cudd/cuddLCache.c.o

src/bdd/cudd/cuddLCache.i: src/bdd/cudd/cuddLCache.c.i

.PHONY : src/bdd/cudd/cuddLCache.i

# target to preprocess a source file
src/bdd/cudd/cuddLCache.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLCache.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLCache.c.i
.PHONY : src/bdd/cudd/cuddLCache.c.i

src/bdd/cudd/cuddLCache.s: src/bdd/cudd/cuddLCache.c.s

.PHONY : src/bdd/cudd/cuddLCache.s

# target to generate assembly for a file
src/bdd/cudd/cuddLCache.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLCache.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLCache.c.s
.PHONY : src/bdd/cudd/cuddLCache.c.s

src/bdd/cudd/cuddLevelQ.o: src/bdd/cudd/cuddLevelQ.c.o

.PHONY : src/bdd/cudd/cuddLevelQ.o

# target to build an object file
src/bdd/cudd/cuddLevelQ.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLevelQ.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLevelQ.c.o
.PHONY : src/bdd/cudd/cuddLevelQ.c.o

src/bdd/cudd/cuddLevelQ.i: src/bdd/cudd/cuddLevelQ.c.i

.PHONY : src/bdd/cudd/cuddLevelQ.i

# target to preprocess a source file
src/bdd/cudd/cuddLevelQ.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLevelQ.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLevelQ.c.i
.PHONY : src/bdd/cudd/cuddLevelQ.c.i

src/bdd/cudd/cuddLevelQ.s: src/bdd/cudd/cuddLevelQ.c.s

.PHONY : src/bdd/cudd/cuddLevelQ.s

# target to generate assembly for a file
src/bdd/cudd/cuddLevelQ.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLevelQ.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLevelQ.c.s
.PHONY : src/bdd/cudd/cuddLevelQ.c.s

src/bdd/cudd/cuddLinear.o: src/bdd/cudd/cuddLinear.c.o

.PHONY : src/bdd/cudd/cuddLinear.o

# target to build an object file
src/bdd/cudd/cuddLinear.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLinear.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLinear.c.o
.PHONY : src/bdd/cudd/cuddLinear.c.o

src/bdd/cudd/cuddLinear.i: src/bdd/cudd/cuddLinear.c.i

.PHONY : src/bdd/cudd/cuddLinear.i

# target to preprocess a source file
src/bdd/cudd/cuddLinear.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLinear.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLinear.c.i
.PHONY : src/bdd/cudd/cuddLinear.c.i

src/bdd/cudd/cuddLinear.s: src/bdd/cudd/cuddLinear.c.s

.PHONY : src/bdd/cudd/cuddLinear.s

# target to generate assembly for a file
src/bdd/cudd/cuddLinear.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLinear.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLinear.c.s
.PHONY : src/bdd/cudd/cuddLinear.c.s

src/bdd/cudd/cuddLiteral.o: src/bdd/cudd/cuddLiteral.c.o

.PHONY : src/bdd/cudd/cuddLiteral.o

# target to build an object file
src/bdd/cudd/cuddLiteral.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLiteral.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLiteral.c.o
.PHONY : src/bdd/cudd/cuddLiteral.c.o

src/bdd/cudd/cuddLiteral.i: src/bdd/cudd/cuddLiteral.c.i

.PHONY : src/bdd/cudd/cuddLiteral.i

# target to preprocess a source file
src/bdd/cudd/cuddLiteral.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLiteral.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLiteral.c.i
.PHONY : src/bdd/cudd/cuddLiteral.c.i

src/bdd/cudd/cuddLiteral.s: src/bdd/cudd/cuddLiteral.c.s

.PHONY : src/bdd/cudd/cuddLiteral.s

# target to generate assembly for a file
src/bdd/cudd/cuddLiteral.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddLiteral.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddLiteral.c.s
.PHONY : src/bdd/cudd/cuddLiteral.c.s

src/bdd/cudd/cuddMatMult.o: src/bdd/cudd/cuddMatMult.c.o

.PHONY : src/bdd/cudd/cuddMatMult.o

# target to build an object file
src/bdd/cudd/cuddMatMult.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddMatMult.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddMatMult.c.o
.PHONY : src/bdd/cudd/cuddMatMult.c.o

src/bdd/cudd/cuddMatMult.i: src/bdd/cudd/cuddMatMult.c.i

.PHONY : src/bdd/cudd/cuddMatMult.i

# target to preprocess a source file
src/bdd/cudd/cuddMatMult.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddMatMult.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddMatMult.c.i
.PHONY : src/bdd/cudd/cuddMatMult.c.i

src/bdd/cudd/cuddMatMult.s: src/bdd/cudd/cuddMatMult.c.s

.PHONY : src/bdd/cudd/cuddMatMult.s

# target to generate assembly for a file
src/bdd/cudd/cuddMatMult.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddMatMult.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddMatMult.c.s
.PHONY : src/bdd/cudd/cuddMatMult.c.s

src/bdd/cudd/cuddPriority.o: src/bdd/cudd/cuddPriority.c.o

.PHONY : src/bdd/cudd/cuddPriority.o

# target to build an object file
src/bdd/cudd/cuddPriority.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddPriority.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddPriority.c.o
.PHONY : src/bdd/cudd/cuddPriority.c.o

src/bdd/cudd/cuddPriority.i: src/bdd/cudd/cuddPriority.c.i

.PHONY : src/bdd/cudd/cuddPriority.i

# target to preprocess a source file
src/bdd/cudd/cuddPriority.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddPriority.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddPriority.c.i
.PHONY : src/bdd/cudd/cuddPriority.c.i

src/bdd/cudd/cuddPriority.s: src/bdd/cudd/cuddPriority.c.s

.PHONY : src/bdd/cudd/cuddPriority.s

# target to generate assembly for a file
src/bdd/cudd/cuddPriority.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddPriority.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddPriority.c.s
.PHONY : src/bdd/cudd/cuddPriority.c.s

src/bdd/cudd/cuddRead.o: src/bdd/cudd/cuddRead.c.o

.PHONY : src/bdd/cudd/cuddRead.o

# target to build an object file
src/bdd/cudd/cuddRead.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddRead.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddRead.c.o
.PHONY : src/bdd/cudd/cuddRead.c.o

src/bdd/cudd/cuddRead.i: src/bdd/cudd/cuddRead.c.i

.PHONY : src/bdd/cudd/cuddRead.i

# target to preprocess a source file
src/bdd/cudd/cuddRead.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddRead.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddRead.c.i
.PHONY : src/bdd/cudd/cuddRead.c.i

src/bdd/cudd/cuddRead.s: src/bdd/cudd/cuddRead.c.s

.PHONY : src/bdd/cudd/cuddRead.s

# target to generate assembly for a file
src/bdd/cudd/cuddRead.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddRead.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddRead.c.s
.PHONY : src/bdd/cudd/cuddRead.c.s

src/bdd/cudd/cuddRef.o: src/bdd/cudd/cuddRef.c.o

.PHONY : src/bdd/cudd/cuddRef.o

# target to build an object file
src/bdd/cudd/cuddRef.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddRef.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddRef.c.o
.PHONY : src/bdd/cudd/cuddRef.c.o

src/bdd/cudd/cuddRef.i: src/bdd/cudd/cuddRef.c.i

.PHONY : src/bdd/cudd/cuddRef.i

# target to preprocess a source file
src/bdd/cudd/cuddRef.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddRef.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddRef.c.i
.PHONY : src/bdd/cudd/cuddRef.c.i

src/bdd/cudd/cuddRef.s: src/bdd/cudd/cuddRef.c.s

.PHONY : src/bdd/cudd/cuddRef.s

# target to generate assembly for a file
src/bdd/cudd/cuddRef.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddRef.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddRef.c.s
.PHONY : src/bdd/cudd/cuddRef.c.s

src/bdd/cudd/cuddReorder.o: src/bdd/cudd/cuddReorder.c.o

.PHONY : src/bdd/cudd/cuddReorder.o

# target to build an object file
src/bdd/cudd/cuddReorder.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddReorder.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddReorder.c.o
.PHONY : src/bdd/cudd/cuddReorder.c.o

src/bdd/cudd/cuddReorder.i: src/bdd/cudd/cuddReorder.c.i

.PHONY : src/bdd/cudd/cuddReorder.i

# target to preprocess a source file
src/bdd/cudd/cuddReorder.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddReorder.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddReorder.c.i
.PHONY : src/bdd/cudd/cuddReorder.c.i

src/bdd/cudd/cuddReorder.s: src/bdd/cudd/cuddReorder.c.s

.PHONY : src/bdd/cudd/cuddReorder.s

# target to generate assembly for a file
src/bdd/cudd/cuddReorder.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddReorder.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddReorder.c.s
.PHONY : src/bdd/cudd/cuddReorder.c.s

src/bdd/cudd/cuddSat.o: src/bdd/cudd/cuddSat.c.o

.PHONY : src/bdd/cudd/cuddSat.o

# target to build an object file
src/bdd/cudd/cuddSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSat.c.o
.PHONY : src/bdd/cudd/cuddSat.c.o

src/bdd/cudd/cuddSat.i: src/bdd/cudd/cuddSat.c.i

.PHONY : src/bdd/cudd/cuddSat.i

# target to preprocess a source file
src/bdd/cudd/cuddSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSat.c.i
.PHONY : src/bdd/cudd/cuddSat.c.i

src/bdd/cudd/cuddSat.s: src/bdd/cudd/cuddSat.c.s

.PHONY : src/bdd/cudd/cuddSat.s

# target to generate assembly for a file
src/bdd/cudd/cuddSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSat.c.s
.PHONY : src/bdd/cudd/cuddSat.c.s

src/bdd/cudd/cuddSign.o: src/bdd/cudd/cuddSign.c.o

.PHONY : src/bdd/cudd/cuddSign.o

# target to build an object file
src/bdd/cudd/cuddSign.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSign.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSign.c.o
.PHONY : src/bdd/cudd/cuddSign.c.o

src/bdd/cudd/cuddSign.i: src/bdd/cudd/cuddSign.c.i

.PHONY : src/bdd/cudd/cuddSign.i

# target to preprocess a source file
src/bdd/cudd/cuddSign.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSign.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSign.c.i
.PHONY : src/bdd/cudd/cuddSign.c.i

src/bdd/cudd/cuddSign.s: src/bdd/cudd/cuddSign.c.s

.PHONY : src/bdd/cudd/cuddSign.s

# target to generate assembly for a file
src/bdd/cudd/cuddSign.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSign.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSign.c.s
.PHONY : src/bdd/cudd/cuddSign.c.s

src/bdd/cudd/cuddSolve.o: src/bdd/cudd/cuddSolve.c.o

.PHONY : src/bdd/cudd/cuddSolve.o

# target to build an object file
src/bdd/cudd/cuddSolve.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSolve.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSolve.c.o
.PHONY : src/bdd/cudd/cuddSolve.c.o

src/bdd/cudd/cuddSolve.i: src/bdd/cudd/cuddSolve.c.i

.PHONY : src/bdd/cudd/cuddSolve.i

# target to preprocess a source file
src/bdd/cudd/cuddSolve.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSolve.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSolve.c.i
.PHONY : src/bdd/cudd/cuddSolve.c.i

src/bdd/cudd/cuddSolve.s: src/bdd/cudd/cuddSolve.c.s

.PHONY : src/bdd/cudd/cuddSolve.s

# target to generate assembly for a file
src/bdd/cudd/cuddSolve.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSolve.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSolve.c.s
.PHONY : src/bdd/cudd/cuddSolve.c.s

src/bdd/cudd/cuddSplit.o: src/bdd/cudd/cuddSplit.c.o

.PHONY : src/bdd/cudd/cuddSplit.o

# target to build an object file
src/bdd/cudd/cuddSplit.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSplit.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSplit.c.o
.PHONY : src/bdd/cudd/cuddSplit.c.o

src/bdd/cudd/cuddSplit.i: src/bdd/cudd/cuddSplit.c.i

.PHONY : src/bdd/cudd/cuddSplit.i

# target to preprocess a source file
src/bdd/cudd/cuddSplit.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSplit.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSplit.c.i
.PHONY : src/bdd/cudd/cuddSplit.c.i

src/bdd/cudd/cuddSplit.s: src/bdd/cudd/cuddSplit.c.s

.PHONY : src/bdd/cudd/cuddSplit.s

# target to generate assembly for a file
src/bdd/cudd/cuddSplit.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSplit.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSplit.c.s
.PHONY : src/bdd/cudd/cuddSplit.c.s

src/bdd/cudd/cuddSubsetHB.o: src/bdd/cudd/cuddSubsetHB.c.o

.PHONY : src/bdd/cudd/cuddSubsetHB.o

# target to build an object file
src/bdd/cudd/cuddSubsetHB.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSubsetHB.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSubsetHB.c.o
.PHONY : src/bdd/cudd/cuddSubsetHB.c.o

src/bdd/cudd/cuddSubsetHB.i: src/bdd/cudd/cuddSubsetHB.c.i

.PHONY : src/bdd/cudd/cuddSubsetHB.i

# target to preprocess a source file
src/bdd/cudd/cuddSubsetHB.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSubsetHB.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSubsetHB.c.i
.PHONY : src/bdd/cudd/cuddSubsetHB.c.i

src/bdd/cudd/cuddSubsetHB.s: src/bdd/cudd/cuddSubsetHB.c.s

.PHONY : src/bdd/cudd/cuddSubsetHB.s

# target to generate assembly for a file
src/bdd/cudd/cuddSubsetHB.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSubsetHB.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSubsetHB.c.s
.PHONY : src/bdd/cudd/cuddSubsetHB.c.s

src/bdd/cudd/cuddSubsetSP.o: src/bdd/cudd/cuddSubsetSP.c.o

.PHONY : src/bdd/cudd/cuddSubsetSP.o

# target to build an object file
src/bdd/cudd/cuddSubsetSP.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSubsetSP.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSubsetSP.c.o
.PHONY : src/bdd/cudd/cuddSubsetSP.c.o

src/bdd/cudd/cuddSubsetSP.i: src/bdd/cudd/cuddSubsetSP.c.i

.PHONY : src/bdd/cudd/cuddSubsetSP.i

# target to preprocess a source file
src/bdd/cudd/cuddSubsetSP.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSubsetSP.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSubsetSP.c.i
.PHONY : src/bdd/cudd/cuddSubsetSP.c.i

src/bdd/cudd/cuddSubsetSP.s: src/bdd/cudd/cuddSubsetSP.c.s

.PHONY : src/bdd/cudd/cuddSubsetSP.s

# target to generate assembly for a file
src/bdd/cudd/cuddSubsetSP.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSubsetSP.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSubsetSP.c.s
.PHONY : src/bdd/cudd/cuddSubsetSP.c.s

src/bdd/cudd/cuddSymmetry.o: src/bdd/cudd/cuddSymmetry.c.o

.PHONY : src/bdd/cudd/cuddSymmetry.o

# target to build an object file
src/bdd/cudd/cuddSymmetry.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSymmetry.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSymmetry.c.o
.PHONY : src/bdd/cudd/cuddSymmetry.c.o

src/bdd/cudd/cuddSymmetry.i: src/bdd/cudd/cuddSymmetry.c.i

.PHONY : src/bdd/cudd/cuddSymmetry.i

# target to preprocess a source file
src/bdd/cudd/cuddSymmetry.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSymmetry.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSymmetry.c.i
.PHONY : src/bdd/cudd/cuddSymmetry.c.i

src/bdd/cudd/cuddSymmetry.s: src/bdd/cudd/cuddSymmetry.c.s

.PHONY : src/bdd/cudd/cuddSymmetry.s

# target to generate assembly for a file
src/bdd/cudd/cuddSymmetry.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddSymmetry.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddSymmetry.c.s
.PHONY : src/bdd/cudd/cuddSymmetry.c.s

src/bdd/cudd/cuddTable.o: src/bdd/cudd/cuddTable.c.o

.PHONY : src/bdd/cudd/cuddTable.o

# target to build an object file
src/bdd/cudd/cuddTable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddTable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddTable.c.o
.PHONY : src/bdd/cudd/cuddTable.c.o

src/bdd/cudd/cuddTable.i: src/bdd/cudd/cuddTable.c.i

.PHONY : src/bdd/cudd/cuddTable.i

# target to preprocess a source file
src/bdd/cudd/cuddTable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddTable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddTable.c.i
.PHONY : src/bdd/cudd/cuddTable.c.i

src/bdd/cudd/cuddTable.s: src/bdd/cudd/cuddTable.c.s

.PHONY : src/bdd/cudd/cuddTable.s

# target to generate assembly for a file
src/bdd/cudd/cuddTable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddTable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddTable.c.s
.PHONY : src/bdd/cudd/cuddTable.c.s

src/bdd/cudd/cuddUtil.o: src/bdd/cudd/cuddUtil.c.o

.PHONY : src/bdd/cudd/cuddUtil.o

# target to build an object file
src/bdd/cudd/cuddUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddUtil.c.o
.PHONY : src/bdd/cudd/cuddUtil.c.o

src/bdd/cudd/cuddUtil.i: src/bdd/cudd/cuddUtil.c.i

.PHONY : src/bdd/cudd/cuddUtil.i

# target to preprocess a source file
src/bdd/cudd/cuddUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddUtil.c.i
.PHONY : src/bdd/cudd/cuddUtil.c.i

src/bdd/cudd/cuddUtil.s: src/bdd/cudd/cuddUtil.c.s

.PHONY : src/bdd/cudd/cuddUtil.s

# target to generate assembly for a file
src/bdd/cudd/cuddUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddUtil.c.s
.PHONY : src/bdd/cudd/cuddUtil.c.s

src/bdd/cudd/cuddWindow.o: src/bdd/cudd/cuddWindow.c.o

.PHONY : src/bdd/cudd/cuddWindow.o

# target to build an object file
src/bdd/cudd/cuddWindow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddWindow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddWindow.c.o
.PHONY : src/bdd/cudd/cuddWindow.c.o

src/bdd/cudd/cuddWindow.i: src/bdd/cudd/cuddWindow.c.i

.PHONY : src/bdd/cudd/cuddWindow.i

# target to preprocess a source file
src/bdd/cudd/cuddWindow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddWindow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddWindow.c.i
.PHONY : src/bdd/cudd/cuddWindow.c.i

src/bdd/cudd/cuddWindow.s: src/bdd/cudd/cuddWindow.c.s

.PHONY : src/bdd/cudd/cuddWindow.s

# target to generate assembly for a file
src/bdd/cudd/cuddWindow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddWindow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddWindow.c.s
.PHONY : src/bdd/cudd/cuddWindow.c.s

src/bdd/cudd/cuddZddCount.o: src/bdd/cudd/cuddZddCount.c.o

.PHONY : src/bdd/cudd/cuddZddCount.o

# target to build an object file
src/bdd/cudd/cuddZddCount.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddCount.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddCount.c.o
.PHONY : src/bdd/cudd/cuddZddCount.c.o

src/bdd/cudd/cuddZddCount.i: src/bdd/cudd/cuddZddCount.c.i

.PHONY : src/bdd/cudd/cuddZddCount.i

# target to preprocess a source file
src/bdd/cudd/cuddZddCount.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddCount.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddCount.c.i
.PHONY : src/bdd/cudd/cuddZddCount.c.i

src/bdd/cudd/cuddZddCount.s: src/bdd/cudd/cuddZddCount.c.s

.PHONY : src/bdd/cudd/cuddZddCount.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddCount.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddCount.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddCount.c.s
.PHONY : src/bdd/cudd/cuddZddCount.c.s

src/bdd/cudd/cuddZddFuncs.o: src/bdd/cudd/cuddZddFuncs.c.o

.PHONY : src/bdd/cudd/cuddZddFuncs.o

# target to build an object file
src/bdd/cudd/cuddZddFuncs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddFuncs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddFuncs.c.o
.PHONY : src/bdd/cudd/cuddZddFuncs.c.o

src/bdd/cudd/cuddZddFuncs.i: src/bdd/cudd/cuddZddFuncs.c.i

.PHONY : src/bdd/cudd/cuddZddFuncs.i

# target to preprocess a source file
src/bdd/cudd/cuddZddFuncs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddFuncs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddFuncs.c.i
.PHONY : src/bdd/cudd/cuddZddFuncs.c.i

src/bdd/cudd/cuddZddFuncs.s: src/bdd/cudd/cuddZddFuncs.c.s

.PHONY : src/bdd/cudd/cuddZddFuncs.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddFuncs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddFuncs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddFuncs.c.s
.PHONY : src/bdd/cudd/cuddZddFuncs.c.s

src/bdd/cudd/cuddZddGroup.o: src/bdd/cudd/cuddZddGroup.c.o

.PHONY : src/bdd/cudd/cuddZddGroup.o

# target to build an object file
src/bdd/cudd/cuddZddGroup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddGroup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddGroup.c.o
.PHONY : src/bdd/cudd/cuddZddGroup.c.o

src/bdd/cudd/cuddZddGroup.i: src/bdd/cudd/cuddZddGroup.c.i

.PHONY : src/bdd/cudd/cuddZddGroup.i

# target to preprocess a source file
src/bdd/cudd/cuddZddGroup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddGroup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddGroup.c.i
.PHONY : src/bdd/cudd/cuddZddGroup.c.i

src/bdd/cudd/cuddZddGroup.s: src/bdd/cudd/cuddZddGroup.c.s

.PHONY : src/bdd/cudd/cuddZddGroup.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddGroup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddGroup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddGroup.c.s
.PHONY : src/bdd/cudd/cuddZddGroup.c.s

src/bdd/cudd/cuddZddIsop.o: src/bdd/cudd/cuddZddIsop.c.o

.PHONY : src/bdd/cudd/cuddZddIsop.o

# target to build an object file
src/bdd/cudd/cuddZddIsop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddIsop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddIsop.c.o
.PHONY : src/bdd/cudd/cuddZddIsop.c.o

src/bdd/cudd/cuddZddIsop.i: src/bdd/cudd/cuddZddIsop.c.i

.PHONY : src/bdd/cudd/cuddZddIsop.i

# target to preprocess a source file
src/bdd/cudd/cuddZddIsop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddIsop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddIsop.c.i
.PHONY : src/bdd/cudd/cuddZddIsop.c.i

src/bdd/cudd/cuddZddIsop.s: src/bdd/cudd/cuddZddIsop.c.s

.PHONY : src/bdd/cudd/cuddZddIsop.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddIsop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddIsop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddIsop.c.s
.PHONY : src/bdd/cudd/cuddZddIsop.c.s

src/bdd/cudd/cuddZddLin.o: src/bdd/cudd/cuddZddLin.c.o

.PHONY : src/bdd/cudd/cuddZddLin.o

# target to build an object file
src/bdd/cudd/cuddZddLin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddLin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddLin.c.o
.PHONY : src/bdd/cudd/cuddZddLin.c.o

src/bdd/cudd/cuddZddLin.i: src/bdd/cudd/cuddZddLin.c.i

.PHONY : src/bdd/cudd/cuddZddLin.i

# target to preprocess a source file
src/bdd/cudd/cuddZddLin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddLin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddLin.c.i
.PHONY : src/bdd/cudd/cuddZddLin.c.i

src/bdd/cudd/cuddZddLin.s: src/bdd/cudd/cuddZddLin.c.s

.PHONY : src/bdd/cudd/cuddZddLin.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddLin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddLin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddLin.c.s
.PHONY : src/bdd/cudd/cuddZddLin.c.s

src/bdd/cudd/cuddZddMisc.o: src/bdd/cudd/cuddZddMisc.c.o

.PHONY : src/bdd/cudd/cuddZddMisc.o

# target to build an object file
src/bdd/cudd/cuddZddMisc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddMisc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddMisc.c.o
.PHONY : src/bdd/cudd/cuddZddMisc.c.o

src/bdd/cudd/cuddZddMisc.i: src/bdd/cudd/cuddZddMisc.c.i

.PHONY : src/bdd/cudd/cuddZddMisc.i

# target to preprocess a source file
src/bdd/cudd/cuddZddMisc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddMisc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddMisc.c.i
.PHONY : src/bdd/cudd/cuddZddMisc.c.i

src/bdd/cudd/cuddZddMisc.s: src/bdd/cudd/cuddZddMisc.c.s

.PHONY : src/bdd/cudd/cuddZddMisc.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddMisc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddMisc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddMisc.c.s
.PHONY : src/bdd/cudd/cuddZddMisc.c.s

src/bdd/cudd/cuddZddPort.o: src/bdd/cudd/cuddZddPort.c.o

.PHONY : src/bdd/cudd/cuddZddPort.o

# target to build an object file
src/bdd/cudd/cuddZddPort.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddPort.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddPort.c.o
.PHONY : src/bdd/cudd/cuddZddPort.c.o

src/bdd/cudd/cuddZddPort.i: src/bdd/cudd/cuddZddPort.c.i

.PHONY : src/bdd/cudd/cuddZddPort.i

# target to preprocess a source file
src/bdd/cudd/cuddZddPort.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddPort.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddPort.c.i
.PHONY : src/bdd/cudd/cuddZddPort.c.i

src/bdd/cudd/cuddZddPort.s: src/bdd/cudd/cuddZddPort.c.s

.PHONY : src/bdd/cudd/cuddZddPort.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddPort.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddPort.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddPort.c.s
.PHONY : src/bdd/cudd/cuddZddPort.c.s

src/bdd/cudd/cuddZddReord.o: src/bdd/cudd/cuddZddReord.c.o

.PHONY : src/bdd/cudd/cuddZddReord.o

# target to build an object file
src/bdd/cudd/cuddZddReord.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddReord.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddReord.c.o
.PHONY : src/bdd/cudd/cuddZddReord.c.o

src/bdd/cudd/cuddZddReord.i: src/bdd/cudd/cuddZddReord.c.i

.PHONY : src/bdd/cudd/cuddZddReord.i

# target to preprocess a source file
src/bdd/cudd/cuddZddReord.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddReord.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddReord.c.i
.PHONY : src/bdd/cudd/cuddZddReord.c.i

src/bdd/cudd/cuddZddReord.s: src/bdd/cudd/cuddZddReord.c.s

.PHONY : src/bdd/cudd/cuddZddReord.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddReord.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddReord.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddReord.c.s
.PHONY : src/bdd/cudd/cuddZddReord.c.s

src/bdd/cudd/cuddZddSetop.o: src/bdd/cudd/cuddZddSetop.c.o

.PHONY : src/bdd/cudd/cuddZddSetop.o

# target to build an object file
src/bdd/cudd/cuddZddSetop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddSetop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddSetop.c.o
.PHONY : src/bdd/cudd/cuddZddSetop.c.o

src/bdd/cudd/cuddZddSetop.i: src/bdd/cudd/cuddZddSetop.c.i

.PHONY : src/bdd/cudd/cuddZddSetop.i

# target to preprocess a source file
src/bdd/cudd/cuddZddSetop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddSetop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddSetop.c.i
.PHONY : src/bdd/cudd/cuddZddSetop.c.i

src/bdd/cudd/cuddZddSetop.s: src/bdd/cudd/cuddZddSetop.c.s

.PHONY : src/bdd/cudd/cuddZddSetop.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddSetop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddSetop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddSetop.c.s
.PHONY : src/bdd/cudd/cuddZddSetop.c.s

src/bdd/cudd/cuddZddSymm.o: src/bdd/cudd/cuddZddSymm.c.o

.PHONY : src/bdd/cudd/cuddZddSymm.o

# target to build an object file
src/bdd/cudd/cuddZddSymm.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddSymm.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddSymm.c.o
.PHONY : src/bdd/cudd/cuddZddSymm.c.o

src/bdd/cudd/cuddZddSymm.i: src/bdd/cudd/cuddZddSymm.c.i

.PHONY : src/bdd/cudd/cuddZddSymm.i

# target to preprocess a source file
src/bdd/cudd/cuddZddSymm.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddSymm.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddSymm.c.i
.PHONY : src/bdd/cudd/cuddZddSymm.c.i

src/bdd/cudd/cuddZddSymm.s: src/bdd/cudd/cuddZddSymm.c.s

.PHONY : src/bdd/cudd/cuddZddSymm.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddSymm.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddSymm.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddSymm.c.s
.PHONY : src/bdd/cudd/cuddZddSymm.c.s

src/bdd/cudd/cuddZddUtil.o: src/bdd/cudd/cuddZddUtil.c.o

.PHONY : src/bdd/cudd/cuddZddUtil.o

# target to build an object file
src/bdd/cudd/cuddZddUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddUtil.c.o
.PHONY : src/bdd/cudd/cuddZddUtil.c.o

src/bdd/cudd/cuddZddUtil.i: src/bdd/cudd/cuddZddUtil.c.i

.PHONY : src/bdd/cudd/cuddZddUtil.i

# target to preprocess a source file
src/bdd/cudd/cuddZddUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddUtil.c.i
.PHONY : src/bdd/cudd/cuddZddUtil.c.i

src/bdd/cudd/cuddZddUtil.s: src/bdd/cudd/cuddZddUtil.c.s

.PHONY : src/bdd/cudd/cuddZddUtil.s

# target to generate assembly for a file
src/bdd/cudd/cuddZddUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/cudd/cuddZddUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/cudd/cuddZddUtil.c.s
.PHONY : src/bdd/cudd/cuddZddUtil.c.s

src/bdd/dsd/dsdApi.o: src/bdd/dsd/dsdApi.c.o

.PHONY : src/bdd/dsd/dsdApi.o

# target to build an object file
src/bdd/dsd/dsdApi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdApi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdApi.c.o
.PHONY : src/bdd/dsd/dsdApi.c.o

src/bdd/dsd/dsdApi.i: src/bdd/dsd/dsdApi.c.i

.PHONY : src/bdd/dsd/dsdApi.i

# target to preprocess a source file
src/bdd/dsd/dsdApi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdApi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdApi.c.i
.PHONY : src/bdd/dsd/dsdApi.c.i

src/bdd/dsd/dsdApi.s: src/bdd/dsd/dsdApi.c.s

.PHONY : src/bdd/dsd/dsdApi.s

# target to generate assembly for a file
src/bdd/dsd/dsdApi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdApi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdApi.c.s
.PHONY : src/bdd/dsd/dsdApi.c.s

src/bdd/dsd/dsdCheck.o: src/bdd/dsd/dsdCheck.c.o

.PHONY : src/bdd/dsd/dsdCheck.o

# target to build an object file
src/bdd/dsd/dsdCheck.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdCheck.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdCheck.c.o
.PHONY : src/bdd/dsd/dsdCheck.c.o

src/bdd/dsd/dsdCheck.i: src/bdd/dsd/dsdCheck.c.i

.PHONY : src/bdd/dsd/dsdCheck.i

# target to preprocess a source file
src/bdd/dsd/dsdCheck.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdCheck.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdCheck.c.i
.PHONY : src/bdd/dsd/dsdCheck.c.i

src/bdd/dsd/dsdCheck.s: src/bdd/dsd/dsdCheck.c.s

.PHONY : src/bdd/dsd/dsdCheck.s

# target to generate assembly for a file
src/bdd/dsd/dsdCheck.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdCheck.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdCheck.c.s
.PHONY : src/bdd/dsd/dsdCheck.c.s

src/bdd/dsd/dsdLocal.o: src/bdd/dsd/dsdLocal.c.o

.PHONY : src/bdd/dsd/dsdLocal.o

# target to build an object file
src/bdd/dsd/dsdLocal.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdLocal.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdLocal.c.o
.PHONY : src/bdd/dsd/dsdLocal.c.o

src/bdd/dsd/dsdLocal.i: src/bdd/dsd/dsdLocal.c.i

.PHONY : src/bdd/dsd/dsdLocal.i

# target to preprocess a source file
src/bdd/dsd/dsdLocal.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdLocal.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdLocal.c.i
.PHONY : src/bdd/dsd/dsdLocal.c.i

src/bdd/dsd/dsdLocal.s: src/bdd/dsd/dsdLocal.c.s

.PHONY : src/bdd/dsd/dsdLocal.s

# target to generate assembly for a file
src/bdd/dsd/dsdLocal.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdLocal.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdLocal.c.s
.PHONY : src/bdd/dsd/dsdLocal.c.s

src/bdd/dsd/dsdMan.o: src/bdd/dsd/dsdMan.c.o

.PHONY : src/bdd/dsd/dsdMan.o

# target to build an object file
src/bdd/dsd/dsdMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdMan.c.o
.PHONY : src/bdd/dsd/dsdMan.c.o

src/bdd/dsd/dsdMan.i: src/bdd/dsd/dsdMan.c.i

.PHONY : src/bdd/dsd/dsdMan.i

# target to preprocess a source file
src/bdd/dsd/dsdMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdMan.c.i
.PHONY : src/bdd/dsd/dsdMan.c.i

src/bdd/dsd/dsdMan.s: src/bdd/dsd/dsdMan.c.s

.PHONY : src/bdd/dsd/dsdMan.s

# target to generate assembly for a file
src/bdd/dsd/dsdMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdMan.c.s
.PHONY : src/bdd/dsd/dsdMan.c.s

src/bdd/dsd/dsdProc.o: src/bdd/dsd/dsdProc.c.o

.PHONY : src/bdd/dsd/dsdProc.o

# target to build an object file
src/bdd/dsd/dsdProc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdProc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdProc.c.o
.PHONY : src/bdd/dsd/dsdProc.c.o

src/bdd/dsd/dsdProc.i: src/bdd/dsd/dsdProc.c.i

.PHONY : src/bdd/dsd/dsdProc.i

# target to preprocess a source file
src/bdd/dsd/dsdProc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdProc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdProc.c.i
.PHONY : src/bdd/dsd/dsdProc.c.i

src/bdd/dsd/dsdProc.s: src/bdd/dsd/dsdProc.c.s

.PHONY : src/bdd/dsd/dsdProc.s

# target to generate assembly for a file
src/bdd/dsd/dsdProc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdProc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdProc.c.s
.PHONY : src/bdd/dsd/dsdProc.c.s

src/bdd/dsd/dsdTree.o: src/bdd/dsd/dsdTree.c.o

.PHONY : src/bdd/dsd/dsdTree.o

# target to build an object file
src/bdd/dsd/dsdTree.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdTree.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdTree.c.o
.PHONY : src/bdd/dsd/dsdTree.c.o

src/bdd/dsd/dsdTree.i: src/bdd/dsd/dsdTree.c.i

.PHONY : src/bdd/dsd/dsdTree.i

# target to preprocess a source file
src/bdd/dsd/dsdTree.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdTree.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdTree.c.i
.PHONY : src/bdd/dsd/dsdTree.c.i

src/bdd/dsd/dsdTree.s: src/bdd/dsd/dsdTree.c.s

.PHONY : src/bdd/dsd/dsdTree.s

# target to generate assembly for a file
src/bdd/dsd/dsdTree.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/dsd/dsdTree.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/dsd/dsdTree.c.s
.PHONY : src/bdd/dsd/dsdTree.c.s

src/bdd/epd/epd.o: src/bdd/epd/epd.c.o

.PHONY : src/bdd/epd/epd.o

# target to build an object file
src/bdd/epd/epd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/epd/epd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/epd/epd.c.o
.PHONY : src/bdd/epd/epd.c.o

src/bdd/epd/epd.i: src/bdd/epd/epd.c.i

.PHONY : src/bdd/epd/epd.i

# target to preprocess a source file
src/bdd/epd/epd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/epd/epd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/epd/epd.c.i
.PHONY : src/bdd/epd/epd.c.i

src/bdd/epd/epd.s: src/bdd/epd/epd.c.s

.PHONY : src/bdd/epd/epd.s

# target to generate assembly for a file
src/bdd/epd/epd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/epd/epd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/epd/epd.c.s
.PHONY : src/bdd/epd/epd.c.s

src/bdd/extrab/extraBddAuto.o: src/bdd/extrab/extraBddAuto.c.o

.PHONY : src/bdd/extrab/extraBddAuto.o

# target to build an object file
src/bdd/extrab/extraBddAuto.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddAuto.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddAuto.c.o
.PHONY : src/bdd/extrab/extraBddAuto.c.o

src/bdd/extrab/extraBddAuto.i: src/bdd/extrab/extraBddAuto.c.i

.PHONY : src/bdd/extrab/extraBddAuto.i

# target to preprocess a source file
src/bdd/extrab/extraBddAuto.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddAuto.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddAuto.c.i
.PHONY : src/bdd/extrab/extraBddAuto.c.i

src/bdd/extrab/extraBddAuto.s: src/bdd/extrab/extraBddAuto.c.s

.PHONY : src/bdd/extrab/extraBddAuto.s

# target to generate assembly for a file
src/bdd/extrab/extraBddAuto.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddAuto.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddAuto.c.s
.PHONY : src/bdd/extrab/extraBddAuto.c.s

src/bdd/extrab/extraBddCas.o: src/bdd/extrab/extraBddCas.c.o

.PHONY : src/bdd/extrab/extraBddCas.o

# target to build an object file
src/bdd/extrab/extraBddCas.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddCas.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddCas.c.o
.PHONY : src/bdd/extrab/extraBddCas.c.o

src/bdd/extrab/extraBddCas.i: src/bdd/extrab/extraBddCas.c.i

.PHONY : src/bdd/extrab/extraBddCas.i

# target to preprocess a source file
src/bdd/extrab/extraBddCas.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddCas.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddCas.c.i
.PHONY : src/bdd/extrab/extraBddCas.c.i

src/bdd/extrab/extraBddCas.s: src/bdd/extrab/extraBddCas.c.s

.PHONY : src/bdd/extrab/extraBddCas.s

# target to generate assembly for a file
src/bdd/extrab/extraBddCas.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddCas.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddCas.c.s
.PHONY : src/bdd/extrab/extraBddCas.c.s

src/bdd/extrab/extraBddImage.o: src/bdd/extrab/extraBddImage.c.o

.PHONY : src/bdd/extrab/extraBddImage.o

# target to build an object file
src/bdd/extrab/extraBddImage.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddImage.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddImage.c.o
.PHONY : src/bdd/extrab/extraBddImage.c.o

src/bdd/extrab/extraBddImage.i: src/bdd/extrab/extraBddImage.c.i

.PHONY : src/bdd/extrab/extraBddImage.i

# target to preprocess a source file
src/bdd/extrab/extraBddImage.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddImage.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddImage.c.i
.PHONY : src/bdd/extrab/extraBddImage.c.i

src/bdd/extrab/extraBddImage.s: src/bdd/extrab/extraBddImage.c.s

.PHONY : src/bdd/extrab/extraBddImage.s

# target to generate assembly for a file
src/bdd/extrab/extraBddImage.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddImage.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddImage.c.s
.PHONY : src/bdd/extrab/extraBddImage.c.s

src/bdd/extrab/extraBddKmap.o: src/bdd/extrab/extraBddKmap.c.o

.PHONY : src/bdd/extrab/extraBddKmap.o

# target to build an object file
src/bdd/extrab/extraBddKmap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddKmap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddKmap.c.o
.PHONY : src/bdd/extrab/extraBddKmap.c.o

src/bdd/extrab/extraBddKmap.i: src/bdd/extrab/extraBddKmap.c.i

.PHONY : src/bdd/extrab/extraBddKmap.i

# target to preprocess a source file
src/bdd/extrab/extraBddKmap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddKmap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddKmap.c.i
.PHONY : src/bdd/extrab/extraBddKmap.c.i

src/bdd/extrab/extraBddKmap.s: src/bdd/extrab/extraBddKmap.c.s

.PHONY : src/bdd/extrab/extraBddKmap.s

# target to generate assembly for a file
src/bdd/extrab/extraBddKmap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddKmap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddKmap.c.s
.PHONY : src/bdd/extrab/extraBddKmap.c.s

src/bdd/extrab/extraBddMisc.o: src/bdd/extrab/extraBddMisc.c.o

.PHONY : src/bdd/extrab/extraBddMisc.o

# target to build an object file
src/bdd/extrab/extraBddMisc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddMisc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddMisc.c.o
.PHONY : src/bdd/extrab/extraBddMisc.c.o

src/bdd/extrab/extraBddMisc.i: src/bdd/extrab/extraBddMisc.c.i

.PHONY : src/bdd/extrab/extraBddMisc.i

# target to preprocess a source file
src/bdd/extrab/extraBddMisc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddMisc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddMisc.c.i
.PHONY : src/bdd/extrab/extraBddMisc.c.i

src/bdd/extrab/extraBddMisc.s: src/bdd/extrab/extraBddMisc.c.s

.PHONY : src/bdd/extrab/extraBddMisc.s

# target to generate assembly for a file
src/bdd/extrab/extraBddMisc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddMisc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddMisc.c.s
.PHONY : src/bdd/extrab/extraBddMisc.c.s

src/bdd/extrab/extraBddSymm.o: src/bdd/extrab/extraBddSymm.c.o

.PHONY : src/bdd/extrab/extraBddSymm.o

# target to build an object file
src/bdd/extrab/extraBddSymm.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddSymm.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddSymm.c.o
.PHONY : src/bdd/extrab/extraBddSymm.c.o

src/bdd/extrab/extraBddSymm.i: src/bdd/extrab/extraBddSymm.c.i

.PHONY : src/bdd/extrab/extraBddSymm.i

# target to preprocess a source file
src/bdd/extrab/extraBddSymm.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddSymm.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddSymm.c.i
.PHONY : src/bdd/extrab/extraBddSymm.c.i

src/bdd/extrab/extraBddSymm.s: src/bdd/extrab/extraBddSymm.c.s

.PHONY : src/bdd/extrab/extraBddSymm.s

# target to generate assembly for a file
src/bdd/extrab/extraBddSymm.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddSymm.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddSymm.c.s
.PHONY : src/bdd/extrab/extraBddSymm.c.s

src/bdd/extrab/extraBddThresh.o: src/bdd/extrab/extraBddThresh.c.o

.PHONY : src/bdd/extrab/extraBddThresh.o

# target to build an object file
src/bdd/extrab/extraBddThresh.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddThresh.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddThresh.c.o
.PHONY : src/bdd/extrab/extraBddThresh.c.o

src/bdd/extrab/extraBddThresh.i: src/bdd/extrab/extraBddThresh.c.i

.PHONY : src/bdd/extrab/extraBddThresh.i

# target to preprocess a source file
src/bdd/extrab/extraBddThresh.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddThresh.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddThresh.c.i
.PHONY : src/bdd/extrab/extraBddThresh.c.i

src/bdd/extrab/extraBddThresh.s: src/bdd/extrab/extraBddThresh.c.s

.PHONY : src/bdd/extrab/extraBddThresh.s

# target to generate assembly for a file
src/bdd/extrab/extraBddThresh.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddThresh.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddThresh.c.s
.PHONY : src/bdd/extrab/extraBddThresh.c.s

src/bdd/extrab/extraBddTime.o: src/bdd/extrab/extraBddTime.c.o

.PHONY : src/bdd/extrab/extraBddTime.o

# target to build an object file
src/bdd/extrab/extraBddTime.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddTime.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddTime.c.o
.PHONY : src/bdd/extrab/extraBddTime.c.o

src/bdd/extrab/extraBddTime.i: src/bdd/extrab/extraBddTime.c.i

.PHONY : src/bdd/extrab/extraBddTime.i

# target to preprocess a source file
src/bdd/extrab/extraBddTime.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddTime.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddTime.c.i
.PHONY : src/bdd/extrab/extraBddTime.c.i

src/bdd/extrab/extraBddTime.s: src/bdd/extrab/extraBddTime.c.s

.PHONY : src/bdd/extrab/extraBddTime.s

# target to generate assembly for a file
src/bdd/extrab/extraBddTime.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddTime.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddTime.c.s
.PHONY : src/bdd/extrab/extraBddTime.c.s

src/bdd/extrab/extraBddUnate.o: src/bdd/extrab/extraBddUnate.c.o

.PHONY : src/bdd/extrab/extraBddUnate.o

# target to build an object file
src/bdd/extrab/extraBddUnate.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddUnate.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddUnate.c.o
.PHONY : src/bdd/extrab/extraBddUnate.c.o

src/bdd/extrab/extraBddUnate.i: src/bdd/extrab/extraBddUnate.c.i

.PHONY : src/bdd/extrab/extraBddUnate.i

# target to preprocess a source file
src/bdd/extrab/extraBddUnate.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddUnate.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddUnate.c.i
.PHONY : src/bdd/extrab/extraBddUnate.c.i

src/bdd/extrab/extraBddUnate.s: src/bdd/extrab/extraBddUnate.c.s

.PHONY : src/bdd/extrab/extraBddUnate.s

# target to generate assembly for a file
src/bdd/extrab/extraBddUnate.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/extrab/extraBddUnate.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/extrab/extraBddUnate.c.s
.PHONY : src/bdd/extrab/extraBddUnate.c.s

src/bdd/llb/llb1Cluster.o: src/bdd/llb/llb1Cluster.c.o

.PHONY : src/bdd/llb/llb1Cluster.o

# target to build an object file
src/bdd/llb/llb1Cluster.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Cluster.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Cluster.c.o
.PHONY : src/bdd/llb/llb1Cluster.c.o

src/bdd/llb/llb1Cluster.i: src/bdd/llb/llb1Cluster.c.i

.PHONY : src/bdd/llb/llb1Cluster.i

# target to preprocess a source file
src/bdd/llb/llb1Cluster.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Cluster.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Cluster.c.i
.PHONY : src/bdd/llb/llb1Cluster.c.i

src/bdd/llb/llb1Cluster.s: src/bdd/llb/llb1Cluster.c.s

.PHONY : src/bdd/llb/llb1Cluster.s

# target to generate assembly for a file
src/bdd/llb/llb1Cluster.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Cluster.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Cluster.c.s
.PHONY : src/bdd/llb/llb1Cluster.c.s

src/bdd/llb/llb1Constr.o: src/bdd/llb/llb1Constr.c.o

.PHONY : src/bdd/llb/llb1Constr.o

# target to build an object file
src/bdd/llb/llb1Constr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Constr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Constr.c.o
.PHONY : src/bdd/llb/llb1Constr.c.o

src/bdd/llb/llb1Constr.i: src/bdd/llb/llb1Constr.c.i

.PHONY : src/bdd/llb/llb1Constr.i

# target to preprocess a source file
src/bdd/llb/llb1Constr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Constr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Constr.c.i
.PHONY : src/bdd/llb/llb1Constr.c.i

src/bdd/llb/llb1Constr.s: src/bdd/llb/llb1Constr.c.s

.PHONY : src/bdd/llb/llb1Constr.s

# target to generate assembly for a file
src/bdd/llb/llb1Constr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Constr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Constr.c.s
.PHONY : src/bdd/llb/llb1Constr.c.s

src/bdd/llb/llb1Core.o: src/bdd/llb/llb1Core.c.o

.PHONY : src/bdd/llb/llb1Core.o

# target to build an object file
src/bdd/llb/llb1Core.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Core.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Core.c.o
.PHONY : src/bdd/llb/llb1Core.c.o

src/bdd/llb/llb1Core.i: src/bdd/llb/llb1Core.c.i

.PHONY : src/bdd/llb/llb1Core.i

# target to preprocess a source file
src/bdd/llb/llb1Core.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Core.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Core.c.i
.PHONY : src/bdd/llb/llb1Core.c.i

src/bdd/llb/llb1Core.s: src/bdd/llb/llb1Core.c.s

.PHONY : src/bdd/llb/llb1Core.s

# target to generate assembly for a file
src/bdd/llb/llb1Core.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Core.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Core.c.s
.PHONY : src/bdd/llb/llb1Core.c.s

src/bdd/llb/llb1Group.o: src/bdd/llb/llb1Group.c.o

.PHONY : src/bdd/llb/llb1Group.o

# target to build an object file
src/bdd/llb/llb1Group.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Group.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Group.c.o
.PHONY : src/bdd/llb/llb1Group.c.o

src/bdd/llb/llb1Group.i: src/bdd/llb/llb1Group.c.i

.PHONY : src/bdd/llb/llb1Group.i

# target to preprocess a source file
src/bdd/llb/llb1Group.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Group.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Group.c.i
.PHONY : src/bdd/llb/llb1Group.c.i

src/bdd/llb/llb1Group.s: src/bdd/llb/llb1Group.c.s

.PHONY : src/bdd/llb/llb1Group.s

# target to generate assembly for a file
src/bdd/llb/llb1Group.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Group.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Group.c.s
.PHONY : src/bdd/llb/llb1Group.c.s

src/bdd/llb/llb1Hint.o: src/bdd/llb/llb1Hint.c.o

.PHONY : src/bdd/llb/llb1Hint.o

# target to build an object file
src/bdd/llb/llb1Hint.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Hint.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Hint.c.o
.PHONY : src/bdd/llb/llb1Hint.c.o

src/bdd/llb/llb1Hint.i: src/bdd/llb/llb1Hint.c.i

.PHONY : src/bdd/llb/llb1Hint.i

# target to preprocess a source file
src/bdd/llb/llb1Hint.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Hint.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Hint.c.i
.PHONY : src/bdd/llb/llb1Hint.c.i

src/bdd/llb/llb1Hint.s: src/bdd/llb/llb1Hint.c.s

.PHONY : src/bdd/llb/llb1Hint.s

# target to generate assembly for a file
src/bdd/llb/llb1Hint.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Hint.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Hint.c.s
.PHONY : src/bdd/llb/llb1Hint.c.s

src/bdd/llb/llb1Man.o: src/bdd/llb/llb1Man.c.o

.PHONY : src/bdd/llb/llb1Man.o

# target to build an object file
src/bdd/llb/llb1Man.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Man.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Man.c.o
.PHONY : src/bdd/llb/llb1Man.c.o

src/bdd/llb/llb1Man.i: src/bdd/llb/llb1Man.c.i

.PHONY : src/bdd/llb/llb1Man.i

# target to preprocess a source file
src/bdd/llb/llb1Man.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Man.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Man.c.i
.PHONY : src/bdd/llb/llb1Man.c.i

src/bdd/llb/llb1Man.s: src/bdd/llb/llb1Man.c.s

.PHONY : src/bdd/llb/llb1Man.s

# target to generate assembly for a file
src/bdd/llb/llb1Man.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Man.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Man.c.s
.PHONY : src/bdd/llb/llb1Man.c.s

src/bdd/llb/llb1Matrix.o: src/bdd/llb/llb1Matrix.c.o

.PHONY : src/bdd/llb/llb1Matrix.o

# target to build an object file
src/bdd/llb/llb1Matrix.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Matrix.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Matrix.c.o
.PHONY : src/bdd/llb/llb1Matrix.c.o

src/bdd/llb/llb1Matrix.i: src/bdd/llb/llb1Matrix.c.i

.PHONY : src/bdd/llb/llb1Matrix.i

# target to preprocess a source file
src/bdd/llb/llb1Matrix.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Matrix.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Matrix.c.i
.PHONY : src/bdd/llb/llb1Matrix.c.i

src/bdd/llb/llb1Matrix.s: src/bdd/llb/llb1Matrix.c.s

.PHONY : src/bdd/llb/llb1Matrix.s

# target to generate assembly for a file
src/bdd/llb/llb1Matrix.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Matrix.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Matrix.c.s
.PHONY : src/bdd/llb/llb1Matrix.c.s

src/bdd/llb/llb1Pivot.o: src/bdd/llb/llb1Pivot.c.o

.PHONY : src/bdd/llb/llb1Pivot.o

# target to build an object file
src/bdd/llb/llb1Pivot.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Pivot.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Pivot.c.o
.PHONY : src/bdd/llb/llb1Pivot.c.o

src/bdd/llb/llb1Pivot.i: src/bdd/llb/llb1Pivot.c.i

.PHONY : src/bdd/llb/llb1Pivot.i

# target to preprocess a source file
src/bdd/llb/llb1Pivot.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Pivot.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Pivot.c.i
.PHONY : src/bdd/llb/llb1Pivot.c.i

src/bdd/llb/llb1Pivot.s: src/bdd/llb/llb1Pivot.c.s

.PHONY : src/bdd/llb/llb1Pivot.s

# target to generate assembly for a file
src/bdd/llb/llb1Pivot.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Pivot.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Pivot.c.s
.PHONY : src/bdd/llb/llb1Pivot.c.s

src/bdd/llb/llb1Reach.o: src/bdd/llb/llb1Reach.c.o

.PHONY : src/bdd/llb/llb1Reach.o

# target to build an object file
src/bdd/llb/llb1Reach.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Reach.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Reach.c.o
.PHONY : src/bdd/llb/llb1Reach.c.o

src/bdd/llb/llb1Reach.i: src/bdd/llb/llb1Reach.c.i

.PHONY : src/bdd/llb/llb1Reach.i

# target to preprocess a source file
src/bdd/llb/llb1Reach.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Reach.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Reach.c.i
.PHONY : src/bdd/llb/llb1Reach.c.i

src/bdd/llb/llb1Reach.s: src/bdd/llb/llb1Reach.c.s

.PHONY : src/bdd/llb/llb1Reach.s

# target to generate assembly for a file
src/bdd/llb/llb1Reach.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Reach.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Reach.c.s
.PHONY : src/bdd/llb/llb1Reach.c.s

src/bdd/llb/llb1Sched.o: src/bdd/llb/llb1Sched.c.o

.PHONY : src/bdd/llb/llb1Sched.o

# target to build an object file
src/bdd/llb/llb1Sched.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Sched.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Sched.c.o
.PHONY : src/bdd/llb/llb1Sched.c.o

src/bdd/llb/llb1Sched.i: src/bdd/llb/llb1Sched.c.i

.PHONY : src/bdd/llb/llb1Sched.i

# target to preprocess a source file
src/bdd/llb/llb1Sched.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Sched.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Sched.c.i
.PHONY : src/bdd/llb/llb1Sched.c.i

src/bdd/llb/llb1Sched.s: src/bdd/llb/llb1Sched.c.s

.PHONY : src/bdd/llb/llb1Sched.s

# target to generate assembly for a file
src/bdd/llb/llb1Sched.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb1Sched.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb1Sched.c.s
.PHONY : src/bdd/llb/llb1Sched.c.s

src/bdd/llb/llb2Bad.o: src/bdd/llb/llb2Bad.c.o

.PHONY : src/bdd/llb/llb2Bad.o

# target to build an object file
src/bdd/llb/llb2Bad.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Bad.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Bad.c.o
.PHONY : src/bdd/llb/llb2Bad.c.o

src/bdd/llb/llb2Bad.i: src/bdd/llb/llb2Bad.c.i

.PHONY : src/bdd/llb/llb2Bad.i

# target to preprocess a source file
src/bdd/llb/llb2Bad.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Bad.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Bad.c.i
.PHONY : src/bdd/llb/llb2Bad.c.i

src/bdd/llb/llb2Bad.s: src/bdd/llb/llb2Bad.c.s

.PHONY : src/bdd/llb/llb2Bad.s

# target to generate assembly for a file
src/bdd/llb/llb2Bad.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Bad.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Bad.c.s
.PHONY : src/bdd/llb/llb2Bad.c.s

src/bdd/llb/llb2Core.o: src/bdd/llb/llb2Core.c.o

.PHONY : src/bdd/llb/llb2Core.o

# target to build an object file
src/bdd/llb/llb2Core.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Core.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Core.c.o
.PHONY : src/bdd/llb/llb2Core.c.o

src/bdd/llb/llb2Core.i: src/bdd/llb/llb2Core.c.i

.PHONY : src/bdd/llb/llb2Core.i

# target to preprocess a source file
src/bdd/llb/llb2Core.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Core.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Core.c.i
.PHONY : src/bdd/llb/llb2Core.c.i

src/bdd/llb/llb2Core.s: src/bdd/llb/llb2Core.c.s

.PHONY : src/bdd/llb/llb2Core.s

# target to generate assembly for a file
src/bdd/llb/llb2Core.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Core.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Core.c.s
.PHONY : src/bdd/llb/llb2Core.c.s

src/bdd/llb/llb2Driver.o: src/bdd/llb/llb2Driver.c.o

.PHONY : src/bdd/llb/llb2Driver.o

# target to build an object file
src/bdd/llb/llb2Driver.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Driver.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Driver.c.o
.PHONY : src/bdd/llb/llb2Driver.c.o

src/bdd/llb/llb2Driver.i: src/bdd/llb/llb2Driver.c.i

.PHONY : src/bdd/llb/llb2Driver.i

# target to preprocess a source file
src/bdd/llb/llb2Driver.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Driver.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Driver.c.i
.PHONY : src/bdd/llb/llb2Driver.c.i

src/bdd/llb/llb2Driver.s: src/bdd/llb/llb2Driver.c.s

.PHONY : src/bdd/llb/llb2Driver.s

# target to generate assembly for a file
src/bdd/llb/llb2Driver.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Driver.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Driver.c.s
.PHONY : src/bdd/llb/llb2Driver.c.s

src/bdd/llb/llb2Dump.o: src/bdd/llb/llb2Dump.c.o

.PHONY : src/bdd/llb/llb2Dump.o

# target to build an object file
src/bdd/llb/llb2Dump.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Dump.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Dump.c.o
.PHONY : src/bdd/llb/llb2Dump.c.o

src/bdd/llb/llb2Dump.i: src/bdd/llb/llb2Dump.c.i

.PHONY : src/bdd/llb/llb2Dump.i

# target to preprocess a source file
src/bdd/llb/llb2Dump.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Dump.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Dump.c.i
.PHONY : src/bdd/llb/llb2Dump.c.i

src/bdd/llb/llb2Dump.s: src/bdd/llb/llb2Dump.c.s

.PHONY : src/bdd/llb/llb2Dump.s

# target to generate assembly for a file
src/bdd/llb/llb2Dump.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Dump.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Dump.c.s
.PHONY : src/bdd/llb/llb2Dump.c.s

src/bdd/llb/llb2Flow.o: src/bdd/llb/llb2Flow.c.o

.PHONY : src/bdd/llb/llb2Flow.o

# target to build an object file
src/bdd/llb/llb2Flow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Flow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Flow.c.o
.PHONY : src/bdd/llb/llb2Flow.c.o

src/bdd/llb/llb2Flow.i: src/bdd/llb/llb2Flow.c.i

.PHONY : src/bdd/llb/llb2Flow.i

# target to preprocess a source file
src/bdd/llb/llb2Flow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Flow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Flow.c.i
.PHONY : src/bdd/llb/llb2Flow.c.i

src/bdd/llb/llb2Flow.s: src/bdd/llb/llb2Flow.c.s

.PHONY : src/bdd/llb/llb2Flow.s

# target to generate assembly for a file
src/bdd/llb/llb2Flow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Flow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Flow.c.s
.PHONY : src/bdd/llb/llb2Flow.c.s

src/bdd/llb/llb2Image.o: src/bdd/llb/llb2Image.c.o

.PHONY : src/bdd/llb/llb2Image.o

# target to build an object file
src/bdd/llb/llb2Image.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Image.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Image.c.o
.PHONY : src/bdd/llb/llb2Image.c.o

src/bdd/llb/llb2Image.i: src/bdd/llb/llb2Image.c.i

.PHONY : src/bdd/llb/llb2Image.i

# target to preprocess a source file
src/bdd/llb/llb2Image.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Image.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Image.c.i
.PHONY : src/bdd/llb/llb2Image.c.i

src/bdd/llb/llb2Image.s: src/bdd/llb/llb2Image.c.s

.PHONY : src/bdd/llb/llb2Image.s

# target to generate assembly for a file
src/bdd/llb/llb2Image.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb2Image.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb2Image.c.s
.PHONY : src/bdd/llb/llb2Image.c.s

src/bdd/llb/llb3Image.o: src/bdd/llb/llb3Image.c.o

.PHONY : src/bdd/llb/llb3Image.o

# target to build an object file
src/bdd/llb/llb3Image.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb3Image.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb3Image.c.o
.PHONY : src/bdd/llb/llb3Image.c.o

src/bdd/llb/llb3Image.i: src/bdd/llb/llb3Image.c.i

.PHONY : src/bdd/llb/llb3Image.i

# target to preprocess a source file
src/bdd/llb/llb3Image.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb3Image.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb3Image.c.i
.PHONY : src/bdd/llb/llb3Image.c.i

src/bdd/llb/llb3Image.s: src/bdd/llb/llb3Image.c.s

.PHONY : src/bdd/llb/llb3Image.s

# target to generate assembly for a file
src/bdd/llb/llb3Image.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb3Image.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb3Image.c.s
.PHONY : src/bdd/llb/llb3Image.c.s

src/bdd/llb/llb3Nonlin.o: src/bdd/llb/llb3Nonlin.c.o

.PHONY : src/bdd/llb/llb3Nonlin.o

# target to build an object file
src/bdd/llb/llb3Nonlin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb3Nonlin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb3Nonlin.c.o
.PHONY : src/bdd/llb/llb3Nonlin.c.o

src/bdd/llb/llb3Nonlin.i: src/bdd/llb/llb3Nonlin.c.i

.PHONY : src/bdd/llb/llb3Nonlin.i

# target to preprocess a source file
src/bdd/llb/llb3Nonlin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb3Nonlin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb3Nonlin.c.i
.PHONY : src/bdd/llb/llb3Nonlin.c.i

src/bdd/llb/llb3Nonlin.s: src/bdd/llb/llb3Nonlin.c.s

.PHONY : src/bdd/llb/llb3Nonlin.s

# target to generate assembly for a file
src/bdd/llb/llb3Nonlin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb3Nonlin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb3Nonlin.c.s
.PHONY : src/bdd/llb/llb3Nonlin.c.s

src/bdd/llb/llb4Cex.o: src/bdd/llb/llb4Cex.c.o

.PHONY : src/bdd/llb/llb4Cex.o

# target to build an object file
src/bdd/llb/llb4Cex.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Cex.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Cex.c.o
.PHONY : src/bdd/llb/llb4Cex.c.o

src/bdd/llb/llb4Cex.i: src/bdd/llb/llb4Cex.c.i

.PHONY : src/bdd/llb/llb4Cex.i

# target to preprocess a source file
src/bdd/llb/llb4Cex.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Cex.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Cex.c.i
.PHONY : src/bdd/llb/llb4Cex.c.i

src/bdd/llb/llb4Cex.s: src/bdd/llb/llb4Cex.c.s

.PHONY : src/bdd/llb/llb4Cex.s

# target to generate assembly for a file
src/bdd/llb/llb4Cex.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Cex.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Cex.c.s
.PHONY : src/bdd/llb/llb4Cex.c.s

src/bdd/llb/llb4Image.o: src/bdd/llb/llb4Image.c.o

.PHONY : src/bdd/llb/llb4Image.o

# target to build an object file
src/bdd/llb/llb4Image.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Image.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Image.c.o
.PHONY : src/bdd/llb/llb4Image.c.o

src/bdd/llb/llb4Image.i: src/bdd/llb/llb4Image.c.i

.PHONY : src/bdd/llb/llb4Image.i

# target to preprocess a source file
src/bdd/llb/llb4Image.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Image.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Image.c.i
.PHONY : src/bdd/llb/llb4Image.c.i

src/bdd/llb/llb4Image.s: src/bdd/llb/llb4Image.c.s

.PHONY : src/bdd/llb/llb4Image.s

# target to generate assembly for a file
src/bdd/llb/llb4Image.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Image.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Image.c.s
.PHONY : src/bdd/llb/llb4Image.c.s

src/bdd/llb/llb4Nonlin.o: src/bdd/llb/llb4Nonlin.c.o

.PHONY : src/bdd/llb/llb4Nonlin.o

# target to build an object file
src/bdd/llb/llb4Nonlin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Nonlin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Nonlin.c.o
.PHONY : src/bdd/llb/llb4Nonlin.c.o

src/bdd/llb/llb4Nonlin.i: src/bdd/llb/llb4Nonlin.c.i

.PHONY : src/bdd/llb/llb4Nonlin.i

# target to preprocess a source file
src/bdd/llb/llb4Nonlin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Nonlin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Nonlin.c.i
.PHONY : src/bdd/llb/llb4Nonlin.c.i

src/bdd/llb/llb4Nonlin.s: src/bdd/llb/llb4Nonlin.c.s

.PHONY : src/bdd/llb/llb4Nonlin.s

# target to generate assembly for a file
src/bdd/llb/llb4Nonlin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Nonlin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Nonlin.c.s
.PHONY : src/bdd/llb/llb4Nonlin.c.s

src/bdd/llb/llb4Sweep.o: src/bdd/llb/llb4Sweep.c.o

.PHONY : src/bdd/llb/llb4Sweep.o

# target to build an object file
src/bdd/llb/llb4Sweep.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Sweep.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Sweep.c.o
.PHONY : src/bdd/llb/llb4Sweep.c.o

src/bdd/llb/llb4Sweep.i: src/bdd/llb/llb4Sweep.c.i

.PHONY : src/bdd/llb/llb4Sweep.i

# target to preprocess a source file
src/bdd/llb/llb4Sweep.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Sweep.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Sweep.c.i
.PHONY : src/bdd/llb/llb4Sweep.c.i

src/bdd/llb/llb4Sweep.s: src/bdd/llb/llb4Sweep.c.s

.PHONY : src/bdd/llb/llb4Sweep.s

# target to generate assembly for a file
src/bdd/llb/llb4Sweep.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/llb/llb4Sweep.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/llb/llb4Sweep.c.s
.PHONY : src/bdd/llb/llb4Sweep.c.s

src/bdd/mtr/mtrBasic.o: src/bdd/mtr/mtrBasic.c.o

.PHONY : src/bdd/mtr/mtrBasic.o

# target to build an object file
src/bdd/mtr/mtrBasic.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/mtr/mtrBasic.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/mtr/mtrBasic.c.o
.PHONY : src/bdd/mtr/mtrBasic.c.o

src/bdd/mtr/mtrBasic.i: src/bdd/mtr/mtrBasic.c.i

.PHONY : src/bdd/mtr/mtrBasic.i

# target to preprocess a source file
src/bdd/mtr/mtrBasic.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/mtr/mtrBasic.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/mtr/mtrBasic.c.i
.PHONY : src/bdd/mtr/mtrBasic.c.i

src/bdd/mtr/mtrBasic.s: src/bdd/mtr/mtrBasic.c.s

.PHONY : src/bdd/mtr/mtrBasic.s

# target to generate assembly for a file
src/bdd/mtr/mtrBasic.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/mtr/mtrBasic.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/mtr/mtrBasic.c.s
.PHONY : src/bdd/mtr/mtrBasic.c.s

src/bdd/mtr/mtrGroup.o: src/bdd/mtr/mtrGroup.c.o

.PHONY : src/bdd/mtr/mtrGroup.o

# target to build an object file
src/bdd/mtr/mtrGroup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/mtr/mtrGroup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/mtr/mtrGroup.c.o
.PHONY : src/bdd/mtr/mtrGroup.c.o

src/bdd/mtr/mtrGroup.i: src/bdd/mtr/mtrGroup.c.i

.PHONY : src/bdd/mtr/mtrGroup.i

# target to preprocess a source file
src/bdd/mtr/mtrGroup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/mtr/mtrGroup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/mtr/mtrGroup.c.i
.PHONY : src/bdd/mtr/mtrGroup.c.i

src/bdd/mtr/mtrGroup.s: src/bdd/mtr/mtrGroup.c.s

.PHONY : src/bdd/mtr/mtrGroup.s

# target to generate assembly for a file
src/bdd/mtr/mtrGroup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/mtr/mtrGroup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/mtr/mtrGroup.c.s
.PHONY : src/bdd/mtr/mtrGroup.c.s

src/bdd/reo/reoApi.o: src/bdd/reo/reoApi.c.o

.PHONY : src/bdd/reo/reoApi.o

# target to build an object file
src/bdd/reo/reoApi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoApi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoApi.c.o
.PHONY : src/bdd/reo/reoApi.c.o

src/bdd/reo/reoApi.i: src/bdd/reo/reoApi.c.i

.PHONY : src/bdd/reo/reoApi.i

# target to preprocess a source file
src/bdd/reo/reoApi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoApi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoApi.c.i
.PHONY : src/bdd/reo/reoApi.c.i

src/bdd/reo/reoApi.s: src/bdd/reo/reoApi.c.s

.PHONY : src/bdd/reo/reoApi.s

# target to generate assembly for a file
src/bdd/reo/reoApi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoApi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoApi.c.s
.PHONY : src/bdd/reo/reoApi.c.s

src/bdd/reo/reoCore.o: src/bdd/reo/reoCore.c.o

.PHONY : src/bdd/reo/reoCore.o

# target to build an object file
src/bdd/reo/reoCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoCore.c.o
.PHONY : src/bdd/reo/reoCore.c.o

src/bdd/reo/reoCore.i: src/bdd/reo/reoCore.c.i

.PHONY : src/bdd/reo/reoCore.i

# target to preprocess a source file
src/bdd/reo/reoCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoCore.c.i
.PHONY : src/bdd/reo/reoCore.c.i

src/bdd/reo/reoCore.s: src/bdd/reo/reoCore.c.s

.PHONY : src/bdd/reo/reoCore.s

# target to generate assembly for a file
src/bdd/reo/reoCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoCore.c.s
.PHONY : src/bdd/reo/reoCore.c.s

src/bdd/reo/reoProfile.o: src/bdd/reo/reoProfile.c.o

.PHONY : src/bdd/reo/reoProfile.o

# target to build an object file
src/bdd/reo/reoProfile.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoProfile.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoProfile.c.o
.PHONY : src/bdd/reo/reoProfile.c.o

src/bdd/reo/reoProfile.i: src/bdd/reo/reoProfile.c.i

.PHONY : src/bdd/reo/reoProfile.i

# target to preprocess a source file
src/bdd/reo/reoProfile.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoProfile.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoProfile.c.i
.PHONY : src/bdd/reo/reoProfile.c.i

src/bdd/reo/reoProfile.s: src/bdd/reo/reoProfile.c.s

.PHONY : src/bdd/reo/reoProfile.s

# target to generate assembly for a file
src/bdd/reo/reoProfile.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoProfile.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoProfile.c.s
.PHONY : src/bdd/reo/reoProfile.c.s

src/bdd/reo/reoShuffle.o: src/bdd/reo/reoShuffle.c.o

.PHONY : src/bdd/reo/reoShuffle.o

# target to build an object file
src/bdd/reo/reoShuffle.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoShuffle.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoShuffle.c.o
.PHONY : src/bdd/reo/reoShuffle.c.o

src/bdd/reo/reoShuffle.i: src/bdd/reo/reoShuffle.c.i

.PHONY : src/bdd/reo/reoShuffle.i

# target to preprocess a source file
src/bdd/reo/reoShuffle.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoShuffle.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoShuffle.c.i
.PHONY : src/bdd/reo/reoShuffle.c.i

src/bdd/reo/reoShuffle.s: src/bdd/reo/reoShuffle.c.s

.PHONY : src/bdd/reo/reoShuffle.s

# target to generate assembly for a file
src/bdd/reo/reoShuffle.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoShuffle.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoShuffle.c.s
.PHONY : src/bdd/reo/reoShuffle.c.s

src/bdd/reo/reoSift.o: src/bdd/reo/reoSift.c.o

.PHONY : src/bdd/reo/reoSift.o

# target to build an object file
src/bdd/reo/reoSift.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoSift.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoSift.c.o
.PHONY : src/bdd/reo/reoSift.c.o

src/bdd/reo/reoSift.i: src/bdd/reo/reoSift.c.i

.PHONY : src/bdd/reo/reoSift.i

# target to preprocess a source file
src/bdd/reo/reoSift.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoSift.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoSift.c.i
.PHONY : src/bdd/reo/reoSift.c.i

src/bdd/reo/reoSift.s: src/bdd/reo/reoSift.c.s

.PHONY : src/bdd/reo/reoSift.s

# target to generate assembly for a file
src/bdd/reo/reoSift.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoSift.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoSift.c.s
.PHONY : src/bdd/reo/reoSift.c.s

src/bdd/reo/reoSwap.o: src/bdd/reo/reoSwap.c.o

.PHONY : src/bdd/reo/reoSwap.o

# target to build an object file
src/bdd/reo/reoSwap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoSwap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoSwap.c.o
.PHONY : src/bdd/reo/reoSwap.c.o

src/bdd/reo/reoSwap.i: src/bdd/reo/reoSwap.c.i

.PHONY : src/bdd/reo/reoSwap.i

# target to preprocess a source file
src/bdd/reo/reoSwap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoSwap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoSwap.c.i
.PHONY : src/bdd/reo/reoSwap.c.i

src/bdd/reo/reoSwap.s: src/bdd/reo/reoSwap.c.s

.PHONY : src/bdd/reo/reoSwap.s

# target to generate assembly for a file
src/bdd/reo/reoSwap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoSwap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoSwap.c.s
.PHONY : src/bdd/reo/reoSwap.c.s

src/bdd/reo/reoTransfer.o: src/bdd/reo/reoTransfer.c.o

.PHONY : src/bdd/reo/reoTransfer.o

# target to build an object file
src/bdd/reo/reoTransfer.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoTransfer.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoTransfer.c.o
.PHONY : src/bdd/reo/reoTransfer.c.o

src/bdd/reo/reoTransfer.i: src/bdd/reo/reoTransfer.c.i

.PHONY : src/bdd/reo/reoTransfer.i

# target to preprocess a source file
src/bdd/reo/reoTransfer.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoTransfer.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoTransfer.c.i
.PHONY : src/bdd/reo/reoTransfer.c.i

src/bdd/reo/reoTransfer.s: src/bdd/reo/reoTransfer.c.s

.PHONY : src/bdd/reo/reoTransfer.s

# target to generate assembly for a file
src/bdd/reo/reoTransfer.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoTransfer.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoTransfer.c.s
.PHONY : src/bdd/reo/reoTransfer.c.s

src/bdd/reo/reoUnits.o: src/bdd/reo/reoUnits.c.o

.PHONY : src/bdd/reo/reoUnits.o

# target to build an object file
src/bdd/reo/reoUnits.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoUnits.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoUnits.c.o
.PHONY : src/bdd/reo/reoUnits.c.o

src/bdd/reo/reoUnits.i: src/bdd/reo/reoUnits.c.i

.PHONY : src/bdd/reo/reoUnits.i

# target to preprocess a source file
src/bdd/reo/reoUnits.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoUnits.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoUnits.c.i
.PHONY : src/bdd/reo/reoUnits.c.i

src/bdd/reo/reoUnits.s: src/bdd/reo/reoUnits.c.s

.PHONY : src/bdd/reo/reoUnits.s

# target to generate assembly for a file
src/bdd/reo/reoUnits.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bdd/reo/reoUnits.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bdd/reo/reoUnits.c.s
.PHONY : src/bdd/reo/reoUnits.c.s

src/bool/bdc/bdcCore.o: src/bool/bdc/bdcCore.c.o

.PHONY : src/bool/bdc/bdcCore.o

# target to build an object file
src/bool/bdc/bdcCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcCore.c.o
.PHONY : src/bool/bdc/bdcCore.c.o

src/bool/bdc/bdcCore.i: src/bool/bdc/bdcCore.c.i

.PHONY : src/bool/bdc/bdcCore.i

# target to preprocess a source file
src/bool/bdc/bdcCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcCore.c.i
.PHONY : src/bool/bdc/bdcCore.c.i

src/bool/bdc/bdcCore.s: src/bool/bdc/bdcCore.c.s

.PHONY : src/bool/bdc/bdcCore.s

# target to generate assembly for a file
src/bool/bdc/bdcCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcCore.c.s
.PHONY : src/bool/bdc/bdcCore.c.s

src/bool/bdc/bdcDec.o: src/bool/bdc/bdcDec.c.o

.PHONY : src/bool/bdc/bdcDec.o

# target to build an object file
src/bool/bdc/bdcDec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcDec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcDec.c.o
.PHONY : src/bool/bdc/bdcDec.c.o

src/bool/bdc/bdcDec.i: src/bool/bdc/bdcDec.c.i

.PHONY : src/bool/bdc/bdcDec.i

# target to preprocess a source file
src/bool/bdc/bdcDec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcDec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcDec.c.i
.PHONY : src/bool/bdc/bdcDec.c.i

src/bool/bdc/bdcDec.s: src/bool/bdc/bdcDec.c.s

.PHONY : src/bool/bdc/bdcDec.s

# target to generate assembly for a file
src/bool/bdc/bdcDec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcDec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcDec.c.s
.PHONY : src/bool/bdc/bdcDec.c.s

src/bool/bdc/bdcSpfd.o: src/bool/bdc/bdcSpfd.c.o

.PHONY : src/bool/bdc/bdcSpfd.o

# target to build an object file
src/bool/bdc/bdcSpfd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcSpfd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcSpfd.c.o
.PHONY : src/bool/bdc/bdcSpfd.c.o

src/bool/bdc/bdcSpfd.i: src/bool/bdc/bdcSpfd.c.i

.PHONY : src/bool/bdc/bdcSpfd.i

# target to preprocess a source file
src/bool/bdc/bdcSpfd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcSpfd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcSpfd.c.i
.PHONY : src/bool/bdc/bdcSpfd.c.i

src/bool/bdc/bdcSpfd.s: src/bool/bdc/bdcSpfd.c.s

.PHONY : src/bool/bdc/bdcSpfd.s

# target to generate assembly for a file
src/bool/bdc/bdcSpfd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcSpfd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcSpfd.c.s
.PHONY : src/bool/bdc/bdcSpfd.c.s

src/bool/bdc/bdcTable.o: src/bool/bdc/bdcTable.c.o

.PHONY : src/bool/bdc/bdcTable.o

# target to build an object file
src/bool/bdc/bdcTable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcTable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcTable.c.o
.PHONY : src/bool/bdc/bdcTable.c.o

src/bool/bdc/bdcTable.i: src/bool/bdc/bdcTable.c.i

.PHONY : src/bool/bdc/bdcTable.i

# target to preprocess a source file
src/bool/bdc/bdcTable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcTable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcTable.c.i
.PHONY : src/bool/bdc/bdcTable.c.i

src/bool/bdc/bdcTable.s: src/bool/bdc/bdcTable.c.s

.PHONY : src/bool/bdc/bdcTable.s

# target to generate assembly for a file
src/bool/bdc/bdcTable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/bdc/bdcTable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/bdc/bdcTable.c.s
.PHONY : src/bool/bdc/bdcTable.c.s

src/bool/dec/decAbc.o: src/bool/dec/decAbc.c.o

.PHONY : src/bool/dec/decAbc.o

# target to build an object file
src/bool/dec/decAbc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decAbc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decAbc.c.o
.PHONY : src/bool/dec/decAbc.c.o

src/bool/dec/decAbc.i: src/bool/dec/decAbc.c.i

.PHONY : src/bool/dec/decAbc.i

# target to preprocess a source file
src/bool/dec/decAbc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decAbc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decAbc.c.i
.PHONY : src/bool/dec/decAbc.c.i

src/bool/dec/decAbc.s: src/bool/dec/decAbc.c.s

.PHONY : src/bool/dec/decAbc.s

# target to generate assembly for a file
src/bool/dec/decAbc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decAbc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decAbc.c.s
.PHONY : src/bool/dec/decAbc.c.s

src/bool/dec/decFactor.o: src/bool/dec/decFactor.c.o

.PHONY : src/bool/dec/decFactor.o

# target to build an object file
src/bool/dec/decFactor.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decFactor.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decFactor.c.o
.PHONY : src/bool/dec/decFactor.c.o

src/bool/dec/decFactor.i: src/bool/dec/decFactor.c.i

.PHONY : src/bool/dec/decFactor.i

# target to preprocess a source file
src/bool/dec/decFactor.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decFactor.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decFactor.c.i
.PHONY : src/bool/dec/decFactor.c.i

src/bool/dec/decFactor.s: src/bool/dec/decFactor.c.s

.PHONY : src/bool/dec/decFactor.s

# target to generate assembly for a file
src/bool/dec/decFactor.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decFactor.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decFactor.c.s
.PHONY : src/bool/dec/decFactor.c.s

src/bool/dec/decMan.o: src/bool/dec/decMan.c.o

.PHONY : src/bool/dec/decMan.o

# target to build an object file
src/bool/dec/decMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decMan.c.o
.PHONY : src/bool/dec/decMan.c.o

src/bool/dec/decMan.i: src/bool/dec/decMan.c.i

.PHONY : src/bool/dec/decMan.i

# target to preprocess a source file
src/bool/dec/decMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decMan.c.i
.PHONY : src/bool/dec/decMan.c.i

src/bool/dec/decMan.s: src/bool/dec/decMan.c.s

.PHONY : src/bool/dec/decMan.s

# target to generate assembly for a file
src/bool/dec/decMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decMan.c.s
.PHONY : src/bool/dec/decMan.c.s

src/bool/dec/decPrint.o: src/bool/dec/decPrint.c.o

.PHONY : src/bool/dec/decPrint.o

# target to build an object file
src/bool/dec/decPrint.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decPrint.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decPrint.c.o
.PHONY : src/bool/dec/decPrint.c.o

src/bool/dec/decPrint.i: src/bool/dec/decPrint.c.i

.PHONY : src/bool/dec/decPrint.i

# target to preprocess a source file
src/bool/dec/decPrint.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decPrint.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decPrint.c.i
.PHONY : src/bool/dec/decPrint.c.i

src/bool/dec/decPrint.s: src/bool/dec/decPrint.c.s

.PHONY : src/bool/dec/decPrint.s

# target to generate assembly for a file
src/bool/dec/decPrint.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decPrint.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decPrint.c.s
.PHONY : src/bool/dec/decPrint.c.s

src/bool/dec/decUtil.o: src/bool/dec/decUtil.c.o

.PHONY : src/bool/dec/decUtil.o

# target to build an object file
src/bool/dec/decUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decUtil.c.o
.PHONY : src/bool/dec/decUtil.c.o

src/bool/dec/decUtil.i: src/bool/dec/decUtil.c.i

.PHONY : src/bool/dec/decUtil.i

# target to preprocess a source file
src/bool/dec/decUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decUtil.c.i
.PHONY : src/bool/dec/decUtil.c.i

src/bool/dec/decUtil.s: src/bool/dec/decUtil.c.s

.PHONY : src/bool/dec/decUtil.s

# target to generate assembly for a file
src/bool/dec/decUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/dec/decUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/dec/decUtil.c.s
.PHONY : src/bool/dec/decUtil.c.s

src/bool/kit/cloud.o: src/bool/kit/cloud.c.o

.PHONY : src/bool/kit/cloud.o

# target to build an object file
src/bool/kit/cloud.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/cloud.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/cloud.c.o
.PHONY : src/bool/kit/cloud.c.o

src/bool/kit/cloud.i: src/bool/kit/cloud.c.i

.PHONY : src/bool/kit/cloud.i

# target to preprocess a source file
src/bool/kit/cloud.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/cloud.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/cloud.c.i
.PHONY : src/bool/kit/cloud.c.i

src/bool/kit/cloud.s: src/bool/kit/cloud.c.s

.PHONY : src/bool/kit/cloud.s

# target to generate assembly for a file
src/bool/kit/cloud.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/cloud.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/cloud.c.s
.PHONY : src/bool/kit/cloud.c.s

src/bool/kit/kitAig.o: src/bool/kit/kitAig.c.o

.PHONY : src/bool/kit/kitAig.o

# target to build an object file
src/bool/kit/kitAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitAig.c.o
.PHONY : src/bool/kit/kitAig.c.o

src/bool/kit/kitAig.i: src/bool/kit/kitAig.c.i

.PHONY : src/bool/kit/kitAig.i

# target to preprocess a source file
src/bool/kit/kitAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitAig.c.i
.PHONY : src/bool/kit/kitAig.c.i

src/bool/kit/kitAig.s: src/bool/kit/kitAig.c.s

.PHONY : src/bool/kit/kitAig.s

# target to generate assembly for a file
src/bool/kit/kitAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitAig.c.s
.PHONY : src/bool/kit/kitAig.c.s

src/bool/kit/kitBdd.o: src/bool/kit/kitBdd.c.o

.PHONY : src/bool/kit/kitBdd.o

# target to build an object file
src/bool/kit/kitBdd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitBdd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitBdd.c.o
.PHONY : src/bool/kit/kitBdd.c.o

src/bool/kit/kitBdd.i: src/bool/kit/kitBdd.c.i

.PHONY : src/bool/kit/kitBdd.i

# target to preprocess a source file
src/bool/kit/kitBdd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitBdd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitBdd.c.i
.PHONY : src/bool/kit/kitBdd.c.i

src/bool/kit/kitBdd.s: src/bool/kit/kitBdd.c.s

.PHONY : src/bool/kit/kitBdd.s

# target to generate assembly for a file
src/bool/kit/kitBdd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitBdd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitBdd.c.s
.PHONY : src/bool/kit/kitBdd.c.s

src/bool/kit/kitCloud.o: src/bool/kit/kitCloud.c.o

.PHONY : src/bool/kit/kitCloud.o

# target to build an object file
src/bool/kit/kitCloud.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitCloud.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitCloud.c.o
.PHONY : src/bool/kit/kitCloud.c.o

src/bool/kit/kitCloud.i: src/bool/kit/kitCloud.c.i

.PHONY : src/bool/kit/kitCloud.i

# target to preprocess a source file
src/bool/kit/kitCloud.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitCloud.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitCloud.c.i
.PHONY : src/bool/kit/kitCloud.c.i

src/bool/kit/kitCloud.s: src/bool/kit/kitCloud.c.s

.PHONY : src/bool/kit/kitCloud.s

# target to generate assembly for a file
src/bool/kit/kitCloud.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitCloud.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitCloud.c.s
.PHONY : src/bool/kit/kitCloud.c.s

src/bool/kit/kitDsd.o: src/bool/kit/kitDsd.c.o

.PHONY : src/bool/kit/kitDsd.o

# target to build an object file
src/bool/kit/kitDsd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitDsd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitDsd.c.o
.PHONY : src/bool/kit/kitDsd.c.o

src/bool/kit/kitDsd.i: src/bool/kit/kitDsd.c.i

.PHONY : src/bool/kit/kitDsd.i

# target to preprocess a source file
src/bool/kit/kitDsd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitDsd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitDsd.c.i
.PHONY : src/bool/kit/kitDsd.c.i

src/bool/kit/kitDsd.s: src/bool/kit/kitDsd.c.s

.PHONY : src/bool/kit/kitDsd.s

# target to generate assembly for a file
src/bool/kit/kitDsd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitDsd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitDsd.c.s
.PHONY : src/bool/kit/kitDsd.c.s

src/bool/kit/kitFactor.o: src/bool/kit/kitFactor.c.o

.PHONY : src/bool/kit/kitFactor.o

# target to build an object file
src/bool/kit/kitFactor.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitFactor.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitFactor.c.o
.PHONY : src/bool/kit/kitFactor.c.o

src/bool/kit/kitFactor.i: src/bool/kit/kitFactor.c.i

.PHONY : src/bool/kit/kitFactor.i

# target to preprocess a source file
src/bool/kit/kitFactor.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitFactor.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitFactor.c.i
.PHONY : src/bool/kit/kitFactor.c.i

src/bool/kit/kitFactor.s: src/bool/kit/kitFactor.c.s

.PHONY : src/bool/kit/kitFactor.s

# target to generate assembly for a file
src/bool/kit/kitFactor.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitFactor.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitFactor.c.s
.PHONY : src/bool/kit/kitFactor.c.s

src/bool/kit/kitGraph.o: src/bool/kit/kitGraph.c.o

.PHONY : src/bool/kit/kitGraph.o

# target to build an object file
src/bool/kit/kitGraph.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitGraph.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitGraph.c.o
.PHONY : src/bool/kit/kitGraph.c.o

src/bool/kit/kitGraph.i: src/bool/kit/kitGraph.c.i

.PHONY : src/bool/kit/kitGraph.i

# target to preprocess a source file
src/bool/kit/kitGraph.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitGraph.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitGraph.c.i
.PHONY : src/bool/kit/kitGraph.c.i

src/bool/kit/kitGraph.s: src/bool/kit/kitGraph.c.s

.PHONY : src/bool/kit/kitGraph.s

# target to generate assembly for a file
src/bool/kit/kitGraph.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitGraph.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitGraph.c.s
.PHONY : src/bool/kit/kitGraph.c.s

src/bool/kit/kitHop.o: src/bool/kit/kitHop.c.o

.PHONY : src/bool/kit/kitHop.o

# target to build an object file
src/bool/kit/kitHop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitHop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitHop.c.o
.PHONY : src/bool/kit/kitHop.c.o

src/bool/kit/kitHop.i: src/bool/kit/kitHop.c.i

.PHONY : src/bool/kit/kitHop.i

# target to preprocess a source file
src/bool/kit/kitHop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitHop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitHop.c.i
.PHONY : src/bool/kit/kitHop.c.i

src/bool/kit/kitHop.s: src/bool/kit/kitHop.c.s

.PHONY : src/bool/kit/kitHop.s

# target to generate assembly for a file
src/bool/kit/kitHop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitHop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitHop.c.s
.PHONY : src/bool/kit/kitHop.c.s

src/bool/kit/kitIsop.o: src/bool/kit/kitIsop.c.o

.PHONY : src/bool/kit/kitIsop.o

# target to build an object file
src/bool/kit/kitIsop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitIsop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitIsop.c.o
.PHONY : src/bool/kit/kitIsop.c.o

src/bool/kit/kitIsop.i: src/bool/kit/kitIsop.c.i

.PHONY : src/bool/kit/kitIsop.i

# target to preprocess a source file
src/bool/kit/kitIsop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitIsop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitIsop.c.i
.PHONY : src/bool/kit/kitIsop.c.i

src/bool/kit/kitIsop.s: src/bool/kit/kitIsop.c.s

.PHONY : src/bool/kit/kitIsop.s

# target to generate assembly for a file
src/bool/kit/kitIsop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitIsop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitIsop.c.s
.PHONY : src/bool/kit/kitIsop.c.s

src/bool/kit/kitPla.o: src/bool/kit/kitPla.c.o

.PHONY : src/bool/kit/kitPla.o

# target to build an object file
src/bool/kit/kitPla.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitPla.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitPla.c.o
.PHONY : src/bool/kit/kitPla.c.o

src/bool/kit/kitPla.i: src/bool/kit/kitPla.c.i

.PHONY : src/bool/kit/kitPla.i

# target to preprocess a source file
src/bool/kit/kitPla.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitPla.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitPla.c.i
.PHONY : src/bool/kit/kitPla.c.i

src/bool/kit/kitPla.s: src/bool/kit/kitPla.c.s

.PHONY : src/bool/kit/kitPla.s

# target to generate assembly for a file
src/bool/kit/kitPla.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitPla.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitPla.c.s
.PHONY : src/bool/kit/kitPla.c.s

src/bool/kit/kitSop.o: src/bool/kit/kitSop.c.o

.PHONY : src/bool/kit/kitSop.o

# target to build an object file
src/bool/kit/kitSop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitSop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitSop.c.o
.PHONY : src/bool/kit/kitSop.c.o

src/bool/kit/kitSop.i: src/bool/kit/kitSop.c.i

.PHONY : src/bool/kit/kitSop.i

# target to preprocess a source file
src/bool/kit/kitSop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitSop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitSop.c.i
.PHONY : src/bool/kit/kitSop.c.i

src/bool/kit/kitSop.s: src/bool/kit/kitSop.c.s

.PHONY : src/bool/kit/kitSop.s

# target to generate assembly for a file
src/bool/kit/kitSop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitSop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitSop.c.s
.PHONY : src/bool/kit/kitSop.c.s

src/bool/kit/kitTruth.o: src/bool/kit/kitTruth.c.o

.PHONY : src/bool/kit/kitTruth.o

# target to build an object file
src/bool/kit/kitTruth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitTruth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitTruth.c.o
.PHONY : src/bool/kit/kitTruth.c.o

src/bool/kit/kitTruth.i: src/bool/kit/kitTruth.c.i

.PHONY : src/bool/kit/kitTruth.i

# target to preprocess a source file
src/bool/kit/kitTruth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitTruth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitTruth.c.i
.PHONY : src/bool/kit/kitTruth.c.i

src/bool/kit/kitTruth.s: src/bool/kit/kitTruth.c.s

.PHONY : src/bool/kit/kitTruth.s

# target to generate assembly for a file
src/bool/kit/kitTruth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/kit/kitTruth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/kit/kitTruth.c.s
.PHONY : src/bool/kit/kitTruth.c.s

src/bool/lucky/lucky.o: src/bool/lucky/lucky.c.o

.PHONY : src/bool/lucky/lucky.o

# target to build an object file
src/bool/lucky/lucky.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/lucky.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/lucky.c.o
.PHONY : src/bool/lucky/lucky.c.o

src/bool/lucky/lucky.i: src/bool/lucky/lucky.c.i

.PHONY : src/bool/lucky/lucky.i

# target to preprocess a source file
src/bool/lucky/lucky.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/lucky.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/lucky.c.i
.PHONY : src/bool/lucky/lucky.c.i

src/bool/lucky/lucky.s: src/bool/lucky/lucky.c.s

.PHONY : src/bool/lucky/lucky.s

# target to generate assembly for a file
src/bool/lucky/lucky.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/lucky.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/lucky.c.s
.PHONY : src/bool/lucky/lucky.c.s

src/bool/lucky/luckyFast16.o: src/bool/lucky/luckyFast16.c.o

.PHONY : src/bool/lucky/luckyFast16.o

# target to build an object file
src/bool/lucky/luckyFast16.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckyFast16.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckyFast16.c.o
.PHONY : src/bool/lucky/luckyFast16.c.o

src/bool/lucky/luckyFast16.i: src/bool/lucky/luckyFast16.c.i

.PHONY : src/bool/lucky/luckyFast16.i

# target to preprocess a source file
src/bool/lucky/luckyFast16.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckyFast16.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckyFast16.c.i
.PHONY : src/bool/lucky/luckyFast16.c.i

src/bool/lucky/luckyFast16.s: src/bool/lucky/luckyFast16.c.s

.PHONY : src/bool/lucky/luckyFast16.s

# target to generate assembly for a file
src/bool/lucky/luckyFast16.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckyFast16.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckyFast16.c.s
.PHONY : src/bool/lucky/luckyFast16.c.s

src/bool/lucky/luckyFast6.o: src/bool/lucky/luckyFast6.c.o

.PHONY : src/bool/lucky/luckyFast6.o

# target to build an object file
src/bool/lucky/luckyFast6.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckyFast6.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckyFast6.c.o
.PHONY : src/bool/lucky/luckyFast6.c.o

src/bool/lucky/luckyFast6.i: src/bool/lucky/luckyFast6.c.i

.PHONY : src/bool/lucky/luckyFast6.i

# target to preprocess a source file
src/bool/lucky/luckyFast6.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckyFast6.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckyFast6.c.i
.PHONY : src/bool/lucky/luckyFast6.c.i

src/bool/lucky/luckyFast6.s: src/bool/lucky/luckyFast6.c.s

.PHONY : src/bool/lucky/luckyFast6.s

# target to generate assembly for a file
src/bool/lucky/luckyFast6.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckyFast6.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckyFast6.c.s
.PHONY : src/bool/lucky/luckyFast6.c.s

src/bool/lucky/luckyRead.o: src/bool/lucky/luckyRead.c.o

.PHONY : src/bool/lucky/luckyRead.o

# target to build an object file
src/bool/lucky/luckyRead.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckyRead.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckyRead.c.o
.PHONY : src/bool/lucky/luckyRead.c.o

src/bool/lucky/luckyRead.i: src/bool/lucky/luckyRead.c.i

.PHONY : src/bool/lucky/luckyRead.i

# target to preprocess a source file
src/bool/lucky/luckyRead.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckyRead.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckyRead.c.i
.PHONY : src/bool/lucky/luckyRead.c.i

src/bool/lucky/luckyRead.s: src/bool/lucky/luckyRead.c.s

.PHONY : src/bool/lucky/luckyRead.s

# target to generate assembly for a file
src/bool/lucky/luckyRead.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckyRead.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckyRead.c.s
.PHONY : src/bool/lucky/luckyRead.c.s

src/bool/lucky/luckySimple.o: src/bool/lucky/luckySimple.c.o

.PHONY : src/bool/lucky/luckySimple.o

# target to build an object file
src/bool/lucky/luckySimple.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckySimple.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckySimple.c.o
.PHONY : src/bool/lucky/luckySimple.c.o

src/bool/lucky/luckySimple.i: src/bool/lucky/luckySimple.c.i

.PHONY : src/bool/lucky/luckySimple.i

# target to preprocess a source file
src/bool/lucky/luckySimple.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckySimple.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckySimple.c.i
.PHONY : src/bool/lucky/luckySimple.c.i

src/bool/lucky/luckySimple.s: src/bool/lucky/luckySimple.c.s

.PHONY : src/bool/lucky/luckySimple.s

# target to generate assembly for a file
src/bool/lucky/luckySimple.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckySimple.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckySimple.c.s
.PHONY : src/bool/lucky/luckySimple.c.s

src/bool/lucky/luckySwap.o: src/bool/lucky/luckySwap.c.o

.PHONY : src/bool/lucky/luckySwap.o

# target to build an object file
src/bool/lucky/luckySwap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckySwap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckySwap.c.o
.PHONY : src/bool/lucky/luckySwap.c.o

src/bool/lucky/luckySwap.i: src/bool/lucky/luckySwap.c.i

.PHONY : src/bool/lucky/luckySwap.i

# target to preprocess a source file
src/bool/lucky/luckySwap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckySwap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckySwap.c.i
.PHONY : src/bool/lucky/luckySwap.c.i

src/bool/lucky/luckySwap.s: src/bool/lucky/luckySwap.c.s

.PHONY : src/bool/lucky/luckySwap.s

# target to generate assembly for a file
src/bool/lucky/luckySwap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckySwap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckySwap.c.s
.PHONY : src/bool/lucky/luckySwap.c.s

src/bool/lucky/luckySwapIJ.o: src/bool/lucky/luckySwapIJ.c.o

.PHONY : src/bool/lucky/luckySwapIJ.o

# target to build an object file
src/bool/lucky/luckySwapIJ.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckySwapIJ.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckySwapIJ.c.o
.PHONY : src/bool/lucky/luckySwapIJ.c.o

src/bool/lucky/luckySwapIJ.i: src/bool/lucky/luckySwapIJ.c.i

.PHONY : src/bool/lucky/luckySwapIJ.i

# target to preprocess a source file
src/bool/lucky/luckySwapIJ.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckySwapIJ.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckySwapIJ.c.i
.PHONY : src/bool/lucky/luckySwapIJ.c.i

src/bool/lucky/luckySwapIJ.s: src/bool/lucky/luckySwapIJ.c.s

.PHONY : src/bool/lucky/luckySwapIJ.s

# target to generate assembly for a file
src/bool/lucky/luckySwapIJ.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/lucky/luckySwapIJ.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/lucky/luckySwapIJ.c.s
.PHONY : src/bool/lucky/luckySwapIJ.c.s

src/bool/rpo/rpo.o: src/bool/rpo/rpo.c.o

.PHONY : src/bool/rpo/rpo.o

# target to build an object file
src/bool/rpo/rpo.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/rpo/rpo.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/rpo/rpo.c.o
.PHONY : src/bool/rpo/rpo.c.o

src/bool/rpo/rpo.i: src/bool/rpo/rpo.c.i

.PHONY : src/bool/rpo/rpo.i

# target to preprocess a source file
src/bool/rpo/rpo.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/rpo/rpo.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/rpo/rpo.c.i
.PHONY : src/bool/rpo/rpo.c.i

src/bool/rpo/rpo.s: src/bool/rpo/rpo.c.s

.PHONY : src/bool/rpo/rpo.s

# target to generate assembly for a file
src/bool/rpo/rpo.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/rpo/rpo.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/rpo/rpo.c.s
.PHONY : src/bool/rpo/rpo.c.s

src/bool/rsb/rsbDec6.o: src/bool/rsb/rsbDec6.c.o

.PHONY : src/bool/rsb/rsbDec6.o

# target to build an object file
src/bool/rsb/rsbDec6.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/rsb/rsbDec6.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/rsb/rsbDec6.c.o
.PHONY : src/bool/rsb/rsbDec6.c.o

src/bool/rsb/rsbDec6.i: src/bool/rsb/rsbDec6.c.i

.PHONY : src/bool/rsb/rsbDec6.i

# target to preprocess a source file
src/bool/rsb/rsbDec6.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/rsb/rsbDec6.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/rsb/rsbDec6.c.i
.PHONY : src/bool/rsb/rsbDec6.c.i

src/bool/rsb/rsbDec6.s: src/bool/rsb/rsbDec6.c.s

.PHONY : src/bool/rsb/rsbDec6.s

# target to generate assembly for a file
src/bool/rsb/rsbDec6.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/rsb/rsbDec6.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/rsb/rsbDec6.c.s
.PHONY : src/bool/rsb/rsbDec6.c.s

src/bool/rsb/rsbMan.o: src/bool/rsb/rsbMan.c.o

.PHONY : src/bool/rsb/rsbMan.o

# target to build an object file
src/bool/rsb/rsbMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/rsb/rsbMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/rsb/rsbMan.c.o
.PHONY : src/bool/rsb/rsbMan.c.o

src/bool/rsb/rsbMan.i: src/bool/rsb/rsbMan.c.i

.PHONY : src/bool/rsb/rsbMan.i

# target to preprocess a source file
src/bool/rsb/rsbMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/rsb/rsbMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/rsb/rsbMan.c.i
.PHONY : src/bool/rsb/rsbMan.c.i

src/bool/rsb/rsbMan.s: src/bool/rsb/rsbMan.c.s

.PHONY : src/bool/rsb/rsbMan.s

# target to generate assembly for a file
src/bool/rsb/rsbMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/bool/rsb/rsbMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/bool/rsb/rsbMan.c.s
.PHONY : src/bool/rsb/rsbMan.c.s

src/map/amap/amapCore.o: src/map/amap/amapCore.c.o

.PHONY : src/map/amap/amapCore.o

# target to build an object file
src/map/amap/amapCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapCore.c.o
.PHONY : src/map/amap/amapCore.c.o

src/map/amap/amapCore.i: src/map/amap/amapCore.c.i

.PHONY : src/map/amap/amapCore.i

# target to preprocess a source file
src/map/amap/amapCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapCore.c.i
.PHONY : src/map/amap/amapCore.c.i

src/map/amap/amapCore.s: src/map/amap/amapCore.c.s

.PHONY : src/map/amap/amapCore.s

# target to generate assembly for a file
src/map/amap/amapCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapCore.c.s
.PHONY : src/map/amap/amapCore.c.s

src/map/amap/amapGraph.o: src/map/amap/amapGraph.c.o

.PHONY : src/map/amap/amapGraph.o

# target to build an object file
src/map/amap/amapGraph.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapGraph.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapGraph.c.o
.PHONY : src/map/amap/amapGraph.c.o

src/map/amap/amapGraph.i: src/map/amap/amapGraph.c.i

.PHONY : src/map/amap/amapGraph.i

# target to preprocess a source file
src/map/amap/amapGraph.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapGraph.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapGraph.c.i
.PHONY : src/map/amap/amapGraph.c.i

src/map/amap/amapGraph.s: src/map/amap/amapGraph.c.s

.PHONY : src/map/amap/amapGraph.s

# target to generate assembly for a file
src/map/amap/amapGraph.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapGraph.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapGraph.c.s
.PHONY : src/map/amap/amapGraph.c.s

src/map/amap/amapLib.o: src/map/amap/amapLib.c.o

.PHONY : src/map/amap/amapLib.o

# target to build an object file
src/map/amap/amapLib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapLib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapLib.c.o
.PHONY : src/map/amap/amapLib.c.o

src/map/amap/amapLib.i: src/map/amap/amapLib.c.i

.PHONY : src/map/amap/amapLib.i

# target to preprocess a source file
src/map/amap/amapLib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapLib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapLib.c.i
.PHONY : src/map/amap/amapLib.c.i

src/map/amap/amapLib.s: src/map/amap/amapLib.c.s

.PHONY : src/map/amap/amapLib.s

# target to generate assembly for a file
src/map/amap/amapLib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapLib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapLib.c.s
.PHONY : src/map/amap/amapLib.c.s

src/map/amap/amapLiberty.o: src/map/amap/amapLiberty.c.o

.PHONY : src/map/amap/amapLiberty.o

# target to build an object file
src/map/amap/amapLiberty.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapLiberty.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapLiberty.c.o
.PHONY : src/map/amap/amapLiberty.c.o

src/map/amap/amapLiberty.i: src/map/amap/amapLiberty.c.i

.PHONY : src/map/amap/amapLiberty.i

# target to preprocess a source file
src/map/amap/amapLiberty.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapLiberty.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapLiberty.c.i
.PHONY : src/map/amap/amapLiberty.c.i

src/map/amap/amapLiberty.s: src/map/amap/amapLiberty.c.s

.PHONY : src/map/amap/amapLiberty.s

# target to generate assembly for a file
src/map/amap/amapLiberty.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapLiberty.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapLiberty.c.s
.PHONY : src/map/amap/amapLiberty.c.s

src/map/amap/amapMan.o: src/map/amap/amapMan.c.o

.PHONY : src/map/amap/amapMan.o

# target to build an object file
src/map/amap/amapMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapMan.c.o
.PHONY : src/map/amap/amapMan.c.o

src/map/amap/amapMan.i: src/map/amap/amapMan.c.i

.PHONY : src/map/amap/amapMan.i

# target to preprocess a source file
src/map/amap/amapMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapMan.c.i
.PHONY : src/map/amap/amapMan.c.i

src/map/amap/amapMan.s: src/map/amap/amapMan.c.s

.PHONY : src/map/amap/amapMan.s

# target to generate assembly for a file
src/map/amap/amapMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapMan.c.s
.PHONY : src/map/amap/amapMan.c.s

src/map/amap/amapMatch.o: src/map/amap/amapMatch.c.o

.PHONY : src/map/amap/amapMatch.o

# target to build an object file
src/map/amap/amapMatch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapMatch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapMatch.c.o
.PHONY : src/map/amap/amapMatch.c.o

src/map/amap/amapMatch.i: src/map/amap/amapMatch.c.i

.PHONY : src/map/amap/amapMatch.i

# target to preprocess a source file
src/map/amap/amapMatch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapMatch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapMatch.c.i
.PHONY : src/map/amap/amapMatch.c.i

src/map/amap/amapMatch.s: src/map/amap/amapMatch.c.s

.PHONY : src/map/amap/amapMatch.s

# target to generate assembly for a file
src/map/amap/amapMatch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapMatch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapMatch.c.s
.PHONY : src/map/amap/amapMatch.c.s

src/map/amap/amapMerge.o: src/map/amap/amapMerge.c.o

.PHONY : src/map/amap/amapMerge.o

# target to build an object file
src/map/amap/amapMerge.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapMerge.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapMerge.c.o
.PHONY : src/map/amap/amapMerge.c.o

src/map/amap/amapMerge.i: src/map/amap/amapMerge.c.i

.PHONY : src/map/amap/amapMerge.i

# target to preprocess a source file
src/map/amap/amapMerge.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapMerge.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapMerge.c.i
.PHONY : src/map/amap/amapMerge.c.i

src/map/amap/amapMerge.s: src/map/amap/amapMerge.c.s

.PHONY : src/map/amap/amapMerge.s

# target to generate assembly for a file
src/map/amap/amapMerge.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapMerge.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapMerge.c.s
.PHONY : src/map/amap/amapMerge.c.s

src/map/amap/amapOutput.o: src/map/amap/amapOutput.c.o

.PHONY : src/map/amap/amapOutput.o

# target to build an object file
src/map/amap/amapOutput.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapOutput.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapOutput.c.o
.PHONY : src/map/amap/amapOutput.c.o

src/map/amap/amapOutput.i: src/map/amap/amapOutput.c.i

.PHONY : src/map/amap/amapOutput.i

# target to preprocess a source file
src/map/amap/amapOutput.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapOutput.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapOutput.c.i
.PHONY : src/map/amap/amapOutput.c.i

src/map/amap/amapOutput.s: src/map/amap/amapOutput.c.s

.PHONY : src/map/amap/amapOutput.s

# target to generate assembly for a file
src/map/amap/amapOutput.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapOutput.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapOutput.c.s
.PHONY : src/map/amap/amapOutput.c.s

src/map/amap/amapParse.o: src/map/amap/amapParse.c.o

.PHONY : src/map/amap/amapParse.o

# target to build an object file
src/map/amap/amapParse.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapParse.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapParse.c.o
.PHONY : src/map/amap/amapParse.c.o

src/map/amap/amapParse.i: src/map/amap/amapParse.c.i

.PHONY : src/map/amap/amapParse.i

# target to preprocess a source file
src/map/amap/amapParse.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapParse.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapParse.c.i
.PHONY : src/map/amap/amapParse.c.i

src/map/amap/amapParse.s: src/map/amap/amapParse.c.s

.PHONY : src/map/amap/amapParse.s

# target to generate assembly for a file
src/map/amap/amapParse.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapParse.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapParse.c.s
.PHONY : src/map/amap/amapParse.c.s

src/map/amap/amapPerm.o: src/map/amap/amapPerm.c.o

.PHONY : src/map/amap/amapPerm.o

# target to build an object file
src/map/amap/amapPerm.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapPerm.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapPerm.c.o
.PHONY : src/map/amap/amapPerm.c.o

src/map/amap/amapPerm.i: src/map/amap/amapPerm.c.i

.PHONY : src/map/amap/amapPerm.i

# target to preprocess a source file
src/map/amap/amapPerm.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapPerm.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapPerm.c.i
.PHONY : src/map/amap/amapPerm.c.i

src/map/amap/amapPerm.s: src/map/amap/amapPerm.c.s

.PHONY : src/map/amap/amapPerm.s

# target to generate assembly for a file
src/map/amap/amapPerm.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapPerm.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapPerm.c.s
.PHONY : src/map/amap/amapPerm.c.s

src/map/amap/amapRead.o: src/map/amap/amapRead.c.o

.PHONY : src/map/amap/amapRead.o

# target to build an object file
src/map/amap/amapRead.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapRead.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapRead.c.o
.PHONY : src/map/amap/amapRead.c.o

src/map/amap/amapRead.i: src/map/amap/amapRead.c.i

.PHONY : src/map/amap/amapRead.i

# target to preprocess a source file
src/map/amap/amapRead.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapRead.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapRead.c.i
.PHONY : src/map/amap/amapRead.c.i

src/map/amap/amapRead.s: src/map/amap/amapRead.c.s

.PHONY : src/map/amap/amapRead.s

# target to generate assembly for a file
src/map/amap/amapRead.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapRead.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapRead.c.s
.PHONY : src/map/amap/amapRead.c.s

src/map/amap/amapRule.o: src/map/amap/amapRule.c.o

.PHONY : src/map/amap/amapRule.o

# target to build an object file
src/map/amap/amapRule.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapRule.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapRule.c.o
.PHONY : src/map/amap/amapRule.c.o

src/map/amap/amapRule.i: src/map/amap/amapRule.c.i

.PHONY : src/map/amap/amapRule.i

# target to preprocess a source file
src/map/amap/amapRule.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapRule.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapRule.c.i
.PHONY : src/map/amap/amapRule.c.i

src/map/amap/amapRule.s: src/map/amap/amapRule.c.s

.PHONY : src/map/amap/amapRule.s

# target to generate assembly for a file
src/map/amap/amapRule.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapRule.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapRule.c.s
.PHONY : src/map/amap/amapRule.c.s

src/map/amap/amapUniq.o: src/map/amap/amapUniq.c.o

.PHONY : src/map/amap/amapUniq.o

# target to build an object file
src/map/amap/amapUniq.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapUniq.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapUniq.c.o
.PHONY : src/map/amap/amapUniq.c.o

src/map/amap/amapUniq.i: src/map/amap/amapUniq.c.i

.PHONY : src/map/amap/amapUniq.i

# target to preprocess a source file
src/map/amap/amapUniq.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapUniq.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapUniq.c.i
.PHONY : src/map/amap/amapUniq.c.i

src/map/amap/amapUniq.s: src/map/amap/amapUniq.c.s

.PHONY : src/map/amap/amapUniq.s

# target to generate assembly for a file
src/map/amap/amapUniq.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/amap/amapUniq.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/amap/amapUniq.c.s
.PHONY : src/map/amap/amapUniq.c.s

src/map/cov/covBuild.o: src/map/cov/covBuild.c.o

.PHONY : src/map/cov/covBuild.o

# target to build an object file
src/map/cov/covBuild.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covBuild.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covBuild.c.o
.PHONY : src/map/cov/covBuild.c.o

src/map/cov/covBuild.i: src/map/cov/covBuild.c.i

.PHONY : src/map/cov/covBuild.i

# target to preprocess a source file
src/map/cov/covBuild.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covBuild.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covBuild.c.i
.PHONY : src/map/cov/covBuild.c.i

src/map/cov/covBuild.s: src/map/cov/covBuild.c.s

.PHONY : src/map/cov/covBuild.s

# target to generate assembly for a file
src/map/cov/covBuild.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covBuild.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covBuild.c.s
.PHONY : src/map/cov/covBuild.c.s

src/map/cov/covCore.o: src/map/cov/covCore.c.o

.PHONY : src/map/cov/covCore.o

# target to build an object file
src/map/cov/covCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covCore.c.o
.PHONY : src/map/cov/covCore.c.o

src/map/cov/covCore.i: src/map/cov/covCore.c.i

.PHONY : src/map/cov/covCore.i

# target to preprocess a source file
src/map/cov/covCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covCore.c.i
.PHONY : src/map/cov/covCore.c.i

src/map/cov/covCore.s: src/map/cov/covCore.c.s

.PHONY : src/map/cov/covCore.s

# target to generate assembly for a file
src/map/cov/covCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covCore.c.s
.PHONY : src/map/cov/covCore.c.s

src/map/cov/covMan.o: src/map/cov/covMan.c.o

.PHONY : src/map/cov/covMan.o

# target to build an object file
src/map/cov/covMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMan.c.o
.PHONY : src/map/cov/covMan.c.o

src/map/cov/covMan.i: src/map/cov/covMan.c.i

.PHONY : src/map/cov/covMan.i

# target to preprocess a source file
src/map/cov/covMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMan.c.i
.PHONY : src/map/cov/covMan.c.i

src/map/cov/covMan.s: src/map/cov/covMan.c.s

.PHONY : src/map/cov/covMan.s

# target to generate assembly for a file
src/map/cov/covMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMan.c.s
.PHONY : src/map/cov/covMan.c.s

src/map/cov/covMinEsop.o: src/map/cov/covMinEsop.c.o

.PHONY : src/map/cov/covMinEsop.o

# target to build an object file
src/map/cov/covMinEsop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinEsop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinEsop.c.o
.PHONY : src/map/cov/covMinEsop.c.o

src/map/cov/covMinEsop.i: src/map/cov/covMinEsop.c.i

.PHONY : src/map/cov/covMinEsop.i

# target to preprocess a source file
src/map/cov/covMinEsop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinEsop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinEsop.c.i
.PHONY : src/map/cov/covMinEsop.c.i

src/map/cov/covMinEsop.s: src/map/cov/covMinEsop.c.s

.PHONY : src/map/cov/covMinEsop.s

# target to generate assembly for a file
src/map/cov/covMinEsop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinEsop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinEsop.c.s
.PHONY : src/map/cov/covMinEsop.c.s

src/map/cov/covMinMan.o: src/map/cov/covMinMan.c.o

.PHONY : src/map/cov/covMinMan.o

# target to build an object file
src/map/cov/covMinMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinMan.c.o
.PHONY : src/map/cov/covMinMan.c.o

src/map/cov/covMinMan.i: src/map/cov/covMinMan.c.i

.PHONY : src/map/cov/covMinMan.i

# target to preprocess a source file
src/map/cov/covMinMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinMan.c.i
.PHONY : src/map/cov/covMinMan.c.i

src/map/cov/covMinMan.s: src/map/cov/covMinMan.c.s

.PHONY : src/map/cov/covMinMan.s

# target to generate assembly for a file
src/map/cov/covMinMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinMan.c.s
.PHONY : src/map/cov/covMinMan.c.s

src/map/cov/covMinSop.o: src/map/cov/covMinSop.c.o

.PHONY : src/map/cov/covMinSop.o

# target to build an object file
src/map/cov/covMinSop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinSop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinSop.c.o
.PHONY : src/map/cov/covMinSop.c.o

src/map/cov/covMinSop.i: src/map/cov/covMinSop.c.i

.PHONY : src/map/cov/covMinSop.i

# target to preprocess a source file
src/map/cov/covMinSop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinSop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinSop.c.i
.PHONY : src/map/cov/covMinSop.c.i

src/map/cov/covMinSop.s: src/map/cov/covMinSop.c.s

.PHONY : src/map/cov/covMinSop.s

# target to generate assembly for a file
src/map/cov/covMinSop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinSop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinSop.c.s
.PHONY : src/map/cov/covMinSop.c.s

src/map/cov/covMinUtil.o: src/map/cov/covMinUtil.c.o

.PHONY : src/map/cov/covMinUtil.o

# target to build an object file
src/map/cov/covMinUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinUtil.c.o
.PHONY : src/map/cov/covMinUtil.c.o

src/map/cov/covMinUtil.i: src/map/cov/covMinUtil.c.i

.PHONY : src/map/cov/covMinUtil.i

# target to preprocess a source file
src/map/cov/covMinUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinUtil.c.i
.PHONY : src/map/cov/covMinUtil.c.i

src/map/cov/covMinUtil.s: src/map/cov/covMinUtil.c.s

.PHONY : src/map/cov/covMinUtil.s

# target to generate assembly for a file
src/map/cov/covMinUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/cov/covMinUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/cov/covMinUtil.c.s
.PHONY : src/map/cov/covMinUtil.c.s

src/map/if/ifCache.o: src/map/if/ifCache.c.o

.PHONY : src/map/if/ifCache.o

# target to build an object file
src/map/if/ifCache.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCache.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCache.c.o
.PHONY : src/map/if/ifCache.c.o

src/map/if/ifCache.i: src/map/if/ifCache.c.i

.PHONY : src/map/if/ifCache.i

# target to preprocess a source file
src/map/if/ifCache.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCache.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCache.c.i
.PHONY : src/map/if/ifCache.c.i

src/map/if/ifCache.s: src/map/if/ifCache.c.s

.PHONY : src/map/if/ifCache.s

# target to generate assembly for a file
src/map/if/ifCache.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCache.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCache.c.s
.PHONY : src/map/if/ifCache.c.s

src/map/if/ifCom.o: src/map/if/ifCom.c.o

.PHONY : src/map/if/ifCom.o

# target to build an object file
src/map/if/ifCom.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCom.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCom.c.o
.PHONY : src/map/if/ifCom.c.o

src/map/if/ifCom.i: src/map/if/ifCom.c.i

.PHONY : src/map/if/ifCom.i

# target to preprocess a source file
src/map/if/ifCom.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCom.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCom.c.i
.PHONY : src/map/if/ifCom.c.i

src/map/if/ifCom.s: src/map/if/ifCom.c.s

.PHONY : src/map/if/ifCom.s

# target to generate assembly for a file
src/map/if/ifCom.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCom.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCom.c.s
.PHONY : src/map/if/ifCom.c.s

src/map/if/ifCore.o: src/map/if/ifCore.c.o

.PHONY : src/map/if/ifCore.o

# target to build an object file
src/map/if/ifCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCore.c.o
.PHONY : src/map/if/ifCore.c.o

src/map/if/ifCore.i: src/map/if/ifCore.c.i

.PHONY : src/map/if/ifCore.i

# target to preprocess a source file
src/map/if/ifCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCore.c.i
.PHONY : src/map/if/ifCore.c.i

src/map/if/ifCore.s: src/map/if/ifCore.c.s

.PHONY : src/map/if/ifCore.s

# target to generate assembly for a file
src/map/if/ifCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCore.c.s
.PHONY : src/map/if/ifCore.c.s

src/map/if/ifCut.o: src/map/if/ifCut.c.o

.PHONY : src/map/if/ifCut.o

# target to build an object file
src/map/if/ifCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCut.c.o
.PHONY : src/map/if/ifCut.c.o

src/map/if/ifCut.i: src/map/if/ifCut.c.i

.PHONY : src/map/if/ifCut.i

# target to preprocess a source file
src/map/if/ifCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCut.c.i
.PHONY : src/map/if/ifCut.c.i

src/map/if/ifCut.s: src/map/if/ifCut.c.s

.PHONY : src/map/if/ifCut.s

# target to generate assembly for a file
src/map/if/ifCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifCut.c.s
.PHONY : src/map/if/ifCut.c.s

src/map/if/ifData2.o: src/map/if/ifData2.c.o

.PHONY : src/map/if/ifData2.o

# target to build an object file
src/map/if/ifData2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifData2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifData2.c.o
.PHONY : src/map/if/ifData2.c.o

src/map/if/ifData2.i: src/map/if/ifData2.c.i

.PHONY : src/map/if/ifData2.i

# target to preprocess a source file
src/map/if/ifData2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifData2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifData2.c.i
.PHONY : src/map/if/ifData2.c.i

src/map/if/ifData2.s: src/map/if/ifData2.c.s

.PHONY : src/map/if/ifData2.s

# target to generate assembly for a file
src/map/if/ifData2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifData2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifData2.c.s
.PHONY : src/map/if/ifData2.c.s

src/map/if/ifDec07.o: src/map/if/ifDec07.c.o

.PHONY : src/map/if/ifDec07.o

# target to build an object file
src/map/if/ifDec07.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec07.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec07.c.o
.PHONY : src/map/if/ifDec07.c.o

src/map/if/ifDec07.i: src/map/if/ifDec07.c.i

.PHONY : src/map/if/ifDec07.i

# target to preprocess a source file
src/map/if/ifDec07.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec07.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec07.c.i
.PHONY : src/map/if/ifDec07.c.i

src/map/if/ifDec07.s: src/map/if/ifDec07.c.s

.PHONY : src/map/if/ifDec07.s

# target to generate assembly for a file
src/map/if/ifDec07.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec07.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec07.c.s
.PHONY : src/map/if/ifDec07.c.s

src/map/if/ifDec08.o: src/map/if/ifDec08.c.o

.PHONY : src/map/if/ifDec08.o

# target to build an object file
src/map/if/ifDec08.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec08.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec08.c.o
.PHONY : src/map/if/ifDec08.c.o

src/map/if/ifDec08.i: src/map/if/ifDec08.c.i

.PHONY : src/map/if/ifDec08.i

# target to preprocess a source file
src/map/if/ifDec08.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec08.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec08.c.i
.PHONY : src/map/if/ifDec08.c.i

src/map/if/ifDec08.s: src/map/if/ifDec08.c.s

.PHONY : src/map/if/ifDec08.s

# target to generate assembly for a file
src/map/if/ifDec08.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec08.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec08.c.s
.PHONY : src/map/if/ifDec08.c.s

src/map/if/ifDec10.o: src/map/if/ifDec10.c.o

.PHONY : src/map/if/ifDec10.o

# target to build an object file
src/map/if/ifDec10.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec10.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec10.c.o
.PHONY : src/map/if/ifDec10.c.o

src/map/if/ifDec10.i: src/map/if/ifDec10.c.i

.PHONY : src/map/if/ifDec10.i

# target to preprocess a source file
src/map/if/ifDec10.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec10.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec10.c.i
.PHONY : src/map/if/ifDec10.c.i

src/map/if/ifDec10.s: src/map/if/ifDec10.c.s

.PHONY : src/map/if/ifDec10.s

# target to generate assembly for a file
src/map/if/ifDec10.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec10.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec10.c.s
.PHONY : src/map/if/ifDec10.c.s

src/map/if/ifDec16.o: src/map/if/ifDec16.c.o

.PHONY : src/map/if/ifDec16.o

# target to build an object file
src/map/if/ifDec16.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec16.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec16.c.o
.PHONY : src/map/if/ifDec16.c.o

src/map/if/ifDec16.i: src/map/if/ifDec16.c.i

.PHONY : src/map/if/ifDec16.i

# target to preprocess a source file
src/map/if/ifDec16.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec16.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec16.c.i
.PHONY : src/map/if/ifDec16.c.i

src/map/if/ifDec16.s: src/map/if/ifDec16.c.s

.PHONY : src/map/if/ifDec16.s

# target to generate assembly for a file
src/map/if/ifDec16.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec16.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec16.c.s
.PHONY : src/map/if/ifDec16.c.s

src/map/if/ifDec75.o: src/map/if/ifDec75.c.o

.PHONY : src/map/if/ifDec75.o

# target to build an object file
src/map/if/ifDec75.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec75.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec75.c.o
.PHONY : src/map/if/ifDec75.c.o

src/map/if/ifDec75.i: src/map/if/ifDec75.c.i

.PHONY : src/map/if/ifDec75.i

# target to preprocess a source file
src/map/if/ifDec75.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec75.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec75.c.i
.PHONY : src/map/if/ifDec75.c.i

src/map/if/ifDec75.s: src/map/if/ifDec75.c.s

.PHONY : src/map/if/ifDec75.s

# target to generate assembly for a file
src/map/if/ifDec75.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDec75.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDec75.c.s
.PHONY : src/map/if/ifDec75.c.s

src/map/if/ifDelay.o: src/map/if/ifDelay.c.o

.PHONY : src/map/if/ifDelay.o

# target to build an object file
src/map/if/ifDelay.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDelay.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDelay.c.o
.PHONY : src/map/if/ifDelay.c.o

src/map/if/ifDelay.i: src/map/if/ifDelay.c.i

.PHONY : src/map/if/ifDelay.i

# target to preprocess a source file
src/map/if/ifDelay.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDelay.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDelay.c.i
.PHONY : src/map/if/ifDelay.c.i

src/map/if/ifDelay.s: src/map/if/ifDelay.c.s

.PHONY : src/map/if/ifDelay.s

# target to generate assembly for a file
src/map/if/ifDelay.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDelay.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDelay.c.s
.PHONY : src/map/if/ifDelay.c.s

src/map/if/ifDsd.o: src/map/if/ifDsd.c.o

.PHONY : src/map/if/ifDsd.o

# target to build an object file
src/map/if/ifDsd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDsd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDsd.c.o
.PHONY : src/map/if/ifDsd.c.o

src/map/if/ifDsd.i: src/map/if/ifDsd.c.i

.PHONY : src/map/if/ifDsd.i

# target to preprocess a source file
src/map/if/ifDsd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDsd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDsd.c.i
.PHONY : src/map/if/ifDsd.c.i

src/map/if/ifDsd.s: src/map/if/ifDsd.c.s

.PHONY : src/map/if/ifDsd.s

# target to generate assembly for a file
src/map/if/ifDsd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifDsd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifDsd.c.s
.PHONY : src/map/if/ifDsd.c.s

src/map/if/ifLibBox.o: src/map/if/ifLibBox.c.o

.PHONY : src/map/if/ifLibBox.o

# target to build an object file
src/map/if/ifLibBox.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifLibBox.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifLibBox.c.o
.PHONY : src/map/if/ifLibBox.c.o

src/map/if/ifLibBox.i: src/map/if/ifLibBox.c.i

.PHONY : src/map/if/ifLibBox.i

# target to preprocess a source file
src/map/if/ifLibBox.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifLibBox.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifLibBox.c.i
.PHONY : src/map/if/ifLibBox.c.i

src/map/if/ifLibBox.s: src/map/if/ifLibBox.c.s

.PHONY : src/map/if/ifLibBox.s

# target to generate assembly for a file
src/map/if/ifLibBox.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifLibBox.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifLibBox.c.s
.PHONY : src/map/if/ifLibBox.c.s

src/map/if/ifLibLut.o: src/map/if/ifLibLut.c.o

.PHONY : src/map/if/ifLibLut.o

# target to build an object file
src/map/if/ifLibLut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifLibLut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifLibLut.c.o
.PHONY : src/map/if/ifLibLut.c.o

src/map/if/ifLibLut.i: src/map/if/ifLibLut.c.i

.PHONY : src/map/if/ifLibLut.i

# target to preprocess a source file
src/map/if/ifLibLut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifLibLut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifLibLut.c.i
.PHONY : src/map/if/ifLibLut.c.i

src/map/if/ifLibLut.s: src/map/if/ifLibLut.c.s

.PHONY : src/map/if/ifLibLut.s

# target to generate assembly for a file
src/map/if/ifLibLut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifLibLut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifLibLut.c.s
.PHONY : src/map/if/ifLibLut.c.s

src/map/if/ifMan.o: src/map/if/ifMan.c.o

.PHONY : src/map/if/ifMan.o

# target to build an object file
src/map/if/ifMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifMan.c.o
.PHONY : src/map/if/ifMan.c.o

src/map/if/ifMan.i: src/map/if/ifMan.c.i

.PHONY : src/map/if/ifMan.i

# target to preprocess a source file
src/map/if/ifMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifMan.c.i
.PHONY : src/map/if/ifMan.c.i

src/map/if/ifMan.s: src/map/if/ifMan.c.s

.PHONY : src/map/if/ifMan.s

# target to generate assembly for a file
src/map/if/ifMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifMan.c.s
.PHONY : src/map/if/ifMan.c.s

src/map/if/ifMap.o: src/map/if/ifMap.c.o

.PHONY : src/map/if/ifMap.o

# target to build an object file
src/map/if/ifMap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifMap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifMap.c.o
.PHONY : src/map/if/ifMap.c.o

src/map/if/ifMap.i: src/map/if/ifMap.c.i

.PHONY : src/map/if/ifMap.i

# target to preprocess a source file
src/map/if/ifMap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifMap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifMap.c.i
.PHONY : src/map/if/ifMap.c.i

src/map/if/ifMap.s: src/map/if/ifMap.c.s

.PHONY : src/map/if/ifMap.s

# target to generate assembly for a file
src/map/if/ifMap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifMap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifMap.c.s
.PHONY : src/map/if/ifMap.c.s

src/map/if/ifMatch2.o: src/map/if/ifMatch2.c.o

.PHONY : src/map/if/ifMatch2.o

# target to build an object file
src/map/if/ifMatch2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifMatch2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifMatch2.c.o
.PHONY : src/map/if/ifMatch2.c.o

src/map/if/ifMatch2.i: src/map/if/ifMatch2.c.i

.PHONY : src/map/if/ifMatch2.i

# target to preprocess a source file
src/map/if/ifMatch2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifMatch2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifMatch2.c.i
.PHONY : src/map/if/ifMatch2.c.i

src/map/if/ifMatch2.s: src/map/if/ifMatch2.c.s

.PHONY : src/map/if/ifMatch2.s

# target to generate assembly for a file
src/map/if/ifMatch2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifMatch2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifMatch2.c.s
.PHONY : src/map/if/ifMatch2.c.s

src/map/if/ifReduce.o: src/map/if/ifReduce.c.o

.PHONY : src/map/if/ifReduce.o

# target to build an object file
src/map/if/ifReduce.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifReduce.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifReduce.c.o
.PHONY : src/map/if/ifReduce.c.o

src/map/if/ifReduce.i: src/map/if/ifReduce.c.i

.PHONY : src/map/if/ifReduce.i

# target to preprocess a source file
src/map/if/ifReduce.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifReduce.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifReduce.c.i
.PHONY : src/map/if/ifReduce.c.i

src/map/if/ifReduce.s: src/map/if/ifReduce.c.s

.PHONY : src/map/if/ifReduce.s

# target to generate assembly for a file
src/map/if/ifReduce.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifReduce.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifReduce.c.s
.PHONY : src/map/if/ifReduce.c.s

src/map/if/ifSat.o: src/map/if/ifSat.c.o

.PHONY : src/map/if/ifSat.o

# target to build an object file
src/map/if/ifSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifSat.c.o
.PHONY : src/map/if/ifSat.c.o

src/map/if/ifSat.i: src/map/if/ifSat.c.i

.PHONY : src/map/if/ifSat.i

# target to preprocess a source file
src/map/if/ifSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifSat.c.i
.PHONY : src/map/if/ifSat.c.i

src/map/if/ifSat.s: src/map/if/ifSat.c.s

.PHONY : src/map/if/ifSat.s

# target to generate assembly for a file
src/map/if/ifSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifSat.c.s
.PHONY : src/map/if/ifSat.c.s

src/map/if/ifSelect.o: src/map/if/ifSelect.c.o

.PHONY : src/map/if/ifSelect.o

# target to build an object file
src/map/if/ifSelect.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifSelect.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifSelect.c.o
.PHONY : src/map/if/ifSelect.c.o

src/map/if/ifSelect.i: src/map/if/ifSelect.c.i

.PHONY : src/map/if/ifSelect.i

# target to preprocess a source file
src/map/if/ifSelect.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifSelect.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifSelect.c.i
.PHONY : src/map/if/ifSelect.c.i

src/map/if/ifSelect.s: src/map/if/ifSelect.c.s

.PHONY : src/map/if/ifSelect.s

# target to generate assembly for a file
src/map/if/ifSelect.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifSelect.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifSelect.c.s
.PHONY : src/map/if/ifSelect.c.s

src/map/if/ifSeq.o: src/map/if/ifSeq.c.o

.PHONY : src/map/if/ifSeq.o

# target to build an object file
src/map/if/ifSeq.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifSeq.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifSeq.c.o
.PHONY : src/map/if/ifSeq.c.o

src/map/if/ifSeq.i: src/map/if/ifSeq.c.i

.PHONY : src/map/if/ifSeq.i

# target to preprocess a source file
src/map/if/ifSeq.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifSeq.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifSeq.c.i
.PHONY : src/map/if/ifSeq.c.i

src/map/if/ifSeq.s: src/map/if/ifSeq.c.s

.PHONY : src/map/if/ifSeq.s

# target to generate assembly for a file
src/map/if/ifSeq.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifSeq.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifSeq.c.s
.PHONY : src/map/if/ifSeq.c.s

src/map/if/ifTest.o: src/map/if/ifTest.c.o

.PHONY : src/map/if/ifTest.o

# target to build an object file
src/map/if/ifTest.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTest.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTest.c.o
.PHONY : src/map/if/ifTest.c.o

src/map/if/ifTest.i: src/map/if/ifTest.c.i

.PHONY : src/map/if/ifTest.i

# target to preprocess a source file
src/map/if/ifTest.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTest.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTest.c.i
.PHONY : src/map/if/ifTest.c.i

src/map/if/ifTest.s: src/map/if/ifTest.c.s

.PHONY : src/map/if/ifTest.s

# target to generate assembly for a file
src/map/if/ifTest.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTest.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTest.c.s
.PHONY : src/map/if/ifTest.c.s

src/map/if/ifTime.o: src/map/if/ifTime.c.o

.PHONY : src/map/if/ifTime.o

# target to build an object file
src/map/if/ifTime.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTime.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTime.c.o
.PHONY : src/map/if/ifTime.c.o

src/map/if/ifTime.i: src/map/if/ifTime.c.i

.PHONY : src/map/if/ifTime.i

# target to preprocess a source file
src/map/if/ifTime.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTime.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTime.c.i
.PHONY : src/map/if/ifTime.c.i

src/map/if/ifTime.s: src/map/if/ifTime.c.s

.PHONY : src/map/if/ifTime.s

# target to generate assembly for a file
src/map/if/ifTime.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTime.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTime.c.s
.PHONY : src/map/if/ifTime.c.s

src/map/if/ifTruth.o: src/map/if/ifTruth.c.o

.PHONY : src/map/if/ifTruth.o

# target to build an object file
src/map/if/ifTruth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTruth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTruth.c.o
.PHONY : src/map/if/ifTruth.c.o

src/map/if/ifTruth.i: src/map/if/ifTruth.c.i

.PHONY : src/map/if/ifTruth.i

# target to preprocess a source file
src/map/if/ifTruth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTruth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTruth.c.i
.PHONY : src/map/if/ifTruth.c.i

src/map/if/ifTruth.s: src/map/if/ifTruth.c.s

.PHONY : src/map/if/ifTruth.s

# target to generate assembly for a file
src/map/if/ifTruth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTruth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTruth.c.s
.PHONY : src/map/if/ifTruth.c.s

src/map/if/ifTune.o: src/map/if/ifTune.c.o

.PHONY : src/map/if/ifTune.o

# target to build an object file
src/map/if/ifTune.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTune.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTune.c.o
.PHONY : src/map/if/ifTune.c.o

src/map/if/ifTune.i: src/map/if/ifTune.c.i

.PHONY : src/map/if/ifTune.i

# target to preprocess a source file
src/map/if/ifTune.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTune.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTune.c.i
.PHONY : src/map/if/ifTune.c.i

src/map/if/ifTune.s: src/map/if/ifTune.c.s

.PHONY : src/map/if/ifTune.s

# target to generate assembly for a file
src/map/if/ifTune.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifTune.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifTune.c.s
.PHONY : src/map/if/ifTune.c.s

src/map/if/ifUtil.o: src/map/if/ifUtil.c.o

.PHONY : src/map/if/ifUtil.o

# target to build an object file
src/map/if/ifUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifUtil.c.o
.PHONY : src/map/if/ifUtil.c.o

src/map/if/ifUtil.i: src/map/if/ifUtil.c.i

.PHONY : src/map/if/ifUtil.i

# target to preprocess a source file
src/map/if/ifUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifUtil.c.i
.PHONY : src/map/if/ifUtil.c.i

src/map/if/ifUtil.s: src/map/if/ifUtil.c.s

.PHONY : src/map/if/ifUtil.s

# target to generate assembly for a file
src/map/if/ifUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/if/ifUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/if/ifUtil.c.s
.PHONY : src/map/if/ifUtil.c.s

src/map/mapper/mapper.o: src/map/mapper/mapper.c.o

.PHONY : src/map/mapper/mapper.o

# target to build an object file
src/map/mapper/mapper.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapper.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapper.c.o
.PHONY : src/map/mapper/mapper.c.o

src/map/mapper/mapper.i: src/map/mapper/mapper.c.i

.PHONY : src/map/mapper/mapper.i

# target to preprocess a source file
src/map/mapper/mapper.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapper.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapper.c.i
.PHONY : src/map/mapper/mapper.c.i

src/map/mapper/mapper.s: src/map/mapper/mapper.c.s

.PHONY : src/map/mapper/mapper.s

# target to generate assembly for a file
src/map/mapper/mapper.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapper.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapper.c.s
.PHONY : src/map/mapper/mapper.c.s

src/map/mapper/mapperCanon.o: src/map/mapper/mapperCanon.c.o

.PHONY : src/map/mapper/mapperCanon.o

# target to build an object file
src/map/mapper/mapperCanon.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCanon.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCanon.c.o
.PHONY : src/map/mapper/mapperCanon.c.o

src/map/mapper/mapperCanon.i: src/map/mapper/mapperCanon.c.i

.PHONY : src/map/mapper/mapperCanon.i

# target to preprocess a source file
src/map/mapper/mapperCanon.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCanon.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCanon.c.i
.PHONY : src/map/mapper/mapperCanon.c.i

src/map/mapper/mapperCanon.s: src/map/mapper/mapperCanon.c.s

.PHONY : src/map/mapper/mapperCanon.s

# target to generate assembly for a file
src/map/mapper/mapperCanon.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCanon.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCanon.c.s
.PHONY : src/map/mapper/mapperCanon.c.s

src/map/mapper/mapperCore.o: src/map/mapper/mapperCore.c.o

.PHONY : src/map/mapper/mapperCore.o

# target to build an object file
src/map/mapper/mapperCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCore.c.o
.PHONY : src/map/mapper/mapperCore.c.o

src/map/mapper/mapperCore.i: src/map/mapper/mapperCore.c.i

.PHONY : src/map/mapper/mapperCore.i

# target to preprocess a source file
src/map/mapper/mapperCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCore.c.i
.PHONY : src/map/mapper/mapperCore.c.i

src/map/mapper/mapperCore.s: src/map/mapper/mapperCore.c.s

.PHONY : src/map/mapper/mapperCore.s

# target to generate assembly for a file
src/map/mapper/mapperCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCore.c.s
.PHONY : src/map/mapper/mapperCore.c.s

src/map/mapper/mapperCreate.o: src/map/mapper/mapperCreate.c.o

.PHONY : src/map/mapper/mapperCreate.o

# target to build an object file
src/map/mapper/mapperCreate.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCreate.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCreate.c.o
.PHONY : src/map/mapper/mapperCreate.c.o

src/map/mapper/mapperCreate.i: src/map/mapper/mapperCreate.c.i

.PHONY : src/map/mapper/mapperCreate.i

# target to preprocess a source file
src/map/mapper/mapperCreate.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCreate.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCreate.c.i
.PHONY : src/map/mapper/mapperCreate.c.i

src/map/mapper/mapperCreate.s: src/map/mapper/mapperCreate.c.s

.PHONY : src/map/mapper/mapperCreate.s

# target to generate assembly for a file
src/map/mapper/mapperCreate.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCreate.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCreate.c.s
.PHONY : src/map/mapper/mapperCreate.c.s

src/map/mapper/mapperCut.o: src/map/mapper/mapperCut.c.o

.PHONY : src/map/mapper/mapperCut.o

# target to build an object file
src/map/mapper/mapperCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCut.c.o
.PHONY : src/map/mapper/mapperCut.c.o

src/map/mapper/mapperCut.i: src/map/mapper/mapperCut.c.i

.PHONY : src/map/mapper/mapperCut.i

# target to preprocess a source file
src/map/mapper/mapperCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCut.c.i
.PHONY : src/map/mapper/mapperCut.c.i

src/map/mapper/mapperCut.s: src/map/mapper/mapperCut.c.s

.PHONY : src/map/mapper/mapperCut.s

# target to generate assembly for a file
src/map/mapper/mapperCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCut.c.s
.PHONY : src/map/mapper/mapperCut.c.s

src/map/mapper/mapperCutUtils.o: src/map/mapper/mapperCutUtils.c.o

.PHONY : src/map/mapper/mapperCutUtils.o

# target to build an object file
src/map/mapper/mapperCutUtils.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCutUtils.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCutUtils.c.o
.PHONY : src/map/mapper/mapperCutUtils.c.o

src/map/mapper/mapperCutUtils.i: src/map/mapper/mapperCutUtils.c.i

.PHONY : src/map/mapper/mapperCutUtils.i

# target to preprocess a source file
src/map/mapper/mapperCutUtils.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCutUtils.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCutUtils.c.i
.PHONY : src/map/mapper/mapperCutUtils.c.i

src/map/mapper/mapperCutUtils.s: src/map/mapper/mapperCutUtils.c.s

.PHONY : src/map/mapper/mapperCutUtils.s

# target to generate assembly for a file
src/map/mapper/mapperCutUtils.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperCutUtils.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperCutUtils.c.s
.PHONY : src/map/mapper/mapperCutUtils.c.s

src/map/mapper/mapperLib.o: src/map/mapper/mapperLib.c.o

.PHONY : src/map/mapper/mapperLib.o

# target to build an object file
src/map/mapper/mapperLib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperLib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperLib.c.o
.PHONY : src/map/mapper/mapperLib.c.o

src/map/mapper/mapperLib.i: src/map/mapper/mapperLib.c.i

.PHONY : src/map/mapper/mapperLib.i

# target to preprocess a source file
src/map/mapper/mapperLib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperLib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperLib.c.i
.PHONY : src/map/mapper/mapperLib.c.i

src/map/mapper/mapperLib.s: src/map/mapper/mapperLib.c.s

.PHONY : src/map/mapper/mapperLib.s

# target to generate assembly for a file
src/map/mapper/mapperLib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperLib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperLib.c.s
.PHONY : src/map/mapper/mapperLib.c.s

src/map/mapper/mapperMatch.o: src/map/mapper/mapperMatch.c.o

.PHONY : src/map/mapper/mapperMatch.o

# target to build an object file
src/map/mapper/mapperMatch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperMatch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperMatch.c.o
.PHONY : src/map/mapper/mapperMatch.c.o

src/map/mapper/mapperMatch.i: src/map/mapper/mapperMatch.c.i

.PHONY : src/map/mapper/mapperMatch.i

# target to preprocess a source file
src/map/mapper/mapperMatch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperMatch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperMatch.c.i
.PHONY : src/map/mapper/mapperMatch.c.i

src/map/mapper/mapperMatch.s: src/map/mapper/mapperMatch.c.s

.PHONY : src/map/mapper/mapperMatch.s

# target to generate assembly for a file
src/map/mapper/mapperMatch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperMatch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperMatch.c.s
.PHONY : src/map/mapper/mapperMatch.c.s

src/map/mapper/mapperRefs.o: src/map/mapper/mapperRefs.c.o

.PHONY : src/map/mapper/mapperRefs.o

# target to build an object file
src/map/mapper/mapperRefs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperRefs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperRefs.c.o
.PHONY : src/map/mapper/mapperRefs.c.o

src/map/mapper/mapperRefs.i: src/map/mapper/mapperRefs.c.i

.PHONY : src/map/mapper/mapperRefs.i

# target to preprocess a source file
src/map/mapper/mapperRefs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperRefs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperRefs.c.i
.PHONY : src/map/mapper/mapperRefs.c.i

src/map/mapper/mapperRefs.s: src/map/mapper/mapperRefs.c.s

.PHONY : src/map/mapper/mapperRefs.s

# target to generate assembly for a file
src/map/mapper/mapperRefs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperRefs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperRefs.c.s
.PHONY : src/map/mapper/mapperRefs.c.s

src/map/mapper/mapperSuper.o: src/map/mapper/mapperSuper.c.o

.PHONY : src/map/mapper/mapperSuper.o

# target to build an object file
src/map/mapper/mapperSuper.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperSuper.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperSuper.c.o
.PHONY : src/map/mapper/mapperSuper.c.o

src/map/mapper/mapperSuper.i: src/map/mapper/mapperSuper.c.i

.PHONY : src/map/mapper/mapperSuper.i

# target to preprocess a source file
src/map/mapper/mapperSuper.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperSuper.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperSuper.c.i
.PHONY : src/map/mapper/mapperSuper.c.i

src/map/mapper/mapperSuper.s: src/map/mapper/mapperSuper.c.s

.PHONY : src/map/mapper/mapperSuper.s

# target to generate assembly for a file
src/map/mapper/mapperSuper.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperSuper.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperSuper.c.s
.PHONY : src/map/mapper/mapperSuper.c.s

src/map/mapper/mapperSwitch.o: src/map/mapper/mapperSwitch.c.o

.PHONY : src/map/mapper/mapperSwitch.o

# target to build an object file
src/map/mapper/mapperSwitch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperSwitch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperSwitch.c.o
.PHONY : src/map/mapper/mapperSwitch.c.o

src/map/mapper/mapperSwitch.i: src/map/mapper/mapperSwitch.c.i

.PHONY : src/map/mapper/mapperSwitch.i

# target to preprocess a source file
src/map/mapper/mapperSwitch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperSwitch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperSwitch.c.i
.PHONY : src/map/mapper/mapperSwitch.c.i

src/map/mapper/mapperSwitch.s: src/map/mapper/mapperSwitch.c.s

.PHONY : src/map/mapper/mapperSwitch.s

# target to generate assembly for a file
src/map/mapper/mapperSwitch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperSwitch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperSwitch.c.s
.PHONY : src/map/mapper/mapperSwitch.c.s

src/map/mapper/mapperTable.o: src/map/mapper/mapperTable.c.o

.PHONY : src/map/mapper/mapperTable.o

# target to build an object file
src/map/mapper/mapperTable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTable.c.o
.PHONY : src/map/mapper/mapperTable.c.o

src/map/mapper/mapperTable.i: src/map/mapper/mapperTable.c.i

.PHONY : src/map/mapper/mapperTable.i

# target to preprocess a source file
src/map/mapper/mapperTable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTable.c.i
.PHONY : src/map/mapper/mapperTable.c.i

src/map/mapper/mapperTable.s: src/map/mapper/mapperTable.c.s

.PHONY : src/map/mapper/mapperTable.s

# target to generate assembly for a file
src/map/mapper/mapperTable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTable.c.s
.PHONY : src/map/mapper/mapperTable.c.s

src/map/mapper/mapperTime.o: src/map/mapper/mapperTime.c.o

.PHONY : src/map/mapper/mapperTime.o

# target to build an object file
src/map/mapper/mapperTime.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTime.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTime.c.o
.PHONY : src/map/mapper/mapperTime.c.o

src/map/mapper/mapperTime.i: src/map/mapper/mapperTime.c.i

.PHONY : src/map/mapper/mapperTime.i

# target to preprocess a source file
src/map/mapper/mapperTime.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTime.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTime.c.i
.PHONY : src/map/mapper/mapperTime.c.i

src/map/mapper/mapperTime.s: src/map/mapper/mapperTime.c.s

.PHONY : src/map/mapper/mapperTime.s

# target to generate assembly for a file
src/map/mapper/mapperTime.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTime.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTime.c.s
.PHONY : src/map/mapper/mapperTime.c.s

src/map/mapper/mapperTree.o: src/map/mapper/mapperTree.c.o

.PHONY : src/map/mapper/mapperTree.o

# target to build an object file
src/map/mapper/mapperTree.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTree.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTree.c.o
.PHONY : src/map/mapper/mapperTree.c.o

src/map/mapper/mapperTree.i: src/map/mapper/mapperTree.c.i

.PHONY : src/map/mapper/mapperTree.i

# target to preprocess a source file
src/map/mapper/mapperTree.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTree.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTree.c.i
.PHONY : src/map/mapper/mapperTree.c.i

src/map/mapper/mapperTree.s: src/map/mapper/mapperTree.c.s

.PHONY : src/map/mapper/mapperTree.s

# target to generate assembly for a file
src/map/mapper/mapperTree.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTree.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTree.c.s
.PHONY : src/map/mapper/mapperTree.c.s

src/map/mapper/mapperTruth.o: src/map/mapper/mapperTruth.c.o

.PHONY : src/map/mapper/mapperTruth.o

# target to build an object file
src/map/mapper/mapperTruth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTruth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTruth.c.o
.PHONY : src/map/mapper/mapperTruth.c.o

src/map/mapper/mapperTruth.i: src/map/mapper/mapperTruth.c.i

.PHONY : src/map/mapper/mapperTruth.i

# target to preprocess a source file
src/map/mapper/mapperTruth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTruth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTruth.c.i
.PHONY : src/map/mapper/mapperTruth.c.i

src/map/mapper/mapperTruth.s: src/map/mapper/mapperTruth.c.s

.PHONY : src/map/mapper/mapperTruth.s

# target to generate assembly for a file
src/map/mapper/mapperTruth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperTruth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperTruth.c.s
.PHONY : src/map/mapper/mapperTruth.c.s

src/map/mapper/mapperUtils.o: src/map/mapper/mapperUtils.c.o

.PHONY : src/map/mapper/mapperUtils.o

# target to build an object file
src/map/mapper/mapperUtils.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperUtils.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperUtils.c.o
.PHONY : src/map/mapper/mapperUtils.c.o

src/map/mapper/mapperUtils.i: src/map/mapper/mapperUtils.c.i

.PHONY : src/map/mapper/mapperUtils.i

# target to preprocess a source file
src/map/mapper/mapperUtils.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperUtils.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperUtils.c.i
.PHONY : src/map/mapper/mapperUtils.c.i

src/map/mapper/mapperUtils.s: src/map/mapper/mapperUtils.c.s

.PHONY : src/map/mapper/mapperUtils.s

# target to generate assembly for a file
src/map/mapper/mapperUtils.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperUtils.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperUtils.c.s
.PHONY : src/map/mapper/mapperUtils.c.s

src/map/mapper/mapperVec.o: src/map/mapper/mapperVec.c.o

.PHONY : src/map/mapper/mapperVec.o

# target to build an object file
src/map/mapper/mapperVec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperVec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperVec.c.o
.PHONY : src/map/mapper/mapperVec.c.o

src/map/mapper/mapperVec.i: src/map/mapper/mapperVec.c.i

.PHONY : src/map/mapper/mapperVec.i

# target to preprocess a source file
src/map/mapper/mapperVec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperVec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperVec.c.i
.PHONY : src/map/mapper/mapperVec.c.i

src/map/mapper/mapperVec.s: src/map/mapper/mapperVec.c.s

.PHONY : src/map/mapper/mapperVec.s

# target to generate assembly for a file
src/map/mapper/mapperVec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mapper/mapperVec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mapper/mapperVec.c.s
.PHONY : src/map/mapper/mapperVec.c.s

src/map/mio/mio.o: src/map/mio/mio.c.o

.PHONY : src/map/mio/mio.o

# target to build an object file
src/map/mio/mio.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mio.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mio.c.o
.PHONY : src/map/mio/mio.c.o

src/map/mio/mio.i: src/map/mio/mio.c.i

.PHONY : src/map/mio/mio.i

# target to preprocess a source file
src/map/mio/mio.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mio.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mio.c.i
.PHONY : src/map/mio/mio.c.i

src/map/mio/mio.s: src/map/mio/mio.c.s

.PHONY : src/map/mio/mio.s

# target to generate assembly for a file
src/map/mio/mio.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mio.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mio.c.s
.PHONY : src/map/mio/mio.c.s

src/map/mio/mioApi.o: src/map/mio/mioApi.c.o

.PHONY : src/map/mio/mioApi.o

# target to build an object file
src/map/mio/mioApi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioApi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioApi.c.o
.PHONY : src/map/mio/mioApi.c.o

src/map/mio/mioApi.i: src/map/mio/mioApi.c.i

.PHONY : src/map/mio/mioApi.i

# target to preprocess a source file
src/map/mio/mioApi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioApi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioApi.c.i
.PHONY : src/map/mio/mioApi.c.i

src/map/mio/mioApi.s: src/map/mio/mioApi.c.s

.PHONY : src/map/mio/mioApi.s

# target to generate assembly for a file
src/map/mio/mioApi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioApi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioApi.c.s
.PHONY : src/map/mio/mioApi.c.s

src/map/mio/mioFunc.o: src/map/mio/mioFunc.c.o

.PHONY : src/map/mio/mioFunc.o

# target to build an object file
src/map/mio/mioFunc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioFunc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioFunc.c.o
.PHONY : src/map/mio/mioFunc.c.o

src/map/mio/mioFunc.i: src/map/mio/mioFunc.c.i

.PHONY : src/map/mio/mioFunc.i

# target to preprocess a source file
src/map/mio/mioFunc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioFunc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioFunc.c.i
.PHONY : src/map/mio/mioFunc.c.i

src/map/mio/mioFunc.s: src/map/mio/mioFunc.c.s

.PHONY : src/map/mio/mioFunc.s

# target to generate assembly for a file
src/map/mio/mioFunc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioFunc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioFunc.c.s
.PHONY : src/map/mio/mioFunc.c.s

src/map/mio/mioParse.o: src/map/mio/mioParse.c.o

.PHONY : src/map/mio/mioParse.o

# target to build an object file
src/map/mio/mioParse.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioParse.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioParse.c.o
.PHONY : src/map/mio/mioParse.c.o

src/map/mio/mioParse.i: src/map/mio/mioParse.c.i

.PHONY : src/map/mio/mioParse.i

# target to preprocess a source file
src/map/mio/mioParse.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioParse.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioParse.c.i
.PHONY : src/map/mio/mioParse.c.i

src/map/mio/mioParse.s: src/map/mio/mioParse.c.s

.PHONY : src/map/mio/mioParse.s

# target to generate assembly for a file
src/map/mio/mioParse.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioParse.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioParse.c.s
.PHONY : src/map/mio/mioParse.c.s

src/map/mio/mioRead.o: src/map/mio/mioRead.c.o

.PHONY : src/map/mio/mioRead.o

# target to build an object file
src/map/mio/mioRead.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioRead.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioRead.c.o
.PHONY : src/map/mio/mioRead.c.o

src/map/mio/mioRead.i: src/map/mio/mioRead.c.i

.PHONY : src/map/mio/mioRead.i

# target to preprocess a source file
src/map/mio/mioRead.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioRead.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioRead.c.i
.PHONY : src/map/mio/mioRead.c.i

src/map/mio/mioRead.s: src/map/mio/mioRead.c.s

.PHONY : src/map/mio/mioRead.s

# target to generate assembly for a file
src/map/mio/mioRead.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioRead.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioRead.c.s
.PHONY : src/map/mio/mioRead.c.s

src/map/mio/mioSop.o: src/map/mio/mioSop.c.o

.PHONY : src/map/mio/mioSop.o

# target to build an object file
src/map/mio/mioSop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioSop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioSop.c.o
.PHONY : src/map/mio/mioSop.c.o

src/map/mio/mioSop.i: src/map/mio/mioSop.c.i

.PHONY : src/map/mio/mioSop.i

# target to preprocess a source file
src/map/mio/mioSop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioSop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioSop.c.i
.PHONY : src/map/mio/mioSop.c.i

src/map/mio/mioSop.s: src/map/mio/mioSop.c.s

.PHONY : src/map/mio/mioSop.s

# target to generate assembly for a file
src/map/mio/mioSop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioSop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioSop.c.s
.PHONY : src/map/mio/mioSop.c.s

src/map/mio/mioUtils.o: src/map/mio/mioUtils.c.o

.PHONY : src/map/mio/mioUtils.o

# target to build an object file
src/map/mio/mioUtils.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioUtils.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioUtils.c.o
.PHONY : src/map/mio/mioUtils.c.o

src/map/mio/mioUtils.i: src/map/mio/mioUtils.c.i

.PHONY : src/map/mio/mioUtils.i

# target to preprocess a source file
src/map/mio/mioUtils.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioUtils.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioUtils.c.i
.PHONY : src/map/mio/mioUtils.c.i

src/map/mio/mioUtils.s: src/map/mio/mioUtils.c.s

.PHONY : src/map/mio/mioUtils.s

# target to generate assembly for a file
src/map/mio/mioUtils.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mio/mioUtils.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mio/mioUtils.c.s
.PHONY : src/map/mio/mioUtils.c.s

src/map/mpm/mpmAbc.o: src/map/mpm/mpmAbc.c.o

.PHONY : src/map/mpm/mpmAbc.o

# target to build an object file
src/map/mpm/mpmAbc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmAbc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmAbc.c.o
.PHONY : src/map/mpm/mpmAbc.c.o

src/map/mpm/mpmAbc.i: src/map/mpm/mpmAbc.c.i

.PHONY : src/map/mpm/mpmAbc.i

# target to preprocess a source file
src/map/mpm/mpmAbc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmAbc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmAbc.c.i
.PHONY : src/map/mpm/mpmAbc.c.i

src/map/mpm/mpmAbc.s: src/map/mpm/mpmAbc.c.s

.PHONY : src/map/mpm/mpmAbc.s

# target to generate assembly for a file
src/map/mpm/mpmAbc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmAbc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmAbc.c.s
.PHONY : src/map/mpm/mpmAbc.c.s

src/map/mpm/mpmCore.o: src/map/mpm/mpmCore.c.o

.PHONY : src/map/mpm/mpmCore.o

# target to build an object file
src/map/mpm/mpmCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmCore.c.o
.PHONY : src/map/mpm/mpmCore.c.o

src/map/mpm/mpmCore.i: src/map/mpm/mpmCore.c.i

.PHONY : src/map/mpm/mpmCore.i

# target to preprocess a source file
src/map/mpm/mpmCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmCore.c.i
.PHONY : src/map/mpm/mpmCore.c.i

src/map/mpm/mpmCore.s: src/map/mpm/mpmCore.c.s

.PHONY : src/map/mpm/mpmCore.s

# target to generate assembly for a file
src/map/mpm/mpmCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmCore.c.s
.PHONY : src/map/mpm/mpmCore.c.s

src/map/mpm/mpmDsd.o: src/map/mpm/mpmDsd.c.o

.PHONY : src/map/mpm/mpmDsd.o

# target to build an object file
src/map/mpm/mpmDsd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmDsd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmDsd.c.o
.PHONY : src/map/mpm/mpmDsd.c.o

src/map/mpm/mpmDsd.i: src/map/mpm/mpmDsd.c.i

.PHONY : src/map/mpm/mpmDsd.i

# target to preprocess a source file
src/map/mpm/mpmDsd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmDsd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmDsd.c.i
.PHONY : src/map/mpm/mpmDsd.c.i

src/map/mpm/mpmDsd.s: src/map/mpm/mpmDsd.c.s

.PHONY : src/map/mpm/mpmDsd.s

# target to generate assembly for a file
src/map/mpm/mpmDsd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmDsd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmDsd.c.s
.PHONY : src/map/mpm/mpmDsd.c.s

src/map/mpm/mpmGates.o: src/map/mpm/mpmGates.c.o

.PHONY : src/map/mpm/mpmGates.o

# target to build an object file
src/map/mpm/mpmGates.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmGates.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmGates.c.o
.PHONY : src/map/mpm/mpmGates.c.o

src/map/mpm/mpmGates.i: src/map/mpm/mpmGates.c.i

.PHONY : src/map/mpm/mpmGates.i

# target to preprocess a source file
src/map/mpm/mpmGates.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmGates.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmGates.c.i
.PHONY : src/map/mpm/mpmGates.c.i

src/map/mpm/mpmGates.s: src/map/mpm/mpmGates.c.s

.PHONY : src/map/mpm/mpmGates.s

# target to generate assembly for a file
src/map/mpm/mpmGates.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmGates.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmGates.c.s
.PHONY : src/map/mpm/mpmGates.c.s

src/map/mpm/mpmLib.o: src/map/mpm/mpmLib.c.o

.PHONY : src/map/mpm/mpmLib.o

# target to build an object file
src/map/mpm/mpmLib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmLib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmLib.c.o
.PHONY : src/map/mpm/mpmLib.c.o

src/map/mpm/mpmLib.i: src/map/mpm/mpmLib.c.i

.PHONY : src/map/mpm/mpmLib.i

# target to preprocess a source file
src/map/mpm/mpmLib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmLib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmLib.c.i
.PHONY : src/map/mpm/mpmLib.c.i

src/map/mpm/mpmLib.s: src/map/mpm/mpmLib.c.s

.PHONY : src/map/mpm/mpmLib.s

# target to generate assembly for a file
src/map/mpm/mpmLib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmLib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmLib.c.s
.PHONY : src/map/mpm/mpmLib.c.s

src/map/mpm/mpmMan.o: src/map/mpm/mpmMan.c.o

.PHONY : src/map/mpm/mpmMan.o

# target to build an object file
src/map/mpm/mpmMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmMan.c.o
.PHONY : src/map/mpm/mpmMan.c.o

src/map/mpm/mpmMan.i: src/map/mpm/mpmMan.c.i

.PHONY : src/map/mpm/mpmMan.i

# target to preprocess a source file
src/map/mpm/mpmMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmMan.c.i
.PHONY : src/map/mpm/mpmMan.c.i

src/map/mpm/mpmMan.s: src/map/mpm/mpmMan.c.s

.PHONY : src/map/mpm/mpmMan.s

# target to generate assembly for a file
src/map/mpm/mpmMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmMan.c.s
.PHONY : src/map/mpm/mpmMan.c.s

src/map/mpm/mpmMap.o: src/map/mpm/mpmMap.c.o

.PHONY : src/map/mpm/mpmMap.o

# target to build an object file
src/map/mpm/mpmMap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmMap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmMap.c.o
.PHONY : src/map/mpm/mpmMap.c.o

src/map/mpm/mpmMap.i: src/map/mpm/mpmMap.c.i

.PHONY : src/map/mpm/mpmMap.i

# target to preprocess a source file
src/map/mpm/mpmMap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmMap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmMap.c.i
.PHONY : src/map/mpm/mpmMap.c.i

src/map/mpm/mpmMap.s: src/map/mpm/mpmMap.c.s

.PHONY : src/map/mpm/mpmMap.s

# target to generate assembly for a file
src/map/mpm/mpmMap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmMap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmMap.c.s
.PHONY : src/map/mpm/mpmMap.c.s

src/map/mpm/mpmMig.o: src/map/mpm/mpmMig.c.o

.PHONY : src/map/mpm/mpmMig.o

# target to build an object file
src/map/mpm/mpmMig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmMig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmMig.c.o
.PHONY : src/map/mpm/mpmMig.c.o

src/map/mpm/mpmMig.i: src/map/mpm/mpmMig.c.i

.PHONY : src/map/mpm/mpmMig.i

# target to preprocess a source file
src/map/mpm/mpmMig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmMig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmMig.c.i
.PHONY : src/map/mpm/mpmMig.c.i

src/map/mpm/mpmMig.s: src/map/mpm/mpmMig.c.s

.PHONY : src/map/mpm/mpmMig.s

# target to generate assembly for a file
src/map/mpm/mpmMig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmMig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmMig.c.s
.PHONY : src/map/mpm/mpmMig.c.s

src/map/mpm/mpmPre.o: src/map/mpm/mpmPre.c.o

.PHONY : src/map/mpm/mpmPre.o

# target to build an object file
src/map/mpm/mpmPre.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmPre.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmPre.c.o
.PHONY : src/map/mpm/mpmPre.c.o

src/map/mpm/mpmPre.i: src/map/mpm/mpmPre.c.i

.PHONY : src/map/mpm/mpmPre.i

# target to preprocess a source file
src/map/mpm/mpmPre.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmPre.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmPre.c.i
.PHONY : src/map/mpm/mpmPre.c.i

src/map/mpm/mpmPre.s: src/map/mpm/mpmPre.c.s

.PHONY : src/map/mpm/mpmPre.s

# target to generate assembly for a file
src/map/mpm/mpmPre.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmPre.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmPre.c.s
.PHONY : src/map/mpm/mpmPre.c.s

src/map/mpm/mpmTruth.o: src/map/mpm/mpmTruth.c.o

.PHONY : src/map/mpm/mpmTruth.o

# target to build an object file
src/map/mpm/mpmTruth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmTruth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmTruth.c.o
.PHONY : src/map/mpm/mpmTruth.c.o

src/map/mpm/mpmTruth.i: src/map/mpm/mpmTruth.c.i

.PHONY : src/map/mpm/mpmTruth.i

# target to preprocess a source file
src/map/mpm/mpmTruth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmTruth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmTruth.c.i
.PHONY : src/map/mpm/mpmTruth.c.i

src/map/mpm/mpmTruth.s: src/map/mpm/mpmTruth.c.s

.PHONY : src/map/mpm/mpmTruth.s

# target to generate assembly for a file
src/map/mpm/mpmTruth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmTruth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmTruth.c.s
.PHONY : src/map/mpm/mpmTruth.c.s

src/map/mpm/mpmUtil.o: src/map/mpm/mpmUtil.c.o

.PHONY : src/map/mpm/mpmUtil.o

# target to build an object file
src/map/mpm/mpmUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmUtil.c.o
.PHONY : src/map/mpm/mpmUtil.c.o

src/map/mpm/mpmUtil.i: src/map/mpm/mpmUtil.c.i

.PHONY : src/map/mpm/mpmUtil.i

# target to preprocess a source file
src/map/mpm/mpmUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmUtil.c.i
.PHONY : src/map/mpm/mpmUtil.c.i

src/map/mpm/mpmUtil.s: src/map/mpm/mpmUtil.c.s

.PHONY : src/map/mpm/mpmUtil.s

# target to generate assembly for a file
src/map/mpm/mpmUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/mpm/mpmUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/mpm/mpmUtil.c.s
.PHONY : src/map/mpm/mpmUtil.c.s

src/map/scl/scl.o: src/map/scl/scl.c.o

.PHONY : src/map/scl/scl.o

# target to build an object file
src/map/scl/scl.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/scl.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/scl.c.o
.PHONY : src/map/scl/scl.c.o

src/map/scl/scl.i: src/map/scl/scl.c.i

.PHONY : src/map/scl/scl.i

# target to preprocess a source file
src/map/scl/scl.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/scl.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/scl.c.i
.PHONY : src/map/scl/scl.c.i

src/map/scl/scl.s: src/map/scl/scl.c.s

.PHONY : src/map/scl/scl.s

# target to generate assembly for a file
src/map/scl/scl.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/scl.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/scl.c.s
.PHONY : src/map/scl/scl.c.s

src/map/scl/sclBufSize.o: src/map/scl/sclBufSize.c.o

.PHONY : src/map/scl/sclBufSize.o

# target to build an object file
src/map/scl/sclBufSize.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclBufSize.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclBufSize.c.o
.PHONY : src/map/scl/sclBufSize.c.o

src/map/scl/sclBufSize.i: src/map/scl/sclBufSize.c.i

.PHONY : src/map/scl/sclBufSize.i

# target to preprocess a source file
src/map/scl/sclBufSize.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclBufSize.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclBufSize.c.i
.PHONY : src/map/scl/sclBufSize.c.i

src/map/scl/sclBufSize.s: src/map/scl/sclBufSize.c.s

.PHONY : src/map/scl/sclBufSize.s

# target to generate assembly for a file
src/map/scl/sclBufSize.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclBufSize.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclBufSize.c.s
.PHONY : src/map/scl/sclBufSize.c.s

src/map/scl/sclBuffer.o: src/map/scl/sclBuffer.c.o

.PHONY : src/map/scl/sclBuffer.o

# target to build an object file
src/map/scl/sclBuffer.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclBuffer.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclBuffer.c.o
.PHONY : src/map/scl/sclBuffer.c.o

src/map/scl/sclBuffer.i: src/map/scl/sclBuffer.c.i

.PHONY : src/map/scl/sclBuffer.i

# target to preprocess a source file
src/map/scl/sclBuffer.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclBuffer.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclBuffer.c.i
.PHONY : src/map/scl/sclBuffer.c.i

src/map/scl/sclBuffer.s: src/map/scl/sclBuffer.c.s

.PHONY : src/map/scl/sclBuffer.s

# target to generate assembly for a file
src/map/scl/sclBuffer.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclBuffer.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclBuffer.c.s
.PHONY : src/map/scl/sclBuffer.c.s

src/map/scl/sclDnsize.o: src/map/scl/sclDnsize.c.o

.PHONY : src/map/scl/sclDnsize.o

# target to build an object file
src/map/scl/sclDnsize.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclDnsize.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclDnsize.c.o
.PHONY : src/map/scl/sclDnsize.c.o

src/map/scl/sclDnsize.i: src/map/scl/sclDnsize.c.i

.PHONY : src/map/scl/sclDnsize.i

# target to preprocess a source file
src/map/scl/sclDnsize.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclDnsize.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclDnsize.c.i
.PHONY : src/map/scl/sclDnsize.c.i

src/map/scl/sclDnsize.s: src/map/scl/sclDnsize.c.s

.PHONY : src/map/scl/sclDnsize.s

# target to generate assembly for a file
src/map/scl/sclDnsize.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclDnsize.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclDnsize.c.s
.PHONY : src/map/scl/sclDnsize.c.s

src/map/scl/sclLibScl.o: src/map/scl/sclLibScl.c.o

.PHONY : src/map/scl/sclLibScl.o

# target to build an object file
src/map/scl/sclLibScl.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLibScl.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLibScl.c.o
.PHONY : src/map/scl/sclLibScl.c.o

src/map/scl/sclLibScl.i: src/map/scl/sclLibScl.c.i

.PHONY : src/map/scl/sclLibScl.i

# target to preprocess a source file
src/map/scl/sclLibScl.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLibScl.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLibScl.c.i
.PHONY : src/map/scl/sclLibScl.c.i

src/map/scl/sclLibScl.s: src/map/scl/sclLibScl.c.s

.PHONY : src/map/scl/sclLibScl.s

# target to generate assembly for a file
src/map/scl/sclLibScl.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLibScl.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLibScl.c.s
.PHONY : src/map/scl/sclLibScl.c.s

src/map/scl/sclLibUtil.o: src/map/scl/sclLibUtil.c.o

.PHONY : src/map/scl/sclLibUtil.o

# target to build an object file
src/map/scl/sclLibUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLibUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLibUtil.c.o
.PHONY : src/map/scl/sclLibUtil.c.o

src/map/scl/sclLibUtil.i: src/map/scl/sclLibUtil.c.i

.PHONY : src/map/scl/sclLibUtil.i

# target to preprocess a source file
src/map/scl/sclLibUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLibUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLibUtil.c.i
.PHONY : src/map/scl/sclLibUtil.c.i

src/map/scl/sclLibUtil.s: src/map/scl/sclLibUtil.c.s

.PHONY : src/map/scl/sclLibUtil.s

# target to generate assembly for a file
src/map/scl/sclLibUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLibUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLibUtil.c.s
.PHONY : src/map/scl/sclLibUtil.c.s

src/map/scl/sclLiberty.o: src/map/scl/sclLiberty.c.o

.PHONY : src/map/scl/sclLiberty.o

# target to build an object file
src/map/scl/sclLiberty.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLiberty.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLiberty.c.o
.PHONY : src/map/scl/sclLiberty.c.o

src/map/scl/sclLiberty.i: src/map/scl/sclLiberty.c.i

.PHONY : src/map/scl/sclLiberty.i

# target to preprocess a source file
src/map/scl/sclLiberty.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLiberty.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLiberty.c.i
.PHONY : src/map/scl/sclLiberty.c.i

src/map/scl/sclLiberty.s: src/map/scl/sclLiberty.c.s

.PHONY : src/map/scl/sclLiberty.s

# target to generate assembly for a file
src/map/scl/sclLiberty.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLiberty.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLiberty.c.s
.PHONY : src/map/scl/sclLiberty.c.s

src/map/scl/sclLoad.o: src/map/scl/sclLoad.c.o

.PHONY : src/map/scl/sclLoad.o

# target to build an object file
src/map/scl/sclLoad.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLoad.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLoad.c.o
.PHONY : src/map/scl/sclLoad.c.o

src/map/scl/sclLoad.i: src/map/scl/sclLoad.c.i

.PHONY : src/map/scl/sclLoad.i

# target to preprocess a source file
src/map/scl/sclLoad.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLoad.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLoad.c.i
.PHONY : src/map/scl/sclLoad.c.i

src/map/scl/sclLoad.s: src/map/scl/sclLoad.c.s

.PHONY : src/map/scl/sclLoad.s

# target to generate assembly for a file
src/map/scl/sclLoad.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclLoad.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclLoad.c.s
.PHONY : src/map/scl/sclLoad.c.s

src/map/scl/sclSize.o: src/map/scl/sclSize.c.o

.PHONY : src/map/scl/sclSize.o

# target to build an object file
src/map/scl/sclSize.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclSize.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclSize.c.o
.PHONY : src/map/scl/sclSize.c.o

src/map/scl/sclSize.i: src/map/scl/sclSize.c.i

.PHONY : src/map/scl/sclSize.i

# target to preprocess a source file
src/map/scl/sclSize.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclSize.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclSize.c.i
.PHONY : src/map/scl/sclSize.c.i

src/map/scl/sclSize.s: src/map/scl/sclSize.c.s

.PHONY : src/map/scl/sclSize.s

# target to generate assembly for a file
src/map/scl/sclSize.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclSize.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclSize.c.s
.PHONY : src/map/scl/sclSize.c.s

src/map/scl/sclUpsize.o: src/map/scl/sclUpsize.c.o

.PHONY : src/map/scl/sclUpsize.o

# target to build an object file
src/map/scl/sclUpsize.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclUpsize.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclUpsize.c.o
.PHONY : src/map/scl/sclUpsize.c.o

src/map/scl/sclUpsize.i: src/map/scl/sclUpsize.c.i

.PHONY : src/map/scl/sclUpsize.i

# target to preprocess a source file
src/map/scl/sclUpsize.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclUpsize.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclUpsize.c.i
.PHONY : src/map/scl/sclUpsize.c.i

src/map/scl/sclUpsize.s: src/map/scl/sclUpsize.c.s

.PHONY : src/map/scl/sclUpsize.s

# target to generate assembly for a file
src/map/scl/sclUpsize.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclUpsize.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclUpsize.c.s
.PHONY : src/map/scl/sclUpsize.c.s

src/map/scl/sclUtil.o: src/map/scl/sclUtil.c.o

.PHONY : src/map/scl/sclUtil.o

# target to build an object file
src/map/scl/sclUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclUtil.c.o
.PHONY : src/map/scl/sclUtil.c.o

src/map/scl/sclUtil.i: src/map/scl/sclUtil.c.i

.PHONY : src/map/scl/sclUtil.i

# target to preprocess a source file
src/map/scl/sclUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclUtil.c.i
.PHONY : src/map/scl/sclUtil.c.i

src/map/scl/sclUtil.s: src/map/scl/sclUtil.c.s

.PHONY : src/map/scl/sclUtil.s

# target to generate assembly for a file
src/map/scl/sclUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/scl/sclUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/scl/sclUtil.c.s
.PHONY : src/map/scl/sclUtil.c.s

src/map/super/super.o: src/map/super/super.c.o

.PHONY : src/map/super/super.o

# target to build an object file
src/map/super/super.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/super/super.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/super/super.c.o
.PHONY : src/map/super/super.c.o

src/map/super/super.i: src/map/super/super.c.i

.PHONY : src/map/super/super.i

# target to preprocess a source file
src/map/super/super.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/super/super.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/super/super.c.i
.PHONY : src/map/super/super.c.i

src/map/super/super.s: src/map/super/super.c.s

.PHONY : src/map/super/super.s

# target to generate assembly for a file
src/map/super/super.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/super/super.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/super/super.c.s
.PHONY : src/map/super/super.c.s

src/map/super/superAnd.o: src/map/super/superAnd.c.o

.PHONY : src/map/super/superAnd.o

# target to build an object file
src/map/super/superAnd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/super/superAnd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/super/superAnd.c.o
.PHONY : src/map/super/superAnd.c.o

src/map/super/superAnd.i: src/map/super/superAnd.c.i

.PHONY : src/map/super/superAnd.i

# target to preprocess a source file
src/map/super/superAnd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/super/superAnd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/super/superAnd.c.i
.PHONY : src/map/super/superAnd.c.i

src/map/super/superAnd.s: src/map/super/superAnd.c.s

.PHONY : src/map/super/superAnd.s

# target to generate assembly for a file
src/map/super/superAnd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/super/superAnd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/super/superAnd.c.s
.PHONY : src/map/super/superAnd.c.s

src/map/super/superGate.o: src/map/super/superGate.c.o

.PHONY : src/map/super/superGate.o

# target to build an object file
src/map/super/superGate.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/super/superGate.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/super/superGate.c.o
.PHONY : src/map/super/superGate.c.o

src/map/super/superGate.i: src/map/super/superGate.c.i

.PHONY : src/map/super/superGate.i

# target to preprocess a source file
src/map/super/superGate.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/super/superGate.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/super/superGate.c.i
.PHONY : src/map/super/superGate.c.i

src/map/super/superGate.s: src/map/super/superGate.c.s

.PHONY : src/map/super/superGate.s

# target to generate assembly for a file
src/map/super/superGate.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/map/super/superGate.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/map/super/superGate.c.s
.PHONY : src/map/super/superGate.c.s

src/misc/bar/bar.o: src/misc/bar/bar.c.o

.PHONY : src/misc/bar/bar.o

# target to build an object file
src/misc/bar/bar.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bar/bar.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bar/bar.c.o
.PHONY : src/misc/bar/bar.c.o

src/misc/bar/bar.i: src/misc/bar/bar.c.i

.PHONY : src/misc/bar/bar.i

# target to preprocess a source file
src/misc/bar/bar.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bar/bar.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bar/bar.c.i
.PHONY : src/misc/bar/bar.c.i

src/misc/bar/bar.s: src/misc/bar/bar.c.s

.PHONY : src/misc/bar/bar.s

# target to generate assembly for a file
src/misc/bar/bar.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bar/bar.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bar/bar.c.s
.PHONY : src/misc/bar/bar.c.s

src/misc/bbl/bblif.o: src/misc/bbl/bblif.c.o

.PHONY : src/misc/bbl/bblif.o

# target to build an object file
src/misc/bbl/bblif.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bbl/bblif.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bbl/bblif.c.o
.PHONY : src/misc/bbl/bblif.c.o

src/misc/bbl/bblif.i: src/misc/bbl/bblif.c.i

.PHONY : src/misc/bbl/bblif.i

# target to preprocess a source file
src/misc/bbl/bblif.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bbl/bblif.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bbl/bblif.c.i
.PHONY : src/misc/bbl/bblif.c.i

src/misc/bbl/bblif.s: src/misc/bbl/bblif.c.s

.PHONY : src/misc/bbl/bblif.s

# target to generate assembly for a file
src/misc/bbl/bblif.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bbl/bblif.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bbl/bblif.c.s
.PHONY : src/misc/bbl/bblif.c.s

src/misc/bzlib/blocksort.o: src/misc/bzlib/blocksort.c.o

.PHONY : src/misc/bzlib/blocksort.o

# target to build an object file
src/misc/bzlib/blocksort.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/blocksort.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/blocksort.c.o
.PHONY : src/misc/bzlib/blocksort.c.o

src/misc/bzlib/blocksort.i: src/misc/bzlib/blocksort.c.i

.PHONY : src/misc/bzlib/blocksort.i

# target to preprocess a source file
src/misc/bzlib/blocksort.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/blocksort.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/blocksort.c.i
.PHONY : src/misc/bzlib/blocksort.c.i

src/misc/bzlib/blocksort.s: src/misc/bzlib/blocksort.c.s

.PHONY : src/misc/bzlib/blocksort.s

# target to generate assembly for a file
src/misc/bzlib/blocksort.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/blocksort.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/blocksort.c.s
.PHONY : src/misc/bzlib/blocksort.c.s

src/misc/bzlib/bzlib.o: src/misc/bzlib/bzlib.c.o

.PHONY : src/misc/bzlib/bzlib.o

# target to build an object file
src/misc/bzlib/bzlib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/bzlib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/bzlib.c.o
.PHONY : src/misc/bzlib/bzlib.c.o

src/misc/bzlib/bzlib.i: src/misc/bzlib/bzlib.c.i

.PHONY : src/misc/bzlib/bzlib.i

# target to preprocess a source file
src/misc/bzlib/bzlib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/bzlib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/bzlib.c.i
.PHONY : src/misc/bzlib/bzlib.c.i

src/misc/bzlib/bzlib.s: src/misc/bzlib/bzlib.c.s

.PHONY : src/misc/bzlib/bzlib.s

# target to generate assembly for a file
src/misc/bzlib/bzlib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/bzlib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/bzlib.c.s
.PHONY : src/misc/bzlib/bzlib.c.s

src/misc/bzlib/compress.o: src/misc/bzlib/compress.c.o

.PHONY : src/misc/bzlib/compress.o

# target to build an object file
src/misc/bzlib/compress.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/compress.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/compress.c.o
.PHONY : src/misc/bzlib/compress.c.o

src/misc/bzlib/compress.i: src/misc/bzlib/compress.c.i

.PHONY : src/misc/bzlib/compress.i

# target to preprocess a source file
src/misc/bzlib/compress.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/compress.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/compress.c.i
.PHONY : src/misc/bzlib/compress.c.i

src/misc/bzlib/compress.s: src/misc/bzlib/compress.c.s

.PHONY : src/misc/bzlib/compress.s

# target to generate assembly for a file
src/misc/bzlib/compress.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/compress.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/compress.c.s
.PHONY : src/misc/bzlib/compress.c.s

src/misc/bzlib/crctable.o: src/misc/bzlib/crctable.c.o

.PHONY : src/misc/bzlib/crctable.o

# target to build an object file
src/misc/bzlib/crctable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/crctable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/crctable.c.o
.PHONY : src/misc/bzlib/crctable.c.o

src/misc/bzlib/crctable.i: src/misc/bzlib/crctable.c.i

.PHONY : src/misc/bzlib/crctable.i

# target to preprocess a source file
src/misc/bzlib/crctable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/crctable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/crctable.c.i
.PHONY : src/misc/bzlib/crctable.c.i

src/misc/bzlib/crctable.s: src/misc/bzlib/crctable.c.s

.PHONY : src/misc/bzlib/crctable.s

# target to generate assembly for a file
src/misc/bzlib/crctable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/crctable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/crctable.c.s
.PHONY : src/misc/bzlib/crctable.c.s

src/misc/bzlib/decompress.o: src/misc/bzlib/decompress.c.o

.PHONY : src/misc/bzlib/decompress.o

# target to build an object file
src/misc/bzlib/decompress.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/decompress.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/decompress.c.o
.PHONY : src/misc/bzlib/decompress.c.o

src/misc/bzlib/decompress.i: src/misc/bzlib/decompress.c.i

.PHONY : src/misc/bzlib/decompress.i

# target to preprocess a source file
src/misc/bzlib/decompress.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/decompress.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/decompress.c.i
.PHONY : src/misc/bzlib/decompress.c.i

src/misc/bzlib/decompress.s: src/misc/bzlib/decompress.c.s

.PHONY : src/misc/bzlib/decompress.s

# target to generate assembly for a file
src/misc/bzlib/decompress.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/decompress.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/decompress.c.s
.PHONY : src/misc/bzlib/decompress.c.s

src/misc/bzlib/huffman.o: src/misc/bzlib/huffman.c.o

.PHONY : src/misc/bzlib/huffman.o

# target to build an object file
src/misc/bzlib/huffman.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/huffman.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/huffman.c.o
.PHONY : src/misc/bzlib/huffman.c.o

src/misc/bzlib/huffman.i: src/misc/bzlib/huffman.c.i

.PHONY : src/misc/bzlib/huffman.i

# target to preprocess a source file
src/misc/bzlib/huffman.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/huffman.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/huffman.c.i
.PHONY : src/misc/bzlib/huffman.c.i

src/misc/bzlib/huffman.s: src/misc/bzlib/huffman.c.s

.PHONY : src/misc/bzlib/huffman.s

# target to generate assembly for a file
src/misc/bzlib/huffman.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/huffman.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/huffman.c.s
.PHONY : src/misc/bzlib/huffman.c.s

src/misc/bzlib/randtable.o: src/misc/bzlib/randtable.c.o

.PHONY : src/misc/bzlib/randtable.o

# target to build an object file
src/misc/bzlib/randtable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/randtable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/randtable.c.o
.PHONY : src/misc/bzlib/randtable.c.o

src/misc/bzlib/randtable.i: src/misc/bzlib/randtable.c.i

.PHONY : src/misc/bzlib/randtable.i

# target to preprocess a source file
src/misc/bzlib/randtable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/randtable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/randtable.c.i
.PHONY : src/misc/bzlib/randtable.c.i

src/misc/bzlib/randtable.s: src/misc/bzlib/randtable.c.s

.PHONY : src/misc/bzlib/randtable.s

# target to generate assembly for a file
src/misc/bzlib/randtable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/bzlib/randtable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/bzlib/randtable.c.s
.PHONY : src/misc/bzlib/randtable.c.s

src/misc/extra/extraUtilBitMatrix.o: src/misc/extra/extraUtilBitMatrix.c.o

.PHONY : src/misc/extra/extraUtilBitMatrix.o

# target to build an object file
src/misc/extra/extraUtilBitMatrix.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilBitMatrix.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilBitMatrix.c.o
.PHONY : src/misc/extra/extraUtilBitMatrix.c.o

src/misc/extra/extraUtilBitMatrix.i: src/misc/extra/extraUtilBitMatrix.c.i

.PHONY : src/misc/extra/extraUtilBitMatrix.i

# target to preprocess a source file
src/misc/extra/extraUtilBitMatrix.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilBitMatrix.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilBitMatrix.c.i
.PHONY : src/misc/extra/extraUtilBitMatrix.c.i

src/misc/extra/extraUtilBitMatrix.s: src/misc/extra/extraUtilBitMatrix.c.s

.PHONY : src/misc/extra/extraUtilBitMatrix.s

# target to generate assembly for a file
src/misc/extra/extraUtilBitMatrix.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilBitMatrix.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilBitMatrix.c.s
.PHONY : src/misc/extra/extraUtilBitMatrix.c.s

src/misc/extra/extraUtilCanon.o: src/misc/extra/extraUtilCanon.c.o

.PHONY : src/misc/extra/extraUtilCanon.o

# target to build an object file
src/misc/extra/extraUtilCanon.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilCanon.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilCanon.c.o
.PHONY : src/misc/extra/extraUtilCanon.c.o

src/misc/extra/extraUtilCanon.i: src/misc/extra/extraUtilCanon.c.i

.PHONY : src/misc/extra/extraUtilCanon.i

# target to preprocess a source file
src/misc/extra/extraUtilCanon.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilCanon.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilCanon.c.i
.PHONY : src/misc/extra/extraUtilCanon.c.i

src/misc/extra/extraUtilCanon.s: src/misc/extra/extraUtilCanon.c.s

.PHONY : src/misc/extra/extraUtilCanon.s

# target to generate assembly for a file
src/misc/extra/extraUtilCanon.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilCanon.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilCanon.c.s
.PHONY : src/misc/extra/extraUtilCanon.c.s

src/misc/extra/extraUtilCube.o: src/misc/extra/extraUtilCube.c.o

.PHONY : src/misc/extra/extraUtilCube.o

# target to build an object file
src/misc/extra/extraUtilCube.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilCube.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilCube.c.o
.PHONY : src/misc/extra/extraUtilCube.c.o

src/misc/extra/extraUtilCube.i: src/misc/extra/extraUtilCube.c.i

.PHONY : src/misc/extra/extraUtilCube.i

# target to preprocess a source file
src/misc/extra/extraUtilCube.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilCube.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilCube.c.i
.PHONY : src/misc/extra/extraUtilCube.c.i

src/misc/extra/extraUtilCube.s: src/misc/extra/extraUtilCube.c.s

.PHONY : src/misc/extra/extraUtilCube.s

# target to generate assembly for a file
src/misc/extra/extraUtilCube.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilCube.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilCube.c.s
.PHONY : src/misc/extra/extraUtilCube.c.s

src/misc/extra/extraUtilDsd.o: src/misc/extra/extraUtilDsd.c.o

.PHONY : src/misc/extra/extraUtilDsd.o

# target to build an object file
src/misc/extra/extraUtilDsd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilDsd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilDsd.c.o
.PHONY : src/misc/extra/extraUtilDsd.c.o

src/misc/extra/extraUtilDsd.i: src/misc/extra/extraUtilDsd.c.i

.PHONY : src/misc/extra/extraUtilDsd.i

# target to preprocess a source file
src/misc/extra/extraUtilDsd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilDsd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilDsd.c.i
.PHONY : src/misc/extra/extraUtilDsd.c.i

src/misc/extra/extraUtilDsd.s: src/misc/extra/extraUtilDsd.c.s

.PHONY : src/misc/extra/extraUtilDsd.s

# target to generate assembly for a file
src/misc/extra/extraUtilDsd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilDsd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilDsd.c.s
.PHONY : src/misc/extra/extraUtilDsd.c.s

src/misc/extra/extraUtilEnum.o: src/misc/extra/extraUtilEnum.c.o

.PHONY : src/misc/extra/extraUtilEnum.o

# target to build an object file
src/misc/extra/extraUtilEnum.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilEnum.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilEnum.c.o
.PHONY : src/misc/extra/extraUtilEnum.c.o

src/misc/extra/extraUtilEnum.i: src/misc/extra/extraUtilEnum.c.i

.PHONY : src/misc/extra/extraUtilEnum.i

# target to preprocess a source file
src/misc/extra/extraUtilEnum.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilEnum.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilEnum.c.i
.PHONY : src/misc/extra/extraUtilEnum.c.i

src/misc/extra/extraUtilEnum.s: src/misc/extra/extraUtilEnum.c.s

.PHONY : src/misc/extra/extraUtilEnum.s

# target to generate assembly for a file
src/misc/extra/extraUtilEnum.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilEnum.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilEnum.c.s
.PHONY : src/misc/extra/extraUtilEnum.c.s

src/misc/extra/extraUtilFile.o: src/misc/extra/extraUtilFile.c.o

.PHONY : src/misc/extra/extraUtilFile.o

# target to build an object file
src/misc/extra/extraUtilFile.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilFile.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilFile.c.o
.PHONY : src/misc/extra/extraUtilFile.c.o

src/misc/extra/extraUtilFile.i: src/misc/extra/extraUtilFile.c.i

.PHONY : src/misc/extra/extraUtilFile.i

# target to preprocess a source file
src/misc/extra/extraUtilFile.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilFile.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilFile.c.i
.PHONY : src/misc/extra/extraUtilFile.c.i

src/misc/extra/extraUtilFile.s: src/misc/extra/extraUtilFile.c.s

.PHONY : src/misc/extra/extraUtilFile.s

# target to generate assembly for a file
src/misc/extra/extraUtilFile.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilFile.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilFile.c.s
.PHONY : src/misc/extra/extraUtilFile.c.s

src/misc/extra/extraUtilMemory.o: src/misc/extra/extraUtilMemory.c.o

.PHONY : src/misc/extra/extraUtilMemory.o

# target to build an object file
src/misc/extra/extraUtilMemory.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilMemory.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilMemory.c.o
.PHONY : src/misc/extra/extraUtilMemory.c.o

src/misc/extra/extraUtilMemory.i: src/misc/extra/extraUtilMemory.c.i

.PHONY : src/misc/extra/extraUtilMemory.i

# target to preprocess a source file
src/misc/extra/extraUtilMemory.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilMemory.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilMemory.c.i
.PHONY : src/misc/extra/extraUtilMemory.c.i

src/misc/extra/extraUtilMemory.s: src/misc/extra/extraUtilMemory.c.s

.PHONY : src/misc/extra/extraUtilMemory.s

# target to generate assembly for a file
src/misc/extra/extraUtilMemory.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilMemory.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilMemory.c.s
.PHONY : src/misc/extra/extraUtilMemory.c.s

src/misc/extra/extraUtilMisc.o: src/misc/extra/extraUtilMisc.c.o

.PHONY : src/misc/extra/extraUtilMisc.o

# target to build an object file
src/misc/extra/extraUtilMisc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilMisc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilMisc.c.o
.PHONY : src/misc/extra/extraUtilMisc.c.o

src/misc/extra/extraUtilMisc.i: src/misc/extra/extraUtilMisc.c.i

.PHONY : src/misc/extra/extraUtilMisc.i

# target to preprocess a source file
src/misc/extra/extraUtilMisc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilMisc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilMisc.c.i
.PHONY : src/misc/extra/extraUtilMisc.c.i

src/misc/extra/extraUtilMisc.s: src/misc/extra/extraUtilMisc.c.s

.PHONY : src/misc/extra/extraUtilMisc.s

# target to generate assembly for a file
src/misc/extra/extraUtilMisc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilMisc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilMisc.c.s
.PHONY : src/misc/extra/extraUtilMisc.c.s

src/misc/extra/extraUtilPerm.o: src/misc/extra/extraUtilPerm.c.o

.PHONY : src/misc/extra/extraUtilPerm.o

# target to build an object file
src/misc/extra/extraUtilPerm.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilPerm.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilPerm.c.o
.PHONY : src/misc/extra/extraUtilPerm.c.o

src/misc/extra/extraUtilPerm.i: src/misc/extra/extraUtilPerm.c.i

.PHONY : src/misc/extra/extraUtilPerm.i

# target to preprocess a source file
src/misc/extra/extraUtilPerm.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilPerm.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilPerm.c.i
.PHONY : src/misc/extra/extraUtilPerm.c.i

src/misc/extra/extraUtilPerm.s: src/misc/extra/extraUtilPerm.c.s

.PHONY : src/misc/extra/extraUtilPerm.s

# target to generate assembly for a file
src/misc/extra/extraUtilPerm.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilPerm.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilPerm.c.s
.PHONY : src/misc/extra/extraUtilPerm.c.s

src/misc/extra/extraUtilProgress.o: src/misc/extra/extraUtilProgress.c.o

.PHONY : src/misc/extra/extraUtilProgress.o

# target to build an object file
src/misc/extra/extraUtilProgress.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilProgress.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilProgress.c.o
.PHONY : src/misc/extra/extraUtilProgress.c.o

src/misc/extra/extraUtilProgress.i: src/misc/extra/extraUtilProgress.c.i

.PHONY : src/misc/extra/extraUtilProgress.i

# target to preprocess a source file
src/misc/extra/extraUtilProgress.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilProgress.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilProgress.c.i
.PHONY : src/misc/extra/extraUtilProgress.c.i

src/misc/extra/extraUtilProgress.s: src/misc/extra/extraUtilProgress.c.s

.PHONY : src/misc/extra/extraUtilProgress.s

# target to generate assembly for a file
src/misc/extra/extraUtilProgress.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilProgress.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilProgress.c.s
.PHONY : src/misc/extra/extraUtilProgress.c.s

src/misc/extra/extraUtilReader.o: src/misc/extra/extraUtilReader.c.o

.PHONY : src/misc/extra/extraUtilReader.o

# target to build an object file
src/misc/extra/extraUtilReader.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilReader.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilReader.c.o
.PHONY : src/misc/extra/extraUtilReader.c.o

src/misc/extra/extraUtilReader.i: src/misc/extra/extraUtilReader.c.i

.PHONY : src/misc/extra/extraUtilReader.i

# target to preprocess a source file
src/misc/extra/extraUtilReader.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilReader.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilReader.c.i
.PHONY : src/misc/extra/extraUtilReader.c.i

src/misc/extra/extraUtilReader.s: src/misc/extra/extraUtilReader.c.s

.PHONY : src/misc/extra/extraUtilReader.s

# target to generate assembly for a file
src/misc/extra/extraUtilReader.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilReader.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilReader.c.s
.PHONY : src/misc/extra/extraUtilReader.c.s

src/misc/extra/extraUtilSupp.o: src/misc/extra/extraUtilSupp.c.o

.PHONY : src/misc/extra/extraUtilSupp.o

# target to build an object file
src/misc/extra/extraUtilSupp.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilSupp.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilSupp.c.o
.PHONY : src/misc/extra/extraUtilSupp.c.o

src/misc/extra/extraUtilSupp.i: src/misc/extra/extraUtilSupp.c.i

.PHONY : src/misc/extra/extraUtilSupp.i

# target to preprocess a source file
src/misc/extra/extraUtilSupp.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilSupp.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilSupp.c.i
.PHONY : src/misc/extra/extraUtilSupp.c.i

src/misc/extra/extraUtilSupp.s: src/misc/extra/extraUtilSupp.c.s

.PHONY : src/misc/extra/extraUtilSupp.s

# target to generate assembly for a file
src/misc/extra/extraUtilSupp.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilSupp.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilSupp.c.s
.PHONY : src/misc/extra/extraUtilSupp.c.s

src/misc/extra/extraUtilTruth.o: src/misc/extra/extraUtilTruth.c.o

.PHONY : src/misc/extra/extraUtilTruth.o

# target to build an object file
src/misc/extra/extraUtilTruth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilTruth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilTruth.c.o
.PHONY : src/misc/extra/extraUtilTruth.c.o

src/misc/extra/extraUtilTruth.i: src/misc/extra/extraUtilTruth.c.i

.PHONY : src/misc/extra/extraUtilTruth.i

# target to preprocess a source file
src/misc/extra/extraUtilTruth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilTruth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilTruth.c.i
.PHONY : src/misc/extra/extraUtilTruth.c.i

src/misc/extra/extraUtilTruth.s: src/misc/extra/extraUtilTruth.c.s

.PHONY : src/misc/extra/extraUtilTruth.s

# target to generate assembly for a file
src/misc/extra/extraUtilTruth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilTruth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilTruth.c.s
.PHONY : src/misc/extra/extraUtilTruth.c.s

src/misc/extra/extraUtilUtil.o: src/misc/extra/extraUtilUtil.c.o

.PHONY : src/misc/extra/extraUtilUtil.o

# target to build an object file
src/misc/extra/extraUtilUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilUtil.c.o
.PHONY : src/misc/extra/extraUtilUtil.c.o

src/misc/extra/extraUtilUtil.i: src/misc/extra/extraUtilUtil.c.i

.PHONY : src/misc/extra/extraUtilUtil.i

# target to preprocess a source file
src/misc/extra/extraUtilUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilUtil.c.i
.PHONY : src/misc/extra/extraUtilUtil.c.i

src/misc/extra/extraUtilUtil.s: src/misc/extra/extraUtilUtil.c.s

.PHONY : src/misc/extra/extraUtilUtil.s

# target to generate assembly for a file
src/misc/extra/extraUtilUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/extra/extraUtilUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/extra/extraUtilUtil.c.s
.PHONY : src/misc/extra/extraUtilUtil.c.s

src/misc/mem/mem.o: src/misc/mem/mem.c.o

.PHONY : src/misc/mem/mem.o

# target to build an object file
src/misc/mem/mem.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mem/mem.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mem/mem.c.o
.PHONY : src/misc/mem/mem.c.o

src/misc/mem/mem.i: src/misc/mem/mem.c.i

.PHONY : src/misc/mem/mem.i

# target to preprocess a source file
src/misc/mem/mem.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mem/mem.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mem/mem.c.i
.PHONY : src/misc/mem/mem.c.i

src/misc/mem/mem.s: src/misc/mem/mem.c.s

.PHONY : src/misc/mem/mem.s

# target to generate assembly for a file
src/misc/mem/mem.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mem/mem.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mem/mem.c.s
.PHONY : src/misc/mem/mem.c.s

src/misc/mvc/mvcApi.o: src/misc/mvc/mvcApi.c.o

.PHONY : src/misc/mvc/mvcApi.o

# target to build an object file
src/misc/mvc/mvcApi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcApi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcApi.c.o
.PHONY : src/misc/mvc/mvcApi.c.o

src/misc/mvc/mvcApi.i: src/misc/mvc/mvcApi.c.i

.PHONY : src/misc/mvc/mvcApi.i

# target to preprocess a source file
src/misc/mvc/mvcApi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcApi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcApi.c.i
.PHONY : src/misc/mvc/mvcApi.c.i

src/misc/mvc/mvcApi.s: src/misc/mvc/mvcApi.c.s

.PHONY : src/misc/mvc/mvcApi.s

# target to generate assembly for a file
src/misc/mvc/mvcApi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcApi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcApi.c.s
.PHONY : src/misc/mvc/mvcApi.c.s

src/misc/mvc/mvcCompare.o: src/misc/mvc/mvcCompare.c.o

.PHONY : src/misc/mvc/mvcCompare.o

# target to build an object file
src/misc/mvc/mvcCompare.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcCompare.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcCompare.c.o
.PHONY : src/misc/mvc/mvcCompare.c.o

src/misc/mvc/mvcCompare.i: src/misc/mvc/mvcCompare.c.i

.PHONY : src/misc/mvc/mvcCompare.i

# target to preprocess a source file
src/misc/mvc/mvcCompare.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcCompare.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcCompare.c.i
.PHONY : src/misc/mvc/mvcCompare.c.i

src/misc/mvc/mvcCompare.s: src/misc/mvc/mvcCompare.c.s

.PHONY : src/misc/mvc/mvcCompare.s

# target to generate assembly for a file
src/misc/mvc/mvcCompare.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcCompare.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcCompare.c.s
.PHONY : src/misc/mvc/mvcCompare.c.s

src/misc/mvc/mvcContain.o: src/misc/mvc/mvcContain.c.o

.PHONY : src/misc/mvc/mvcContain.o

# target to build an object file
src/misc/mvc/mvcContain.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcContain.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcContain.c.o
.PHONY : src/misc/mvc/mvcContain.c.o

src/misc/mvc/mvcContain.i: src/misc/mvc/mvcContain.c.i

.PHONY : src/misc/mvc/mvcContain.i

# target to preprocess a source file
src/misc/mvc/mvcContain.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcContain.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcContain.c.i
.PHONY : src/misc/mvc/mvcContain.c.i

src/misc/mvc/mvcContain.s: src/misc/mvc/mvcContain.c.s

.PHONY : src/misc/mvc/mvcContain.s

# target to generate assembly for a file
src/misc/mvc/mvcContain.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcContain.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcContain.c.s
.PHONY : src/misc/mvc/mvcContain.c.s

src/misc/mvc/mvcCover.o: src/misc/mvc/mvcCover.c.o

.PHONY : src/misc/mvc/mvcCover.o

# target to build an object file
src/misc/mvc/mvcCover.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcCover.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcCover.c.o
.PHONY : src/misc/mvc/mvcCover.c.o

src/misc/mvc/mvcCover.i: src/misc/mvc/mvcCover.c.i

.PHONY : src/misc/mvc/mvcCover.i

# target to preprocess a source file
src/misc/mvc/mvcCover.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcCover.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcCover.c.i
.PHONY : src/misc/mvc/mvcCover.c.i

src/misc/mvc/mvcCover.s: src/misc/mvc/mvcCover.c.s

.PHONY : src/misc/mvc/mvcCover.s

# target to generate assembly for a file
src/misc/mvc/mvcCover.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcCover.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcCover.c.s
.PHONY : src/misc/mvc/mvcCover.c.s

src/misc/mvc/mvcCube.o: src/misc/mvc/mvcCube.c.o

.PHONY : src/misc/mvc/mvcCube.o

# target to build an object file
src/misc/mvc/mvcCube.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcCube.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcCube.c.o
.PHONY : src/misc/mvc/mvcCube.c.o

src/misc/mvc/mvcCube.i: src/misc/mvc/mvcCube.c.i

.PHONY : src/misc/mvc/mvcCube.i

# target to preprocess a source file
src/misc/mvc/mvcCube.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcCube.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcCube.c.i
.PHONY : src/misc/mvc/mvcCube.c.i

src/misc/mvc/mvcCube.s: src/misc/mvc/mvcCube.c.s

.PHONY : src/misc/mvc/mvcCube.s

# target to generate assembly for a file
src/misc/mvc/mvcCube.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcCube.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcCube.c.s
.PHONY : src/misc/mvc/mvcCube.c.s

src/misc/mvc/mvcDivide.o: src/misc/mvc/mvcDivide.c.o

.PHONY : src/misc/mvc/mvcDivide.o

# target to build an object file
src/misc/mvc/mvcDivide.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcDivide.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcDivide.c.o
.PHONY : src/misc/mvc/mvcDivide.c.o

src/misc/mvc/mvcDivide.i: src/misc/mvc/mvcDivide.c.i

.PHONY : src/misc/mvc/mvcDivide.i

# target to preprocess a source file
src/misc/mvc/mvcDivide.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcDivide.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcDivide.c.i
.PHONY : src/misc/mvc/mvcDivide.c.i

src/misc/mvc/mvcDivide.s: src/misc/mvc/mvcDivide.c.s

.PHONY : src/misc/mvc/mvcDivide.s

# target to generate assembly for a file
src/misc/mvc/mvcDivide.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcDivide.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcDivide.c.s
.PHONY : src/misc/mvc/mvcDivide.c.s

src/misc/mvc/mvcDivisor.o: src/misc/mvc/mvcDivisor.c.o

.PHONY : src/misc/mvc/mvcDivisor.o

# target to build an object file
src/misc/mvc/mvcDivisor.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcDivisor.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcDivisor.c.o
.PHONY : src/misc/mvc/mvcDivisor.c.o

src/misc/mvc/mvcDivisor.i: src/misc/mvc/mvcDivisor.c.i

.PHONY : src/misc/mvc/mvcDivisor.i

# target to preprocess a source file
src/misc/mvc/mvcDivisor.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcDivisor.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcDivisor.c.i
.PHONY : src/misc/mvc/mvcDivisor.c.i

src/misc/mvc/mvcDivisor.s: src/misc/mvc/mvcDivisor.c.s

.PHONY : src/misc/mvc/mvcDivisor.s

# target to generate assembly for a file
src/misc/mvc/mvcDivisor.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcDivisor.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcDivisor.c.s
.PHONY : src/misc/mvc/mvcDivisor.c.s

src/misc/mvc/mvcList.o: src/misc/mvc/mvcList.c.o

.PHONY : src/misc/mvc/mvcList.o

# target to build an object file
src/misc/mvc/mvcList.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcList.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcList.c.o
.PHONY : src/misc/mvc/mvcList.c.o

src/misc/mvc/mvcList.i: src/misc/mvc/mvcList.c.i

.PHONY : src/misc/mvc/mvcList.i

# target to preprocess a source file
src/misc/mvc/mvcList.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcList.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcList.c.i
.PHONY : src/misc/mvc/mvcList.c.i

src/misc/mvc/mvcList.s: src/misc/mvc/mvcList.c.s

.PHONY : src/misc/mvc/mvcList.s

# target to generate assembly for a file
src/misc/mvc/mvcList.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcList.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcList.c.s
.PHONY : src/misc/mvc/mvcList.c.s

src/misc/mvc/mvcLits.o: src/misc/mvc/mvcLits.c.o

.PHONY : src/misc/mvc/mvcLits.o

# target to build an object file
src/misc/mvc/mvcLits.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcLits.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcLits.c.o
.PHONY : src/misc/mvc/mvcLits.c.o

src/misc/mvc/mvcLits.i: src/misc/mvc/mvcLits.c.i

.PHONY : src/misc/mvc/mvcLits.i

# target to preprocess a source file
src/misc/mvc/mvcLits.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcLits.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcLits.c.i
.PHONY : src/misc/mvc/mvcLits.c.i

src/misc/mvc/mvcLits.s: src/misc/mvc/mvcLits.c.s

.PHONY : src/misc/mvc/mvcLits.s

# target to generate assembly for a file
src/misc/mvc/mvcLits.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcLits.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcLits.c.s
.PHONY : src/misc/mvc/mvcLits.c.s

src/misc/mvc/mvcMan.o: src/misc/mvc/mvcMan.c.o

.PHONY : src/misc/mvc/mvcMan.o

# target to build an object file
src/misc/mvc/mvcMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcMan.c.o
.PHONY : src/misc/mvc/mvcMan.c.o

src/misc/mvc/mvcMan.i: src/misc/mvc/mvcMan.c.i

.PHONY : src/misc/mvc/mvcMan.i

# target to preprocess a source file
src/misc/mvc/mvcMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcMan.c.i
.PHONY : src/misc/mvc/mvcMan.c.i

src/misc/mvc/mvcMan.s: src/misc/mvc/mvcMan.c.s

.PHONY : src/misc/mvc/mvcMan.s

# target to generate assembly for a file
src/misc/mvc/mvcMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcMan.c.s
.PHONY : src/misc/mvc/mvcMan.c.s

src/misc/mvc/mvcOpAlg.o: src/misc/mvc/mvcOpAlg.c.o

.PHONY : src/misc/mvc/mvcOpAlg.o

# target to build an object file
src/misc/mvc/mvcOpAlg.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcOpAlg.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcOpAlg.c.o
.PHONY : src/misc/mvc/mvcOpAlg.c.o

src/misc/mvc/mvcOpAlg.i: src/misc/mvc/mvcOpAlg.c.i

.PHONY : src/misc/mvc/mvcOpAlg.i

# target to preprocess a source file
src/misc/mvc/mvcOpAlg.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcOpAlg.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcOpAlg.c.i
.PHONY : src/misc/mvc/mvcOpAlg.c.i

src/misc/mvc/mvcOpAlg.s: src/misc/mvc/mvcOpAlg.c.s

.PHONY : src/misc/mvc/mvcOpAlg.s

# target to generate assembly for a file
src/misc/mvc/mvcOpAlg.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcOpAlg.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcOpAlg.c.s
.PHONY : src/misc/mvc/mvcOpAlg.c.s

src/misc/mvc/mvcOpBool.o: src/misc/mvc/mvcOpBool.c.o

.PHONY : src/misc/mvc/mvcOpBool.o

# target to build an object file
src/misc/mvc/mvcOpBool.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcOpBool.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcOpBool.c.o
.PHONY : src/misc/mvc/mvcOpBool.c.o

src/misc/mvc/mvcOpBool.i: src/misc/mvc/mvcOpBool.c.i

.PHONY : src/misc/mvc/mvcOpBool.i

# target to preprocess a source file
src/misc/mvc/mvcOpBool.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcOpBool.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcOpBool.c.i
.PHONY : src/misc/mvc/mvcOpBool.c.i

src/misc/mvc/mvcOpBool.s: src/misc/mvc/mvcOpBool.c.s

.PHONY : src/misc/mvc/mvcOpBool.s

# target to generate assembly for a file
src/misc/mvc/mvcOpBool.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcOpBool.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcOpBool.c.s
.PHONY : src/misc/mvc/mvcOpBool.c.s

src/misc/mvc/mvcPrint.o: src/misc/mvc/mvcPrint.c.o

.PHONY : src/misc/mvc/mvcPrint.o

# target to build an object file
src/misc/mvc/mvcPrint.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcPrint.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcPrint.c.o
.PHONY : src/misc/mvc/mvcPrint.c.o

src/misc/mvc/mvcPrint.i: src/misc/mvc/mvcPrint.c.i

.PHONY : src/misc/mvc/mvcPrint.i

# target to preprocess a source file
src/misc/mvc/mvcPrint.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcPrint.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcPrint.c.i
.PHONY : src/misc/mvc/mvcPrint.c.i

src/misc/mvc/mvcPrint.s: src/misc/mvc/mvcPrint.c.s

.PHONY : src/misc/mvc/mvcPrint.s

# target to generate assembly for a file
src/misc/mvc/mvcPrint.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcPrint.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcPrint.c.s
.PHONY : src/misc/mvc/mvcPrint.c.s

src/misc/mvc/mvcSort.o: src/misc/mvc/mvcSort.c.o

.PHONY : src/misc/mvc/mvcSort.o

# target to build an object file
src/misc/mvc/mvcSort.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcSort.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcSort.c.o
.PHONY : src/misc/mvc/mvcSort.c.o

src/misc/mvc/mvcSort.i: src/misc/mvc/mvcSort.c.i

.PHONY : src/misc/mvc/mvcSort.i

# target to preprocess a source file
src/misc/mvc/mvcSort.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcSort.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcSort.c.i
.PHONY : src/misc/mvc/mvcSort.c.i

src/misc/mvc/mvcSort.s: src/misc/mvc/mvcSort.c.s

.PHONY : src/misc/mvc/mvcSort.s

# target to generate assembly for a file
src/misc/mvc/mvcSort.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcSort.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcSort.c.s
.PHONY : src/misc/mvc/mvcSort.c.s

src/misc/mvc/mvcUtils.o: src/misc/mvc/mvcUtils.c.o

.PHONY : src/misc/mvc/mvcUtils.o

# target to build an object file
src/misc/mvc/mvcUtils.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcUtils.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcUtils.c.o
.PHONY : src/misc/mvc/mvcUtils.c.o

src/misc/mvc/mvcUtils.i: src/misc/mvc/mvcUtils.c.i

.PHONY : src/misc/mvc/mvcUtils.i

# target to preprocess a source file
src/misc/mvc/mvcUtils.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcUtils.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcUtils.c.i
.PHONY : src/misc/mvc/mvcUtils.c.i

src/misc/mvc/mvcUtils.s: src/misc/mvc/mvcUtils.c.s

.PHONY : src/misc/mvc/mvcUtils.s

# target to generate assembly for a file
src/misc/mvc/mvcUtils.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/mvc/mvcUtils.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/mvc/mvcUtils.c.s
.PHONY : src/misc/mvc/mvcUtils.c.s

src/misc/nm/nmApi.o: src/misc/nm/nmApi.c.o

.PHONY : src/misc/nm/nmApi.o

# target to build an object file
src/misc/nm/nmApi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/nm/nmApi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/nm/nmApi.c.o
.PHONY : src/misc/nm/nmApi.c.o

src/misc/nm/nmApi.i: src/misc/nm/nmApi.c.i

.PHONY : src/misc/nm/nmApi.i

# target to preprocess a source file
src/misc/nm/nmApi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/nm/nmApi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/nm/nmApi.c.i
.PHONY : src/misc/nm/nmApi.c.i

src/misc/nm/nmApi.s: src/misc/nm/nmApi.c.s

.PHONY : src/misc/nm/nmApi.s

# target to generate assembly for a file
src/misc/nm/nmApi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/nm/nmApi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/nm/nmApi.c.s
.PHONY : src/misc/nm/nmApi.c.s

src/misc/nm/nmTable.o: src/misc/nm/nmTable.c.o

.PHONY : src/misc/nm/nmTable.o

# target to build an object file
src/misc/nm/nmTable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/nm/nmTable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/nm/nmTable.c.o
.PHONY : src/misc/nm/nmTable.c.o

src/misc/nm/nmTable.i: src/misc/nm/nmTable.c.i

.PHONY : src/misc/nm/nmTable.i

# target to preprocess a source file
src/misc/nm/nmTable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/nm/nmTable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/nm/nmTable.c.i
.PHONY : src/misc/nm/nmTable.c.i

src/misc/nm/nmTable.s: src/misc/nm/nmTable.c.s

.PHONY : src/misc/nm/nmTable.s

# target to generate assembly for a file
src/misc/nm/nmTable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/nm/nmTable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/nm/nmTable.c.s
.PHONY : src/misc/nm/nmTable.c.s

src/misc/parse/parseEqn.o: src/misc/parse/parseEqn.c.o

.PHONY : src/misc/parse/parseEqn.o

# target to build an object file
src/misc/parse/parseEqn.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/parse/parseEqn.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/parse/parseEqn.c.o
.PHONY : src/misc/parse/parseEqn.c.o

src/misc/parse/parseEqn.i: src/misc/parse/parseEqn.c.i

.PHONY : src/misc/parse/parseEqn.i

# target to preprocess a source file
src/misc/parse/parseEqn.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/parse/parseEqn.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/parse/parseEqn.c.i
.PHONY : src/misc/parse/parseEqn.c.i

src/misc/parse/parseEqn.s: src/misc/parse/parseEqn.c.s

.PHONY : src/misc/parse/parseEqn.s

# target to generate assembly for a file
src/misc/parse/parseEqn.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/parse/parseEqn.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/parse/parseEqn.c.s
.PHONY : src/misc/parse/parseEqn.c.s

src/misc/parse/parseStack.o: src/misc/parse/parseStack.c.o

.PHONY : src/misc/parse/parseStack.o

# target to build an object file
src/misc/parse/parseStack.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/parse/parseStack.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/parse/parseStack.c.o
.PHONY : src/misc/parse/parseStack.c.o

src/misc/parse/parseStack.i: src/misc/parse/parseStack.c.i

.PHONY : src/misc/parse/parseStack.i

# target to preprocess a source file
src/misc/parse/parseStack.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/parse/parseStack.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/parse/parseStack.c.i
.PHONY : src/misc/parse/parseStack.c.i

src/misc/parse/parseStack.s: src/misc/parse/parseStack.c.s

.PHONY : src/misc/parse/parseStack.s

# target to generate assembly for a file
src/misc/parse/parseStack.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/parse/parseStack.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/parse/parseStack.c.s
.PHONY : src/misc/parse/parseStack.c.s

src/misc/st/st.o: src/misc/st/st.c.o

.PHONY : src/misc/st/st.o

# target to build an object file
src/misc/st/st.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/st/st.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/st/st.c.o
.PHONY : src/misc/st/st.c.o

src/misc/st/st.i: src/misc/st/st.c.i

.PHONY : src/misc/st/st.i

# target to preprocess a source file
src/misc/st/st.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/st/st.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/st/st.c.i
.PHONY : src/misc/st/st.c.i

src/misc/st/st.s: src/misc/st/st.c.s

.PHONY : src/misc/st/st.s

# target to generate assembly for a file
src/misc/st/st.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/st/st.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/st/st.c.s
.PHONY : src/misc/st/st.c.s

src/misc/st/stmm.o: src/misc/st/stmm.c.o

.PHONY : src/misc/st/stmm.o

# target to build an object file
src/misc/st/stmm.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/st/stmm.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/st/stmm.c.o
.PHONY : src/misc/st/stmm.c.o

src/misc/st/stmm.i: src/misc/st/stmm.c.i

.PHONY : src/misc/st/stmm.i

# target to preprocess a source file
src/misc/st/stmm.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/st/stmm.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/st/stmm.c.i
.PHONY : src/misc/st/stmm.c.i

src/misc/st/stmm.s: src/misc/st/stmm.c.s

.PHONY : src/misc/st/stmm.s

# target to generate assembly for a file
src/misc/st/stmm.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/st/stmm.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/st/stmm.c.s
.PHONY : src/misc/st/stmm.c.s

src/misc/tim/timBox.o: src/misc/tim/timBox.c.o

.PHONY : src/misc/tim/timBox.o

# target to build an object file
src/misc/tim/timBox.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timBox.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timBox.c.o
.PHONY : src/misc/tim/timBox.c.o

src/misc/tim/timBox.i: src/misc/tim/timBox.c.i

.PHONY : src/misc/tim/timBox.i

# target to preprocess a source file
src/misc/tim/timBox.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timBox.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timBox.c.i
.PHONY : src/misc/tim/timBox.c.i

src/misc/tim/timBox.s: src/misc/tim/timBox.c.s

.PHONY : src/misc/tim/timBox.s

# target to generate assembly for a file
src/misc/tim/timBox.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timBox.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timBox.c.s
.PHONY : src/misc/tim/timBox.c.s

src/misc/tim/timDump.o: src/misc/tim/timDump.c.o

.PHONY : src/misc/tim/timDump.o

# target to build an object file
src/misc/tim/timDump.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timDump.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timDump.c.o
.PHONY : src/misc/tim/timDump.c.o

src/misc/tim/timDump.i: src/misc/tim/timDump.c.i

.PHONY : src/misc/tim/timDump.i

# target to preprocess a source file
src/misc/tim/timDump.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timDump.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timDump.c.i
.PHONY : src/misc/tim/timDump.c.i

src/misc/tim/timDump.s: src/misc/tim/timDump.c.s

.PHONY : src/misc/tim/timDump.s

# target to generate assembly for a file
src/misc/tim/timDump.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timDump.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timDump.c.s
.PHONY : src/misc/tim/timDump.c.s

src/misc/tim/timMan.o: src/misc/tim/timMan.c.o

.PHONY : src/misc/tim/timMan.o

# target to build an object file
src/misc/tim/timMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timMan.c.o
.PHONY : src/misc/tim/timMan.c.o

src/misc/tim/timMan.i: src/misc/tim/timMan.c.i

.PHONY : src/misc/tim/timMan.i

# target to preprocess a source file
src/misc/tim/timMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timMan.c.i
.PHONY : src/misc/tim/timMan.c.i

src/misc/tim/timMan.s: src/misc/tim/timMan.c.s

.PHONY : src/misc/tim/timMan.s

# target to generate assembly for a file
src/misc/tim/timMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timMan.c.s
.PHONY : src/misc/tim/timMan.c.s

src/misc/tim/timTime.o: src/misc/tim/timTime.c.o

.PHONY : src/misc/tim/timTime.o

# target to build an object file
src/misc/tim/timTime.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timTime.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timTime.c.o
.PHONY : src/misc/tim/timTime.c.o

src/misc/tim/timTime.i: src/misc/tim/timTime.c.i

.PHONY : src/misc/tim/timTime.i

# target to preprocess a source file
src/misc/tim/timTime.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timTime.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timTime.c.i
.PHONY : src/misc/tim/timTime.c.i

src/misc/tim/timTime.s: src/misc/tim/timTime.c.s

.PHONY : src/misc/tim/timTime.s

# target to generate assembly for a file
src/misc/tim/timTime.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timTime.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timTime.c.s
.PHONY : src/misc/tim/timTime.c.s

src/misc/tim/timTrav.o: src/misc/tim/timTrav.c.o

.PHONY : src/misc/tim/timTrav.o

# target to build an object file
src/misc/tim/timTrav.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timTrav.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timTrav.c.o
.PHONY : src/misc/tim/timTrav.c.o

src/misc/tim/timTrav.i: src/misc/tim/timTrav.c.i

.PHONY : src/misc/tim/timTrav.i

# target to preprocess a source file
src/misc/tim/timTrav.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timTrav.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timTrav.c.i
.PHONY : src/misc/tim/timTrav.c.i

src/misc/tim/timTrav.s: src/misc/tim/timTrav.c.s

.PHONY : src/misc/tim/timTrav.s

# target to generate assembly for a file
src/misc/tim/timTrav.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/tim/timTrav.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/tim/timTrav.c.s
.PHONY : src/misc/tim/timTrav.c.s

src/misc/util/utilBridge.o: src/misc/util/utilBridge.c.o

.PHONY : src/misc/util/utilBridge.o

# target to build an object file
src/misc/util/utilBridge.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilBridge.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilBridge.c.o
.PHONY : src/misc/util/utilBridge.c.o

src/misc/util/utilBridge.i: src/misc/util/utilBridge.c.i

.PHONY : src/misc/util/utilBridge.i

# target to preprocess a source file
src/misc/util/utilBridge.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilBridge.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilBridge.c.i
.PHONY : src/misc/util/utilBridge.c.i

src/misc/util/utilBridge.s: src/misc/util/utilBridge.c.s

.PHONY : src/misc/util/utilBridge.s

# target to generate assembly for a file
src/misc/util/utilBridge.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilBridge.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilBridge.c.s
.PHONY : src/misc/util/utilBridge.c.s

src/misc/util/utilCex.o: src/misc/util/utilCex.c.o

.PHONY : src/misc/util/utilCex.o

# target to build an object file
src/misc/util/utilCex.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilCex.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilCex.c.o
.PHONY : src/misc/util/utilCex.c.o

src/misc/util/utilCex.i: src/misc/util/utilCex.c.i

.PHONY : src/misc/util/utilCex.i

# target to preprocess a source file
src/misc/util/utilCex.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilCex.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilCex.c.i
.PHONY : src/misc/util/utilCex.c.i

src/misc/util/utilCex.s: src/misc/util/utilCex.c.s

.PHONY : src/misc/util/utilCex.s

# target to generate assembly for a file
src/misc/util/utilCex.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilCex.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilCex.c.s
.PHONY : src/misc/util/utilCex.c.s

src/misc/util/utilColor.o: src/misc/util/utilColor.c.o

.PHONY : src/misc/util/utilColor.o

# target to build an object file
src/misc/util/utilColor.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilColor.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilColor.c.o
.PHONY : src/misc/util/utilColor.c.o

src/misc/util/utilColor.i: src/misc/util/utilColor.c.i

.PHONY : src/misc/util/utilColor.i

# target to preprocess a source file
src/misc/util/utilColor.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilColor.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilColor.c.i
.PHONY : src/misc/util/utilColor.c.i

src/misc/util/utilColor.s: src/misc/util/utilColor.c.s

.PHONY : src/misc/util/utilColor.s

# target to generate assembly for a file
src/misc/util/utilColor.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilColor.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilColor.c.s
.PHONY : src/misc/util/utilColor.c.s

src/misc/util/utilFile.o: src/misc/util/utilFile.c.o

.PHONY : src/misc/util/utilFile.o

# target to build an object file
src/misc/util/utilFile.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilFile.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilFile.c.o
.PHONY : src/misc/util/utilFile.c.o

src/misc/util/utilFile.i: src/misc/util/utilFile.c.i

.PHONY : src/misc/util/utilFile.i

# target to preprocess a source file
src/misc/util/utilFile.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilFile.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilFile.c.i
.PHONY : src/misc/util/utilFile.c.i

src/misc/util/utilFile.s: src/misc/util/utilFile.c.s

.PHONY : src/misc/util/utilFile.s

# target to generate assembly for a file
src/misc/util/utilFile.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilFile.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilFile.c.s
.PHONY : src/misc/util/utilFile.c.s

src/misc/util/utilIsop.o: src/misc/util/utilIsop.c.o

.PHONY : src/misc/util/utilIsop.o

# target to build an object file
src/misc/util/utilIsop.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilIsop.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilIsop.c.o
.PHONY : src/misc/util/utilIsop.c.o

src/misc/util/utilIsop.i: src/misc/util/utilIsop.c.i

.PHONY : src/misc/util/utilIsop.i

# target to preprocess a source file
src/misc/util/utilIsop.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilIsop.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilIsop.c.i
.PHONY : src/misc/util/utilIsop.c.i

src/misc/util/utilIsop.s: src/misc/util/utilIsop.c.s

.PHONY : src/misc/util/utilIsop.s

# target to generate assembly for a file
src/misc/util/utilIsop.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilIsop.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilIsop.c.s
.PHONY : src/misc/util/utilIsop.c.s

src/misc/util/utilNam.o: src/misc/util/utilNam.c.o

.PHONY : src/misc/util/utilNam.o

# target to build an object file
src/misc/util/utilNam.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilNam.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilNam.c.o
.PHONY : src/misc/util/utilNam.c.o

src/misc/util/utilNam.i: src/misc/util/utilNam.c.i

.PHONY : src/misc/util/utilNam.i

# target to preprocess a source file
src/misc/util/utilNam.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilNam.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilNam.c.i
.PHONY : src/misc/util/utilNam.c.i

src/misc/util/utilNam.s: src/misc/util/utilNam.c.s

.PHONY : src/misc/util/utilNam.s

# target to generate assembly for a file
src/misc/util/utilNam.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilNam.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilNam.c.s
.PHONY : src/misc/util/utilNam.c.s

src/misc/util/utilSignal.o: src/misc/util/utilSignal.c.o

.PHONY : src/misc/util/utilSignal.o

# target to build an object file
src/misc/util/utilSignal.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilSignal.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilSignal.c.o
.PHONY : src/misc/util/utilSignal.c.o

src/misc/util/utilSignal.i: src/misc/util/utilSignal.c.i

.PHONY : src/misc/util/utilSignal.i

# target to preprocess a source file
src/misc/util/utilSignal.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilSignal.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilSignal.c.i
.PHONY : src/misc/util/utilSignal.c.i

src/misc/util/utilSignal.s: src/misc/util/utilSignal.c.s

.PHONY : src/misc/util/utilSignal.s

# target to generate assembly for a file
src/misc/util/utilSignal.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilSignal.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilSignal.c.s
.PHONY : src/misc/util/utilSignal.c.s

src/misc/util/utilSort.o: src/misc/util/utilSort.c.o

.PHONY : src/misc/util/utilSort.o

# target to build an object file
src/misc/util/utilSort.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilSort.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilSort.c.o
.PHONY : src/misc/util/utilSort.c.o

src/misc/util/utilSort.i: src/misc/util/utilSort.c.i

.PHONY : src/misc/util/utilSort.i

# target to preprocess a source file
src/misc/util/utilSort.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilSort.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilSort.c.i
.PHONY : src/misc/util/utilSort.c.i

src/misc/util/utilSort.s: src/misc/util/utilSort.c.s

.PHONY : src/misc/util/utilSort.s

# target to generate assembly for a file
src/misc/util/utilSort.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/util/utilSort.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/util/utilSort.c.s
.PHONY : src/misc/util/utilSort.c.s

src/misc/zlib/adler32.o: src/misc/zlib/adler32.c.o

.PHONY : src/misc/zlib/adler32.o

# target to build an object file
src/misc/zlib/adler32.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/adler32.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/adler32.c.o
.PHONY : src/misc/zlib/adler32.c.o

src/misc/zlib/adler32.i: src/misc/zlib/adler32.c.i

.PHONY : src/misc/zlib/adler32.i

# target to preprocess a source file
src/misc/zlib/adler32.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/adler32.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/adler32.c.i
.PHONY : src/misc/zlib/adler32.c.i

src/misc/zlib/adler32.s: src/misc/zlib/adler32.c.s

.PHONY : src/misc/zlib/adler32.s

# target to generate assembly for a file
src/misc/zlib/adler32.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/adler32.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/adler32.c.s
.PHONY : src/misc/zlib/adler32.c.s

src/misc/zlib/compress_.o: src/misc/zlib/compress_.c.o

.PHONY : src/misc/zlib/compress_.o

# target to build an object file
src/misc/zlib/compress_.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/compress_.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/compress_.c.o
.PHONY : src/misc/zlib/compress_.c.o

src/misc/zlib/compress_.i: src/misc/zlib/compress_.c.i

.PHONY : src/misc/zlib/compress_.i

# target to preprocess a source file
src/misc/zlib/compress_.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/compress_.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/compress_.c.i
.PHONY : src/misc/zlib/compress_.c.i

src/misc/zlib/compress_.s: src/misc/zlib/compress_.c.s

.PHONY : src/misc/zlib/compress_.s

# target to generate assembly for a file
src/misc/zlib/compress_.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/compress_.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/compress_.c.s
.PHONY : src/misc/zlib/compress_.c.s

src/misc/zlib/crc32.o: src/misc/zlib/crc32.c.o

.PHONY : src/misc/zlib/crc32.o

# target to build an object file
src/misc/zlib/crc32.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/crc32.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/crc32.c.o
.PHONY : src/misc/zlib/crc32.c.o

src/misc/zlib/crc32.i: src/misc/zlib/crc32.c.i

.PHONY : src/misc/zlib/crc32.i

# target to preprocess a source file
src/misc/zlib/crc32.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/crc32.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/crc32.c.i
.PHONY : src/misc/zlib/crc32.c.i

src/misc/zlib/crc32.s: src/misc/zlib/crc32.c.s

.PHONY : src/misc/zlib/crc32.s

# target to generate assembly for a file
src/misc/zlib/crc32.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/crc32.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/crc32.c.s
.PHONY : src/misc/zlib/crc32.c.s

src/misc/zlib/deflate.o: src/misc/zlib/deflate.c.o

.PHONY : src/misc/zlib/deflate.o

# target to build an object file
src/misc/zlib/deflate.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/deflate.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/deflate.c.o
.PHONY : src/misc/zlib/deflate.c.o

src/misc/zlib/deflate.i: src/misc/zlib/deflate.c.i

.PHONY : src/misc/zlib/deflate.i

# target to preprocess a source file
src/misc/zlib/deflate.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/deflate.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/deflate.c.i
.PHONY : src/misc/zlib/deflate.c.i

src/misc/zlib/deflate.s: src/misc/zlib/deflate.c.s

.PHONY : src/misc/zlib/deflate.s

# target to generate assembly for a file
src/misc/zlib/deflate.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/deflate.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/deflate.c.s
.PHONY : src/misc/zlib/deflate.c.s

src/misc/zlib/gzclose.o: src/misc/zlib/gzclose.c.o

.PHONY : src/misc/zlib/gzclose.o

# target to build an object file
src/misc/zlib/gzclose.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzclose.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzclose.c.o
.PHONY : src/misc/zlib/gzclose.c.o

src/misc/zlib/gzclose.i: src/misc/zlib/gzclose.c.i

.PHONY : src/misc/zlib/gzclose.i

# target to preprocess a source file
src/misc/zlib/gzclose.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzclose.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzclose.c.i
.PHONY : src/misc/zlib/gzclose.c.i

src/misc/zlib/gzclose.s: src/misc/zlib/gzclose.c.s

.PHONY : src/misc/zlib/gzclose.s

# target to generate assembly for a file
src/misc/zlib/gzclose.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzclose.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzclose.c.s
.PHONY : src/misc/zlib/gzclose.c.s

src/misc/zlib/gzlib.o: src/misc/zlib/gzlib.c.o

.PHONY : src/misc/zlib/gzlib.o

# target to build an object file
src/misc/zlib/gzlib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzlib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzlib.c.o
.PHONY : src/misc/zlib/gzlib.c.o

src/misc/zlib/gzlib.i: src/misc/zlib/gzlib.c.i

.PHONY : src/misc/zlib/gzlib.i

# target to preprocess a source file
src/misc/zlib/gzlib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzlib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzlib.c.i
.PHONY : src/misc/zlib/gzlib.c.i

src/misc/zlib/gzlib.s: src/misc/zlib/gzlib.c.s

.PHONY : src/misc/zlib/gzlib.s

# target to generate assembly for a file
src/misc/zlib/gzlib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzlib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzlib.c.s
.PHONY : src/misc/zlib/gzlib.c.s

src/misc/zlib/gzread.o: src/misc/zlib/gzread.c.o

.PHONY : src/misc/zlib/gzread.o

# target to build an object file
src/misc/zlib/gzread.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzread.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzread.c.o
.PHONY : src/misc/zlib/gzread.c.o

src/misc/zlib/gzread.i: src/misc/zlib/gzread.c.i

.PHONY : src/misc/zlib/gzread.i

# target to preprocess a source file
src/misc/zlib/gzread.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzread.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzread.c.i
.PHONY : src/misc/zlib/gzread.c.i

src/misc/zlib/gzread.s: src/misc/zlib/gzread.c.s

.PHONY : src/misc/zlib/gzread.s

# target to generate assembly for a file
src/misc/zlib/gzread.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzread.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzread.c.s
.PHONY : src/misc/zlib/gzread.c.s

src/misc/zlib/gzwrite.o: src/misc/zlib/gzwrite.c.o

.PHONY : src/misc/zlib/gzwrite.o

# target to build an object file
src/misc/zlib/gzwrite.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzwrite.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzwrite.c.o
.PHONY : src/misc/zlib/gzwrite.c.o

src/misc/zlib/gzwrite.i: src/misc/zlib/gzwrite.c.i

.PHONY : src/misc/zlib/gzwrite.i

# target to preprocess a source file
src/misc/zlib/gzwrite.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzwrite.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzwrite.c.i
.PHONY : src/misc/zlib/gzwrite.c.i

src/misc/zlib/gzwrite.s: src/misc/zlib/gzwrite.c.s

.PHONY : src/misc/zlib/gzwrite.s

# target to generate assembly for a file
src/misc/zlib/gzwrite.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/gzwrite.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/gzwrite.c.s
.PHONY : src/misc/zlib/gzwrite.c.s

src/misc/zlib/infback.o: src/misc/zlib/infback.c.o

.PHONY : src/misc/zlib/infback.o

# target to build an object file
src/misc/zlib/infback.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/infback.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/infback.c.o
.PHONY : src/misc/zlib/infback.c.o

src/misc/zlib/infback.i: src/misc/zlib/infback.c.i

.PHONY : src/misc/zlib/infback.i

# target to preprocess a source file
src/misc/zlib/infback.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/infback.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/infback.c.i
.PHONY : src/misc/zlib/infback.c.i

src/misc/zlib/infback.s: src/misc/zlib/infback.c.s

.PHONY : src/misc/zlib/infback.s

# target to generate assembly for a file
src/misc/zlib/infback.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/infback.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/infback.c.s
.PHONY : src/misc/zlib/infback.c.s

src/misc/zlib/inffast.o: src/misc/zlib/inffast.c.o

.PHONY : src/misc/zlib/inffast.o

# target to build an object file
src/misc/zlib/inffast.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/inffast.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/inffast.c.o
.PHONY : src/misc/zlib/inffast.c.o

src/misc/zlib/inffast.i: src/misc/zlib/inffast.c.i

.PHONY : src/misc/zlib/inffast.i

# target to preprocess a source file
src/misc/zlib/inffast.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/inffast.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/inffast.c.i
.PHONY : src/misc/zlib/inffast.c.i

src/misc/zlib/inffast.s: src/misc/zlib/inffast.c.s

.PHONY : src/misc/zlib/inffast.s

# target to generate assembly for a file
src/misc/zlib/inffast.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/inffast.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/inffast.c.s
.PHONY : src/misc/zlib/inffast.c.s

src/misc/zlib/inflate.o: src/misc/zlib/inflate.c.o

.PHONY : src/misc/zlib/inflate.o

# target to build an object file
src/misc/zlib/inflate.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/inflate.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/inflate.c.o
.PHONY : src/misc/zlib/inflate.c.o

src/misc/zlib/inflate.i: src/misc/zlib/inflate.c.i

.PHONY : src/misc/zlib/inflate.i

# target to preprocess a source file
src/misc/zlib/inflate.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/inflate.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/inflate.c.i
.PHONY : src/misc/zlib/inflate.c.i

src/misc/zlib/inflate.s: src/misc/zlib/inflate.c.s

.PHONY : src/misc/zlib/inflate.s

# target to generate assembly for a file
src/misc/zlib/inflate.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/inflate.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/inflate.c.s
.PHONY : src/misc/zlib/inflate.c.s

src/misc/zlib/inftrees.o: src/misc/zlib/inftrees.c.o

.PHONY : src/misc/zlib/inftrees.o

# target to build an object file
src/misc/zlib/inftrees.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/inftrees.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/inftrees.c.o
.PHONY : src/misc/zlib/inftrees.c.o

src/misc/zlib/inftrees.i: src/misc/zlib/inftrees.c.i

.PHONY : src/misc/zlib/inftrees.i

# target to preprocess a source file
src/misc/zlib/inftrees.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/inftrees.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/inftrees.c.i
.PHONY : src/misc/zlib/inftrees.c.i

src/misc/zlib/inftrees.s: src/misc/zlib/inftrees.c.s

.PHONY : src/misc/zlib/inftrees.s

# target to generate assembly for a file
src/misc/zlib/inftrees.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/inftrees.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/inftrees.c.s
.PHONY : src/misc/zlib/inftrees.c.s

src/misc/zlib/trees.o: src/misc/zlib/trees.c.o

.PHONY : src/misc/zlib/trees.o

# target to build an object file
src/misc/zlib/trees.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/trees.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/trees.c.o
.PHONY : src/misc/zlib/trees.c.o

src/misc/zlib/trees.i: src/misc/zlib/trees.c.i

.PHONY : src/misc/zlib/trees.i

# target to preprocess a source file
src/misc/zlib/trees.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/trees.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/trees.c.i
.PHONY : src/misc/zlib/trees.c.i

src/misc/zlib/trees.s: src/misc/zlib/trees.c.s

.PHONY : src/misc/zlib/trees.s

# target to generate assembly for a file
src/misc/zlib/trees.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/trees.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/trees.c.s
.PHONY : src/misc/zlib/trees.c.s

src/misc/zlib/uncompr.o: src/misc/zlib/uncompr.c.o

.PHONY : src/misc/zlib/uncompr.o

# target to build an object file
src/misc/zlib/uncompr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/uncompr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/uncompr.c.o
.PHONY : src/misc/zlib/uncompr.c.o

src/misc/zlib/uncompr.i: src/misc/zlib/uncompr.c.i

.PHONY : src/misc/zlib/uncompr.i

# target to preprocess a source file
src/misc/zlib/uncompr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/uncompr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/uncompr.c.i
.PHONY : src/misc/zlib/uncompr.c.i

src/misc/zlib/uncompr.s: src/misc/zlib/uncompr.c.s

.PHONY : src/misc/zlib/uncompr.s

# target to generate assembly for a file
src/misc/zlib/uncompr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/uncompr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/uncompr.c.s
.PHONY : src/misc/zlib/uncompr.c.s

src/misc/zlib/zutil.o: src/misc/zlib/zutil.c.o

.PHONY : src/misc/zlib/zutil.o

# target to build an object file
src/misc/zlib/zutil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/zutil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/zutil.c.o
.PHONY : src/misc/zlib/zutil.c.o

src/misc/zlib/zutil.i: src/misc/zlib/zutil.c.i

.PHONY : src/misc/zlib/zutil.i

# target to preprocess a source file
src/misc/zlib/zutil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/zutil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/zutil.c.i
.PHONY : src/misc/zlib/zutil.c.i

src/misc/zlib/zutil.s: src/misc/zlib/zutil.c.s

.PHONY : src/misc/zlib/zutil.s

# target to generate assembly for a file
src/misc/zlib/zutil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/misc/zlib/zutil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/misc/zlib/zutil.c.s
.PHONY : src/misc/zlib/zutil.c.s

src/opt/cgt/cgtAig.o: src/opt/cgt/cgtAig.c.o

.PHONY : src/opt/cgt/cgtAig.o

# target to build an object file
src/opt/cgt/cgtAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtAig.c.o
.PHONY : src/opt/cgt/cgtAig.c.o

src/opt/cgt/cgtAig.i: src/opt/cgt/cgtAig.c.i

.PHONY : src/opt/cgt/cgtAig.i

# target to preprocess a source file
src/opt/cgt/cgtAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtAig.c.i
.PHONY : src/opt/cgt/cgtAig.c.i

src/opt/cgt/cgtAig.s: src/opt/cgt/cgtAig.c.s

.PHONY : src/opt/cgt/cgtAig.s

# target to generate assembly for a file
src/opt/cgt/cgtAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtAig.c.s
.PHONY : src/opt/cgt/cgtAig.c.s

src/opt/cgt/cgtCore.o: src/opt/cgt/cgtCore.c.o

.PHONY : src/opt/cgt/cgtCore.o

# target to build an object file
src/opt/cgt/cgtCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtCore.c.o
.PHONY : src/opt/cgt/cgtCore.c.o

src/opt/cgt/cgtCore.i: src/opt/cgt/cgtCore.c.i

.PHONY : src/opt/cgt/cgtCore.i

# target to preprocess a source file
src/opt/cgt/cgtCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtCore.c.i
.PHONY : src/opt/cgt/cgtCore.c.i

src/opt/cgt/cgtCore.s: src/opt/cgt/cgtCore.c.s

.PHONY : src/opt/cgt/cgtCore.s

# target to generate assembly for a file
src/opt/cgt/cgtCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtCore.c.s
.PHONY : src/opt/cgt/cgtCore.c.s

src/opt/cgt/cgtDecide.o: src/opt/cgt/cgtDecide.c.o

.PHONY : src/opt/cgt/cgtDecide.o

# target to build an object file
src/opt/cgt/cgtDecide.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtDecide.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtDecide.c.o
.PHONY : src/opt/cgt/cgtDecide.c.o

src/opt/cgt/cgtDecide.i: src/opt/cgt/cgtDecide.c.i

.PHONY : src/opt/cgt/cgtDecide.i

# target to preprocess a source file
src/opt/cgt/cgtDecide.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtDecide.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtDecide.c.i
.PHONY : src/opt/cgt/cgtDecide.c.i

src/opt/cgt/cgtDecide.s: src/opt/cgt/cgtDecide.c.s

.PHONY : src/opt/cgt/cgtDecide.s

# target to generate assembly for a file
src/opt/cgt/cgtDecide.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtDecide.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtDecide.c.s
.PHONY : src/opt/cgt/cgtDecide.c.s

src/opt/cgt/cgtMan.o: src/opt/cgt/cgtMan.c.o

.PHONY : src/opt/cgt/cgtMan.o

# target to build an object file
src/opt/cgt/cgtMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtMan.c.o
.PHONY : src/opt/cgt/cgtMan.c.o

src/opt/cgt/cgtMan.i: src/opt/cgt/cgtMan.c.i

.PHONY : src/opt/cgt/cgtMan.i

# target to preprocess a source file
src/opt/cgt/cgtMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtMan.c.i
.PHONY : src/opt/cgt/cgtMan.c.i

src/opt/cgt/cgtMan.s: src/opt/cgt/cgtMan.c.s

.PHONY : src/opt/cgt/cgtMan.s

# target to generate assembly for a file
src/opt/cgt/cgtMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtMan.c.s
.PHONY : src/opt/cgt/cgtMan.c.s

src/opt/cgt/cgtSat.o: src/opt/cgt/cgtSat.c.o

.PHONY : src/opt/cgt/cgtSat.o

# target to build an object file
src/opt/cgt/cgtSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtSat.c.o
.PHONY : src/opt/cgt/cgtSat.c.o

src/opt/cgt/cgtSat.i: src/opt/cgt/cgtSat.c.i

.PHONY : src/opt/cgt/cgtSat.i

# target to preprocess a source file
src/opt/cgt/cgtSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtSat.c.i
.PHONY : src/opt/cgt/cgtSat.c.i

src/opt/cgt/cgtSat.s: src/opt/cgt/cgtSat.c.s

.PHONY : src/opt/cgt/cgtSat.s

# target to generate assembly for a file
src/opt/cgt/cgtSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cgt/cgtSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cgt/cgtSat.c.s
.PHONY : src/opt/cgt/cgtSat.c.s

src/opt/csw/cswCore.o: src/opt/csw/cswCore.c.o

.PHONY : src/opt/csw/cswCore.o

# target to build an object file
src/opt/csw/cswCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswCore.c.o
.PHONY : src/opt/csw/cswCore.c.o

src/opt/csw/cswCore.i: src/opt/csw/cswCore.c.i

.PHONY : src/opt/csw/cswCore.i

# target to preprocess a source file
src/opt/csw/cswCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswCore.c.i
.PHONY : src/opt/csw/cswCore.c.i

src/opt/csw/cswCore.s: src/opt/csw/cswCore.c.s

.PHONY : src/opt/csw/cswCore.s

# target to generate assembly for a file
src/opt/csw/cswCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswCore.c.s
.PHONY : src/opt/csw/cswCore.c.s

src/opt/csw/cswCut.o: src/opt/csw/cswCut.c.o

.PHONY : src/opt/csw/cswCut.o

# target to build an object file
src/opt/csw/cswCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswCut.c.o
.PHONY : src/opt/csw/cswCut.c.o

src/opt/csw/cswCut.i: src/opt/csw/cswCut.c.i

.PHONY : src/opt/csw/cswCut.i

# target to preprocess a source file
src/opt/csw/cswCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswCut.c.i
.PHONY : src/opt/csw/cswCut.c.i

src/opt/csw/cswCut.s: src/opt/csw/cswCut.c.s

.PHONY : src/opt/csw/cswCut.s

# target to generate assembly for a file
src/opt/csw/cswCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswCut.c.s
.PHONY : src/opt/csw/cswCut.c.s

src/opt/csw/cswMan.o: src/opt/csw/cswMan.c.o

.PHONY : src/opt/csw/cswMan.o

# target to build an object file
src/opt/csw/cswMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswMan.c.o
.PHONY : src/opt/csw/cswMan.c.o

src/opt/csw/cswMan.i: src/opt/csw/cswMan.c.i

.PHONY : src/opt/csw/cswMan.i

# target to preprocess a source file
src/opt/csw/cswMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswMan.c.i
.PHONY : src/opt/csw/cswMan.c.i

src/opt/csw/cswMan.s: src/opt/csw/cswMan.c.s

.PHONY : src/opt/csw/cswMan.s

# target to generate assembly for a file
src/opt/csw/cswMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswMan.c.s
.PHONY : src/opt/csw/cswMan.c.s

src/opt/csw/cswTable.o: src/opt/csw/cswTable.c.o

.PHONY : src/opt/csw/cswTable.o

# target to build an object file
src/opt/csw/cswTable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswTable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswTable.c.o
.PHONY : src/opt/csw/cswTable.c.o

src/opt/csw/cswTable.i: src/opt/csw/cswTable.c.i

.PHONY : src/opt/csw/cswTable.i

# target to preprocess a source file
src/opt/csw/cswTable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswTable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswTable.c.i
.PHONY : src/opt/csw/cswTable.c.i

src/opt/csw/cswTable.s: src/opt/csw/cswTable.c.s

.PHONY : src/opt/csw/cswTable.s

# target to generate assembly for a file
src/opt/csw/cswTable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/csw/cswTable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/csw/cswTable.c.s
.PHONY : src/opt/csw/cswTable.c.s

src/opt/cut/cutApi.o: src/opt/cut/cutApi.c.o

.PHONY : src/opt/cut/cutApi.o

# target to build an object file
src/opt/cut/cutApi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutApi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutApi.c.o
.PHONY : src/opt/cut/cutApi.c.o

src/opt/cut/cutApi.i: src/opt/cut/cutApi.c.i

.PHONY : src/opt/cut/cutApi.i

# target to preprocess a source file
src/opt/cut/cutApi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutApi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutApi.c.i
.PHONY : src/opt/cut/cutApi.c.i

src/opt/cut/cutApi.s: src/opt/cut/cutApi.c.s

.PHONY : src/opt/cut/cutApi.s

# target to generate assembly for a file
src/opt/cut/cutApi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutApi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutApi.c.s
.PHONY : src/opt/cut/cutApi.c.s

src/opt/cut/cutCut.o: src/opt/cut/cutCut.c.o

.PHONY : src/opt/cut/cutCut.o

# target to build an object file
src/opt/cut/cutCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutCut.c.o
.PHONY : src/opt/cut/cutCut.c.o

src/opt/cut/cutCut.i: src/opt/cut/cutCut.c.i

.PHONY : src/opt/cut/cutCut.i

# target to preprocess a source file
src/opt/cut/cutCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutCut.c.i
.PHONY : src/opt/cut/cutCut.c.i

src/opt/cut/cutCut.s: src/opt/cut/cutCut.c.s

.PHONY : src/opt/cut/cutCut.s

# target to generate assembly for a file
src/opt/cut/cutCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutCut.c.s
.PHONY : src/opt/cut/cutCut.c.s

src/opt/cut/cutMan.o: src/opt/cut/cutMan.c.o

.PHONY : src/opt/cut/cutMan.o

# target to build an object file
src/opt/cut/cutMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutMan.c.o
.PHONY : src/opt/cut/cutMan.c.o

src/opt/cut/cutMan.i: src/opt/cut/cutMan.c.i

.PHONY : src/opt/cut/cutMan.i

# target to preprocess a source file
src/opt/cut/cutMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutMan.c.i
.PHONY : src/opt/cut/cutMan.c.i

src/opt/cut/cutMan.s: src/opt/cut/cutMan.c.s

.PHONY : src/opt/cut/cutMan.s

# target to generate assembly for a file
src/opt/cut/cutMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutMan.c.s
.PHONY : src/opt/cut/cutMan.c.s

src/opt/cut/cutMerge.o: src/opt/cut/cutMerge.c.o

.PHONY : src/opt/cut/cutMerge.o

# target to build an object file
src/opt/cut/cutMerge.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutMerge.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutMerge.c.o
.PHONY : src/opt/cut/cutMerge.c.o

src/opt/cut/cutMerge.i: src/opt/cut/cutMerge.c.i

.PHONY : src/opt/cut/cutMerge.i

# target to preprocess a source file
src/opt/cut/cutMerge.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutMerge.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutMerge.c.i
.PHONY : src/opt/cut/cutMerge.c.i

src/opt/cut/cutMerge.s: src/opt/cut/cutMerge.c.s

.PHONY : src/opt/cut/cutMerge.s

# target to generate assembly for a file
src/opt/cut/cutMerge.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutMerge.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutMerge.c.s
.PHONY : src/opt/cut/cutMerge.c.s

src/opt/cut/cutNode.o: src/opt/cut/cutNode.c.o

.PHONY : src/opt/cut/cutNode.o

# target to build an object file
src/opt/cut/cutNode.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutNode.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutNode.c.o
.PHONY : src/opt/cut/cutNode.c.o

src/opt/cut/cutNode.i: src/opt/cut/cutNode.c.i

.PHONY : src/opt/cut/cutNode.i

# target to preprocess a source file
src/opt/cut/cutNode.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutNode.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutNode.c.i
.PHONY : src/opt/cut/cutNode.c.i

src/opt/cut/cutNode.s: src/opt/cut/cutNode.c.s

.PHONY : src/opt/cut/cutNode.s

# target to generate assembly for a file
src/opt/cut/cutNode.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutNode.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutNode.c.s
.PHONY : src/opt/cut/cutNode.c.s

src/opt/cut/cutOracle.o: src/opt/cut/cutOracle.c.o

.PHONY : src/opt/cut/cutOracle.o

# target to build an object file
src/opt/cut/cutOracle.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutOracle.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutOracle.c.o
.PHONY : src/opt/cut/cutOracle.c.o

src/opt/cut/cutOracle.i: src/opt/cut/cutOracle.c.i

.PHONY : src/opt/cut/cutOracle.i

# target to preprocess a source file
src/opt/cut/cutOracle.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutOracle.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutOracle.c.i
.PHONY : src/opt/cut/cutOracle.c.i

src/opt/cut/cutOracle.s: src/opt/cut/cutOracle.c.s

.PHONY : src/opt/cut/cutOracle.s

# target to generate assembly for a file
src/opt/cut/cutOracle.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutOracle.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutOracle.c.s
.PHONY : src/opt/cut/cutOracle.c.s

src/opt/cut/cutPre22.o: src/opt/cut/cutPre22.c.o

.PHONY : src/opt/cut/cutPre22.o

# target to build an object file
src/opt/cut/cutPre22.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutPre22.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutPre22.c.o
.PHONY : src/opt/cut/cutPre22.c.o

src/opt/cut/cutPre22.i: src/opt/cut/cutPre22.c.i

.PHONY : src/opt/cut/cutPre22.i

# target to preprocess a source file
src/opt/cut/cutPre22.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutPre22.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutPre22.c.i
.PHONY : src/opt/cut/cutPre22.c.i

src/opt/cut/cutPre22.s: src/opt/cut/cutPre22.c.s

.PHONY : src/opt/cut/cutPre22.s

# target to generate assembly for a file
src/opt/cut/cutPre22.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutPre22.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutPre22.c.s
.PHONY : src/opt/cut/cutPre22.c.s

src/opt/cut/cutSeq.o: src/opt/cut/cutSeq.c.o

.PHONY : src/opt/cut/cutSeq.o

# target to build an object file
src/opt/cut/cutSeq.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutSeq.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutSeq.c.o
.PHONY : src/opt/cut/cutSeq.c.o

src/opt/cut/cutSeq.i: src/opt/cut/cutSeq.c.i

.PHONY : src/opt/cut/cutSeq.i

# target to preprocess a source file
src/opt/cut/cutSeq.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutSeq.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutSeq.c.i
.PHONY : src/opt/cut/cutSeq.c.i

src/opt/cut/cutSeq.s: src/opt/cut/cutSeq.c.s

.PHONY : src/opt/cut/cutSeq.s

# target to generate assembly for a file
src/opt/cut/cutSeq.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutSeq.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutSeq.c.s
.PHONY : src/opt/cut/cutSeq.c.s

src/opt/cut/cutTruth.o: src/opt/cut/cutTruth.c.o

.PHONY : src/opt/cut/cutTruth.o

# target to build an object file
src/opt/cut/cutTruth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutTruth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutTruth.c.o
.PHONY : src/opt/cut/cutTruth.c.o

src/opt/cut/cutTruth.i: src/opt/cut/cutTruth.c.i

.PHONY : src/opt/cut/cutTruth.i

# target to preprocess a source file
src/opt/cut/cutTruth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutTruth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutTruth.c.i
.PHONY : src/opt/cut/cutTruth.c.i

src/opt/cut/cutTruth.s: src/opt/cut/cutTruth.c.s

.PHONY : src/opt/cut/cutTruth.s

# target to generate assembly for a file
src/opt/cut/cutTruth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/cut/cutTruth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/cut/cutTruth.c.s
.PHONY : src/opt/cut/cutTruth.c.s

src/opt/dar/darBalance.o: src/opt/dar/darBalance.c.o

.PHONY : src/opt/dar/darBalance.o

# target to build an object file
src/opt/dar/darBalance.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darBalance.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darBalance.c.o
.PHONY : src/opt/dar/darBalance.c.o

src/opt/dar/darBalance.i: src/opt/dar/darBalance.c.i

.PHONY : src/opt/dar/darBalance.i

# target to preprocess a source file
src/opt/dar/darBalance.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darBalance.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darBalance.c.i
.PHONY : src/opt/dar/darBalance.c.i

src/opt/dar/darBalance.s: src/opt/dar/darBalance.c.s

.PHONY : src/opt/dar/darBalance.s

# target to generate assembly for a file
src/opt/dar/darBalance.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darBalance.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darBalance.c.s
.PHONY : src/opt/dar/darBalance.c.s

src/opt/dar/darCore.o: src/opt/dar/darCore.c.o

.PHONY : src/opt/dar/darCore.o

# target to build an object file
src/opt/dar/darCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darCore.c.o
.PHONY : src/opt/dar/darCore.c.o

src/opt/dar/darCore.i: src/opt/dar/darCore.c.i

.PHONY : src/opt/dar/darCore.i

# target to preprocess a source file
src/opt/dar/darCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darCore.c.i
.PHONY : src/opt/dar/darCore.c.i

src/opt/dar/darCore.s: src/opt/dar/darCore.c.s

.PHONY : src/opt/dar/darCore.s

# target to generate assembly for a file
src/opt/dar/darCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darCore.c.s
.PHONY : src/opt/dar/darCore.c.s

src/opt/dar/darCut.o: src/opt/dar/darCut.c.o

.PHONY : src/opt/dar/darCut.o

# target to build an object file
src/opt/dar/darCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darCut.c.o
.PHONY : src/opt/dar/darCut.c.o

src/opt/dar/darCut.i: src/opt/dar/darCut.c.i

.PHONY : src/opt/dar/darCut.i

# target to preprocess a source file
src/opt/dar/darCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darCut.c.i
.PHONY : src/opt/dar/darCut.c.i

src/opt/dar/darCut.s: src/opt/dar/darCut.c.s

.PHONY : src/opt/dar/darCut.s

# target to generate assembly for a file
src/opt/dar/darCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darCut.c.s
.PHONY : src/opt/dar/darCut.c.s

src/opt/dar/darData.o: src/opt/dar/darData.c.o

.PHONY : src/opt/dar/darData.o

# target to build an object file
src/opt/dar/darData.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darData.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darData.c.o
.PHONY : src/opt/dar/darData.c.o

src/opt/dar/darData.i: src/opt/dar/darData.c.i

.PHONY : src/opt/dar/darData.i

# target to preprocess a source file
src/opt/dar/darData.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darData.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darData.c.i
.PHONY : src/opt/dar/darData.c.i

src/opt/dar/darData.s: src/opt/dar/darData.c.s

.PHONY : src/opt/dar/darData.s

# target to generate assembly for a file
src/opt/dar/darData.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darData.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darData.c.s
.PHONY : src/opt/dar/darData.c.s

src/opt/dar/darLib.o: src/opt/dar/darLib.c.o

.PHONY : src/opt/dar/darLib.o

# target to build an object file
src/opt/dar/darLib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darLib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darLib.c.o
.PHONY : src/opt/dar/darLib.c.o

src/opt/dar/darLib.i: src/opt/dar/darLib.c.i

.PHONY : src/opt/dar/darLib.i

# target to preprocess a source file
src/opt/dar/darLib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darLib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darLib.c.i
.PHONY : src/opt/dar/darLib.c.i

src/opt/dar/darLib.s: src/opt/dar/darLib.c.s

.PHONY : src/opt/dar/darLib.s

# target to generate assembly for a file
src/opt/dar/darLib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darLib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darLib.c.s
.PHONY : src/opt/dar/darLib.c.s

src/opt/dar/darMan.o: src/opt/dar/darMan.c.o

.PHONY : src/opt/dar/darMan.o

# target to build an object file
src/opt/dar/darMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darMan.c.o
.PHONY : src/opt/dar/darMan.c.o

src/opt/dar/darMan.i: src/opt/dar/darMan.c.i

.PHONY : src/opt/dar/darMan.i

# target to preprocess a source file
src/opt/dar/darMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darMan.c.i
.PHONY : src/opt/dar/darMan.c.i

src/opt/dar/darMan.s: src/opt/dar/darMan.c.s

.PHONY : src/opt/dar/darMan.s

# target to generate assembly for a file
src/opt/dar/darMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darMan.c.s
.PHONY : src/opt/dar/darMan.c.s

src/opt/dar/darPrec.o: src/opt/dar/darPrec.c.o

.PHONY : src/opt/dar/darPrec.o

# target to build an object file
src/opt/dar/darPrec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darPrec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darPrec.c.o
.PHONY : src/opt/dar/darPrec.c.o

src/opt/dar/darPrec.i: src/opt/dar/darPrec.c.i

.PHONY : src/opt/dar/darPrec.i

# target to preprocess a source file
src/opt/dar/darPrec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darPrec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darPrec.c.i
.PHONY : src/opt/dar/darPrec.c.i

src/opt/dar/darPrec.s: src/opt/dar/darPrec.c.s

.PHONY : src/opt/dar/darPrec.s

# target to generate assembly for a file
src/opt/dar/darPrec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darPrec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darPrec.c.s
.PHONY : src/opt/dar/darPrec.c.s

src/opt/dar/darRefact.o: src/opt/dar/darRefact.c.o

.PHONY : src/opt/dar/darRefact.o

# target to build an object file
src/opt/dar/darRefact.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darRefact.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darRefact.c.o
.PHONY : src/opt/dar/darRefact.c.o

src/opt/dar/darRefact.i: src/opt/dar/darRefact.c.i

.PHONY : src/opt/dar/darRefact.i

# target to preprocess a source file
src/opt/dar/darRefact.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darRefact.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darRefact.c.i
.PHONY : src/opt/dar/darRefact.c.i

src/opt/dar/darRefact.s: src/opt/dar/darRefact.c.s

.PHONY : src/opt/dar/darRefact.s

# target to generate assembly for a file
src/opt/dar/darRefact.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darRefact.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darRefact.c.s
.PHONY : src/opt/dar/darRefact.c.s

src/opt/dar/darScript.o: src/opt/dar/darScript.c.o

.PHONY : src/opt/dar/darScript.o

# target to build an object file
src/opt/dar/darScript.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darScript.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darScript.c.o
.PHONY : src/opt/dar/darScript.c.o

src/opt/dar/darScript.i: src/opt/dar/darScript.c.i

.PHONY : src/opt/dar/darScript.i

# target to preprocess a source file
src/opt/dar/darScript.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darScript.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darScript.c.i
.PHONY : src/opt/dar/darScript.c.i

src/opt/dar/darScript.s: src/opt/dar/darScript.c.s

.PHONY : src/opt/dar/darScript.s

# target to generate assembly for a file
src/opt/dar/darScript.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dar/darScript.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dar/darScript.c.s
.PHONY : src/opt/dar/darScript.c.s

src/opt/dau/dauCanon.o: src/opt/dau/dauCanon.c.o

.PHONY : src/opt/dau/dauCanon.o

# target to build an object file
src/opt/dau/dauCanon.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauCanon.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauCanon.c.o
.PHONY : src/opt/dau/dauCanon.c.o

src/opt/dau/dauCanon.i: src/opt/dau/dauCanon.c.i

.PHONY : src/opt/dau/dauCanon.i

# target to preprocess a source file
src/opt/dau/dauCanon.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauCanon.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauCanon.c.i
.PHONY : src/opt/dau/dauCanon.c.i

src/opt/dau/dauCanon.s: src/opt/dau/dauCanon.c.s

.PHONY : src/opt/dau/dauCanon.s

# target to generate assembly for a file
src/opt/dau/dauCanon.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauCanon.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauCanon.c.s
.PHONY : src/opt/dau/dauCanon.c.s

src/opt/dau/dauCore.o: src/opt/dau/dauCore.c.o

.PHONY : src/opt/dau/dauCore.o

# target to build an object file
src/opt/dau/dauCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauCore.c.o
.PHONY : src/opt/dau/dauCore.c.o

src/opt/dau/dauCore.i: src/opt/dau/dauCore.c.i

.PHONY : src/opt/dau/dauCore.i

# target to preprocess a source file
src/opt/dau/dauCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauCore.c.i
.PHONY : src/opt/dau/dauCore.c.i

src/opt/dau/dauCore.s: src/opt/dau/dauCore.c.s

.PHONY : src/opt/dau/dauCore.s

# target to generate assembly for a file
src/opt/dau/dauCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauCore.c.s
.PHONY : src/opt/dau/dauCore.c.s

src/opt/dau/dauDivs.o: src/opt/dau/dauDivs.c.o

.PHONY : src/opt/dau/dauDivs.o

# target to build an object file
src/opt/dau/dauDivs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauDivs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauDivs.c.o
.PHONY : src/opt/dau/dauDivs.c.o

src/opt/dau/dauDivs.i: src/opt/dau/dauDivs.c.i

.PHONY : src/opt/dau/dauDivs.i

# target to preprocess a source file
src/opt/dau/dauDivs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauDivs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauDivs.c.i
.PHONY : src/opt/dau/dauDivs.c.i

src/opt/dau/dauDivs.s: src/opt/dau/dauDivs.c.s

.PHONY : src/opt/dau/dauDivs.s

# target to generate assembly for a file
src/opt/dau/dauDivs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauDivs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauDivs.c.s
.PHONY : src/opt/dau/dauDivs.c.s

src/opt/dau/dauDsd.o: src/opt/dau/dauDsd.c.o

.PHONY : src/opt/dau/dauDsd.o

# target to build an object file
src/opt/dau/dauDsd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauDsd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauDsd.c.o
.PHONY : src/opt/dau/dauDsd.c.o

src/opt/dau/dauDsd.i: src/opt/dau/dauDsd.c.i

.PHONY : src/opt/dau/dauDsd.i

# target to preprocess a source file
src/opt/dau/dauDsd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauDsd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauDsd.c.i
.PHONY : src/opt/dau/dauDsd.c.i

src/opt/dau/dauDsd.s: src/opt/dau/dauDsd.c.s

.PHONY : src/opt/dau/dauDsd.s

# target to generate assembly for a file
src/opt/dau/dauDsd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauDsd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauDsd.c.s
.PHONY : src/opt/dau/dauDsd.c.s

src/opt/dau/dauEnum.o: src/opt/dau/dauEnum.c.o

.PHONY : src/opt/dau/dauEnum.o

# target to build an object file
src/opt/dau/dauEnum.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauEnum.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauEnum.c.o
.PHONY : src/opt/dau/dauEnum.c.o

src/opt/dau/dauEnum.i: src/opt/dau/dauEnum.c.i

.PHONY : src/opt/dau/dauEnum.i

# target to preprocess a source file
src/opt/dau/dauEnum.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauEnum.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauEnum.c.i
.PHONY : src/opt/dau/dauEnum.c.i

src/opt/dau/dauEnum.s: src/opt/dau/dauEnum.c.s

.PHONY : src/opt/dau/dauEnum.s

# target to generate assembly for a file
src/opt/dau/dauEnum.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauEnum.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauEnum.c.s
.PHONY : src/opt/dau/dauEnum.c.s

src/opt/dau/dauGia.o: src/opt/dau/dauGia.c.o

.PHONY : src/opt/dau/dauGia.o

# target to build an object file
src/opt/dau/dauGia.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauGia.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauGia.c.o
.PHONY : src/opt/dau/dauGia.c.o

src/opt/dau/dauGia.i: src/opt/dau/dauGia.c.i

.PHONY : src/opt/dau/dauGia.i

# target to preprocess a source file
src/opt/dau/dauGia.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauGia.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauGia.c.i
.PHONY : src/opt/dau/dauGia.c.i

src/opt/dau/dauGia.s: src/opt/dau/dauGia.c.s

.PHONY : src/opt/dau/dauGia.s

# target to generate assembly for a file
src/opt/dau/dauGia.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauGia.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauGia.c.s
.PHONY : src/opt/dau/dauGia.c.s

src/opt/dau/dauMerge.o: src/opt/dau/dauMerge.c.o

.PHONY : src/opt/dau/dauMerge.o

# target to build an object file
src/opt/dau/dauMerge.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauMerge.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauMerge.c.o
.PHONY : src/opt/dau/dauMerge.c.o

src/opt/dau/dauMerge.i: src/opt/dau/dauMerge.c.i

.PHONY : src/opt/dau/dauMerge.i

# target to preprocess a source file
src/opt/dau/dauMerge.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauMerge.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauMerge.c.i
.PHONY : src/opt/dau/dauMerge.c.i

src/opt/dau/dauMerge.s: src/opt/dau/dauMerge.c.s

.PHONY : src/opt/dau/dauMerge.s

# target to generate assembly for a file
src/opt/dau/dauMerge.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauMerge.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauMerge.c.s
.PHONY : src/opt/dau/dauMerge.c.s

src/opt/dau/dauNonDsd.o: src/opt/dau/dauNonDsd.c.o

.PHONY : src/opt/dau/dauNonDsd.o

# target to build an object file
src/opt/dau/dauNonDsd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauNonDsd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauNonDsd.c.o
.PHONY : src/opt/dau/dauNonDsd.c.o

src/opt/dau/dauNonDsd.i: src/opt/dau/dauNonDsd.c.i

.PHONY : src/opt/dau/dauNonDsd.i

# target to preprocess a source file
src/opt/dau/dauNonDsd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauNonDsd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauNonDsd.c.i
.PHONY : src/opt/dau/dauNonDsd.c.i

src/opt/dau/dauNonDsd.s: src/opt/dau/dauNonDsd.c.s

.PHONY : src/opt/dau/dauNonDsd.s

# target to generate assembly for a file
src/opt/dau/dauNonDsd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauNonDsd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauNonDsd.c.s
.PHONY : src/opt/dau/dauNonDsd.c.s

src/opt/dau/dauTree.o: src/opt/dau/dauTree.c.o

.PHONY : src/opt/dau/dauTree.o

# target to build an object file
src/opt/dau/dauTree.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauTree.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauTree.c.o
.PHONY : src/opt/dau/dauTree.c.o

src/opt/dau/dauTree.i: src/opt/dau/dauTree.c.i

.PHONY : src/opt/dau/dauTree.i

# target to preprocess a source file
src/opt/dau/dauTree.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauTree.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauTree.c.i
.PHONY : src/opt/dau/dauTree.c.i

src/opt/dau/dauTree.s: src/opt/dau/dauTree.c.s

.PHONY : src/opt/dau/dauTree.s

# target to generate assembly for a file
src/opt/dau/dauTree.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dau/dauTree.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dau/dauTree.c.s
.PHONY : src/opt/dau/dauTree.c.s

src/opt/dsc/dsc.o: src/opt/dsc/dsc.c.o

.PHONY : src/opt/dsc/dsc.o

# target to build an object file
src/opt/dsc/dsc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dsc/dsc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dsc/dsc.c.o
.PHONY : src/opt/dsc/dsc.c.o

src/opt/dsc/dsc.i: src/opt/dsc/dsc.c.i

.PHONY : src/opt/dsc/dsc.i

# target to preprocess a source file
src/opt/dsc/dsc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dsc/dsc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dsc/dsc.c.i
.PHONY : src/opt/dsc/dsc.c.i

src/opt/dsc/dsc.s: src/opt/dsc/dsc.c.s

.PHONY : src/opt/dsc/dsc.s

# target to generate assembly for a file
src/opt/dsc/dsc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/dsc/dsc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/dsc/dsc.c.s
.PHONY : src/opt/dsc/dsc.c.s

src/opt/fret/fretFlow.o: src/opt/fret/fretFlow.c.o

.PHONY : src/opt/fret/fretFlow.o

# target to build an object file
src/opt/fret/fretFlow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretFlow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretFlow.c.o
.PHONY : src/opt/fret/fretFlow.c.o

src/opt/fret/fretFlow.i: src/opt/fret/fretFlow.c.i

.PHONY : src/opt/fret/fretFlow.i

# target to preprocess a source file
src/opt/fret/fretFlow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretFlow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretFlow.c.i
.PHONY : src/opt/fret/fretFlow.c.i

src/opt/fret/fretFlow.s: src/opt/fret/fretFlow.c.s

.PHONY : src/opt/fret/fretFlow.s

# target to generate assembly for a file
src/opt/fret/fretFlow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretFlow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretFlow.c.s
.PHONY : src/opt/fret/fretFlow.c.s

src/opt/fret/fretInit.o: src/opt/fret/fretInit.c.o

.PHONY : src/opt/fret/fretInit.o

# target to build an object file
src/opt/fret/fretInit.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretInit.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretInit.c.o
.PHONY : src/opt/fret/fretInit.c.o

src/opt/fret/fretInit.i: src/opt/fret/fretInit.c.i

.PHONY : src/opt/fret/fretInit.i

# target to preprocess a source file
src/opt/fret/fretInit.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretInit.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretInit.c.i
.PHONY : src/opt/fret/fretInit.c.i

src/opt/fret/fretInit.s: src/opt/fret/fretInit.c.s

.PHONY : src/opt/fret/fretInit.s

# target to generate assembly for a file
src/opt/fret/fretInit.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretInit.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretInit.c.s
.PHONY : src/opt/fret/fretInit.c.s

src/opt/fret/fretMain.o: src/opt/fret/fretMain.c.o

.PHONY : src/opt/fret/fretMain.o

# target to build an object file
src/opt/fret/fretMain.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretMain.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretMain.c.o
.PHONY : src/opt/fret/fretMain.c.o

src/opt/fret/fretMain.i: src/opt/fret/fretMain.c.i

.PHONY : src/opt/fret/fretMain.i

# target to preprocess a source file
src/opt/fret/fretMain.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretMain.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretMain.c.i
.PHONY : src/opt/fret/fretMain.c.i

src/opt/fret/fretMain.s: src/opt/fret/fretMain.c.s

.PHONY : src/opt/fret/fretMain.s

# target to generate assembly for a file
src/opt/fret/fretMain.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretMain.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretMain.c.s
.PHONY : src/opt/fret/fretMain.c.s

src/opt/fret/fretTime.o: src/opt/fret/fretTime.c.o

.PHONY : src/opt/fret/fretTime.o

# target to build an object file
src/opt/fret/fretTime.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretTime.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretTime.c.o
.PHONY : src/opt/fret/fretTime.c.o

src/opt/fret/fretTime.i: src/opt/fret/fretTime.c.i

.PHONY : src/opt/fret/fretTime.i

# target to preprocess a source file
src/opt/fret/fretTime.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretTime.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretTime.c.i
.PHONY : src/opt/fret/fretTime.c.i

src/opt/fret/fretTime.s: src/opt/fret/fretTime.c.s

.PHONY : src/opt/fret/fretTime.s

# target to generate assembly for a file
src/opt/fret/fretTime.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fret/fretTime.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fret/fretTime.c.s
.PHONY : src/opt/fret/fretTime.c.s

src/opt/fxch/Fxch.o: src/opt/fxch/Fxch.c.o

.PHONY : src/opt/fxch/Fxch.o

# target to build an object file
src/opt/fxch/Fxch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/Fxch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/Fxch.c.o
.PHONY : src/opt/fxch/Fxch.c.o

src/opt/fxch/Fxch.i: src/opt/fxch/Fxch.c.i

.PHONY : src/opt/fxch/Fxch.i

# target to preprocess a source file
src/opt/fxch/Fxch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/Fxch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/Fxch.c.i
.PHONY : src/opt/fxch/Fxch.c.i

src/opt/fxch/Fxch.s: src/opt/fxch/Fxch.c.s

.PHONY : src/opt/fxch/Fxch.s

# target to generate assembly for a file
src/opt/fxch/Fxch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/Fxch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/Fxch.c.s
.PHONY : src/opt/fxch/Fxch.c.s

src/opt/fxch/FxchDiv.o: src/opt/fxch/FxchDiv.c.o

.PHONY : src/opt/fxch/FxchDiv.o

# target to build an object file
src/opt/fxch/FxchDiv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/FxchDiv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/FxchDiv.c.o
.PHONY : src/opt/fxch/FxchDiv.c.o

src/opt/fxch/FxchDiv.i: src/opt/fxch/FxchDiv.c.i

.PHONY : src/opt/fxch/FxchDiv.i

# target to preprocess a source file
src/opt/fxch/FxchDiv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/FxchDiv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/FxchDiv.c.i
.PHONY : src/opt/fxch/FxchDiv.c.i

src/opt/fxch/FxchDiv.s: src/opt/fxch/FxchDiv.c.s

.PHONY : src/opt/fxch/FxchDiv.s

# target to generate assembly for a file
src/opt/fxch/FxchDiv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/FxchDiv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/FxchDiv.c.s
.PHONY : src/opt/fxch/FxchDiv.c.s

src/opt/fxch/FxchMan.o: src/opt/fxch/FxchMan.c.o

.PHONY : src/opt/fxch/FxchMan.o

# target to build an object file
src/opt/fxch/FxchMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/FxchMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/FxchMan.c.o
.PHONY : src/opt/fxch/FxchMan.c.o

src/opt/fxch/FxchMan.i: src/opt/fxch/FxchMan.c.i

.PHONY : src/opt/fxch/FxchMan.i

# target to preprocess a source file
src/opt/fxch/FxchMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/FxchMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/FxchMan.c.i
.PHONY : src/opt/fxch/FxchMan.c.i

src/opt/fxch/FxchMan.s: src/opt/fxch/FxchMan.c.s

.PHONY : src/opt/fxch/FxchMan.s

# target to generate assembly for a file
src/opt/fxch/FxchMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/FxchMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/FxchMan.c.s
.PHONY : src/opt/fxch/FxchMan.c.s

src/opt/fxch/FxchSCHashTable.o: src/opt/fxch/FxchSCHashTable.c.o

.PHONY : src/opt/fxch/FxchSCHashTable.o

# target to build an object file
src/opt/fxch/FxchSCHashTable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/FxchSCHashTable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/FxchSCHashTable.c.o
.PHONY : src/opt/fxch/FxchSCHashTable.c.o

src/opt/fxch/FxchSCHashTable.i: src/opt/fxch/FxchSCHashTable.c.i

.PHONY : src/opt/fxch/FxchSCHashTable.i

# target to preprocess a source file
src/opt/fxch/FxchSCHashTable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/FxchSCHashTable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/FxchSCHashTable.c.i
.PHONY : src/opt/fxch/FxchSCHashTable.c.i

src/opt/fxch/FxchSCHashTable.s: src/opt/fxch/FxchSCHashTable.c.s

.PHONY : src/opt/fxch/FxchSCHashTable.s

# target to generate assembly for a file
src/opt/fxch/FxchSCHashTable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxch/FxchSCHashTable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxch/FxchSCHashTable.c.s
.PHONY : src/opt/fxch/FxchSCHashTable.c.s

src/opt/fxu/fxu.o: src/opt/fxu/fxu.c.o

.PHONY : src/opt/fxu/fxu.o

# target to build an object file
src/opt/fxu/fxu.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxu.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxu.c.o
.PHONY : src/opt/fxu/fxu.c.o

src/opt/fxu/fxu.i: src/opt/fxu/fxu.c.i

.PHONY : src/opt/fxu/fxu.i

# target to preprocess a source file
src/opt/fxu/fxu.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxu.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxu.c.i
.PHONY : src/opt/fxu/fxu.c.i

src/opt/fxu/fxu.s: src/opt/fxu/fxu.c.s

.PHONY : src/opt/fxu/fxu.s

# target to generate assembly for a file
src/opt/fxu/fxu.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxu.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxu.c.s
.PHONY : src/opt/fxu/fxu.c.s

src/opt/fxu/fxuCreate.o: src/opt/fxu/fxuCreate.c.o

.PHONY : src/opt/fxu/fxuCreate.o

# target to build an object file
src/opt/fxu/fxuCreate.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuCreate.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuCreate.c.o
.PHONY : src/opt/fxu/fxuCreate.c.o

src/opt/fxu/fxuCreate.i: src/opt/fxu/fxuCreate.c.i

.PHONY : src/opt/fxu/fxuCreate.i

# target to preprocess a source file
src/opt/fxu/fxuCreate.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuCreate.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuCreate.c.i
.PHONY : src/opt/fxu/fxuCreate.c.i

src/opt/fxu/fxuCreate.s: src/opt/fxu/fxuCreate.c.s

.PHONY : src/opt/fxu/fxuCreate.s

# target to generate assembly for a file
src/opt/fxu/fxuCreate.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuCreate.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuCreate.c.s
.PHONY : src/opt/fxu/fxuCreate.c.s

src/opt/fxu/fxuHeapD.o: src/opt/fxu/fxuHeapD.c.o

.PHONY : src/opt/fxu/fxuHeapD.o

# target to build an object file
src/opt/fxu/fxuHeapD.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuHeapD.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuHeapD.c.o
.PHONY : src/opt/fxu/fxuHeapD.c.o

src/opt/fxu/fxuHeapD.i: src/opt/fxu/fxuHeapD.c.i

.PHONY : src/opt/fxu/fxuHeapD.i

# target to preprocess a source file
src/opt/fxu/fxuHeapD.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuHeapD.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuHeapD.c.i
.PHONY : src/opt/fxu/fxuHeapD.c.i

src/opt/fxu/fxuHeapD.s: src/opt/fxu/fxuHeapD.c.s

.PHONY : src/opt/fxu/fxuHeapD.s

# target to generate assembly for a file
src/opt/fxu/fxuHeapD.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuHeapD.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuHeapD.c.s
.PHONY : src/opt/fxu/fxuHeapD.c.s

src/opt/fxu/fxuHeapS.o: src/opt/fxu/fxuHeapS.c.o

.PHONY : src/opt/fxu/fxuHeapS.o

# target to build an object file
src/opt/fxu/fxuHeapS.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuHeapS.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuHeapS.c.o
.PHONY : src/opt/fxu/fxuHeapS.c.o

src/opt/fxu/fxuHeapS.i: src/opt/fxu/fxuHeapS.c.i

.PHONY : src/opt/fxu/fxuHeapS.i

# target to preprocess a source file
src/opt/fxu/fxuHeapS.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuHeapS.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuHeapS.c.i
.PHONY : src/opt/fxu/fxuHeapS.c.i

src/opt/fxu/fxuHeapS.s: src/opt/fxu/fxuHeapS.c.s

.PHONY : src/opt/fxu/fxuHeapS.s

# target to generate assembly for a file
src/opt/fxu/fxuHeapS.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuHeapS.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuHeapS.c.s
.PHONY : src/opt/fxu/fxuHeapS.c.s

src/opt/fxu/fxuList.o: src/opt/fxu/fxuList.c.o

.PHONY : src/opt/fxu/fxuList.o

# target to build an object file
src/opt/fxu/fxuList.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuList.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuList.c.o
.PHONY : src/opt/fxu/fxuList.c.o

src/opt/fxu/fxuList.i: src/opt/fxu/fxuList.c.i

.PHONY : src/opt/fxu/fxuList.i

# target to preprocess a source file
src/opt/fxu/fxuList.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuList.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuList.c.i
.PHONY : src/opt/fxu/fxuList.c.i

src/opt/fxu/fxuList.s: src/opt/fxu/fxuList.c.s

.PHONY : src/opt/fxu/fxuList.s

# target to generate assembly for a file
src/opt/fxu/fxuList.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuList.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuList.c.s
.PHONY : src/opt/fxu/fxuList.c.s

src/opt/fxu/fxuMatrix.o: src/opt/fxu/fxuMatrix.c.o

.PHONY : src/opt/fxu/fxuMatrix.o

# target to build an object file
src/opt/fxu/fxuMatrix.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuMatrix.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuMatrix.c.o
.PHONY : src/opt/fxu/fxuMatrix.c.o

src/opt/fxu/fxuMatrix.i: src/opt/fxu/fxuMatrix.c.i

.PHONY : src/opt/fxu/fxuMatrix.i

# target to preprocess a source file
src/opt/fxu/fxuMatrix.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuMatrix.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuMatrix.c.i
.PHONY : src/opt/fxu/fxuMatrix.c.i

src/opt/fxu/fxuMatrix.s: src/opt/fxu/fxuMatrix.c.s

.PHONY : src/opt/fxu/fxuMatrix.s

# target to generate assembly for a file
src/opt/fxu/fxuMatrix.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuMatrix.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuMatrix.c.s
.PHONY : src/opt/fxu/fxuMatrix.c.s

src/opt/fxu/fxuPair.o: src/opt/fxu/fxuPair.c.o

.PHONY : src/opt/fxu/fxuPair.o

# target to build an object file
src/opt/fxu/fxuPair.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuPair.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuPair.c.o
.PHONY : src/opt/fxu/fxuPair.c.o

src/opt/fxu/fxuPair.i: src/opt/fxu/fxuPair.c.i

.PHONY : src/opt/fxu/fxuPair.i

# target to preprocess a source file
src/opt/fxu/fxuPair.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuPair.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuPair.c.i
.PHONY : src/opt/fxu/fxuPair.c.i

src/opt/fxu/fxuPair.s: src/opt/fxu/fxuPair.c.s

.PHONY : src/opt/fxu/fxuPair.s

# target to generate assembly for a file
src/opt/fxu/fxuPair.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuPair.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuPair.c.s
.PHONY : src/opt/fxu/fxuPair.c.s

src/opt/fxu/fxuPrint.o: src/opt/fxu/fxuPrint.c.o

.PHONY : src/opt/fxu/fxuPrint.o

# target to build an object file
src/opt/fxu/fxuPrint.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuPrint.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuPrint.c.o
.PHONY : src/opt/fxu/fxuPrint.c.o

src/opt/fxu/fxuPrint.i: src/opt/fxu/fxuPrint.c.i

.PHONY : src/opt/fxu/fxuPrint.i

# target to preprocess a source file
src/opt/fxu/fxuPrint.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuPrint.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuPrint.c.i
.PHONY : src/opt/fxu/fxuPrint.c.i

src/opt/fxu/fxuPrint.s: src/opt/fxu/fxuPrint.c.s

.PHONY : src/opt/fxu/fxuPrint.s

# target to generate assembly for a file
src/opt/fxu/fxuPrint.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuPrint.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuPrint.c.s
.PHONY : src/opt/fxu/fxuPrint.c.s

src/opt/fxu/fxuReduce.o: src/opt/fxu/fxuReduce.c.o

.PHONY : src/opt/fxu/fxuReduce.o

# target to build an object file
src/opt/fxu/fxuReduce.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuReduce.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuReduce.c.o
.PHONY : src/opt/fxu/fxuReduce.c.o

src/opt/fxu/fxuReduce.i: src/opt/fxu/fxuReduce.c.i

.PHONY : src/opt/fxu/fxuReduce.i

# target to preprocess a source file
src/opt/fxu/fxuReduce.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuReduce.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuReduce.c.i
.PHONY : src/opt/fxu/fxuReduce.c.i

src/opt/fxu/fxuReduce.s: src/opt/fxu/fxuReduce.c.s

.PHONY : src/opt/fxu/fxuReduce.s

# target to generate assembly for a file
src/opt/fxu/fxuReduce.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuReduce.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuReduce.c.s
.PHONY : src/opt/fxu/fxuReduce.c.s

src/opt/fxu/fxuSelect.o: src/opt/fxu/fxuSelect.c.o

.PHONY : src/opt/fxu/fxuSelect.o

# target to build an object file
src/opt/fxu/fxuSelect.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuSelect.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuSelect.c.o
.PHONY : src/opt/fxu/fxuSelect.c.o

src/opt/fxu/fxuSelect.i: src/opt/fxu/fxuSelect.c.i

.PHONY : src/opt/fxu/fxuSelect.i

# target to preprocess a source file
src/opt/fxu/fxuSelect.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuSelect.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuSelect.c.i
.PHONY : src/opt/fxu/fxuSelect.c.i

src/opt/fxu/fxuSelect.s: src/opt/fxu/fxuSelect.c.s

.PHONY : src/opt/fxu/fxuSelect.s

# target to generate assembly for a file
src/opt/fxu/fxuSelect.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuSelect.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuSelect.c.s
.PHONY : src/opt/fxu/fxuSelect.c.s

src/opt/fxu/fxuSingle.o: src/opt/fxu/fxuSingle.c.o

.PHONY : src/opt/fxu/fxuSingle.o

# target to build an object file
src/opt/fxu/fxuSingle.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuSingle.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuSingle.c.o
.PHONY : src/opt/fxu/fxuSingle.c.o

src/opt/fxu/fxuSingle.i: src/opt/fxu/fxuSingle.c.i

.PHONY : src/opt/fxu/fxuSingle.i

# target to preprocess a source file
src/opt/fxu/fxuSingle.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuSingle.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuSingle.c.i
.PHONY : src/opt/fxu/fxuSingle.c.i

src/opt/fxu/fxuSingle.s: src/opt/fxu/fxuSingle.c.s

.PHONY : src/opt/fxu/fxuSingle.s

# target to generate assembly for a file
src/opt/fxu/fxuSingle.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuSingle.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuSingle.c.s
.PHONY : src/opt/fxu/fxuSingle.c.s

src/opt/fxu/fxuUpdate.o: src/opt/fxu/fxuUpdate.c.o

.PHONY : src/opt/fxu/fxuUpdate.o

# target to build an object file
src/opt/fxu/fxuUpdate.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuUpdate.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuUpdate.c.o
.PHONY : src/opt/fxu/fxuUpdate.c.o

src/opt/fxu/fxuUpdate.i: src/opt/fxu/fxuUpdate.c.i

.PHONY : src/opt/fxu/fxuUpdate.i

# target to preprocess a source file
src/opt/fxu/fxuUpdate.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuUpdate.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuUpdate.c.i
.PHONY : src/opt/fxu/fxuUpdate.c.i

src/opt/fxu/fxuUpdate.s: src/opt/fxu/fxuUpdate.c.s

.PHONY : src/opt/fxu/fxuUpdate.s

# target to generate assembly for a file
src/opt/fxu/fxuUpdate.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/fxu/fxuUpdate.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/fxu/fxuUpdate.c.s
.PHONY : src/opt/fxu/fxuUpdate.c.s

src/opt/lpk/lpkAbcDec.o: src/opt/lpk/lpkAbcDec.c.o

.PHONY : src/opt/lpk/lpkAbcDec.o

# target to build an object file
src/opt/lpk/lpkAbcDec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcDec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcDec.c.o
.PHONY : src/opt/lpk/lpkAbcDec.c.o

src/opt/lpk/lpkAbcDec.i: src/opt/lpk/lpkAbcDec.c.i

.PHONY : src/opt/lpk/lpkAbcDec.i

# target to preprocess a source file
src/opt/lpk/lpkAbcDec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcDec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcDec.c.i
.PHONY : src/opt/lpk/lpkAbcDec.c.i

src/opt/lpk/lpkAbcDec.s: src/opt/lpk/lpkAbcDec.c.s

.PHONY : src/opt/lpk/lpkAbcDec.s

# target to generate assembly for a file
src/opt/lpk/lpkAbcDec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcDec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcDec.c.s
.PHONY : src/opt/lpk/lpkAbcDec.c.s

src/opt/lpk/lpkAbcDsd.o: src/opt/lpk/lpkAbcDsd.c.o

.PHONY : src/opt/lpk/lpkAbcDsd.o

# target to build an object file
src/opt/lpk/lpkAbcDsd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcDsd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcDsd.c.o
.PHONY : src/opt/lpk/lpkAbcDsd.c.o

src/opt/lpk/lpkAbcDsd.i: src/opt/lpk/lpkAbcDsd.c.i

.PHONY : src/opt/lpk/lpkAbcDsd.i

# target to preprocess a source file
src/opt/lpk/lpkAbcDsd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcDsd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcDsd.c.i
.PHONY : src/opt/lpk/lpkAbcDsd.c.i

src/opt/lpk/lpkAbcDsd.s: src/opt/lpk/lpkAbcDsd.c.s

.PHONY : src/opt/lpk/lpkAbcDsd.s

# target to generate assembly for a file
src/opt/lpk/lpkAbcDsd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcDsd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcDsd.c.s
.PHONY : src/opt/lpk/lpkAbcDsd.c.s

src/opt/lpk/lpkAbcMux.o: src/opt/lpk/lpkAbcMux.c.o

.PHONY : src/opt/lpk/lpkAbcMux.o

# target to build an object file
src/opt/lpk/lpkAbcMux.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcMux.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcMux.c.o
.PHONY : src/opt/lpk/lpkAbcMux.c.o

src/opt/lpk/lpkAbcMux.i: src/opt/lpk/lpkAbcMux.c.i

.PHONY : src/opt/lpk/lpkAbcMux.i

# target to preprocess a source file
src/opt/lpk/lpkAbcMux.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcMux.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcMux.c.i
.PHONY : src/opt/lpk/lpkAbcMux.c.i

src/opt/lpk/lpkAbcMux.s: src/opt/lpk/lpkAbcMux.c.s

.PHONY : src/opt/lpk/lpkAbcMux.s

# target to generate assembly for a file
src/opt/lpk/lpkAbcMux.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcMux.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcMux.c.s
.PHONY : src/opt/lpk/lpkAbcMux.c.s

src/opt/lpk/lpkAbcUtil.o: src/opt/lpk/lpkAbcUtil.c.o

.PHONY : src/opt/lpk/lpkAbcUtil.o

# target to build an object file
src/opt/lpk/lpkAbcUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcUtil.c.o
.PHONY : src/opt/lpk/lpkAbcUtil.c.o

src/opt/lpk/lpkAbcUtil.i: src/opt/lpk/lpkAbcUtil.c.i

.PHONY : src/opt/lpk/lpkAbcUtil.i

# target to preprocess a source file
src/opt/lpk/lpkAbcUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcUtil.c.i
.PHONY : src/opt/lpk/lpkAbcUtil.c.i

src/opt/lpk/lpkAbcUtil.s: src/opt/lpk/lpkAbcUtil.c.s

.PHONY : src/opt/lpk/lpkAbcUtil.s

# target to generate assembly for a file
src/opt/lpk/lpkAbcUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkAbcUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkAbcUtil.c.s
.PHONY : src/opt/lpk/lpkAbcUtil.c.s

src/opt/lpk/lpkCore.o: src/opt/lpk/lpkCore.c.o

.PHONY : src/opt/lpk/lpkCore.o

# target to build an object file
src/opt/lpk/lpkCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkCore.c.o
.PHONY : src/opt/lpk/lpkCore.c.o

src/opt/lpk/lpkCore.i: src/opt/lpk/lpkCore.c.i

.PHONY : src/opt/lpk/lpkCore.i

# target to preprocess a source file
src/opt/lpk/lpkCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkCore.c.i
.PHONY : src/opt/lpk/lpkCore.c.i

src/opt/lpk/lpkCore.s: src/opt/lpk/lpkCore.c.s

.PHONY : src/opt/lpk/lpkCore.s

# target to generate assembly for a file
src/opt/lpk/lpkCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkCore.c.s
.PHONY : src/opt/lpk/lpkCore.c.s

src/opt/lpk/lpkCut.o: src/opt/lpk/lpkCut.c.o

.PHONY : src/opt/lpk/lpkCut.o

# target to build an object file
src/opt/lpk/lpkCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkCut.c.o
.PHONY : src/opt/lpk/lpkCut.c.o

src/opt/lpk/lpkCut.i: src/opt/lpk/lpkCut.c.i

.PHONY : src/opt/lpk/lpkCut.i

# target to preprocess a source file
src/opt/lpk/lpkCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkCut.c.i
.PHONY : src/opt/lpk/lpkCut.c.i

src/opt/lpk/lpkCut.s: src/opt/lpk/lpkCut.c.s

.PHONY : src/opt/lpk/lpkCut.s

# target to generate assembly for a file
src/opt/lpk/lpkCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkCut.c.s
.PHONY : src/opt/lpk/lpkCut.c.s

src/opt/lpk/lpkMan.o: src/opt/lpk/lpkMan.c.o

.PHONY : src/opt/lpk/lpkMan.o

# target to build an object file
src/opt/lpk/lpkMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMan.c.o
.PHONY : src/opt/lpk/lpkMan.c.o

src/opt/lpk/lpkMan.i: src/opt/lpk/lpkMan.c.i

.PHONY : src/opt/lpk/lpkMan.i

# target to preprocess a source file
src/opt/lpk/lpkMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMan.c.i
.PHONY : src/opt/lpk/lpkMan.c.i

src/opt/lpk/lpkMan.s: src/opt/lpk/lpkMan.c.s

.PHONY : src/opt/lpk/lpkMan.s

# target to generate assembly for a file
src/opt/lpk/lpkMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMan.c.s
.PHONY : src/opt/lpk/lpkMan.c.s

src/opt/lpk/lpkMap.o: src/opt/lpk/lpkMap.c.o

.PHONY : src/opt/lpk/lpkMap.o

# target to build an object file
src/opt/lpk/lpkMap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMap.c.o
.PHONY : src/opt/lpk/lpkMap.c.o

src/opt/lpk/lpkMap.i: src/opt/lpk/lpkMap.c.i

.PHONY : src/opt/lpk/lpkMap.i

# target to preprocess a source file
src/opt/lpk/lpkMap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMap.c.i
.PHONY : src/opt/lpk/lpkMap.c.i

src/opt/lpk/lpkMap.s: src/opt/lpk/lpkMap.c.s

.PHONY : src/opt/lpk/lpkMap.s

# target to generate assembly for a file
src/opt/lpk/lpkMap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMap.c.s
.PHONY : src/opt/lpk/lpkMap.c.s

src/opt/lpk/lpkMulti.o: src/opt/lpk/lpkMulti.c.o

.PHONY : src/opt/lpk/lpkMulti.o

# target to build an object file
src/opt/lpk/lpkMulti.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMulti.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMulti.c.o
.PHONY : src/opt/lpk/lpkMulti.c.o

src/opt/lpk/lpkMulti.i: src/opt/lpk/lpkMulti.c.i

.PHONY : src/opt/lpk/lpkMulti.i

# target to preprocess a source file
src/opt/lpk/lpkMulti.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMulti.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMulti.c.i
.PHONY : src/opt/lpk/lpkMulti.c.i

src/opt/lpk/lpkMulti.s: src/opt/lpk/lpkMulti.c.s

.PHONY : src/opt/lpk/lpkMulti.s

# target to generate assembly for a file
src/opt/lpk/lpkMulti.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMulti.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMulti.c.s
.PHONY : src/opt/lpk/lpkMulti.c.s

src/opt/lpk/lpkMux.o: src/opt/lpk/lpkMux.c.o

.PHONY : src/opt/lpk/lpkMux.o

# target to build an object file
src/opt/lpk/lpkMux.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMux.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMux.c.o
.PHONY : src/opt/lpk/lpkMux.c.o

src/opt/lpk/lpkMux.i: src/opt/lpk/lpkMux.c.i

.PHONY : src/opt/lpk/lpkMux.i

# target to preprocess a source file
src/opt/lpk/lpkMux.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMux.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMux.c.i
.PHONY : src/opt/lpk/lpkMux.c.i

src/opt/lpk/lpkMux.s: src/opt/lpk/lpkMux.c.s

.PHONY : src/opt/lpk/lpkMux.s

# target to generate assembly for a file
src/opt/lpk/lpkMux.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkMux.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkMux.c.s
.PHONY : src/opt/lpk/lpkMux.c.s

src/opt/lpk/lpkSets.o: src/opt/lpk/lpkSets.c.o

.PHONY : src/opt/lpk/lpkSets.o

# target to build an object file
src/opt/lpk/lpkSets.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkSets.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkSets.c.o
.PHONY : src/opt/lpk/lpkSets.c.o

src/opt/lpk/lpkSets.i: src/opt/lpk/lpkSets.c.i

.PHONY : src/opt/lpk/lpkSets.i

# target to preprocess a source file
src/opt/lpk/lpkSets.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkSets.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkSets.c.i
.PHONY : src/opt/lpk/lpkSets.c.i

src/opt/lpk/lpkSets.s: src/opt/lpk/lpkSets.c.s

.PHONY : src/opt/lpk/lpkSets.s

# target to generate assembly for a file
src/opt/lpk/lpkSets.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/lpk/lpkSets.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/lpk/lpkSets.c.s
.PHONY : src/opt/lpk/lpkSets.c.s

src/opt/mfs/mfsCore.o: src/opt/mfs/mfsCore.c.o

.PHONY : src/opt/mfs/mfsCore.o

# target to build an object file
src/opt/mfs/mfsCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsCore.c.o
.PHONY : src/opt/mfs/mfsCore.c.o

src/opt/mfs/mfsCore.i: src/opt/mfs/mfsCore.c.i

.PHONY : src/opt/mfs/mfsCore.i

# target to preprocess a source file
src/opt/mfs/mfsCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsCore.c.i
.PHONY : src/opt/mfs/mfsCore.c.i

src/opt/mfs/mfsCore.s: src/opt/mfs/mfsCore.c.s

.PHONY : src/opt/mfs/mfsCore.s

# target to generate assembly for a file
src/opt/mfs/mfsCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsCore.c.s
.PHONY : src/opt/mfs/mfsCore.c.s

src/opt/mfs/mfsDiv.o: src/opt/mfs/mfsDiv.c.o

.PHONY : src/opt/mfs/mfsDiv.o

# target to build an object file
src/opt/mfs/mfsDiv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsDiv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsDiv.c.o
.PHONY : src/opt/mfs/mfsDiv.c.o

src/opt/mfs/mfsDiv.i: src/opt/mfs/mfsDiv.c.i

.PHONY : src/opt/mfs/mfsDiv.i

# target to preprocess a source file
src/opt/mfs/mfsDiv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsDiv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsDiv.c.i
.PHONY : src/opt/mfs/mfsDiv.c.i

src/opt/mfs/mfsDiv.s: src/opt/mfs/mfsDiv.c.s

.PHONY : src/opt/mfs/mfsDiv.s

# target to generate assembly for a file
src/opt/mfs/mfsDiv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsDiv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsDiv.c.s
.PHONY : src/opt/mfs/mfsDiv.c.s

src/opt/mfs/mfsInter.o: src/opt/mfs/mfsInter.c.o

.PHONY : src/opt/mfs/mfsInter.o

# target to build an object file
src/opt/mfs/mfsInter.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsInter.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsInter.c.o
.PHONY : src/opt/mfs/mfsInter.c.o

src/opt/mfs/mfsInter.i: src/opt/mfs/mfsInter.c.i

.PHONY : src/opt/mfs/mfsInter.i

# target to preprocess a source file
src/opt/mfs/mfsInter.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsInter.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsInter.c.i
.PHONY : src/opt/mfs/mfsInter.c.i

src/opt/mfs/mfsInter.s: src/opt/mfs/mfsInter.c.s

.PHONY : src/opt/mfs/mfsInter.s

# target to generate assembly for a file
src/opt/mfs/mfsInter.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsInter.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsInter.c.s
.PHONY : src/opt/mfs/mfsInter.c.s

src/opt/mfs/mfsMan.o: src/opt/mfs/mfsMan.c.o

.PHONY : src/opt/mfs/mfsMan.o

# target to build an object file
src/opt/mfs/mfsMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsMan.c.o
.PHONY : src/opt/mfs/mfsMan.c.o

src/opt/mfs/mfsMan.i: src/opt/mfs/mfsMan.c.i

.PHONY : src/opt/mfs/mfsMan.i

# target to preprocess a source file
src/opt/mfs/mfsMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsMan.c.i
.PHONY : src/opt/mfs/mfsMan.c.i

src/opt/mfs/mfsMan.s: src/opt/mfs/mfsMan.c.s

.PHONY : src/opt/mfs/mfsMan.s

# target to generate assembly for a file
src/opt/mfs/mfsMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsMan.c.s
.PHONY : src/opt/mfs/mfsMan.c.s

src/opt/mfs/mfsResub.o: src/opt/mfs/mfsResub.c.o

.PHONY : src/opt/mfs/mfsResub.o

# target to build an object file
src/opt/mfs/mfsResub.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsResub.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsResub.c.o
.PHONY : src/opt/mfs/mfsResub.c.o

src/opt/mfs/mfsResub.i: src/opt/mfs/mfsResub.c.i

.PHONY : src/opt/mfs/mfsResub.i

# target to preprocess a source file
src/opt/mfs/mfsResub.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsResub.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsResub.c.i
.PHONY : src/opt/mfs/mfsResub.c.i

src/opt/mfs/mfsResub.s: src/opt/mfs/mfsResub.c.s

.PHONY : src/opt/mfs/mfsResub.s

# target to generate assembly for a file
src/opt/mfs/mfsResub.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsResub.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsResub.c.s
.PHONY : src/opt/mfs/mfsResub.c.s

src/opt/mfs/mfsSat.o: src/opt/mfs/mfsSat.c.o

.PHONY : src/opt/mfs/mfsSat.o

# target to build an object file
src/opt/mfs/mfsSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsSat.c.o
.PHONY : src/opt/mfs/mfsSat.c.o

src/opt/mfs/mfsSat.i: src/opt/mfs/mfsSat.c.i

.PHONY : src/opt/mfs/mfsSat.i

# target to preprocess a source file
src/opt/mfs/mfsSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsSat.c.i
.PHONY : src/opt/mfs/mfsSat.c.i

src/opt/mfs/mfsSat.s: src/opt/mfs/mfsSat.c.s

.PHONY : src/opt/mfs/mfsSat.s

# target to generate assembly for a file
src/opt/mfs/mfsSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsSat.c.s
.PHONY : src/opt/mfs/mfsSat.c.s

src/opt/mfs/mfsStrash.o: src/opt/mfs/mfsStrash.c.o

.PHONY : src/opt/mfs/mfsStrash.o

# target to build an object file
src/opt/mfs/mfsStrash.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsStrash.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsStrash.c.o
.PHONY : src/opt/mfs/mfsStrash.c.o

src/opt/mfs/mfsStrash.i: src/opt/mfs/mfsStrash.c.i

.PHONY : src/opt/mfs/mfsStrash.i

# target to preprocess a source file
src/opt/mfs/mfsStrash.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsStrash.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsStrash.c.i
.PHONY : src/opt/mfs/mfsStrash.c.i

src/opt/mfs/mfsStrash.s: src/opt/mfs/mfsStrash.c.s

.PHONY : src/opt/mfs/mfsStrash.s

# target to generate assembly for a file
src/opt/mfs/mfsStrash.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsStrash.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsStrash.c.s
.PHONY : src/opt/mfs/mfsStrash.c.s

src/opt/mfs/mfsWin.o: src/opt/mfs/mfsWin.c.o

.PHONY : src/opt/mfs/mfsWin.o

# target to build an object file
src/opt/mfs/mfsWin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsWin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsWin.c.o
.PHONY : src/opt/mfs/mfsWin.c.o

src/opt/mfs/mfsWin.i: src/opt/mfs/mfsWin.c.i

.PHONY : src/opt/mfs/mfsWin.i

# target to preprocess a source file
src/opt/mfs/mfsWin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsWin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsWin.c.i
.PHONY : src/opt/mfs/mfsWin.c.i

src/opt/mfs/mfsWin.s: src/opt/mfs/mfsWin.c.s

.PHONY : src/opt/mfs/mfsWin.s

# target to generate assembly for a file
src/opt/mfs/mfsWin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/mfs/mfsWin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/mfs/mfsWin.c.s
.PHONY : src/opt/mfs/mfsWin.c.s

src/opt/nwk/nwkAig.o: src/opt/nwk/nwkAig.c.o

.PHONY : src/opt/nwk/nwkAig.o

# target to build an object file
src/opt/nwk/nwkAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkAig.c.o
.PHONY : src/opt/nwk/nwkAig.c.o

src/opt/nwk/nwkAig.i: src/opt/nwk/nwkAig.c.i

.PHONY : src/opt/nwk/nwkAig.i

# target to preprocess a source file
src/opt/nwk/nwkAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkAig.c.i
.PHONY : src/opt/nwk/nwkAig.c.i

src/opt/nwk/nwkAig.s: src/opt/nwk/nwkAig.c.s

.PHONY : src/opt/nwk/nwkAig.s

# target to generate assembly for a file
src/opt/nwk/nwkAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkAig.c.s
.PHONY : src/opt/nwk/nwkAig.c.s

src/opt/nwk/nwkBidec.o: src/opt/nwk/nwkBidec.c.o

.PHONY : src/opt/nwk/nwkBidec.o

# target to build an object file
src/opt/nwk/nwkBidec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkBidec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkBidec.c.o
.PHONY : src/opt/nwk/nwkBidec.c.o

src/opt/nwk/nwkBidec.i: src/opt/nwk/nwkBidec.c.i

.PHONY : src/opt/nwk/nwkBidec.i

# target to preprocess a source file
src/opt/nwk/nwkBidec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkBidec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkBidec.c.i
.PHONY : src/opt/nwk/nwkBidec.c.i

src/opt/nwk/nwkBidec.s: src/opt/nwk/nwkBidec.c.s

.PHONY : src/opt/nwk/nwkBidec.s

# target to generate assembly for a file
src/opt/nwk/nwkBidec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkBidec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkBidec.c.s
.PHONY : src/opt/nwk/nwkBidec.c.s

src/opt/nwk/nwkCheck.o: src/opt/nwk/nwkCheck.c.o

.PHONY : src/opt/nwk/nwkCheck.o

# target to build an object file
src/opt/nwk/nwkCheck.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkCheck.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkCheck.c.o
.PHONY : src/opt/nwk/nwkCheck.c.o

src/opt/nwk/nwkCheck.i: src/opt/nwk/nwkCheck.c.i

.PHONY : src/opt/nwk/nwkCheck.i

# target to preprocess a source file
src/opt/nwk/nwkCheck.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkCheck.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkCheck.c.i
.PHONY : src/opt/nwk/nwkCheck.c.i

src/opt/nwk/nwkCheck.s: src/opt/nwk/nwkCheck.c.s

.PHONY : src/opt/nwk/nwkCheck.s

# target to generate assembly for a file
src/opt/nwk/nwkCheck.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkCheck.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkCheck.c.s
.PHONY : src/opt/nwk/nwkCheck.c.s

src/opt/nwk/nwkDfs.o: src/opt/nwk/nwkDfs.c.o

.PHONY : src/opt/nwk/nwkDfs.o

# target to build an object file
src/opt/nwk/nwkDfs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkDfs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkDfs.c.o
.PHONY : src/opt/nwk/nwkDfs.c.o

src/opt/nwk/nwkDfs.i: src/opt/nwk/nwkDfs.c.i

.PHONY : src/opt/nwk/nwkDfs.i

# target to preprocess a source file
src/opt/nwk/nwkDfs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkDfs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkDfs.c.i
.PHONY : src/opt/nwk/nwkDfs.c.i

src/opt/nwk/nwkDfs.s: src/opt/nwk/nwkDfs.c.s

.PHONY : src/opt/nwk/nwkDfs.s

# target to generate assembly for a file
src/opt/nwk/nwkDfs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkDfs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkDfs.c.s
.PHONY : src/opt/nwk/nwkDfs.c.s

src/opt/nwk/nwkFanio.o: src/opt/nwk/nwkFanio.c.o

.PHONY : src/opt/nwk/nwkFanio.o

# target to build an object file
src/opt/nwk/nwkFanio.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkFanio.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkFanio.c.o
.PHONY : src/opt/nwk/nwkFanio.c.o

src/opt/nwk/nwkFanio.i: src/opt/nwk/nwkFanio.c.i

.PHONY : src/opt/nwk/nwkFanio.i

# target to preprocess a source file
src/opt/nwk/nwkFanio.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkFanio.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkFanio.c.i
.PHONY : src/opt/nwk/nwkFanio.c.i

src/opt/nwk/nwkFanio.s: src/opt/nwk/nwkFanio.c.s

.PHONY : src/opt/nwk/nwkFanio.s

# target to generate assembly for a file
src/opt/nwk/nwkFanio.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkFanio.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkFanio.c.s
.PHONY : src/opt/nwk/nwkFanio.c.s

src/opt/nwk/nwkFlow.o: src/opt/nwk/nwkFlow.c.o

.PHONY : src/opt/nwk/nwkFlow.o

# target to build an object file
src/opt/nwk/nwkFlow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkFlow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkFlow.c.o
.PHONY : src/opt/nwk/nwkFlow.c.o

src/opt/nwk/nwkFlow.i: src/opt/nwk/nwkFlow.c.i

.PHONY : src/opt/nwk/nwkFlow.i

# target to preprocess a source file
src/opt/nwk/nwkFlow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkFlow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkFlow.c.i
.PHONY : src/opt/nwk/nwkFlow.c.i

src/opt/nwk/nwkFlow.s: src/opt/nwk/nwkFlow.c.s

.PHONY : src/opt/nwk/nwkFlow.s

# target to generate assembly for a file
src/opt/nwk/nwkFlow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkFlow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkFlow.c.s
.PHONY : src/opt/nwk/nwkFlow.c.s

src/opt/nwk/nwkMan.o: src/opt/nwk/nwkMan.c.o

.PHONY : src/opt/nwk/nwkMan.o

# target to build an object file
src/opt/nwk/nwkMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkMan.c.o
.PHONY : src/opt/nwk/nwkMan.c.o

src/opt/nwk/nwkMan.i: src/opt/nwk/nwkMan.c.i

.PHONY : src/opt/nwk/nwkMan.i

# target to preprocess a source file
src/opt/nwk/nwkMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkMan.c.i
.PHONY : src/opt/nwk/nwkMan.c.i

src/opt/nwk/nwkMan.s: src/opt/nwk/nwkMan.c.s

.PHONY : src/opt/nwk/nwkMan.s

# target to generate assembly for a file
src/opt/nwk/nwkMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkMan.c.s
.PHONY : src/opt/nwk/nwkMan.c.s

src/opt/nwk/nwkMap.o: src/opt/nwk/nwkMap.c.o

.PHONY : src/opt/nwk/nwkMap.o

# target to build an object file
src/opt/nwk/nwkMap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkMap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkMap.c.o
.PHONY : src/opt/nwk/nwkMap.c.o

src/opt/nwk/nwkMap.i: src/opt/nwk/nwkMap.c.i

.PHONY : src/opt/nwk/nwkMap.i

# target to preprocess a source file
src/opt/nwk/nwkMap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkMap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkMap.c.i
.PHONY : src/opt/nwk/nwkMap.c.i

src/opt/nwk/nwkMap.s: src/opt/nwk/nwkMap.c.s

.PHONY : src/opt/nwk/nwkMap.s

# target to generate assembly for a file
src/opt/nwk/nwkMap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkMap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkMap.c.s
.PHONY : src/opt/nwk/nwkMap.c.s

src/opt/nwk/nwkMerge.o: src/opt/nwk/nwkMerge.c.o

.PHONY : src/opt/nwk/nwkMerge.o

# target to build an object file
src/opt/nwk/nwkMerge.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkMerge.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkMerge.c.o
.PHONY : src/opt/nwk/nwkMerge.c.o

src/opt/nwk/nwkMerge.i: src/opt/nwk/nwkMerge.c.i

.PHONY : src/opt/nwk/nwkMerge.i

# target to preprocess a source file
src/opt/nwk/nwkMerge.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkMerge.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkMerge.c.i
.PHONY : src/opt/nwk/nwkMerge.c.i

src/opt/nwk/nwkMerge.s: src/opt/nwk/nwkMerge.c.s

.PHONY : src/opt/nwk/nwkMerge.s

# target to generate assembly for a file
src/opt/nwk/nwkMerge.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkMerge.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkMerge.c.s
.PHONY : src/opt/nwk/nwkMerge.c.s

src/opt/nwk/nwkObj.o: src/opt/nwk/nwkObj.c.o

.PHONY : src/opt/nwk/nwkObj.o

# target to build an object file
src/opt/nwk/nwkObj.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkObj.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkObj.c.o
.PHONY : src/opt/nwk/nwkObj.c.o

src/opt/nwk/nwkObj.i: src/opt/nwk/nwkObj.c.i

.PHONY : src/opt/nwk/nwkObj.i

# target to preprocess a source file
src/opt/nwk/nwkObj.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkObj.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkObj.c.i
.PHONY : src/opt/nwk/nwkObj.c.i

src/opt/nwk/nwkObj.s: src/opt/nwk/nwkObj.c.s

.PHONY : src/opt/nwk/nwkObj.s

# target to generate assembly for a file
src/opt/nwk/nwkObj.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkObj.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkObj.c.s
.PHONY : src/opt/nwk/nwkObj.c.s

src/opt/nwk/nwkSpeedup.o: src/opt/nwk/nwkSpeedup.c.o

.PHONY : src/opt/nwk/nwkSpeedup.o

# target to build an object file
src/opt/nwk/nwkSpeedup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkSpeedup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkSpeedup.c.o
.PHONY : src/opt/nwk/nwkSpeedup.c.o

src/opt/nwk/nwkSpeedup.i: src/opt/nwk/nwkSpeedup.c.i

.PHONY : src/opt/nwk/nwkSpeedup.i

# target to preprocess a source file
src/opt/nwk/nwkSpeedup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkSpeedup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkSpeedup.c.i
.PHONY : src/opt/nwk/nwkSpeedup.c.i

src/opt/nwk/nwkSpeedup.s: src/opt/nwk/nwkSpeedup.c.s

.PHONY : src/opt/nwk/nwkSpeedup.s

# target to generate assembly for a file
src/opt/nwk/nwkSpeedup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkSpeedup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkSpeedup.c.s
.PHONY : src/opt/nwk/nwkSpeedup.c.s

src/opt/nwk/nwkStrash.o: src/opt/nwk/nwkStrash.c.o

.PHONY : src/opt/nwk/nwkStrash.o

# target to build an object file
src/opt/nwk/nwkStrash.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkStrash.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkStrash.c.o
.PHONY : src/opt/nwk/nwkStrash.c.o

src/opt/nwk/nwkStrash.i: src/opt/nwk/nwkStrash.c.i

.PHONY : src/opt/nwk/nwkStrash.i

# target to preprocess a source file
src/opt/nwk/nwkStrash.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkStrash.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkStrash.c.i
.PHONY : src/opt/nwk/nwkStrash.c.i

src/opt/nwk/nwkStrash.s: src/opt/nwk/nwkStrash.c.s

.PHONY : src/opt/nwk/nwkStrash.s

# target to generate assembly for a file
src/opt/nwk/nwkStrash.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkStrash.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkStrash.c.s
.PHONY : src/opt/nwk/nwkStrash.c.s

src/opt/nwk/nwkTiming.o: src/opt/nwk/nwkTiming.c.o

.PHONY : src/opt/nwk/nwkTiming.o

# target to build an object file
src/opt/nwk/nwkTiming.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkTiming.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkTiming.c.o
.PHONY : src/opt/nwk/nwkTiming.c.o

src/opt/nwk/nwkTiming.i: src/opt/nwk/nwkTiming.c.i

.PHONY : src/opt/nwk/nwkTiming.i

# target to preprocess a source file
src/opt/nwk/nwkTiming.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkTiming.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkTiming.c.i
.PHONY : src/opt/nwk/nwkTiming.c.i

src/opt/nwk/nwkTiming.s: src/opt/nwk/nwkTiming.c.s

.PHONY : src/opt/nwk/nwkTiming.s

# target to generate assembly for a file
src/opt/nwk/nwkTiming.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkTiming.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkTiming.c.s
.PHONY : src/opt/nwk/nwkTiming.c.s

src/opt/nwk/nwkUtil.o: src/opt/nwk/nwkUtil.c.o

.PHONY : src/opt/nwk/nwkUtil.o

# target to build an object file
src/opt/nwk/nwkUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkUtil.c.o
.PHONY : src/opt/nwk/nwkUtil.c.o

src/opt/nwk/nwkUtil.i: src/opt/nwk/nwkUtil.c.i

.PHONY : src/opt/nwk/nwkUtil.i

# target to preprocess a source file
src/opt/nwk/nwkUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkUtil.c.i
.PHONY : src/opt/nwk/nwkUtil.c.i

src/opt/nwk/nwkUtil.s: src/opt/nwk/nwkUtil.c.s

.PHONY : src/opt/nwk/nwkUtil.s

# target to generate assembly for a file
src/opt/nwk/nwkUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/nwk/nwkUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/nwk/nwkUtil.c.s
.PHONY : src/opt/nwk/nwkUtil.c.s

src/opt/res/resCore.o: src/opt/res/resCore.c.o

.PHONY : src/opt/res/resCore.o

# target to build an object file
src/opt/res/resCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resCore.c.o
.PHONY : src/opt/res/resCore.c.o

src/opt/res/resCore.i: src/opt/res/resCore.c.i

.PHONY : src/opt/res/resCore.i

# target to preprocess a source file
src/opt/res/resCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resCore.c.i
.PHONY : src/opt/res/resCore.c.i

src/opt/res/resCore.s: src/opt/res/resCore.c.s

.PHONY : src/opt/res/resCore.s

# target to generate assembly for a file
src/opt/res/resCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resCore.c.s
.PHONY : src/opt/res/resCore.c.s

src/opt/res/resDivs.o: src/opt/res/resDivs.c.o

.PHONY : src/opt/res/resDivs.o

# target to build an object file
src/opt/res/resDivs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resDivs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resDivs.c.o
.PHONY : src/opt/res/resDivs.c.o

src/opt/res/resDivs.i: src/opt/res/resDivs.c.i

.PHONY : src/opt/res/resDivs.i

# target to preprocess a source file
src/opt/res/resDivs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resDivs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resDivs.c.i
.PHONY : src/opt/res/resDivs.c.i

src/opt/res/resDivs.s: src/opt/res/resDivs.c.s

.PHONY : src/opt/res/resDivs.s

# target to generate assembly for a file
src/opt/res/resDivs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resDivs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resDivs.c.s
.PHONY : src/opt/res/resDivs.c.s

src/opt/res/resFilter.o: src/opt/res/resFilter.c.o

.PHONY : src/opt/res/resFilter.o

# target to build an object file
src/opt/res/resFilter.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resFilter.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resFilter.c.o
.PHONY : src/opt/res/resFilter.c.o

src/opt/res/resFilter.i: src/opt/res/resFilter.c.i

.PHONY : src/opt/res/resFilter.i

# target to preprocess a source file
src/opt/res/resFilter.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resFilter.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resFilter.c.i
.PHONY : src/opt/res/resFilter.c.i

src/opt/res/resFilter.s: src/opt/res/resFilter.c.s

.PHONY : src/opt/res/resFilter.s

# target to generate assembly for a file
src/opt/res/resFilter.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resFilter.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resFilter.c.s
.PHONY : src/opt/res/resFilter.c.s

src/opt/res/resSat.o: src/opt/res/resSat.c.o

.PHONY : src/opt/res/resSat.o

# target to build an object file
src/opt/res/resSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resSat.c.o
.PHONY : src/opt/res/resSat.c.o

src/opt/res/resSat.i: src/opt/res/resSat.c.i

.PHONY : src/opt/res/resSat.i

# target to preprocess a source file
src/opt/res/resSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resSat.c.i
.PHONY : src/opt/res/resSat.c.i

src/opt/res/resSat.s: src/opt/res/resSat.c.s

.PHONY : src/opt/res/resSat.s

# target to generate assembly for a file
src/opt/res/resSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resSat.c.s
.PHONY : src/opt/res/resSat.c.s

src/opt/res/resSim.o: src/opt/res/resSim.c.o

.PHONY : src/opt/res/resSim.o

# target to build an object file
src/opt/res/resSim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resSim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resSim.c.o
.PHONY : src/opt/res/resSim.c.o

src/opt/res/resSim.i: src/opt/res/resSim.c.i

.PHONY : src/opt/res/resSim.i

# target to preprocess a source file
src/opt/res/resSim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resSim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resSim.c.i
.PHONY : src/opt/res/resSim.c.i

src/opt/res/resSim.s: src/opt/res/resSim.c.s

.PHONY : src/opt/res/resSim.s

# target to generate assembly for a file
src/opt/res/resSim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resSim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resSim.c.s
.PHONY : src/opt/res/resSim.c.s

src/opt/res/resStrash.o: src/opt/res/resStrash.c.o

.PHONY : src/opt/res/resStrash.o

# target to build an object file
src/opt/res/resStrash.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resStrash.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resStrash.c.o
.PHONY : src/opt/res/resStrash.c.o

src/opt/res/resStrash.i: src/opt/res/resStrash.c.i

.PHONY : src/opt/res/resStrash.i

# target to preprocess a source file
src/opt/res/resStrash.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resStrash.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resStrash.c.i
.PHONY : src/opt/res/resStrash.c.i

src/opt/res/resStrash.s: src/opt/res/resStrash.c.s

.PHONY : src/opt/res/resStrash.s

# target to generate assembly for a file
src/opt/res/resStrash.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resStrash.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resStrash.c.s
.PHONY : src/opt/res/resStrash.c.s

src/opt/res/resWin.o: src/opt/res/resWin.c.o

.PHONY : src/opt/res/resWin.o

# target to build an object file
src/opt/res/resWin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resWin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resWin.c.o
.PHONY : src/opt/res/resWin.c.o

src/opt/res/resWin.i: src/opt/res/resWin.c.i

.PHONY : src/opt/res/resWin.i

# target to preprocess a source file
src/opt/res/resWin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resWin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resWin.c.i
.PHONY : src/opt/res/resWin.c.i

src/opt/res/resWin.s: src/opt/res/resWin.c.s

.PHONY : src/opt/res/resWin.s

# target to generate assembly for a file
src/opt/res/resWin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/res/resWin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/res/resWin.c.s
.PHONY : src/opt/res/resWin.c.s

src/opt/ret/retArea.o: src/opt/ret/retArea.c.o

.PHONY : src/opt/ret/retArea.o

# target to build an object file
src/opt/ret/retArea.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retArea.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retArea.c.o
.PHONY : src/opt/ret/retArea.c.o

src/opt/ret/retArea.i: src/opt/ret/retArea.c.i

.PHONY : src/opt/ret/retArea.i

# target to preprocess a source file
src/opt/ret/retArea.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retArea.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retArea.c.i
.PHONY : src/opt/ret/retArea.c.i

src/opt/ret/retArea.s: src/opt/ret/retArea.c.s

.PHONY : src/opt/ret/retArea.s

# target to generate assembly for a file
src/opt/ret/retArea.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retArea.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retArea.c.s
.PHONY : src/opt/ret/retArea.c.s

src/opt/ret/retCore.o: src/opt/ret/retCore.c.o

.PHONY : src/opt/ret/retCore.o

# target to build an object file
src/opt/ret/retCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retCore.c.o
.PHONY : src/opt/ret/retCore.c.o

src/opt/ret/retCore.i: src/opt/ret/retCore.c.i

.PHONY : src/opt/ret/retCore.i

# target to preprocess a source file
src/opt/ret/retCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retCore.c.i
.PHONY : src/opt/ret/retCore.c.i

src/opt/ret/retCore.s: src/opt/ret/retCore.c.s

.PHONY : src/opt/ret/retCore.s

# target to generate assembly for a file
src/opt/ret/retCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retCore.c.s
.PHONY : src/opt/ret/retCore.c.s

src/opt/ret/retDelay.o: src/opt/ret/retDelay.c.o

.PHONY : src/opt/ret/retDelay.o

# target to build an object file
src/opt/ret/retDelay.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retDelay.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retDelay.c.o
.PHONY : src/opt/ret/retDelay.c.o

src/opt/ret/retDelay.i: src/opt/ret/retDelay.c.i

.PHONY : src/opt/ret/retDelay.i

# target to preprocess a source file
src/opt/ret/retDelay.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retDelay.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retDelay.c.i
.PHONY : src/opt/ret/retDelay.c.i

src/opt/ret/retDelay.s: src/opt/ret/retDelay.c.s

.PHONY : src/opt/ret/retDelay.s

# target to generate assembly for a file
src/opt/ret/retDelay.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retDelay.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retDelay.c.s
.PHONY : src/opt/ret/retDelay.c.s

src/opt/ret/retFlow.o: src/opt/ret/retFlow.c.o

.PHONY : src/opt/ret/retFlow.o

# target to build an object file
src/opt/ret/retFlow.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retFlow.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retFlow.c.o
.PHONY : src/opt/ret/retFlow.c.o

src/opt/ret/retFlow.i: src/opt/ret/retFlow.c.i

.PHONY : src/opt/ret/retFlow.i

# target to preprocess a source file
src/opt/ret/retFlow.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retFlow.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retFlow.c.i
.PHONY : src/opt/ret/retFlow.c.i

src/opt/ret/retFlow.s: src/opt/ret/retFlow.c.s

.PHONY : src/opt/ret/retFlow.s

# target to generate assembly for a file
src/opt/ret/retFlow.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retFlow.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retFlow.c.s
.PHONY : src/opt/ret/retFlow.c.s

src/opt/ret/retIncrem.o: src/opt/ret/retIncrem.c.o

.PHONY : src/opt/ret/retIncrem.o

# target to build an object file
src/opt/ret/retIncrem.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retIncrem.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retIncrem.c.o
.PHONY : src/opt/ret/retIncrem.c.o

src/opt/ret/retIncrem.i: src/opt/ret/retIncrem.c.i

.PHONY : src/opt/ret/retIncrem.i

# target to preprocess a source file
src/opt/ret/retIncrem.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retIncrem.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retIncrem.c.i
.PHONY : src/opt/ret/retIncrem.c.i

src/opt/ret/retIncrem.s: src/opt/ret/retIncrem.c.s

.PHONY : src/opt/ret/retIncrem.s

# target to generate assembly for a file
src/opt/ret/retIncrem.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retIncrem.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retIncrem.c.s
.PHONY : src/opt/ret/retIncrem.c.s

src/opt/ret/retInit.o: src/opt/ret/retInit.c.o

.PHONY : src/opt/ret/retInit.o

# target to build an object file
src/opt/ret/retInit.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retInit.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retInit.c.o
.PHONY : src/opt/ret/retInit.c.o

src/opt/ret/retInit.i: src/opt/ret/retInit.c.i

.PHONY : src/opt/ret/retInit.i

# target to preprocess a source file
src/opt/ret/retInit.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retInit.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retInit.c.i
.PHONY : src/opt/ret/retInit.c.i

src/opt/ret/retInit.s: src/opt/ret/retInit.c.s

.PHONY : src/opt/ret/retInit.s

# target to generate assembly for a file
src/opt/ret/retInit.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retInit.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retInit.c.s
.PHONY : src/opt/ret/retInit.c.s

src/opt/ret/retLvalue.o: src/opt/ret/retLvalue.c.o

.PHONY : src/opt/ret/retLvalue.o

# target to build an object file
src/opt/ret/retLvalue.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retLvalue.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retLvalue.c.o
.PHONY : src/opt/ret/retLvalue.c.o

src/opt/ret/retLvalue.i: src/opt/ret/retLvalue.c.i

.PHONY : src/opt/ret/retLvalue.i

# target to preprocess a source file
src/opt/ret/retLvalue.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retLvalue.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retLvalue.c.i
.PHONY : src/opt/ret/retLvalue.c.i

src/opt/ret/retLvalue.s: src/opt/ret/retLvalue.c.s

.PHONY : src/opt/ret/retLvalue.s

# target to generate assembly for a file
src/opt/ret/retLvalue.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/ret/retLvalue.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/ret/retLvalue.c.s
.PHONY : src/opt/ret/retLvalue.c.s

src/opt/rwr/rwrDec.o: src/opt/rwr/rwrDec.c.o

.PHONY : src/opt/rwr/rwrDec.o

# target to build an object file
src/opt/rwr/rwrDec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrDec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrDec.c.o
.PHONY : src/opt/rwr/rwrDec.c.o

src/opt/rwr/rwrDec.i: src/opt/rwr/rwrDec.c.i

.PHONY : src/opt/rwr/rwrDec.i

# target to preprocess a source file
src/opt/rwr/rwrDec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrDec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrDec.c.i
.PHONY : src/opt/rwr/rwrDec.c.i

src/opt/rwr/rwrDec.s: src/opt/rwr/rwrDec.c.s

.PHONY : src/opt/rwr/rwrDec.s

# target to generate assembly for a file
src/opt/rwr/rwrDec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrDec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrDec.c.s
.PHONY : src/opt/rwr/rwrDec.c.s

src/opt/rwr/rwrEva.o: src/opt/rwr/rwrEva.c.o

.PHONY : src/opt/rwr/rwrEva.o

# target to build an object file
src/opt/rwr/rwrEva.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrEva.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrEva.c.o
.PHONY : src/opt/rwr/rwrEva.c.o

src/opt/rwr/rwrEva.i: src/opt/rwr/rwrEva.c.i

.PHONY : src/opt/rwr/rwrEva.i

# target to preprocess a source file
src/opt/rwr/rwrEva.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrEva.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrEva.c.i
.PHONY : src/opt/rwr/rwrEva.c.i

src/opt/rwr/rwrEva.s: src/opt/rwr/rwrEva.c.s

.PHONY : src/opt/rwr/rwrEva.s

# target to generate assembly for a file
src/opt/rwr/rwrEva.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrEva.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrEva.c.s
.PHONY : src/opt/rwr/rwrEva.c.s

src/opt/rwr/rwrExp.o: src/opt/rwr/rwrExp.c.o

.PHONY : src/opt/rwr/rwrExp.o

# target to build an object file
src/opt/rwr/rwrExp.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrExp.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrExp.c.o
.PHONY : src/opt/rwr/rwrExp.c.o

src/opt/rwr/rwrExp.i: src/opt/rwr/rwrExp.c.i

.PHONY : src/opt/rwr/rwrExp.i

# target to preprocess a source file
src/opt/rwr/rwrExp.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrExp.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrExp.c.i
.PHONY : src/opt/rwr/rwrExp.c.i

src/opt/rwr/rwrExp.s: src/opt/rwr/rwrExp.c.s

.PHONY : src/opt/rwr/rwrExp.s

# target to generate assembly for a file
src/opt/rwr/rwrExp.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrExp.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrExp.c.s
.PHONY : src/opt/rwr/rwrExp.c.s

src/opt/rwr/rwrLib.o: src/opt/rwr/rwrLib.c.o

.PHONY : src/opt/rwr/rwrLib.o

# target to build an object file
src/opt/rwr/rwrLib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrLib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrLib.c.o
.PHONY : src/opt/rwr/rwrLib.c.o

src/opt/rwr/rwrLib.i: src/opt/rwr/rwrLib.c.i

.PHONY : src/opt/rwr/rwrLib.i

# target to preprocess a source file
src/opt/rwr/rwrLib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrLib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrLib.c.i
.PHONY : src/opt/rwr/rwrLib.c.i

src/opt/rwr/rwrLib.s: src/opt/rwr/rwrLib.c.s

.PHONY : src/opt/rwr/rwrLib.s

# target to generate assembly for a file
src/opt/rwr/rwrLib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrLib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrLib.c.s
.PHONY : src/opt/rwr/rwrLib.c.s

src/opt/rwr/rwrMan.o: src/opt/rwr/rwrMan.c.o

.PHONY : src/opt/rwr/rwrMan.o

# target to build an object file
src/opt/rwr/rwrMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrMan.c.o
.PHONY : src/opt/rwr/rwrMan.c.o

src/opt/rwr/rwrMan.i: src/opt/rwr/rwrMan.c.i

.PHONY : src/opt/rwr/rwrMan.i

# target to preprocess a source file
src/opt/rwr/rwrMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrMan.c.i
.PHONY : src/opt/rwr/rwrMan.c.i

src/opt/rwr/rwrMan.s: src/opt/rwr/rwrMan.c.s

.PHONY : src/opt/rwr/rwrMan.s

# target to generate assembly for a file
src/opt/rwr/rwrMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrMan.c.s
.PHONY : src/opt/rwr/rwrMan.c.s

src/opt/rwr/rwrPrint.o: src/opt/rwr/rwrPrint.c.o

.PHONY : src/opt/rwr/rwrPrint.o

# target to build an object file
src/opt/rwr/rwrPrint.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrPrint.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrPrint.c.o
.PHONY : src/opt/rwr/rwrPrint.c.o

src/opt/rwr/rwrPrint.i: src/opt/rwr/rwrPrint.c.i

.PHONY : src/opt/rwr/rwrPrint.i

# target to preprocess a source file
src/opt/rwr/rwrPrint.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrPrint.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrPrint.c.i
.PHONY : src/opt/rwr/rwrPrint.c.i

src/opt/rwr/rwrPrint.s: src/opt/rwr/rwrPrint.c.s

.PHONY : src/opt/rwr/rwrPrint.s

# target to generate assembly for a file
src/opt/rwr/rwrPrint.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrPrint.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrPrint.c.s
.PHONY : src/opt/rwr/rwrPrint.c.s

src/opt/rwr/rwrUtil.o: src/opt/rwr/rwrUtil.c.o

.PHONY : src/opt/rwr/rwrUtil.o

# target to build an object file
src/opt/rwr/rwrUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrUtil.c.o
.PHONY : src/opt/rwr/rwrUtil.c.o

src/opt/rwr/rwrUtil.i: src/opt/rwr/rwrUtil.c.i

.PHONY : src/opt/rwr/rwrUtil.i

# target to preprocess a source file
src/opt/rwr/rwrUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrUtil.c.i
.PHONY : src/opt/rwr/rwrUtil.c.i

src/opt/rwr/rwrUtil.s: src/opt/rwr/rwrUtil.c.s

.PHONY : src/opt/rwr/rwrUtil.s

# target to generate assembly for a file
src/opt/rwr/rwrUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwr/rwrUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwr/rwrUtil.c.s
.PHONY : src/opt/rwr/rwrUtil.c.s

src/opt/rwt/rwtDec.o: src/opt/rwt/rwtDec.c.o

.PHONY : src/opt/rwt/rwtDec.o

# target to build an object file
src/opt/rwt/rwtDec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwt/rwtDec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwt/rwtDec.c.o
.PHONY : src/opt/rwt/rwtDec.c.o

src/opt/rwt/rwtDec.i: src/opt/rwt/rwtDec.c.i

.PHONY : src/opt/rwt/rwtDec.i

# target to preprocess a source file
src/opt/rwt/rwtDec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwt/rwtDec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwt/rwtDec.c.i
.PHONY : src/opt/rwt/rwtDec.c.i

src/opt/rwt/rwtDec.s: src/opt/rwt/rwtDec.c.s

.PHONY : src/opt/rwt/rwtDec.s

# target to generate assembly for a file
src/opt/rwt/rwtDec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwt/rwtDec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwt/rwtDec.c.s
.PHONY : src/opt/rwt/rwtDec.c.s

src/opt/rwt/rwtMan.o: src/opt/rwt/rwtMan.c.o

.PHONY : src/opt/rwt/rwtMan.o

# target to build an object file
src/opt/rwt/rwtMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwt/rwtMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwt/rwtMan.c.o
.PHONY : src/opt/rwt/rwtMan.c.o

src/opt/rwt/rwtMan.i: src/opt/rwt/rwtMan.c.i

.PHONY : src/opt/rwt/rwtMan.i

# target to preprocess a source file
src/opt/rwt/rwtMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwt/rwtMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwt/rwtMan.c.i
.PHONY : src/opt/rwt/rwtMan.c.i

src/opt/rwt/rwtMan.s: src/opt/rwt/rwtMan.c.s

.PHONY : src/opt/rwt/rwtMan.s

# target to generate assembly for a file
src/opt/rwt/rwtMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwt/rwtMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwt/rwtMan.c.s
.PHONY : src/opt/rwt/rwtMan.c.s

src/opt/rwt/rwtUtil.o: src/opt/rwt/rwtUtil.c.o

.PHONY : src/opt/rwt/rwtUtil.o

# target to build an object file
src/opt/rwt/rwtUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwt/rwtUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwt/rwtUtil.c.o
.PHONY : src/opt/rwt/rwtUtil.c.o

src/opt/rwt/rwtUtil.i: src/opt/rwt/rwtUtil.c.i

.PHONY : src/opt/rwt/rwtUtil.i

# target to preprocess a source file
src/opt/rwt/rwtUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwt/rwtUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwt/rwtUtil.c.i
.PHONY : src/opt/rwt/rwtUtil.c.i

src/opt/rwt/rwtUtil.s: src/opt/rwt/rwtUtil.c.s

.PHONY : src/opt/rwt/rwtUtil.s

# target to generate assembly for a file
src/opt/rwt/rwtUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/rwt/rwtUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/rwt/rwtUtil.c.s
.PHONY : src/opt/rwt/rwtUtil.c.s

src/opt/sbd/sbd.o: src/opt/sbd/sbd.c.o

.PHONY : src/opt/sbd/sbd.o

# target to build an object file
src/opt/sbd/sbd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbd.c.o
.PHONY : src/opt/sbd/sbd.c.o

src/opt/sbd/sbd.i: src/opt/sbd/sbd.c.i

.PHONY : src/opt/sbd/sbd.i

# target to preprocess a source file
src/opt/sbd/sbd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbd.c.i
.PHONY : src/opt/sbd/sbd.c.i

src/opt/sbd/sbd.s: src/opt/sbd/sbd.c.s

.PHONY : src/opt/sbd/sbd.s

# target to generate assembly for a file
src/opt/sbd/sbd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbd.c.s
.PHONY : src/opt/sbd/sbd.c.s

src/opt/sbd/sbdCnf.o: src/opt/sbd/sbdCnf.c.o

.PHONY : src/opt/sbd/sbdCnf.o

# target to build an object file
src/opt/sbd/sbdCnf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCnf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCnf.c.o
.PHONY : src/opt/sbd/sbdCnf.c.o

src/opt/sbd/sbdCnf.i: src/opt/sbd/sbdCnf.c.i

.PHONY : src/opt/sbd/sbdCnf.i

# target to preprocess a source file
src/opt/sbd/sbdCnf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCnf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCnf.c.i
.PHONY : src/opt/sbd/sbdCnf.c.i

src/opt/sbd/sbdCnf.s: src/opt/sbd/sbdCnf.c.s

.PHONY : src/opt/sbd/sbdCnf.s

# target to generate assembly for a file
src/opt/sbd/sbdCnf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCnf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCnf.c.s
.PHONY : src/opt/sbd/sbdCnf.c.s

src/opt/sbd/sbdCore.o: src/opt/sbd/sbdCore.c.o

.PHONY : src/opt/sbd/sbdCore.o

# target to build an object file
src/opt/sbd/sbdCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCore.c.o
.PHONY : src/opt/sbd/sbdCore.c.o

src/opt/sbd/sbdCore.i: src/opt/sbd/sbdCore.c.i

.PHONY : src/opt/sbd/sbdCore.i

# target to preprocess a source file
src/opt/sbd/sbdCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCore.c.i
.PHONY : src/opt/sbd/sbdCore.c.i

src/opt/sbd/sbdCore.s: src/opt/sbd/sbdCore.c.s

.PHONY : src/opt/sbd/sbdCore.s

# target to generate assembly for a file
src/opt/sbd/sbdCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCore.c.s
.PHONY : src/opt/sbd/sbdCore.c.s

src/opt/sbd/sbdCut.o: src/opt/sbd/sbdCut.c.o

.PHONY : src/opt/sbd/sbdCut.o

# target to build an object file
src/opt/sbd/sbdCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCut.c.o
.PHONY : src/opt/sbd/sbdCut.c.o

src/opt/sbd/sbdCut.i: src/opt/sbd/sbdCut.c.i

.PHONY : src/opt/sbd/sbdCut.i

# target to preprocess a source file
src/opt/sbd/sbdCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCut.c.i
.PHONY : src/opt/sbd/sbdCut.c.i

src/opt/sbd/sbdCut.s: src/opt/sbd/sbdCut.c.s

.PHONY : src/opt/sbd/sbdCut.s

# target to generate assembly for a file
src/opt/sbd/sbdCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCut.c.s
.PHONY : src/opt/sbd/sbdCut.c.s

src/opt/sbd/sbdCut2.o: src/opt/sbd/sbdCut2.c.o

.PHONY : src/opt/sbd/sbdCut2.o

# target to build an object file
src/opt/sbd/sbdCut2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCut2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCut2.c.o
.PHONY : src/opt/sbd/sbdCut2.c.o

src/opt/sbd/sbdCut2.i: src/opt/sbd/sbdCut2.c.i

.PHONY : src/opt/sbd/sbdCut2.i

# target to preprocess a source file
src/opt/sbd/sbdCut2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCut2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCut2.c.i
.PHONY : src/opt/sbd/sbdCut2.c.i

src/opt/sbd/sbdCut2.s: src/opt/sbd/sbdCut2.c.s

.PHONY : src/opt/sbd/sbdCut2.s

# target to generate assembly for a file
src/opt/sbd/sbdCut2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdCut2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdCut2.c.s
.PHONY : src/opt/sbd/sbdCut2.c.s

src/opt/sbd/sbdLut.o: src/opt/sbd/sbdLut.c.o

.PHONY : src/opt/sbd/sbdLut.o

# target to build an object file
src/opt/sbd/sbdLut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdLut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdLut.c.o
.PHONY : src/opt/sbd/sbdLut.c.o

src/opt/sbd/sbdLut.i: src/opt/sbd/sbdLut.c.i

.PHONY : src/opt/sbd/sbdLut.i

# target to preprocess a source file
src/opt/sbd/sbdLut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdLut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdLut.c.i
.PHONY : src/opt/sbd/sbdLut.c.i

src/opt/sbd/sbdLut.s: src/opt/sbd/sbdLut.c.s

.PHONY : src/opt/sbd/sbdLut.s

# target to generate assembly for a file
src/opt/sbd/sbdLut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdLut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdLut.c.s
.PHONY : src/opt/sbd/sbdLut.c.s

src/opt/sbd/sbdPath.o: src/opt/sbd/sbdPath.c.o

.PHONY : src/opt/sbd/sbdPath.o

# target to build an object file
src/opt/sbd/sbdPath.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdPath.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdPath.c.o
.PHONY : src/opt/sbd/sbdPath.c.o

src/opt/sbd/sbdPath.i: src/opt/sbd/sbdPath.c.i

.PHONY : src/opt/sbd/sbdPath.i

# target to preprocess a source file
src/opt/sbd/sbdPath.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdPath.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdPath.c.i
.PHONY : src/opt/sbd/sbdPath.c.i

src/opt/sbd/sbdPath.s: src/opt/sbd/sbdPath.c.s

.PHONY : src/opt/sbd/sbdPath.s

# target to generate assembly for a file
src/opt/sbd/sbdPath.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdPath.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdPath.c.s
.PHONY : src/opt/sbd/sbdPath.c.s

src/opt/sbd/sbdSat.o: src/opt/sbd/sbdSat.c.o

.PHONY : src/opt/sbd/sbdSat.o

# target to build an object file
src/opt/sbd/sbdSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdSat.c.o
.PHONY : src/opt/sbd/sbdSat.c.o

src/opt/sbd/sbdSat.i: src/opt/sbd/sbdSat.c.i

.PHONY : src/opt/sbd/sbdSat.i

# target to preprocess a source file
src/opt/sbd/sbdSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdSat.c.i
.PHONY : src/opt/sbd/sbdSat.c.i

src/opt/sbd/sbdSat.s: src/opt/sbd/sbdSat.c.s

.PHONY : src/opt/sbd/sbdSat.s

# target to generate assembly for a file
src/opt/sbd/sbdSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdSat.c.s
.PHONY : src/opt/sbd/sbdSat.c.s

src/opt/sbd/sbdWin.o: src/opt/sbd/sbdWin.c.o

.PHONY : src/opt/sbd/sbdWin.o

# target to build an object file
src/opt/sbd/sbdWin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdWin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdWin.c.o
.PHONY : src/opt/sbd/sbdWin.c.o

src/opt/sbd/sbdWin.i: src/opt/sbd/sbdWin.c.i

.PHONY : src/opt/sbd/sbdWin.i

# target to preprocess a source file
src/opt/sbd/sbdWin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdWin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdWin.c.i
.PHONY : src/opt/sbd/sbdWin.c.i

src/opt/sbd/sbdWin.s: src/opt/sbd/sbdWin.c.s

.PHONY : src/opt/sbd/sbdWin.s

# target to generate assembly for a file
src/opt/sbd/sbdWin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sbd/sbdWin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sbd/sbdWin.c.s
.PHONY : src/opt/sbd/sbdWin.c.s

src/opt/sfm/sfmArea.o: src/opt/sfm/sfmArea.c.o

.PHONY : src/opt/sfm/sfmArea.o

# target to build an object file
src/opt/sfm/sfmArea.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmArea.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmArea.c.o
.PHONY : src/opt/sfm/sfmArea.c.o

src/opt/sfm/sfmArea.i: src/opt/sfm/sfmArea.c.i

.PHONY : src/opt/sfm/sfmArea.i

# target to preprocess a source file
src/opt/sfm/sfmArea.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmArea.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmArea.c.i
.PHONY : src/opt/sfm/sfmArea.c.i

src/opt/sfm/sfmArea.s: src/opt/sfm/sfmArea.c.s

.PHONY : src/opt/sfm/sfmArea.s

# target to generate assembly for a file
src/opt/sfm/sfmArea.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmArea.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmArea.c.s
.PHONY : src/opt/sfm/sfmArea.c.s

src/opt/sfm/sfmCnf.o: src/opt/sfm/sfmCnf.c.o

.PHONY : src/opt/sfm/sfmCnf.o

# target to build an object file
src/opt/sfm/sfmCnf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmCnf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmCnf.c.o
.PHONY : src/opt/sfm/sfmCnf.c.o

src/opt/sfm/sfmCnf.i: src/opt/sfm/sfmCnf.c.i

.PHONY : src/opt/sfm/sfmCnf.i

# target to preprocess a source file
src/opt/sfm/sfmCnf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmCnf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmCnf.c.i
.PHONY : src/opt/sfm/sfmCnf.c.i

src/opt/sfm/sfmCnf.s: src/opt/sfm/sfmCnf.c.s

.PHONY : src/opt/sfm/sfmCnf.s

# target to generate assembly for a file
src/opt/sfm/sfmCnf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmCnf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmCnf.c.s
.PHONY : src/opt/sfm/sfmCnf.c.s

src/opt/sfm/sfmCore.o: src/opt/sfm/sfmCore.c.o

.PHONY : src/opt/sfm/sfmCore.o

# target to build an object file
src/opt/sfm/sfmCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmCore.c.o
.PHONY : src/opt/sfm/sfmCore.c.o

src/opt/sfm/sfmCore.i: src/opt/sfm/sfmCore.c.i

.PHONY : src/opt/sfm/sfmCore.i

# target to preprocess a source file
src/opt/sfm/sfmCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmCore.c.i
.PHONY : src/opt/sfm/sfmCore.c.i

src/opt/sfm/sfmCore.s: src/opt/sfm/sfmCore.c.s

.PHONY : src/opt/sfm/sfmCore.s

# target to generate assembly for a file
src/opt/sfm/sfmCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmCore.c.s
.PHONY : src/opt/sfm/sfmCore.c.s

src/opt/sfm/sfmDec.o: src/opt/sfm/sfmDec.c.o

.PHONY : src/opt/sfm/sfmDec.o

# target to build an object file
src/opt/sfm/sfmDec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmDec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmDec.c.o
.PHONY : src/opt/sfm/sfmDec.c.o

src/opt/sfm/sfmDec.i: src/opt/sfm/sfmDec.c.i

.PHONY : src/opt/sfm/sfmDec.i

# target to preprocess a source file
src/opt/sfm/sfmDec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmDec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmDec.c.i
.PHONY : src/opt/sfm/sfmDec.c.i

src/opt/sfm/sfmDec.s: src/opt/sfm/sfmDec.c.s

.PHONY : src/opt/sfm/sfmDec.s

# target to generate assembly for a file
src/opt/sfm/sfmDec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmDec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmDec.c.s
.PHONY : src/opt/sfm/sfmDec.c.s

src/opt/sfm/sfmLib.o: src/opt/sfm/sfmLib.c.o

.PHONY : src/opt/sfm/sfmLib.o

# target to build an object file
src/opt/sfm/sfmLib.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmLib.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmLib.c.o
.PHONY : src/opt/sfm/sfmLib.c.o

src/opt/sfm/sfmLib.i: src/opt/sfm/sfmLib.c.i

.PHONY : src/opt/sfm/sfmLib.i

# target to preprocess a source file
src/opt/sfm/sfmLib.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmLib.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmLib.c.i
.PHONY : src/opt/sfm/sfmLib.c.i

src/opt/sfm/sfmLib.s: src/opt/sfm/sfmLib.c.s

.PHONY : src/opt/sfm/sfmLib.s

# target to generate assembly for a file
src/opt/sfm/sfmLib.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmLib.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmLib.c.s
.PHONY : src/opt/sfm/sfmLib.c.s

src/opt/sfm/sfmMit.o: src/opt/sfm/sfmMit.c.o

.PHONY : src/opt/sfm/sfmMit.o

# target to build an object file
src/opt/sfm/sfmMit.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmMit.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmMit.c.o
.PHONY : src/opt/sfm/sfmMit.c.o

src/opt/sfm/sfmMit.i: src/opt/sfm/sfmMit.c.i

.PHONY : src/opt/sfm/sfmMit.i

# target to preprocess a source file
src/opt/sfm/sfmMit.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmMit.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmMit.c.i
.PHONY : src/opt/sfm/sfmMit.c.i

src/opt/sfm/sfmMit.s: src/opt/sfm/sfmMit.c.s

.PHONY : src/opt/sfm/sfmMit.s

# target to generate assembly for a file
src/opt/sfm/sfmMit.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmMit.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmMit.c.s
.PHONY : src/opt/sfm/sfmMit.c.s

src/opt/sfm/sfmNtk.o: src/opt/sfm/sfmNtk.c.o

.PHONY : src/opt/sfm/sfmNtk.o

# target to build an object file
src/opt/sfm/sfmNtk.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmNtk.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmNtk.c.o
.PHONY : src/opt/sfm/sfmNtk.c.o

src/opt/sfm/sfmNtk.i: src/opt/sfm/sfmNtk.c.i

.PHONY : src/opt/sfm/sfmNtk.i

# target to preprocess a source file
src/opt/sfm/sfmNtk.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmNtk.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmNtk.c.i
.PHONY : src/opt/sfm/sfmNtk.c.i

src/opt/sfm/sfmNtk.s: src/opt/sfm/sfmNtk.c.s

.PHONY : src/opt/sfm/sfmNtk.s

# target to generate assembly for a file
src/opt/sfm/sfmNtk.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmNtk.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmNtk.c.s
.PHONY : src/opt/sfm/sfmNtk.c.s

src/opt/sfm/sfmSat.o: src/opt/sfm/sfmSat.c.o

.PHONY : src/opt/sfm/sfmSat.o

# target to build an object file
src/opt/sfm/sfmSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmSat.c.o
.PHONY : src/opt/sfm/sfmSat.c.o

src/opt/sfm/sfmSat.i: src/opt/sfm/sfmSat.c.i

.PHONY : src/opt/sfm/sfmSat.i

# target to preprocess a source file
src/opt/sfm/sfmSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmSat.c.i
.PHONY : src/opt/sfm/sfmSat.c.i

src/opt/sfm/sfmSat.s: src/opt/sfm/sfmSat.c.s

.PHONY : src/opt/sfm/sfmSat.s

# target to generate assembly for a file
src/opt/sfm/sfmSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmSat.c.s
.PHONY : src/opt/sfm/sfmSat.c.s

src/opt/sfm/sfmTim.o: src/opt/sfm/sfmTim.c.o

.PHONY : src/opt/sfm/sfmTim.o

# target to build an object file
src/opt/sfm/sfmTim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmTim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmTim.c.o
.PHONY : src/opt/sfm/sfmTim.c.o

src/opt/sfm/sfmTim.i: src/opt/sfm/sfmTim.c.i

.PHONY : src/opt/sfm/sfmTim.i

# target to preprocess a source file
src/opt/sfm/sfmTim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmTim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmTim.c.i
.PHONY : src/opt/sfm/sfmTim.c.i

src/opt/sfm/sfmTim.s: src/opt/sfm/sfmTim.c.s

.PHONY : src/opt/sfm/sfmTim.s

# target to generate assembly for a file
src/opt/sfm/sfmTim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmTim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmTim.c.s
.PHONY : src/opt/sfm/sfmTim.c.s

src/opt/sfm/sfmWin.o: src/opt/sfm/sfmWin.c.o

.PHONY : src/opt/sfm/sfmWin.o

# target to build an object file
src/opt/sfm/sfmWin.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmWin.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmWin.c.o
.PHONY : src/opt/sfm/sfmWin.c.o

src/opt/sfm/sfmWin.i: src/opt/sfm/sfmWin.c.i

.PHONY : src/opt/sfm/sfmWin.i

# target to preprocess a source file
src/opt/sfm/sfmWin.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmWin.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmWin.c.i
.PHONY : src/opt/sfm/sfmWin.c.i

src/opt/sfm/sfmWin.s: src/opt/sfm/sfmWin.c.s

.PHONY : src/opt/sfm/sfmWin.s

# target to generate assembly for a file
src/opt/sfm/sfmWin.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sfm/sfmWin.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sfm/sfmWin.c.s
.PHONY : src/opt/sfm/sfmWin.c.s

src/opt/sim/simMan.o: src/opt/sim/simMan.c.o

.PHONY : src/opt/sim/simMan.o

# target to build an object file
src/opt/sim/simMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simMan.c.o
.PHONY : src/opt/sim/simMan.c.o

src/opt/sim/simMan.i: src/opt/sim/simMan.c.i

.PHONY : src/opt/sim/simMan.i

# target to preprocess a source file
src/opt/sim/simMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simMan.c.i
.PHONY : src/opt/sim/simMan.c.i

src/opt/sim/simMan.s: src/opt/sim/simMan.c.s

.PHONY : src/opt/sim/simMan.s

# target to generate assembly for a file
src/opt/sim/simMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simMan.c.s
.PHONY : src/opt/sim/simMan.c.s

src/opt/sim/simSeq.o: src/opt/sim/simSeq.c.o

.PHONY : src/opt/sim/simSeq.o

# target to build an object file
src/opt/sim/simSeq.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSeq.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSeq.c.o
.PHONY : src/opt/sim/simSeq.c.o

src/opt/sim/simSeq.i: src/opt/sim/simSeq.c.i

.PHONY : src/opt/sim/simSeq.i

# target to preprocess a source file
src/opt/sim/simSeq.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSeq.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSeq.c.i
.PHONY : src/opt/sim/simSeq.c.i

src/opt/sim/simSeq.s: src/opt/sim/simSeq.c.s

.PHONY : src/opt/sim/simSeq.s

# target to generate assembly for a file
src/opt/sim/simSeq.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSeq.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSeq.c.s
.PHONY : src/opt/sim/simSeq.c.s

src/opt/sim/simSupp.o: src/opt/sim/simSupp.c.o

.PHONY : src/opt/sim/simSupp.o

# target to build an object file
src/opt/sim/simSupp.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSupp.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSupp.c.o
.PHONY : src/opt/sim/simSupp.c.o

src/opt/sim/simSupp.i: src/opt/sim/simSupp.c.i

.PHONY : src/opt/sim/simSupp.i

# target to preprocess a source file
src/opt/sim/simSupp.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSupp.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSupp.c.i
.PHONY : src/opt/sim/simSupp.c.i

src/opt/sim/simSupp.s: src/opt/sim/simSupp.c.s

.PHONY : src/opt/sim/simSupp.s

# target to generate assembly for a file
src/opt/sim/simSupp.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSupp.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSupp.c.s
.PHONY : src/opt/sim/simSupp.c.s

src/opt/sim/simSwitch.o: src/opt/sim/simSwitch.c.o

.PHONY : src/opt/sim/simSwitch.o

# target to build an object file
src/opt/sim/simSwitch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSwitch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSwitch.c.o
.PHONY : src/opt/sim/simSwitch.c.o

src/opt/sim/simSwitch.i: src/opt/sim/simSwitch.c.i

.PHONY : src/opt/sim/simSwitch.i

# target to preprocess a source file
src/opt/sim/simSwitch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSwitch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSwitch.c.i
.PHONY : src/opt/sim/simSwitch.c.i

src/opt/sim/simSwitch.s: src/opt/sim/simSwitch.c.s

.PHONY : src/opt/sim/simSwitch.s

# target to generate assembly for a file
src/opt/sim/simSwitch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSwitch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSwitch.c.s
.PHONY : src/opt/sim/simSwitch.c.s

src/opt/sim/simSym.o: src/opt/sim/simSym.c.o

.PHONY : src/opt/sim/simSym.o

# target to build an object file
src/opt/sim/simSym.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSym.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSym.c.o
.PHONY : src/opt/sim/simSym.c.o

src/opt/sim/simSym.i: src/opt/sim/simSym.c.i

.PHONY : src/opt/sim/simSym.i

# target to preprocess a source file
src/opt/sim/simSym.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSym.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSym.c.i
.PHONY : src/opt/sim/simSym.c.i

src/opt/sim/simSym.s: src/opt/sim/simSym.c.s

.PHONY : src/opt/sim/simSym.s

# target to generate assembly for a file
src/opt/sim/simSym.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSym.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSym.c.s
.PHONY : src/opt/sim/simSym.c.s

src/opt/sim/simSymSat.o: src/opt/sim/simSymSat.c.o

.PHONY : src/opt/sim/simSymSat.o

# target to build an object file
src/opt/sim/simSymSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSymSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSymSat.c.o
.PHONY : src/opt/sim/simSymSat.c.o

src/opt/sim/simSymSat.i: src/opt/sim/simSymSat.c.i

.PHONY : src/opt/sim/simSymSat.i

# target to preprocess a source file
src/opt/sim/simSymSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSymSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSymSat.c.i
.PHONY : src/opt/sim/simSymSat.c.i

src/opt/sim/simSymSat.s: src/opt/sim/simSymSat.c.s

.PHONY : src/opt/sim/simSymSat.s

# target to generate assembly for a file
src/opt/sim/simSymSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSymSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSymSat.c.s
.PHONY : src/opt/sim/simSymSat.c.s

src/opt/sim/simSymSim.o: src/opt/sim/simSymSim.c.o

.PHONY : src/opt/sim/simSymSim.o

# target to build an object file
src/opt/sim/simSymSim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSymSim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSymSim.c.o
.PHONY : src/opt/sim/simSymSim.c.o

src/opt/sim/simSymSim.i: src/opt/sim/simSymSim.c.i

.PHONY : src/opt/sim/simSymSim.i

# target to preprocess a source file
src/opt/sim/simSymSim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSymSim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSymSim.c.i
.PHONY : src/opt/sim/simSymSim.c.i

src/opt/sim/simSymSim.s: src/opt/sim/simSymSim.c.s

.PHONY : src/opt/sim/simSymSim.s

# target to generate assembly for a file
src/opt/sim/simSymSim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSymSim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSymSim.c.s
.PHONY : src/opt/sim/simSymSim.c.s

src/opt/sim/simSymStr.o: src/opt/sim/simSymStr.c.o

.PHONY : src/opt/sim/simSymStr.o

# target to build an object file
src/opt/sim/simSymStr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSymStr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSymStr.c.o
.PHONY : src/opt/sim/simSymStr.c.o

src/opt/sim/simSymStr.i: src/opt/sim/simSymStr.c.i

.PHONY : src/opt/sim/simSymStr.i

# target to preprocess a source file
src/opt/sim/simSymStr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSymStr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSymStr.c.i
.PHONY : src/opt/sim/simSymStr.c.i

src/opt/sim/simSymStr.s: src/opt/sim/simSymStr.c.s

.PHONY : src/opt/sim/simSymStr.s

# target to generate assembly for a file
src/opt/sim/simSymStr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simSymStr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simSymStr.c.s
.PHONY : src/opt/sim/simSymStr.c.s

src/opt/sim/simUtils.o: src/opt/sim/simUtils.c.o

.PHONY : src/opt/sim/simUtils.o

# target to build an object file
src/opt/sim/simUtils.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simUtils.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simUtils.c.o
.PHONY : src/opt/sim/simUtils.c.o

src/opt/sim/simUtils.i: src/opt/sim/simUtils.c.i

.PHONY : src/opt/sim/simUtils.i

# target to preprocess a source file
src/opt/sim/simUtils.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simUtils.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simUtils.c.i
.PHONY : src/opt/sim/simUtils.c.i

src/opt/sim/simUtils.s: src/opt/sim/simUtils.c.s

.PHONY : src/opt/sim/simUtils.s

# target to generate assembly for a file
src/opt/sim/simUtils.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/opt/sim/simUtils.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/opt/sim/simUtils.c.s
.PHONY : src/opt/sim/simUtils.c.s

src/proof/abs/absDup.o: src/proof/abs/absDup.c.o

.PHONY : src/proof/abs/absDup.o

# target to build an object file
src/proof/abs/absDup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absDup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absDup.c.o
.PHONY : src/proof/abs/absDup.c.o

src/proof/abs/absDup.i: src/proof/abs/absDup.c.i

.PHONY : src/proof/abs/absDup.i

# target to preprocess a source file
src/proof/abs/absDup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absDup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absDup.c.i
.PHONY : src/proof/abs/absDup.c.i

src/proof/abs/absDup.s: src/proof/abs/absDup.c.s

.PHONY : src/proof/abs/absDup.s

# target to generate assembly for a file
src/proof/abs/absDup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absDup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absDup.c.s
.PHONY : src/proof/abs/absDup.c.s

src/proof/abs/absGla.o: src/proof/abs/absGla.c.o

.PHONY : src/proof/abs/absGla.o

# target to build an object file
src/proof/abs/absGla.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absGla.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absGla.c.o
.PHONY : src/proof/abs/absGla.c.o

src/proof/abs/absGla.i: src/proof/abs/absGla.c.i

.PHONY : src/proof/abs/absGla.i

# target to preprocess a source file
src/proof/abs/absGla.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absGla.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absGla.c.i
.PHONY : src/proof/abs/absGla.c.i

src/proof/abs/absGla.s: src/proof/abs/absGla.c.s

.PHONY : src/proof/abs/absGla.s

# target to generate assembly for a file
src/proof/abs/absGla.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absGla.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absGla.c.s
.PHONY : src/proof/abs/absGla.c.s

src/proof/abs/absGlaOld.o: src/proof/abs/absGlaOld.c.o

.PHONY : src/proof/abs/absGlaOld.o

# target to build an object file
src/proof/abs/absGlaOld.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absGlaOld.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absGlaOld.c.o
.PHONY : src/proof/abs/absGlaOld.c.o

src/proof/abs/absGlaOld.i: src/proof/abs/absGlaOld.c.i

.PHONY : src/proof/abs/absGlaOld.i

# target to preprocess a source file
src/proof/abs/absGlaOld.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absGlaOld.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absGlaOld.c.i
.PHONY : src/proof/abs/absGlaOld.c.i

src/proof/abs/absGlaOld.s: src/proof/abs/absGlaOld.c.s

.PHONY : src/proof/abs/absGlaOld.s

# target to generate assembly for a file
src/proof/abs/absGlaOld.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absGlaOld.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absGlaOld.c.s
.PHONY : src/proof/abs/absGlaOld.c.s

src/proof/abs/absIter.o: src/proof/abs/absIter.c.o

.PHONY : src/proof/abs/absIter.o

# target to build an object file
src/proof/abs/absIter.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absIter.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absIter.c.o
.PHONY : src/proof/abs/absIter.c.o

src/proof/abs/absIter.i: src/proof/abs/absIter.c.i

.PHONY : src/proof/abs/absIter.i

# target to preprocess a source file
src/proof/abs/absIter.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absIter.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absIter.c.i
.PHONY : src/proof/abs/absIter.c.i

src/proof/abs/absIter.s: src/proof/abs/absIter.c.s

.PHONY : src/proof/abs/absIter.s

# target to generate assembly for a file
src/proof/abs/absIter.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absIter.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absIter.c.s
.PHONY : src/proof/abs/absIter.c.s

src/proof/abs/absOldCex.o: src/proof/abs/absOldCex.c.o

.PHONY : src/proof/abs/absOldCex.o

# target to build an object file
src/proof/abs/absOldCex.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldCex.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldCex.c.o
.PHONY : src/proof/abs/absOldCex.c.o

src/proof/abs/absOldCex.i: src/proof/abs/absOldCex.c.i

.PHONY : src/proof/abs/absOldCex.i

# target to preprocess a source file
src/proof/abs/absOldCex.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldCex.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldCex.c.i
.PHONY : src/proof/abs/absOldCex.c.i

src/proof/abs/absOldCex.s: src/proof/abs/absOldCex.c.s

.PHONY : src/proof/abs/absOldCex.s

# target to generate assembly for a file
src/proof/abs/absOldCex.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldCex.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldCex.c.s
.PHONY : src/proof/abs/absOldCex.c.s

src/proof/abs/absOldRef.o: src/proof/abs/absOldRef.c.o

.PHONY : src/proof/abs/absOldRef.o

# target to build an object file
src/proof/abs/absOldRef.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldRef.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldRef.c.o
.PHONY : src/proof/abs/absOldRef.c.o

src/proof/abs/absOldRef.i: src/proof/abs/absOldRef.c.i

.PHONY : src/proof/abs/absOldRef.i

# target to preprocess a source file
src/proof/abs/absOldRef.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldRef.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldRef.c.i
.PHONY : src/proof/abs/absOldRef.c.i

src/proof/abs/absOldRef.s: src/proof/abs/absOldRef.c.s

.PHONY : src/proof/abs/absOldRef.s

# target to generate assembly for a file
src/proof/abs/absOldRef.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldRef.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldRef.c.s
.PHONY : src/proof/abs/absOldRef.c.s

src/proof/abs/absOldSat.o: src/proof/abs/absOldSat.c.o

.PHONY : src/proof/abs/absOldSat.o

# target to build an object file
src/proof/abs/absOldSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldSat.c.o
.PHONY : src/proof/abs/absOldSat.c.o

src/proof/abs/absOldSat.i: src/proof/abs/absOldSat.c.i

.PHONY : src/proof/abs/absOldSat.i

# target to preprocess a source file
src/proof/abs/absOldSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldSat.c.i
.PHONY : src/proof/abs/absOldSat.c.i

src/proof/abs/absOldSat.s: src/proof/abs/absOldSat.c.s

.PHONY : src/proof/abs/absOldSat.s

# target to generate assembly for a file
src/proof/abs/absOldSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldSat.c.s
.PHONY : src/proof/abs/absOldSat.c.s

src/proof/abs/absOldSim.o: src/proof/abs/absOldSim.c.o

.PHONY : src/proof/abs/absOldSim.o

# target to build an object file
src/proof/abs/absOldSim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldSim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldSim.c.o
.PHONY : src/proof/abs/absOldSim.c.o

src/proof/abs/absOldSim.i: src/proof/abs/absOldSim.c.i

.PHONY : src/proof/abs/absOldSim.i

# target to preprocess a source file
src/proof/abs/absOldSim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldSim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldSim.c.i
.PHONY : src/proof/abs/absOldSim.c.i

src/proof/abs/absOldSim.s: src/proof/abs/absOldSim.c.s

.PHONY : src/proof/abs/absOldSim.s

# target to generate assembly for a file
src/proof/abs/absOldSim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOldSim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOldSim.c.s
.PHONY : src/proof/abs/absOldSim.c.s

src/proof/abs/absOut.o: src/proof/abs/absOut.c.o

.PHONY : src/proof/abs/absOut.o

# target to build an object file
src/proof/abs/absOut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOut.c.o
.PHONY : src/proof/abs/absOut.c.o

src/proof/abs/absOut.i: src/proof/abs/absOut.c.i

.PHONY : src/proof/abs/absOut.i

# target to preprocess a source file
src/proof/abs/absOut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOut.c.i
.PHONY : src/proof/abs/absOut.c.i

src/proof/abs/absOut.s: src/proof/abs/absOut.c.s

.PHONY : src/proof/abs/absOut.s

# target to generate assembly for a file
src/proof/abs/absOut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absOut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absOut.c.s
.PHONY : src/proof/abs/absOut.c.s

src/proof/abs/absPth.o: src/proof/abs/absPth.c.o

.PHONY : src/proof/abs/absPth.o

# target to build an object file
src/proof/abs/absPth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absPth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absPth.c.o
.PHONY : src/proof/abs/absPth.c.o

src/proof/abs/absPth.i: src/proof/abs/absPth.c.i

.PHONY : src/proof/abs/absPth.i

# target to preprocess a source file
src/proof/abs/absPth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absPth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absPth.c.i
.PHONY : src/proof/abs/absPth.c.i

src/proof/abs/absPth.s: src/proof/abs/absPth.c.s

.PHONY : src/proof/abs/absPth.s

# target to generate assembly for a file
src/proof/abs/absPth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absPth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absPth.c.s
.PHONY : src/proof/abs/absPth.c.s

src/proof/abs/absRef.o: src/proof/abs/absRef.c.o

.PHONY : src/proof/abs/absRef.o

# target to build an object file
src/proof/abs/absRef.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRef.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRef.c.o
.PHONY : src/proof/abs/absRef.c.o

src/proof/abs/absRef.i: src/proof/abs/absRef.c.i

.PHONY : src/proof/abs/absRef.i

# target to preprocess a source file
src/proof/abs/absRef.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRef.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRef.c.i
.PHONY : src/proof/abs/absRef.c.i

src/proof/abs/absRef.s: src/proof/abs/absRef.c.s

.PHONY : src/proof/abs/absRef.s

# target to generate assembly for a file
src/proof/abs/absRef.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRef.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRef.c.s
.PHONY : src/proof/abs/absRef.c.s

src/proof/abs/absRefSelect.o: src/proof/abs/absRefSelect.c.o

.PHONY : src/proof/abs/absRefSelect.o

# target to build an object file
src/proof/abs/absRefSelect.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRefSelect.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRefSelect.c.o
.PHONY : src/proof/abs/absRefSelect.c.o

src/proof/abs/absRefSelect.i: src/proof/abs/absRefSelect.c.i

.PHONY : src/proof/abs/absRefSelect.i

# target to preprocess a source file
src/proof/abs/absRefSelect.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRefSelect.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRefSelect.c.i
.PHONY : src/proof/abs/absRefSelect.c.i

src/proof/abs/absRefSelect.s: src/proof/abs/absRefSelect.c.s

.PHONY : src/proof/abs/absRefSelect.s

# target to generate assembly for a file
src/proof/abs/absRefSelect.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRefSelect.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRefSelect.c.s
.PHONY : src/proof/abs/absRefSelect.c.s

src/proof/abs/absRpm.o: src/proof/abs/absRpm.c.o

.PHONY : src/proof/abs/absRpm.o

# target to build an object file
src/proof/abs/absRpm.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRpm.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRpm.c.o
.PHONY : src/proof/abs/absRpm.c.o

src/proof/abs/absRpm.i: src/proof/abs/absRpm.c.i

.PHONY : src/proof/abs/absRpm.i

# target to preprocess a source file
src/proof/abs/absRpm.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRpm.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRpm.c.i
.PHONY : src/proof/abs/absRpm.c.i

src/proof/abs/absRpm.s: src/proof/abs/absRpm.c.s

.PHONY : src/proof/abs/absRpm.s

# target to generate assembly for a file
src/proof/abs/absRpm.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRpm.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRpm.c.s
.PHONY : src/proof/abs/absRpm.c.s

src/proof/abs/absRpmOld.o: src/proof/abs/absRpmOld.c.o

.PHONY : src/proof/abs/absRpmOld.o

# target to build an object file
src/proof/abs/absRpmOld.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRpmOld.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRpmOld.c.o
.PHONY : src/proof/abs/absRpmOld.c.o

src/proof/abs/absRpmOld.i: src/proof/abs/absRpmOld.c.i

.PHONY : src/proof/abs/absRpmOld.i

# target to preprocess a source file
src/proof/abs/absRpmOld.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRpmOld.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRpmOld.c.i
.PHONY : src/proof/abs/absRpmOld.c.i

src/proof/abs/absRpmOld.s: src/proof/abs/absRpmOld.c.s

.PHONY : src/proof/abs/absRpmOld.s

# target to generate assembly for a file
src/proof/abs/absRpmOld.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absRpmOld.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absRpmOld.c.s
.PHONY : src/proof/abs/absRpmOld.c.s

src/proof/abs/absUtil.o: src/proof/abs/absUtil.c.o

.PHONY : src/proof/abs/absUtil.o

# target to build an object file
src/proof/abs/absUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absUtil.c.o
.PHONY : src/proof/abs/absUtil.c.o

src/proof/abs/absUtil.i: src/proof/abs/absUtil.c.i

.PHONY : src/proof/abs/absUtil.i

# target to preprocess a source file
src/proof/abs/absUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absUtil.c.i
.PHONY : src/proof/abs/absUtil.c.i

src/proof/abs/absUtil.s: src/proof/abs/absUtil.c.s

.PHONY : src/proof/abs/absUtil.s

# target to generate assembly for a file
src/proof/abs/absUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absUtil.c.s
.PHONY : src/proof/abs/absUtil.c.s

src/proof/abs/absVta.o: src/proof/abs/absVta.c.o

.PHONY : src/proof/abs/absVta.o

# target to build an object file
src/proof/abs/absVta.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absVta.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absVta.c.o
.PHONY : src/proof/abs/absVta.c.o

src/proof/abs/absVta.i: src/proof/abs/absVta.c.i

.PHONY : src/proof/abs/absVta.i

# target to preprocess a source file
src/proof/abs/absVta.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absVta.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absVta.c.i
.PHONY : src/proof/abs/absVta.c.i

src/proof/abs/absVta.s: src/proof/abs/absVta.c.s

.PHONY : src/proof/abs/absVta.s

# target to generate assembly for a file
src/proof/abs/absVta.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/abs/absVta.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/abs/absVta.c.s
.PHONY : src/proof/abs/absVta.c.s

src/proof/acec/acec2Mult.o: src/proof/acec/acec2Mult.c.o

.PHONY : src/proof/acec/acec2Mult.o

# target to build an object file
src/proof/acec/acec2Mult.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acec2Mult.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acec2Mult.c.o
.PHONY : src/proof/acec/acec2Mult.c.o

src/proof/acec/acec2Mult.i: src/proof/acec/acec2Mult.c.i

.PHONY : src/proof/acec/acec2Mult.i

# target to preprocess a source file
src/proof/acec/acec2Mult.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acec2Mult.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acec2Mult.c.i
.PHONY : src/proof/acec/acec2Mult.c.i

src/proof/acec/acec2Mult.s: src/proof/acec/acec2Mult.c.s

.PHONY : src/proof/acec/acec2Mult.s

# target to generate assembly for a file
src/proof/acec/acec2Mult.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acec2Mult.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acec2Mult.c.s
.PHONY : src/proof/acec/acec2Mult.c.s

src/proof/acec/acecBo.o: src/proof/acec/acecBo.c.o

.PHONY : src/proof/acec/acecBo.o

# target to build an object file
src/proof/acec/acecBo.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecBo.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecBo.c.o
.PHONY : src/proof/acec/acecBo.c.o

src/proof/acec/acecBo.i: src/proof/acec/acecBo.c.i

.PHONY : src/proof/acec/acecBo.i

# target to preprocess a source file
src/proof/acec/acecBo.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecBo.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecBo.c.i
.PHONY : src/proof/acec/acecBo.c.i

src/proof/acec/acecBo.s: src/proof/acec/acecBo.c.s

.PHONY : src/proof/acec/acecBo.s

# target to generate assembly for a file
src/proof/acec/acecBo.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecBo.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecBo.c.s
.PHONY : src/proof/acec/acecBo.c.s

src/proof/acec/acecCl.o: src/proof/acec/acecCl.c.o

.PHONY : src/proof/acec/acecCl.o

# target to build an object file
src/proof/acec/acecCl.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCl.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCl.c.o
.PHONY : src/proof/acec/acecCl.c.o

src/proof/acec/acecCl.i: src/proof/acec/acecCl.c.i

.PHONY : src/proof/acec/acecCl.i

# target to preprocess a source file
src/proof/acec/acecCl.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCl.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCl.c.i
.PHONY : src/proof/acec/acecCl.c.i

src/proof/acec/acecCl.s: src/proof/acec/acecCl.c.s

.PHONY : src/proof/acec/acecCl.s

# target to generate assembly for a file
src/proof/acec/acecCl.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCl.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCl.c.s
.PHONY : src/proof/acec/acecCl.c.s

src/proof/acec/acecCo.o: src/proof/acec/acecCo.c.o

.PHONY : src/proof/acec/acecCo.o

# target to build an object file
src/proof/acec/acecCo.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCo.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCo.c.o
.PHONY : src/proof/acec/acecCo.c.o

src/proof/acec/acecCo.i: src/proof/acec/acecCo.c.i

.PHONY : src/proof/acec/acecCo.i

# target to preprocess a source file
src/proof/acec/acecCo.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCo.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCo.c.i
.PHONY : src/proof/acec/acecCo.c.i

src/proof/acec/acecCo.s: src/proof/acec/acecCo.c.s

.PHONY : src/proof/acec/acecCo.s

# target to generate assembly for a file
src/proof/acec/acecCo.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCo.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCo.c.s
.PHONY : src/proof/acec/acecCo.c.s

src/proof/acec/acecCore.o: src/proof/acec/acecCore.c.o

.PHONY : src/proof/acec/acecCore.o

# target to build an object file
src/proof/acec/acecCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCore.c.o
.PHONY : src/proof/acec/acecCore.c.o

src/proof/acec/acecCore.i: src/proof/acec/acecCore.c.i

.PHONY : src/proof/acec/acecCore.i

# target to preprocess a source file
src/proof/acec/acecCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCore.c.i
.PHONY : src/proof/acec/acecCore.c.i

src/proof/acec/acecCore.s: src/proof/acec/acecCore.c.s

.PHONY : src/proof/acec/acecCore.s

# target to generate assembly for a file
src/proof/acec/acecCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCore.c.s
.PHONY : src/proof/acec/acecCore.c.s

src/proof/acec/acecCover.o: src/proof/acec/acecCover.c.o

.PHONY : src/proof/acec/acecCover.o

# target to build an object file
src/proof/acec/acecCover.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCover.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCover.c.o
.PHONY : src/proof/acec/acecCover.c.o

src/proof/acec/acecCover.i: src/proof/acec/acecCover.c.i

.PHONY : src/proof/acec/acecCover.i

# target to preprocess a source file
src/proof/acec/acecCover.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCover.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCover.c.i
.PHONY : src/proof/acec/acecCover.c.i

src/proof/acec/acecCover.s: src/proof/acec/acecCover.c.s

.PHONY : src/proof/acec/acecCover.s

# target to generate assembly for a file
src/proof/acec/acecCover.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecCover.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecCover.c.s
.PHONY : src/proof/acec/acecCover.c.s

src/proof/acec/acecFadds.o: src/proof/acec/acecFadds.c.o

.PHONY : src/proof/acec/acecFadds.o

# target to build an object file
src/proof/acec/acecFadds.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecFadds.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecFadds.c.o
.PHONY : src/proof/acec/acecFadds.c.o

src/proof/acec/acecFadds.i: src/proof/acec/acecFadds.c.i

.PHONY : src/proof/acec/acecFadds.i

# target to preprocess a source file
src/proof/acec/acecFadds.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecFadds.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecFadds.c.i
.PHONY : src/proof/acec/acecFadds.c.i

src/proof/acec/acecFadds.s: src/proof/acec/acecFadds.c.s

.PHONY : src/proof/acec/acecFadds.s

# target to generate assembly for a file
src/proof/acec/acecFadds.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecFadds.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecFadds.c.s
.PHONY : src/proof/acec/acecFadds.c.s

src/proof/acec/acecMult.o: src/proof/acec/acecMult.c.o

.PHONY : src/proof/acec/acecMult.o

# target to build an object file
src/proof/acec/acecMult.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecMult.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecMult.c.o
.PHONY : src/proof/acec/acecMult.c.o

src/proof/acec/acecMult.i: src/proof/acec/acecMult.c.i

.PHONY : src/proof/acec/acecMult.i

# target to preprocess a source file
src/proof/acec/acecMult.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecMult.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecMult.c.i
.PHONY : src/proof/acec/acecMult.c.i

src/proof/acec/acecMult.s: src/proof/acec/acecMult.c.s

.PHONY : src/proof/acec/acecMult.s

# target to generate assembly for a file
src/proof/acec/acecMult.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecMult.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecMult.c.s
.PHONY : src/proof/acec/acecMult.c.s

src/proof/acec/acecNorm.o: src/proof/acec/acecNorm.c.o

.PHONY : src/proof/acec/acecNorm.o

# target to build an object file
src/proof/acec/acecNorm.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecNorm.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecNorm.c.o
.PHONY : src/proof/acec/acecNorm.c.o

src/proof/acec/acecNorm.i: src/proof/acec/acecNorm.c.i

.PHONY : src/proof/acec/acecNorm.i

# target to preprocess a source file
src/proof/acec/acecNorm.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecNorm.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecNorm.c.i
.PHONY : src/proof/acec/acecNorm.c.i

src/proof/acec/acecNorm.s: src/proof/acec/acecNorm.c.s

.PHONY : src/proof/acec/acecNorm.s

# target to generate assembly for a file
src/proof/acec/acecNorm.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecNorm.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecNorm.c.s
.PHONY : src/proof/acec/acecNorm.c.s

src/proof/acec/acecOrder.o: src/proof/acec/acecOrder.c.o

.PHONY : src/proof/acec/acecOrder.o

# target to build an object file
src/proof/acec/acecOrder.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecOrder.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecOrder.c.o
.PHONY : src/proof/acec/acecOrder.c.o

src/proof/acec/acecOrder.i: src/proof/acec/acecOrder.c.i

.PHONY : src/proof/acec/acecOrder.i

# target to preprocess a source file
src/proof/acec/acecOrder.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecOrder.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecOrder.c.i
.PHONY : src/proof/acec/acecOrder.c.i

src/proof/acec/acecOrder.s: src/proof/acec/acecOrder.c.s

.PHONY : src/proof/acec/acecOrder.s

# target to generate assembly for a file
src/proof/acec/acecOrder.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecOrder.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecOrder.c.s
.PHONY : src/proof/acec/acecOrder.c.s

src/proof/acec/acecPa.o: src/proof/acec/acecPa.c.o

.PHONY : src/proof/acec/acecPa.o

# target to build an object file
src/proof/acec/acecPa.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPa.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPa.c.o
.PHONY : src/proof/acec/acecPa.c.o

src/proof/acec/acecPa.i: src/proof/acec/acecPa.c.i

.PHONY : src/proof/acec/acecPa.i

# target to preprocess a source file
src/proof/acec/acecPa.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPa.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPa.c.i
.PHONY : src/proof/acec/acecPa.c.i

src/proof/acec/acecPa.s: src/proof/acec/acecPa.c.s

.PHONY : src/proof/acec/acecPa.s

# target to generate assembly for a file
src/proof/acec/acecPa.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPa.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPa.c.s
.PHONY : src/proof/acec/acecPa.c.s

src/proof/acec/acecPo.o: src/proof/acec/acecPo.c.o

.PHONY : src/proof/acec/acecPo.o

# target to build an object file
src/proof/acec/acecPo.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPo.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPo.c.o
.PHONY : src/proof/acec/acecPo.c.o

src/proof/acec/acecPo.i: src/proof/acec/acecPo.c.i

.PHONY : src/proof/acec/acecPo.i

# target to preprocess a source file
src/proof/acec/acecPo.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPo.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPo.c.i
.PHONY : src/proof/acec/acecPo.c.i

src/proof/acec/acecPo.s: src/proof/acec/acecPo.c.s

.PHONY : src/proof/acec/acecPo.s

# target to generate assembly for a file
src/proof/acec/acecPo.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPo.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPo.c.s
.PHONY : src/proof/acec/acecPo.c.s

src/proof/acec/acecPolyn.o: src/proof/acec/acecPolyn.c.o

.PHONY : src/proof/acec/acecPolyn.o

# target to build an object file
src/proof/acec/acecPolyn.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPolyn.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPolyn.c.o
.PHONY : src/proof/acec/acecPolyn.c.o

src/proof/acec/acecPolyn.i: src/proof/acec/acecPolyn.c.i

.PHONY : src/proof/acec/acecPolyn.i

# target to preprocess a source file
src/proof/acec/acecPolyn.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPolyn.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPolyn.c.i
.PHONY : src/proof/acec/acecPolyn.c.i

src/proof/acec/acecPolyn.s: src/proof/acec/acecPolyn.c.s

.PHONY : src/proof/acec/acecPolyn.s

# target to generate assembly for a file
src/proof/acec/acecPolyn.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPolyn.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPolyn.c.s
.PHONY : src/proof/acec/acecPolyn.c.s

src/proof/acec/acecPool.o: src/proof/acec/acecPool.c.o

.PHONY : src/proof/acec/acecPool.o

# target to build an object file
src/proof/acec/acecPool.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPool.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPool.c.o
.PHONY : src/proof/acec/acecPool.c.o

src/proof/acec/acecPool.i: src/proof/acec/acecPool.c.i

.PHONY : src/proof/acec/acecPool.i

# target to preprocess a source file
src/proof/acec/acecPool.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPool.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPool.c.i
.PHONY : src/proof/acec/acecPool.c.i

src/proof/acec/acecPool.s: src/proof/acec/acecPool.c.s

.PHONY : src/proof/acec/acecPool.s

# target to generate assembly for a file
src/proof/acec/acecPool.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecPool.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecPool.c.s
.PHONY : src/proof/acec/acecPool.c.s

src/proof/acec/acecRe.o: src/proof/acec/acecRe.c.o

.PHONY : src/proof/acec/acecRe.o

# target to build an object file
src/proof/acec/acecRe.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecRe.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecRe.c.o
.PHONY : src/proof/acec/acecRe.c.o

src/proof/acec/acecRe.i: src/proof/acec/acecRe.c.i

.PHONY : src/proof/acec/acecRe.i

# target to preprocess a source file
src/proof/acec/acecRe.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecRe.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecRe.c.i
.PHONY : src/proof/acec/acecRe.c.i

src/proof/acec/acecRe.s: src/proof/acec/acecRe.c.s

.PHONY : src/proof/acec/acecRe.s

# target to generate assembly for a file
src/proof/acec/acecRe.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecRe.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecRe.c.s
.PHONY : src/proof/acec/acecRe.c.s

src/proof/acec/acecSt.o: src/proof/acec/acecSt.c.o

.PHONY : src/proof/acec/acecSt.o

# target to build an object file
src/proof/acec/acecSt.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecSt.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecSt.c.o
.PHONY : src/proof/acec/acecSt.c.o

src/proof/acec/acecSt.i: src/proof/acec/acecSt.c.i

.PHONY : src/proof/acec/acecSt.i

# target to preprocess a source file
src/proof/acec/acecSt.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecSt.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecSt.c.i
.PHONY : src/proof/acec/acecSt.c.i

src/proof/acec/acecSt.s: src/proof/acec/acecSt.c.s

.PHONY : src/proof/acec/acecSt.s

# target to generate assembly for a file
src/proof/acec/acecSt.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecSt.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecSt.c.s
.PHONY : src/proof/acec/acecSt.c.s

src/proof/acec/acecTree.o: src/proof/acec/acecTree.c.o

.PHONY : src/proof/acec/acecTree.o

# target to build an object file
src/proof/acec/acecTree.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecTree.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecTree.c.o
.PHONY : src/proof/acec/acecTree.c.o

src/proof/acec/acecTree.i: src/proof/acec/acecTree.c.i

.PHONY : src/proof/acec/acecTree.i

# target to preprocess a source file
src/proof/acec/acecTree.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecTree.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecTree.c.i
.PHONY : src/proof/acec/acecTree.c.i

src/proof/acec/acecTree.s: src/proof/acec/acecTree.c.s

.PHONY : src/proof/acec/acecTree.s

# target to generate assembly for a file
src/proof/acec/acecTree.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecTree.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecTree.c.s
.PHONY : src/proof/acec/acecTree.c.s

src/proof/acec/acecUtil.o: src/proof/acec/acecUtil.c.o

.PHONY : src/proof/acec/acecUtil.o

# target to build an object file
src/proof/acec/acecUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecUtil.c.o
.PHONY : src/proof/acec/acecUtil.c.o

src/proof/acec/acecUtil.i: src/proof/acec/acecUtil.c.i

.PHONY : src/proof/acec/acecUtil.i

# target to preprocess a source file
src/proof/acec/acecUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecUtil.c.i
.PHONY : src/proof/acec/acecUtil.c.i

src/proof/acec/acecUtil.s: src/proof/acec/acecUtil.c.s

.PHONY : src/proof/acec/acecUtil.s

# target to generate assembly for a file
src/proof/acec/acecUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecUtil.c.s
.PHONY : src/proof/acec/acecUtil.c.s

src/proof/acec/acecXor.o: src/proof/acec/acecXor.c.o

.PHONY : src/proof/acec/acecXor.o

# target to build an object file
src/proof/acec/acecXor.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecXor.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecXor.c.o
.PHONY : src/proof/acec/acecXor.c.o

src/proof/acec/acecXor.i: src/proof/acec/acecXor.c.i

.PHONY : src/proof/acec/acecXor.i

# target to preprocess a source file
src/proof/acec/acecXor.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecXor.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecXor.c.i
.PHONY : src/proof/acec/acecXor.c.i

src/proof/acec/acecXor.s: src/proof/acec/acecXor.c.s

.PHONY : src/proof/acec/acecXor.s

# target to generate assembly for a file
src/proof/acec/acecXor.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/acec/acecXor.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/acec/acecXor.c.s
.PHONY : src/proof/acec/acecXor.c.s

src/proof/cec/cecCec.o: src/proof/cec/cecCec.c.o

.PHONY : src/proof/cec/cecCec.o

# target to build an object file
src/proof/cec/cecCec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecCec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecCec.c.o
.PHONY : src/proof/cec/cecCec.c.o

src/proof/cec/cecCec.i: src/proof/cec/cecCec.c.i

.PHONY : src/proof/cec/cecCec.i

# target to preprocess a source file
src/proof/cec/cecCec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecCec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecCec.c.i
.PHONY : src/proof/cec/cecCec.c.i

src/proof/cec/cecCec.s: src/proof/cec/cecCec.c.s

.PHONY : src/proof/cec/cecCec.s

# target to generate assembly for a file
src/proof/cec/cecCec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecCec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecCec.c.s
.PHONY : src/proof/cec/cecCec.c.s

src/proof/cec/cecChoice.o: src/proof/cec/cecChoice.c.o

.PHONY : src/proof/cec/cecChoice.o

# target to build an object file
src/proof/cec/cecChoice.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecChoice.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecChoice.c.o
.PHONY : src/proof/cec/cecChoice.c.o

src/proof/cec/cecChoice.i: src/proof/cec/cecChoice.c.i

.PHONY : src/proof/cec/cecChoice.i

# target to preprocess a source file
src/proof/cec/cecChoice.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecChoice.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecChoice.c.i
.PHONY : src/proof/cec/cecChoice.c.i

src/proof/cec/cecChoice.s: src/proof/cec/cecChoice.c.s

.PHONY : src/proof/cec/cecChoice.s

# target to generate assembly for a file
src/proof/cec/cecChoice.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecChoice.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecChoice.c.s
.PHONY : src/proof/cec/cecChoice.c.s

src/proof/cec/cecClass.o: src/proof/cec/cecClass.c.o

.PHONY : src/proof/cec/cecClass.o

# target to build an object file
src/proof/cec/cecClass.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecClass.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecClass.c.o
.PHONY : src/proof/cec/cecClass.c.o

src/proof/cec/cecClass.i: src/proof/cec/cecClass.c.i

.PHONY : src/proof/cec/cecClass.i

# target to preprocess a source file
src/proof/cec/cecClass.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecClass.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecClass.c.i
.PHONY : src/proof/cec/cecClass.c.i

src/proof/cec/cecClass.s: src/proof/cec/cecClass.c.s

.PHONY : src/proof/cec/cecClass.s

# target to generate assembly for a file
src/proof/cec/cecClass.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecClass.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecClass.c.s
.PHONY : src/proof/cec/cecClass.c.s

src/proof/cec/cecCore.o: src/proof/cec/cecCore.c.o

.PHONY : src/proof/cec/cecCore.o

# target to build an object file
src/proof/cec/cecCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecCore.c.o
.PHONY : src/proof/cec/cecCore.c.o

src/proof/cec/cecCore.i: src/proof/cec/cecCore.c.i

.PHONY : src/proof/cec/cecCore.i

# target to preprocess a source file
src/proof/cec/cecCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecCore.c.i
.PHONY : src/proof/cec/cecCore.c.i

src/proof/cec/cecCore.s: src/proof/cec/cecCore.c.s

.PHONY : src/proof/cec/cecCore.s

# target to generate assembly for a file
src/proof/cec/cecCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecCore.c.s
.PHONY : src/proof/cec/cecCore.c.s

src/proof/cec/cecCorr.o: src/proof/cec/cecCorr.c.o

.PHONY : src/proof/cec/cecCorr.o

# target to build an object file
src/proof/cec/cecCorr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecCorr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecCorr.c.o
.PHONY : src/proof/cec/cecCorr.c.o

src/proof/cec/cecCorr.i: src/proof/cec/cecCorr.c.i

.PHONY : src/proof/cec/cecCorr.i

# target to preprocess a source file
src/proof/cec/cecCorr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecCorr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecCorr.c.i
.PHONY : src/proof/cec/cecCorr.c.i

src/proof/cec/cecCorr.s: src/proof/cec/cecCorr.c.s

.PHONY : src/proof/cec/cecCorr.s

# target to generate assembly for a file
src/proof/cec/cecCorr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecCorr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecCorr.c.s
.PHONY : src/proof/cec/cecCorr.c.s

src/proof/cec/cecIso.o: src/proof/cec/cecIso.c.o

.PHONY : src/proof/cec/cecIso.o

# target to build an object file
src/proof/cec/cecIso.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecIso.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecIso.c.o
.PHONY : src/proof/cec/cecIso.c.o

src/proof/cec/cecIso.i: src/proof/cec/cecIso.c.i

.PHONY : src/proof/cec/cecIso.i

# target to preprocess a source file
src/proof/cec/cecIso.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecIso.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecIso.c.i
.PHONY : src/proof/cec/cecIso.c.i

src/proof/cec/cecIso.s: src/proof/cec/cecIso.c.s

.PHONY : src/proof/cec/cecIso.s

# target to generate assembly for a file
src/proof/cec/cecIso.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecIso.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecIso.c.s
.PHONY : src/proof/cec/cecIso.c.s

src/proof/cec/cecMan.o: src/proof/cec/cecMan.c.o

.PHONY : src/proof/cec/cecMan.o

# target to build an object file
src/proof/cec/cecMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecMan.c.o
.PHONY : src/proof/cec/cecMan.c.o

src/proof/cec/cecMan.i: src/proof/cec/cecMan.c.i

.PHONY : src/proof/cec/cecMan.i

# target to preprocess a source file
src/proof/cec/cecMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecMan.c.i
.PHONY : src/proof/cec/cecMan.c.i

src/proof/cec/cecMan.s: src/proof/cec/cecMan.c.s

.PHONY : src/proof/cec/cecMan.s

# target to generate assembly for a file
src/proof/cec/cecMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecMan.c.s
.PHONY : src/proof/cec/cecMan.c.s

src/proof/cec/cecPat.o: src/proof/cec/cecPat.c.o

.PHONY : src/proof/cec/cecPat.o

# target to build an object file
src/proof/cec/cecPat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecPat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecPat.c.o
.PHONY : src/proof/cec/cecPat.c.o

src/proof/cec/cecPat.i: src/proof/cec/cecPat.c.i

.PHONY : src/proof/cec/cecPat.i

# target to preprocess a source file
src/proof/cec/cecPat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecPat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecPat.c.i
.PHONY : src/proof/cec/cecPat.c.i

src/proof/cec/cecPat.s: src/proof/cec/cecPat.c.s

.PHONY : src/proof/cec/cecPat.s

# target to generate assembly for a file
src/proof/cec/cecPat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecPat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecPat.c.s
.PHONY : src/proof/cec/cecPat.c.s

src/proof/cec/cecSat.o: src/proof/cec/cecSat.c.o

.PHONY : src/proof/cec/cecSat.o

# target to build an object file
src/proof/cec/cecSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSat.c.o
.PHONY : src/proof/cec/cecSat.c.o

src/proof/cec/cecSat.i: src/proof/cec/cecSat.c.i

.PHONY : src/proof/cec/cecSat.i

# target to preprocess a source file
src/proof/cec/cecSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSat.c.i
.PHONY : src/proof/cec/cecSat.c.i

src/proof/cec/cecSat.s: src/proof/cec/cecSat.c.s

.PHONY : src/proof/cec/cecSat.s

# target to generate assembly for a file
src/proof/cec/cecSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSat.c.s
.PHONY : src/proof/cec/cecSat.c.s

src/proof/cec/cecSatG.o: src/proof/cec/cecSatG.c.o

.PHONY : src/proof/cec/cecSatG.o

# target to build an object file
src/proof/cec/cecSatG.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSatG.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSatG.c.o
.PHONY : src/proof/cec/cecSatG.c.o

src/proof/cec/cecSatG.i: src/proof/cec/cecSatG.c.i

.PHONY : src/proof/cec/cecSatG.i

# target to preprocess a source file
src/proof/cec/cecSatG.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSatG.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSatG.c.i
.PHONY : src/proof/cec/cecSatG.c.i

src/proof/cec/cecSatG.s: src/proof/cec/cecSatG.c.s

.PHONY : src/proof/cec/cecSatG.s

# target to generate assembly for a file
src/proof/cec/cecSatG.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSatG.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSatG.c.s
.PHONY : src/proof/cec/cecSatG.c.s

src/proof/cec/cecSeq.o: src/proof/cec/cecSeq.c.o

.PHONY : src/proof/cec/cecSeq.o

# target to build an object file
src/proof/cec/cecSeq.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSeq.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSeq.c.o
.PHONY : src/proof/cec/cecSeq.c.o

src/proof/cec/cecSeq.i: src/proof/cec/cecSeq.c.i

.PHONY : src/proof/cec/cecSeq.i

# target to preprocess a source file
src/proof/cec/cecSeq.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSeq.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSeq.c.i
.PHONY : src/proof/cec/cecSeq.c.i

src/proof/cec/cecSeq.s: src/proof/cec/cecSeq.c.s

.PHONY : src/proof/cec/cecSeq.s

# target to generate assembly for a file
src/proof/cec/cecSeq.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSeq.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSeq.c.s
.PHONY : src/proof/cec/cecSeq.c.s

src/proof/cec/cecSolve.o: src/proof/cec/cecSolve.c.o

.PHONY : src/proof/cec/cecSolve.o

# target to build an object file
src/proof/cec/cecSolve.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSolve.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSolve.c.o
.PHONY : src/proof/cec/cecSolve.c.o

src/proof/cec/cecSolve.i: src/proof/cec/cecSolve.c.i

.PHONY : src/proof/cec/cecSolve.i

# target to preprocess a source file
src/proof/cec/cecSolve.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSolve.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSolve.c.i
.PHONY : src/proof/cec/cecSolve.c.i

src/proof/cec/cecSolve.s: src/proof/cec/cecSolve.c.s

.PHONY : src/proof/cec/cecSolve.s

# target to generate assembly for a file
src/proof/cec/cecSolve.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSolve.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSolve.c.s
.PHONY : src/proof/cec/cecSolve.c.s

src/proof/cec/cecSplit.o: src/proof/cec/cecSplit.c.o

.PHONY : src/proof/cec/cecSplit.o

# target to build an object file
src/proof/cec/cecSplit.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSplit.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSplit.c.o
.PHONY : src/proof/cec/cecSplit.c.o

src/proof/cec/cecSplit.i: src/proof/cec/cecSplit.c.i

.PHONY : src/proof/cec/cecSplit.i

# target to preprocess a source file
src/proof/cec/cecSplit.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSplit.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSplit.c.i
.PHONY : src/proof/cec/cecSplit.c.i

src/proof/cec/cecSplit.s: src/proof/cec/cecSplit.c.s

.PHONY : src/proof/cec/cecSplit.s

# target to generate assembly for a file
src/proof/cec/cecSplit.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSplit.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSplit.c.s
.PHONY : src/proof/cec/cecSplit.c.s

src/proof/cec/cecSweep.o: src/proof/cec/cecSweep.c.o

.PHONY : src/proof/cec/cecSweep.o

# target to build an object file
src/proof/cec/cecSweep.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSweep.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSweep.c.o
.PHONY : src/proof/cec/cecSweep.c.o

src/proof/cec/cecSweep.i: src/proof/cec/cecSweep.c.i

.PHONY : src/proof/cec/cecSweep.i

# target to preprocess a source file
src/proof/cec/cecSweep.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSweep.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSweep.c.i
.PHONY : src/proof/cec/cecSweep.c.i

src/proof/cec/cecSweep.s: src/proof/cec/cecSweep.c.s

.PHONY : src/proof/cec/cecSweep.s

# target to generate assembly for a file
src/proof/cec/cecSweep.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSweep.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSweep.c.s
.PHONY : src/proof/cec/cecSweep.c.s

src/proof/cec/cecSynth.o: src/proof/cec/cecSynth.c.o

.PHONY : src/proof/cec/cecSynth.o

# target to build an object file
src/proof/cec/cecSynth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSynth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSynth.c.o
.PHONY : src/proof/cec/cecSynth.c.o

src/proof/cec/cecSynth.i: src/proof/cec/cecSynth.c.i

.PHONY : src/proof/cec/cecSynth.i

# target to preprocess a source file
src/proof/cec/cecSynth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSynth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSynth.c.i
.PHONY : src/proof/cec/cecSynth.c.i

src/proof/cec/cecSynth.s: src/proof/cec/cecSynth.c.s

.PHONY : src/proof/cec/cecSynth.s

# target to generate assembly for a file
src/proof/cec/cecSynth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/cec/cecSynth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/cec/cecSynth.c.s
.PHONY : src/proof/cec/cecSynth.c.s

src/proof/dch/dchAig.o: src/proof/dch/dchAig.c.o

.PHONY : src/proof/dch/dchAig.o

# target to build an object file
src/proof/dch/dchAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchAig.c.o
.PHONY : src/proof/dch/dchAig.c.o

src/proof/dch/dchAig.i: src/proof/dch/dchAig.c.i

.PHONY : src/proof/dch/dchAig.i

# target to preprocess a source file
src/proof/dch/dchAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchAig.c.i
.PHONY : src/proof/dch/dchAig.c.i

src/proof/dch/dchAig.s: src/proof/dch/dchAig.c.s

.PHONY : src/proof/dch/dchAig.s

# target to generate assembly for a file
src/proof/dch/dchAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchAig.c.s
.PHONY : src/proof/dch/dchAig.c.s

src/proof/dch/dchChoice.o: src/proof/dch/dchChoice.c.o

.PHONY : src/proof/dch/dchChoice.o

# target to build an object file
src/proof/dch/dchChoice.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchChoice.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchChoice.c.o
.PHONY : src/proof/dch/dchChoice.c.o

src/proof/dch/dchChoice.i: src/proof/dch/dchChoice.c.i

.PHONY : src/proof/dch/dchChoice.i

# target to preprocess a source file
src/proof/dch/dchChoice.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchChoice.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchChoice.c.i
.PHONY : src/proof/dch/dchChoice.c.i

src/proof/dch/dchChoice.s: src/proof/dch/dchChoice.c.s

.PHONY : src/proof/dch/dchChoice.s

# target to generate assembly for a file
src/proof/dch/dchChoice.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchChoice.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchChoice.c.s
.PHONY : src/proof/dch/dchChoice.c.s

src/proof/dch/dchClass.o: src/proof/dch/dchClass.c.o

.PHONY : src/proof/dch/dchClass.o

# target to build an object file
src/proof/dch/dchClass.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchClass.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchClass.c.o
.PHONY : src/proof/dch/dchClass.c.o

src/proof/dch/dchClass.i: src/proof/dch/dchClass.c.i

.PHONY : src/proof/dch/dchClass.i

# target to preprocess a source file
src/proof/dch/dchClass.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchClass.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchClass.c.i
.PHONY : src/proof/dch/dchClass.c.i

src/proof/dch/dchClass.s: src/proof/dch/dchClass.c.s

.PHONY : src/proof/dch/dchClass.s

# target to generate assembly for a file
src/proof/dch/dchClass.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchClass.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchClass.c.s
.PHONY : src/proof/dch/dchClass.c.s

src/proof/dch/dchCnf.o: src/proof/dch/dchCnf.c.o

.PHONY : src/proof/dch/dchCnf.o

# target to build an object file
src/proof/dch/dchCnf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchCnf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchCnf.c.o
.PHONY : src/proof/dch/dchCnf.c.o

src/proof/dch/dchCnf.i: src/proof/dch/dchCnf.c.i

.PHONY : src/proof/dch/dchCnf.i

# target to preprocess a source file
src/proof/dch/dchCnf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchCnf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchCnf.c.i
.PHONY : src/proof/dch/dchCnf.c.i

src/proof/dch/dchCnf.s: src/proof/dch/dchCnf.c.s

.PHONY : src/proof/dch/dchCnf.s

# target to generate assembly for a file
src/proof/dch/dchCnf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchCnf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchCnf.c.s
.PHONY : src/proof/dch/dchCnf.c.s

src/proof/dch/dchCore.o: src/proof/dch/dchCore.c.o

.PHONY : src/proof/dch/dchCore.o

# target to build an object file
src/proof/dch/dchCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchCore.c.o
.PHONY : src/proof/dch/dchCore.c.o

src/proof/dch/dchCore.i: src/proof/dch/dchCore.c.i

.PHONY : src/proof/dch/dchCore.i

# target to preprocess a source file
src/proof/dch/dchCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchCore.c.i
.PHONY : src/proof/dch/dchCore.c.i

src/proof/dch/dchCore.s: src/proof/dch/dchCore.c.s

.PHONY : src/proof/dch/dchCore.s

# target to generate assembly for a file
src/proof/dch/dchCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchCore.c.s
.PHONY : src/proof/dch/dchCore.c.s

src/proof/dch/dchMan.o: src/proof/dch/dchMan.c.o

.PHONY : src/proof/dch/dchMan.o

# target to build an object file
src/proof/dch/dchMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchMan.c.o
.PHONY : src/proof/dch/dchMan.c.o

src/proof/dch/dchMan.i: src/proof/dch/dchMan.c.i

.PHONY : src/proof/dch/dchMan.i

# target to preprocess a source file
src/proof/dch/dchMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchMan.c.i
.PHONY : src/proof/dch/dchMan.c.i

src/proof/dch/dchMan.s: src/proof/dch/dchMan.c.s

.PHONY : src/proof/dch/dchMan.s

# target to generate assembly for a file
src/proof/dch/dchMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchMan.c.s
.PHONY : src/proof/dch/dchMan.c.s

src/proof/dch/dchSat.o: src/proof/dch/dchSat.c.o

.PHONY : src/proof/dch/dchSat.o

# target to build an object file
src/proof/dch/dchSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSat.c.o
.PHONY : src/proof/dch/dchSat.c.o

src/proof/dch/dchSat.i: src/proof/dch/dchSat.c.i

.PHONY : src/proof/dch/dchSat.i

# target to preprocess a source file
src/proof/dch/dchSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSat.c.i
.PHONY : src/proof/dch/dchSat.c.i

src/proof/dch/dchSat.s: src/proof/dch/dchSat.c.s

.PHONY : src/proof/dch/dchSat.s

# target to generate assembly for a file
src/proof/dch/dchSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSat.c.s
.PHONY : src/proof/dch/dchSat.c.s

src/proof/dch/dchSim.o: src/proof/dch/dchSim.c.o

.PHONY : src/proof/dch/dchSim.o

# target to build an object file
src/proof/dch/dchSim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSim.c.o
.PHONY : src/proof/dch/dchSim.c.o

src/proof/dch/dchSim.i: src/proof/dch/dchSim.c.i

.PHONY : src/proof/dch/dchSim.i

# target to preprocess a source file
src/proof/dch/dchSim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSim.c.i
.PHONY : src/proof/dch/dchSim.c.i

src/proof/dch/dchSim.s: src/proof/dch/dchSim.c.s

.PHONY : src/proof/dch/dchSim.s

# target to generate assembly for a file
src/proof/dch/dchSim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSim.c.s
.PHONY : src/proof/dch/dchSim.c.s

src/proof/dch/dchSimSat.o: src/proof/dch/dchSimSat.c.o

.PHONY : src/proof/dch/dchSimSat.o

# target to build an object file
src/proof/dch/dchSimSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSimSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSimSat.c.o
.PHONY : src/proof/dch/dchSimSat.c.o

src/proof/dch/dchSimSat.i: src/proof/dch/dchSimSat.c.i

.PHONY : src/proof/dch/dchSimSat.i

# target to preprocess a source file
src/proof/dch/dchSimSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSimSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSimSat.c.i
.PHONY : src/proof/dch/dchSimSat.c.i

src/proof/dch/dchSimSat.s: src/proof/dch/dchSimSat.c.s

.PHONY : src/proof/dch/dchSimSat.s

# target to generate assembly for a file
src/proof/dch/dchSimSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSimSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSimSat.c.s
.PHONY : src/proof/dch/dchSimSat.c.s

src/proof/dch/dchSweep.o: src/proof/dch/dchSweep.c.o

.PHONY : src/proof/dch/dchSweep.o

# target to build an object file
src/proof/dch/dchSweep.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSweep.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSweep.c.o
.PHONY : src/proof/dch/dchSweep.c.o

src/proof/dch/dchSweep.i: src/proof/dch/dchSweep.c.i

.PHONY : src/proof/dch/dchSweep.i

# target to preprocess a source file
src/proof/dch/dchSweep.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSweep.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSweep.c.i
.PHONY : src/proof/dch/dchSweep.c.i

src/proof/dch/dchSweep.s: src/proof/dch/dchSweep.c.s

.PHONY : src/proof/dch/dchSweep.s

# target to generate assembly for a file
src/proof/dch/dchSweep.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/dch/dchSweep.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/dch/dchSweep.c.s
.PHONY : src/proof/dch/dchSweep.c.s

src/proof/fra/fraBmc.o: src/proof/fra/fraBmc.c.o

.PHONY : src/proof/fra/fraBmc.o

# target to build an object file
src/proof/fra/fraBmc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraBmc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraBmc.c.o
.PHONY : src/proof/fra/fraBmc.c.o

src/proof/fra/fraBmc.i: src/proof/fra/fraBmc.c.i

.PHONY : src/proof/fra/fraBmc.i

# target to preprocess a source file
src/proof/fra/fraBmc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraBmc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraBmc.c.i
.PHONY : src/proof/fra/fraBmc.c.i

src/proof/fra/fraBmc.s: src/proof/fra/fraBmc.c.s

.PHONY : src/proof/fra/fraBmc.s

# target to generate assembly for a file
src/proof/fra/fraBmc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraBmc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraBmc.c.s
.PHONY : src/proof/fra/fraBmc.c.s

src/proof/fra/fraCec.o: src/proof/fra/fraCec.c.o

.PHONY : src/proof/fra/fraCec.o

# target to build an object file
src/proof/fra/fraCec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraCec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraCec.c.o
.PHONY : src/proof/fra/fraCec.c.o

src/proof/fra/fraCec.i: src/proof/fra/fraCec.c.i

.PHONY : src/proof/fra/fraCec.i

# target to preprocess a source file
src/proof/fra/fraCec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraCec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraCec.c.i
.PHONY : src/proof/fra/fraCec.c.i

src/proof/fra/fraCec.s: src/proof/fra/fraCec.c.s

.PHONY : src/proof/fra/fraCec.s

# target to generate assembly for a file
src/proof/fra/fraCec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraCec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraCec.c.s
.PHONY : src/proof/fra/fraCec.c.s

src/proof/fra/fraClass.o: src/proof/fra/fraClass.c.o

.PHONY : src/proof/fra/fraClass.o

# target to build an object file
src/proof/fra/fraClass.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraClass.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraClass.c.o
.PHONY : src/proof/fra/fraClass.c.o

src/proof/fra/fraClass.i: src/proof/fra/fraClass.c.i

.PHONY : src/proof/fra/fraClass.i

# target to preprocess a source file
src/proof/fra/fraClass.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraClass.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraClass.c.i
.PHONY : src/proof/fra/fraClass.c.i

src/proof/fra/fraClass.s: src/proof/fra/fraClass.c.s

.PHONY : src/proof/fra/fraClass.s

# target to generate assembly for a file
src/proof/fra/fraClass.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraClass.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraClass.c.s
.PHONY : src/proof/fra/fraClass.c.s

src/proof/fra/fraClau.o: src/proof/fra/fraClau.c.o

.PHONY : src/proof/fra/fraClau.o

# target to build an object file
src/proof/fra/fraClau.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraClau.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraClau.c.o
.PHONY : src/proof/fra/fraClau.c.o

src/proof/fra/fraClau.i: src/proof/fra/fraClau.c.i

.PHONY : src/proof/fra/fraClau.i

# target to preprocess a source file
src/proof/fra/fraClau.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraClau.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraClau.c.i
.PHONY : src/proof/fra/fraClau.c.i

src/proof/fra/fraClau.s: src/proof/fra/fraClau.c.s

.PHONY : src/proof/fra/fraClau.s

# target to generate assembly for a file
src/proof/fra/fraClau.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraClau.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraClau.c.s
.PHONY : src/proof/fra/fraClau.c.s

src/proof/fra/fraClaus.o: src/proof/fra/fraClaus.c.o

.PHONY : src/proof/fra/fraClaus.o

# target to build an object file
src/proof/fra/fraClaus.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraClaus.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraClaus.c.o
.PHONY : src/proof/fra/fraClaus.c.o

src/proof/fra/fraClaus.i: src/proof/fra/fraClaus.c.i

.PHONY : src/proof/fra/fraClaus.i

# target to preprocess a source file
src/proof/fra/fraClaus.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraClaus.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraClaus.c.i
.PHONY : src/proof/fra/fraClaus.c.i

src/proof/fra/fraClaus.s: src/proof/fra/fraClaus.c.s

.PHONY : src/proof/fra/fraClaus.s

# target to generate assembly for a file
src/proof/fra/fraClaus.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraClaus.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraClaus.c.s
.PHONY : src/proof/fra/fraClaus.c.s

src/proof/fra/fraCnf.o: src/proof/fra/fraCnf.c.o

.PHONY : src/proof/fra/fraCnf.o

# target to build an object file
src/proof/fra/fraCnf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraCnf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraCnf.c.o
.PHONY : src/proof/fra/fraCnf.c.o

src/proof/fra/fraCnf.i: src/proof/fra/fraCnf.c.i

.PHONY : src/proof/fra/fraCnf.i

# target to preprocess a source file
src/proof/fra/fraCnf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraCnf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraCnf.c.i
.PHONY : src/proof/fra/fraCnf.c.i

src/proof/fra/fraCnf.s: src/proof/fra/fraCnf.c.s

.PHONY : src/proof/fra/fraCnf.s

# target to generate assembly for a file
src/proof/fra/fraCnf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraCnf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraCnf.c.s
.PHONY : src/proof/fra/fraCnf.c.s

src/proof/fra/fraCore.o: src/proof/fra/fraCore.c.o

.PHONY : src/proof/fra/fraCore.o

# target to build an object file
src/proof/fra/fraCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraCore.c.o
.PHONY : src/proof/fra/fraCore.c.o

src/proof/fra/fraCore.i: src/proof/fra/fraCore.c.i

.PHONY : src/proof/fra/fraCore.i

# target to preprocess a source file
src/proof/fra/fraCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraCore.c.i
.PHONY : src/proof/fra/fraCore.c.i

src/proof/fra/fraCore.s: src/proof/fra/fraCore.c.s

.PHONY : src/proof/fra/fraCore.s

# target to generate assembly for a file
src/proof/fra/fraCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraCore.c.s
.PHONY : src/proof/fra/fraCore.c.s

src/proof/fra/fraHot.o: src/proof/fra/fraHot.c.o

.PHONY : src/proof/fra/fraHot.o

# target to build an object file
src/proof/fra/fraHot.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraHot.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraHot.c.o
.PHONY : src/proof/fra/fraHot.c.o

src/proof/fra/fraHot.i: src/proof/fra/fraHot.c.i

.PHONY : src/proof/fra/fraHot.i

# target to preprocess a source file
src/proof/fra/fraHot.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraHot.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraHot.c.i
.PHONY : src/proof/fra/fraHot.c.i

src/proof/fra/fraHot.s: src/proof/fra/fraHot.c.s

.PHONY : src/proof/fra/fraHot.s

# target to generate assembly for a file
src/proof/fra/fraHot.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraHot.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraHot.c.s
.PHONY : src/proof/fra/fraHot.c.s

src/proof/fra/fraImp.o: src/proof/fra/fraImp.c.o

.PHONY : src/proof/fra/fraImp.o

# target to build an object file
src/proof/fra/fraImp.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraImp.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraImp.c.o
.PHONY : src/proof/fra/fraImp.c.o

src/proof/fra/fraImp.i: src/proof/fra/fraImp.c.i

.PHONY : src/proof/fra/fraImp.i

# target to preprocess a source file
src/proof/fra/fraImp.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraImp.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraImp.c.i
.PHONY : src/proof/fra/fraImp.c.i

src/proof/fra/fraImp.s: src/proof/fra/fraImp.c.s

.PHONY : src/proof/fra/fraImp.s

# target to generate assembly for a file
src/proof/fra/fraImp.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraImp.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraImp.c.s
.PHONY : src/proof/fra/fraImp.c.s

src/proof/fra/fraInd.o: src/proof/fra/fraInd.c.o

.PHONY : src/proof/fra/fraInd.o

# target to build an object file
src/proof/fra/fraInd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraInd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraInd.c.o
.PHONY : src/proof/fra/fraInd.c.o

src/proof/fra/fraInd.i: src/proof/fra/fraInd.c.i

.PHONY : src/proof/fra/fraInd.i

# target to preprocess a source file
src/proof/fra/fraInd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraInd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraInd.c.i
.PHONY : src/proof/fra/fraInd.c.i

src/proof/fra/fraInd.s: src/proof/fra/fraInd.c.s

.PHONY : src/proof/fra/fraInd.s

# target to generate assembly for a file
src/proof/fra/fraInd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraInd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraInd.c.s
.PHONY : src/proof/fra/fraInd.c.s

src/proof/fra/fraIndVer.o: src/proof/fra/fraIndVer.c.o

.PHONY : src/proof/fra/fraIndVer.o

# target to build an object file
src/proof/fra/fraIndVer.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraIndVer.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraIndVer.c.o
.PHONY : src/proof/fra/fraIndVer.c.o

src/proof/fra/fraIndVer.i: src/proof/fra/fraIndVer.c.i

.PHONY : src/proof/fra/fraIndVer.i

# target to preprocess a source file
src/proof/fra/fraIndVer.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraIndVer.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraIndVer.c.i
.PHONY : src/proof/fra/fraIndVer.c.i

src/proof/fra/fraIndVer.s: src/proof/fra/fraIndVer.c.s

.PHONY : src/proof/fra/fraIndVer.s

# target to generate assembly for a file
src/proof/fra/fraIndVer.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraIndVer.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraIndVer.c.s
.PHONY : src/proof/fra/fraIndVer.c.s

src/proof/fra/fraLcr.o: src/proof/fra/fraLcr.c.o

.PHONY : src/proof/fra/fraLcr.o

# target to build an object file
src/proof/fra/fraLcr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraLcr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraLcr.c.o
.PHONY : src/proof/fra/fraLcr.c.o

src/proof/fra/fraLcr.i: src/proof/fra/fraLcr.c.i

.PHONY : src/proof/fra/fraLcr.i

# target to preprocess a source file
src/proof/fra/fraLcr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraLcr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraLcr.c.i
.PHONY : src/proof/fra/fraLcr.c.i

src/proof/fra/fraLcr.s: src/proof/fra/fraLcr.c.s

.PHONY : src/proof/fra/fraLcr.s

# target to generate assembly for a file
src/proof/fra/fraLcr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraLcr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraLcr.c.s
.PHONY : src/proof/fra/fraLcr.c.s

src/proof/fra/fraMan.o: src/proof/fra/fraMan.c.o

.PHONY : src/proof/fra/fraMan.o

# target to build an object file
src/proof/fra/fraMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraMan.c.o
.PHONY : src/proof/fra/fraMan.c.o

src/proof/fra/fraMan.i: src/proof/fra/fraMan.c.i

.PHONY : src/proof/fra/fraMan.i

# target to preprocess a source file
src/proof/fra/fraMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraMan.c.i
.PHONY : src/proof/fra/fraMan.c.i

src/proof/fra/fraMan.s: src/proof/fra/fraMan.c.s

.PHONY : src/proof/fra/fraMan.s

# target to generate assembly for a file
src/proof/fra/fraMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraMan.c.s
.PHONY : src/proof/fra/fraMan.c.s

src/proof/fra/fraPart.o: src/proof/fra/fraPart.c.o

.PHONY : src/proof/fra/fraPart.o

# target to build an object file
src/proof/fra/fraPart.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraPart.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraPart.c.o
.PHONY : src/proof/fra/fraPart.c.o

src/proof/fra/fraPart.i: src/proof/fra/fraPart.c.i

.PHONY : src/proof/fra/fraPart.i

# target to preprocess a source file
src/proof/fra/fraPart.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraPart.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraPart.c.i
.PHONY : src/proof/fra/fraPart.c.i

src/proof/fra/fraPart.s: src/proof/fra/fraPart.c.s

.PHONY : src/proof/fra/fraPart.s

# target to generate assembly for a file
src/proof/fra/fraPart.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraPart.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraPart.c.s
.PHONY : src/proof/fra/fraPart.c.s

src/proof/fra/fraSat.o: src/proof/fra/fraSat.c.o

.PHONY : src/proof/fra/fraSat.o

# target to build an object file
src/proof/fra/fraSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraSat.c.o
.PHONY : src/proof/fra/fraSat.c.o

src/proof/fra/fraSat.i: src/proof/fra/fraSat.c.i

.PHONY : src/proof/fra/fraSat.i

# target to preprocess a source file
src/proof/fra/fraSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraSat.c.i
.PHONY : src/proof/fra/fraSat.c.i

src/proof/fra/fraSat.s: src/proof/fra/fraSat.c.s

.PHONY : src/proof/fra/fraSat.s

# target to generate assembly for a file
src/proof/fra/fraSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraSat.c.s
.PHONY : src/proof/fra/fraSat.c.s

src/proof/fra/fraSec.o: src/proof/fra/fraSec.c.o

.PHONY : src/proof/fra/fraSec.o

# target to build an object file
src/proof/fra/fraSec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraSec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraSec.c.o
.PHONY : src/proof/fra/fraSec.c.o

src/proof/fra/fraSec.i: src/proof/fra/fraSec.c.i

.PHONY : src/proof/fra/fraSec.i

# target to preprocess a source file
src/proof/fra/fraSec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraSec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraSec.c.i
.PHONY : src/proof/fra/fraSec.c.i

src/proof/fra/fraSec.s: src/proof/fra/fraSec.c.s

.PHONY : src/proof/fra/fraSec.s

# target to generate assembly for a file
src/proof/fra/fraSec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraSec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraSec.c.s
.PHONY : src/proof/fra/fraSec.c.s

src/proof/fra/fraSim.o: src/proof/fra/fraSim.c.o

.PHONY : src/proof/fra/fraSim.o

# target to build an object file
src/proof/fra/fraSim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraSim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraSim.c.o
.PHONY : src/proof/fra/fraSim.c.o

src/proof/fra/fraSim.i: src/proof/fra/fraSim.c.i

.PHONY : src/proof/fra/fraSim.i

# target to preprocess a source file
src/proof/fra/fraSim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraSim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraSim.c.i
.PHONY : src/proof/fra/fraSim.c.i

src/proof/fra/fraSim.s: src/proof/fra/fraSim.c.s

.PHONY : src/proof/fra/fraSim.s

# target to generate assembly for a file
src/proof/fra/fraSim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fra/fraSim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fra/fraSim.c.s
.PHONY : src/proof/fra/fraSim.c.s

src/proof/fraig/fraigApi.o: src/proof/fraig/fraigApi.c.o

.PHONY : src/proof/fraig/fraigApi.o

# target to build an object file
src/proof/fraig/fraigApi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigApi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigApi.c.o
.PHONY : src/proof/fraig/fraigApi.c.o

src/proof/fraig/fraigApi.i: src/proof/fraig/fraigApi.c.i

.PHONY : src/proof/fraig/fraigApi.i

# target to preprocess a source file
src/proof/fraig/fraigApi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigApi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigApi.c.i
.PHONY : src/proof/fraig/fraigApi.c.i

src/proof/fraig/fraigApi.s: src/proof/fraig/fraigApi.c.s

.PHONY : src/proof/fraig/fraigApi.s

# target to generate assembly for a file
src/proof/fraig/fraigApi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigApi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigApi.c.s
.PHONY : src/proof/fraig/fraigApi.c.s

src/proof/fraig/fraigCanon.o: src/proof/fraig/fraigCanon.c.o

.PHONY : src/proof/fraig/fraigCanon.o

# target to build an object file
src/proof/fraig/fraigCanon.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigCanon.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigCanon.c.o
.PHONY : src/proof/fraig/fraigCanon.c.o

src/proof/fraig/fraigCanon.i: src/proof/fraig/fraigCanon.c.i

.PHONY : src/proof/fraig/fraigCanon.i

# target to preprocess a source file
src/proof/fraig/fraigCanon.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigCanon.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigCanon.c.i
.PHONY : src/proof/fraig/fraigCanon.c.i

src/proof/fraig/fraigCanon.s: src/proof/fraig/fraigCanon.c.s

.PHONY : src/proof/fraig/fraigCanon.s

# target to generate assembly for a file
src/proof/fraig/fraigCanon.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigCanon.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigCanon.c.s
.PHONY : src/proof/fraig/fraigCanon.c.s

src/proof/fraig/fraigFanout.o: src/proof/fraig/fraigFanout.c.o

.PHONY : src/proof/fraig/fraigFanout.o

# target to build an object file
src/proof/fraig/fraigFanout.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigFanout.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigFanout.c.o
.PHONY : src/proof/fraig/fraigFanout.c.o

src/proof/fraig/fraigFanout.i: src/proof/fraig/fraigFanout.c.i

.PHONY : src/proof/fraig/fraigFanout.i

# target to preprocess a source file
src/proof/fraig/fraigFanout.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigFanout.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigFanout.c.i
.PHONY : src/proof/fraig/fraigFanout.c.i

src/proof/fraig/fraigFanout.s: src/proof/fraig/fraigFanout.c.s

.PHONY : src/proof/fraig/fraigFanout.s

# target to generate assembly for a file
src/proof/fraig/fraigFanout.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigFanout.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigFanout.c.s
.PHONY : src/proof/fraig/fraigFanout.c.s

src/proof/fraig/fraigFeed.o: src/proof/fraig/fraigFeed.c.o

.PHONY : src/proof/fraig/fraigFeed.o

# target to build an object file
src/proof/fraig/fraigFeed.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigFeed.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigFeed.c.o
.PHONY : src/proof/fraig/fraigFeed.c.o

src/proof/fraig/fraigFeed.i: src/proof/fraig/fraigFeed.c.i

.PHONY : src/proof/fraig/fraigFeed.i

# target to preprocess a source file
src/proof/fraig/fraigFeed.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigFeed.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigFeed.c.i
.PHONY : src/proof/fraig/fraigFeed.c.i

src/proof/fraig/fraigFeed.s: src/proof/fraig/fraigFeed.c.s

.PHONY : src/proof/fraig/fraigFeed.s

# target to generate assembly for a file
src/proof/fraig/fraigFeed.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigFeed.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigFeed.c.s
.PHONY : src/proof/fraig/fraigFeed.c.s

src/proof/fraig/fraigMan.o: src/proof/fraig/fraigMan.c.o

.PHONY : src/proof/fraig/fraigMan.o

# target to build an object file
src/proof/fraig/fraigMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigMan.c.o
.PHONY : src/proof/fraig/fraigMan.c.o

src/proof/fraig/fraigMan.i: src/proof/fraig/fraigMan.c.i

.PHONY : src/proof/fraig/fraigMan.i

# target to preprocess a source file
src/proof/fraig/fraigMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigMan.c.i
.PHONY : src/proof/fraig/fraigMan.c.i

src/proof/fraig/fraigMan.s: src/proof/fraig/fraigMan.c.s

.PHONY : src/proof/fraig/fraigMan.s

# target to generate assembly for a file
src/proof/fraig/fraigMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigMan.c.s
.PHONY : src/proof/fraig/fraigMan.c.s

src/proof/fraig/fraigMem.o: src/proof/fraig/fraigMem.c.o

.PHONY : src/proof/fraig/fraigMem.o

# target to build an object file
src/proof/fraig/fraigMem.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigMem.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigMem.c.o
.PHONY : src/proof/fraig/fraigMem.c.o

src/proof/fraig/fraigMem.i: src/proof/fraig/fraigMem.c.i

.PHONY : src/proof/fraig/fraigMem.i

# target to preprocess a source file
src/proof/fraig/fraigMem.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigMem.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigMem.c.i
.PHONY : src/proof/fraig/fraigMem.c.i

src/proof/fraig/fraigMem.s: src/proof/fraig/fraigMem.c.s

.PHONY : src/proof/fraig/fraigMem.s

# target to generate assembly for a file
src/proof/fraig/fraigMem.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigMem.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigMem.c.s
.PHONY : src/proof/fraig/fraigMem.c.s

src/proof/fraig/fraigNode.o: src/proof/fraig/fraigNode.c.o

.PHONY : src/proof/fraig/fraigNode.o

# target to build an object file
src/proof/fraig/fraigNode.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigNode.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigNode.c.o
.PHONY : src/proof/fraig/fraigNode.c.o

src/proof/fraig/fraigNode.i: src/proof/fraig/fraigNode.c.i

.PHONY : src/proof/fraig/fraigNode.i

# target to preprocess a source file
src/proof/fraig/fraigNode.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigNode.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigNode.c.i
.PHONY : src/proof/fraig/fraigNode.c.i

src/proof/fraig/fraigNode.s: src/proof/fraig/fraigNode.c.s

.PHONY : src/proof/fraig/fraigNode.s

# target to generate assembly for a file
src/proof/fraig/fraigNode.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigNode.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigNode.c.s
.PHONY : src/proof/fraig/fraigNode.c.s

src/proof/fraig/fraigPrime.o: src/proof/fraig/fraigPrime.c.o

.PHONY : src/proof/fraig/fraigPrime.o

# target to build an object file
src/proof/fraig/fraigPrime.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigPrime.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigPrime.c.o
.PHONY : src/proof/fraig/fraigPrime.c.o

src/proof/fraig/fraigPrime.i: src/proof/fraig/fraigPrime.c.i

.PHONY : src/proof/fraig/fraigPrime.i

# target to preprocess a source file
src/proof/fraig/fraigPrime.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigPrime.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigPrime.c.i
.PHONY : src/proof/fraig/fraigPrime.c.i

src/proof/fraig/fraigPrime.s: src/proof/fraig/fraigPrime.c.s

.PHONY : src/proof/fraig/fraigPrime.s

# target to generate assembly for a file
src/proof/fraig/fraigPrime.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigPrime.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigPrime.c.s
.PHONY : src/proof/fraig/fraigPrime.c.s

src/proof/fraig/fraigSat.o: src/proof/fraig/fraigSat.c.o

.PHONY : src/proof/fraig/fraigSat.o

# target to build an object file
src/proof/fraig/fraigSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigSat.c.o
.PHONY : src/proof/fraig/fraigSat.c.o

src/proof/fraig/fraigSat.i: src/proof/fraig/fraigSat.c.i

.PHONY : src/proof/fraig/fraigSat.i

# target to preprocess a source file
src/proof/fraig/fraigSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigSat.c.i
.PHONY : src/proof/fraig/fraigSat.c.i

src/proof/fraig/fraigSat.s: src/proof/fraig/fraigSat.c.s

.PHONY : src/proof/fraig/fraigSat.s

# target to generate assembly for a file
src/proof/fraig/fraigSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigSat.c.s
.PHONY : src/proof/fraig/fraigSat.c.s

src/proof/fraig/fraigTable.o: src/proof/fraig/fraigTable.c.o

.PHONY : src/proof/fraig/fraigTable.o

# target to build an object file
src/proof/fraig/fraigTable.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigTable.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigTable.c.o
.PHONY : src/proof/fraig/fraigTable.c.o

src/proof/fraig/fraigTable.i: src/proof/fraig/fraigTable.c.i

.PHONY : src/proof/fraig/fraigTable.i

# target to preprocess a source file
src/proof/fraig/fraigTable.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigTable.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigTable.c.i
.PHONY : src/proof/fraig/fraigTable.c.i

src/proof/fraig/fraigTable.s: src/proof/fraig/fraigTable.c.s

.PHONY : src/proof/fraig/fraigTable.s

# target to generate assembly for a file
src/proof/fraig/fraigTable.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigTable.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigTable.c.s
.PHONY : src/proof/fraig/fraigTable.c.s

src/proof/fraig/fraigUtil.o: src/proof/fraig/fraigUtil.c.o

.PHONY : src/proof/fraig/fraigUtil.o

# target to build an object file
src/proof/fraig/fraigUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigUtil.c.o
.PHONY : src/proof/fraig/fraigUtil.c.o

src/proof/fraig/fraigUtil.i: src/proof/fraig/fraigUtil.c.i

.PHONY : src/proof/fraig/fraigUtil.i

# target to preprocess a source file
src/proof/fraig/fraigUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigUtil.c.i
.PHONY : src/proof/fraig/fraigUtil.c.i

src/proof/fraig/fraigUtil.s: src/proof/fraig/fraigUtil.c.s

.PHONY : src/proof/fraig/fraigUtil.s

# target to generate assembly for a file
src/proof/fraig/fraigUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigUtil.c.s
.PHONY : src/proof/fraig/fraigUtil.c.s

src/proof/fraig/fraigVec.o: src/proof/fraig/fraigVec.c.o

.PHONY : src/proof/fraig/fraigVec.o

# target to build an object file
src/proof/fraig/fraigVec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigVec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigVec.c.o
.PHONY : src/proof/fraig/fraigVec.c.o

src/proof/fraig/fraigVec.i: src/proof/fraig/fraigVec.c.i

.PHONY : src/proof/fraig/fraigVec.i

# target to preprocess a source file
src/proof/fraig/fraigVec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigVec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigVec.c.i
.PHONY : src/proof/fraig/fraigVec.c.i

src/proof/fraig/fraigVec.s: src/proof/fraig/fraigVec.c.s

.PHONY : src/proof/fraig/fraigVec.s

# target to generate assembly for a file
src/proof/fraig/fraigVec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/fraig/fraigVec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/fraig/fraigVec.c.s
.PHONY : src/proof/fraig/fraigVec.c.s

src/proof/int/intCheck.o: src/proof/int/intCheck.c.o

.PHONY : src/proof/int/intCheck.o

# target to build an object file
src/proof/int/intCheck.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intCheck.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intCheck.c.o
.PHONY : src/proof/int/intCheck.c.o

src/proof/int/intCheck.i: src/proof/int/intCheck.c.i

.PHONY : src/proof/int/intCheck.i

# target to preprocess a source file
src/proof/int/intCheck.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intCheck.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intCheck.c.i
.PHONY : src/proof/int/intCheck.c.i

src/proof/int/intCheck.s: src/proof/int/intCheck.c.s

.PHONY : src/proof/int/intCheck.s

# target to generate assembly for a file
src/proof/int/intCheck.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intCheck.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intCheck.c.s
.PHONY : src/proof/int/intCheck.c.s

src/proof/int/intContain.o: src/proof/int/intContain.c.o

.PHONY : src/proof/int/intContain.o

# target to build an object file
src/proof/int/intContain.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intContain.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intContain.c.o
.PHONY : src/proof/int/intContain.c.o

src/proof/int/intContain.i: src/proof/int/intContain.c.i

.PHONY : src/proof/int/intContain.i

# target to preprocess a source file
src/proof/int/intContain.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intContain.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intContain.c.i
.PHONY : src/proof/int/intContain.c.i

src/proof/int/intContain.s: src/proof/int/intContain.c.s

.PHONY : src/proof/int/intContain.s

# target to generate assembly for a file
src/proof/int/intContain.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intContain.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intContain.c.s
.PHONY : src/proof/int/intContain.c.s

src/proof/int/intCore.o: src/proof/int/intCore.c.o

.PHONY : src/proof/int/intCore.o

# target to build an object file
src/proof/int/intCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intCore.c.o
.PHONY : src/proof/int/intCore.c.o

src/proof/int/intCore.i: src/proof/int/intCore.c.i

.PHONY : src/proof/int/intCore.i

# target to preprocess a source file
src/proof/int/intCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intCore.c.i
.PHONY : src/proof/int/intCore.c.i

src/proof/int/intCore.s: src/proof/int/intCore.c.s

.PHONY : src/proof/int/intCore.s

# target to generate assembly for a file
src/proof/int/intCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intCore.c.s
.PHONY : src/proof/int/intCore.c.s

src/proof/int/intCtrex.o: src/proof/int/intCtrex.c.o

.PHONY : src/proof/int/intCtrex.o

# target to build an object file
src/proof/int/intCtrex.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intCtrex.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intCtrex.c.o
.PHONY : src/proof/int/intCtrex.c.o

src/proof/int/intCtrex.i: src/proof/int/intCtrex.c.i

.PHONY : src/proof/int/intCtrex.i

# target to preprocess a source file
src/proof/int/intCtrex.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intCtrex.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intCtrex.c.i
.PHONY : src/proof/int/intCtrex.c.i

src/proof/int/intCtrex.s: src/proof/int/intCtrex.c.s

.PHONY : src/proof/int/intCtrex.s

# target to generate assembly for a file
src/proof/int/intCtrex.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intCtrex.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intCtrex.c.s
.PHONY : src/proof/int/intCtrex.c.s

src/proof/int/intDup.o: src/proof/int/intDup.c.o

.PHONY : src/proof/int/intDup.o

# target to build an object file
src/proof/int/intDup.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intDup.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intDup.c.o
.PHONY : src/proof/int/intDup.c.o

src/proof/int/intDup.i: src/proof/int/intDup.c.i

.PHONY : src/proof/int/intDup.i

# target to preprocess a source file
src/proof/int/intDup.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intDup.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intDup.c.i
.PHONY : src/proof/int/intDup.c.i

src/proof/int/intDup.s: src/proof/int/intDup.c.s

.PHONY : src/proof/int/intDup.s

# target to generate assembly for a file
src/proof/int/intDup.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intDup.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intDup.c.s
.PHONY : src/proof/int/intDup.c.s

src/proof/int/intFrames.o: src/proof/int/intFrames.c.o

.PHONY : src/proof/int/intFrames.o

# target to build an object file
src/proof/int/intFrames.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intFrames.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intFrames.c.o
.PHONY : src/proof/int/intFrames.c.o

src/proof/int/intFrames.i: src/proof/int/intFrames.c.i

.PHONY : src/proof/int/intFrames.i

# target to preprocess a source file
src/proof/int/intFrames.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intFrames.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intFrames.c.i
.PHONY : src/proof/int/intFrames.c.i

src/proof/int/intFrames.s: src/proof/int/intFrames.c.s

.PHONY : src/proof/int/intFrames.s

# target to generate assembly for a file
src/proof/int/intFrames.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intFrames.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intFrames.c.s
.PHONY : src/proof/int/intFrames.c.s

src/proof/int/intInter.o: src/proof/int/intInter.c.o

.PHONY : src/proof/int/intInter.o

# target to build an object file
src/proof/int/intInter.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intInter.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intInter.c.o
.PHONY : src/proof/int/intInter.c.o

src/proof/int/intInter.i: src/proof/int/intInter.c.i

.PHONY : src/proof/int/intInter.i

# target to preprocess a source file
src/proof/int/intInter.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intInter.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intInter.c.i
.PHONY : src/proof/int/intInter.c.i

src/proof/int/intInter.s: src/proof/int/intInter.c.s

.PHONY : src/proof/int/intInter.s

# target to generate assembly for a file
src/proof/int/intInter.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intInter.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intInter.c.s
.PHONY : src/proof/int/intInter.c.s

src/proof/int/intM114.o: src/proof/int/intM114.c.o

.PHONY : src/proof/int/intM114.o

# target to build an object file
src/proof/int/intM114.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intM114.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intM114.c.o
.PHONY : src/proof/int/intM114.c.o

src/proof/int/intM114.i: src/proof/int/intM114.c.i

.PHONY : src/proof/int/intM114.i

# target to preprocess a source file
src/proof/int/intM114.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intM114.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intM114.c.i
.PHONY : src/proof/int/intM114.c.i

src/proof/int/intM114.s: src/proof/int/intM114.c.s

.PHONY : src/proof/int/intM114.s

# target to generate assembly for a file
src/proof/int/intM114.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intM114.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intM114.c.s
.PHONY : src/proof/int/intM114.c.s

src/proof/int/intMan.o: src/proof/int/intMan.c.o

.PHONY : src/proof/int/intMan.o

# target to build an object file
src/proof/int/intMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intMan.c.o
.PHONY : src/proof/int/intMan.c.o

src/proof/int/intMan.i: src/proof/int/intMan.c.i

.PHONY : src/proof/int/intMan.i

# target to preprocess a source file
src/proof/int/intMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intMan.c.i
.PHONY : src/proof/int/intMan.c.i

src/proof/int/intMan.s: src/proof/int/intMan.c.s

.PHONY : src/proof/int/intMan.s

# target to generate assembly for a file
src/proof/int/intMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intMan.c.s
.PHONY : src/proof/int/intMan.c.s

src/proof/int/intUtil.o: src/proof/int/intUtil.c.o

.PHONY : src/proof/int/intUtil.o

# target to build an object file
src/proof/int/intUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intUtil.c.o
.PHONY : src/proof/int/intUtil.c.o

src/proof/int/intUtil.i: src/proof/int/intUtil.c.i

.PHONY : src/proof/int/intUtil.i

# target to preprocess a source file
src/proof/int/intUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intUtil.c.i
.PHONY : src/proof/int/intUtil.c.i

src/proof/int/intUtil.s: src/proof/int/intUtil.c.s

.PHONY : src/proof/int/intUtil.s

# target to generate assembly for a file
src/proof/int/intUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/int/intUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/int/intUtil.c.s
.PHONY : src/proof/int/intUtil.c.s

src/proof/live/arenaViolation.o: src/proof/live/arenaViolation.c.o

.PHONY : src/proof/live/arenaViolation.o

# target to build an object file
src/proof/live/arenaViolation.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/arenaViolation.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/arenaViolation.c.o
.PHONY : src/proof/live/arenaViolation.c.o

src/proof/live/arenaViolation.i: src/proof/live/arenaViolation.c.i

.PHONY : src/proof/live/arenaViolation.i

# target to preprocess a source file
src/proof/live/arenaViolation.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/arenaViolation.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/arenaViolation.c.i
.PHONY : src/proof/live/arenaViolation.c.i

src/proof/live/arenaViolation.s: src/proof/live/arenaViolation.c.s

.PHONY : src/proof/live/arenaViolation.s

# target to generate assembly for a file
src/proof/live/arenaViolation.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/arenaViolation.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/arenaViolation.c.s
.PHONY : src/proof/live/arenaViolation.c.s

src/proof/live/combination.o: src/proof/live/combination.c.o

.PHONY : src/proof/live/combination.o

# target to build an object file
src/proof/live/combination.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/combination.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/combination.c.o
.PHONY : src/proof/live/combination.c.o

src/proof/live/combination.i: src/proof/live/combination.c.i

.PHONY : src/proof/live/combination.i

# target to preprocess a source file
src/proof/live/combination.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/combination.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/combination.c.i
.PHONY : src/proof/live/combination.c.i

src/proof/live/combination.s: src/proof/live/combination.c.s

.PHONY : src/proof/live/combination.s

# target to generate assembly for a file
src/proof/live/combination.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/combination.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/combination.c.s
.PHONY : src/proof/live/combination.c.s

src/proof/live/disjunctiveMonotone.o: src/proof/live/disjunctiveMonotone.c.o

.PHONY : src/proof/live/disjunctiveMonotone.o

# target to build an object file
src/proof/live/disjunctiveMonotone.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/disjunctiveMonotone.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/disjunctiveMonotone.c.o
.PHONY : src/proof/live/disjunctiveMonotone.c.o

src/proof/live/disjunctiveMonotone.i: src/proof/live/disjunctiveMonotone.c.i

.PHONY : src/proof/live/disjunctiveMonotone.i

# target to preprocess a source file
src/proof/live/disjunctiveMonotone.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/disjunctiveMonotone.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/disjunctiveMonotone.c.i
.PHONY : src/proof/live/disjunctiveMonotone.c.i

src/proof/live/disjunctiveMonotone.s: src/proof/live/disjunctiveMonotone.c.s

.PHONY : src/proof/live/disjunctiveMonotone.s

# target to generate assembly for a file
src/proof/live/disjunctiveMonotone.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/disjunctiveMonotone.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/disjunctiveMonotone.c.s
.PHONY : src/proof/live/disjunctiveMonotone.c.s

src/proof/live/kLiveConstraints.o: src/proof/live/kLiveConstraints.c.o

.PHONY : src/proof/live/kLiveConstraints.o

# target to build an object file
src/proof/live/kLiveConstraints.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/kLiveConstraints.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/kLiveConstraints.c.o
.PHONY : src/proof/live/kLiveConstraints.c.o

src/proof/live/kLiveConstraints.i: src/proof/live/kLiveConstraints.c.i

.PHONY : src/proof/live/kLiveConstraints.i

# target to preprocess a source file
src/proof/live/kLiveConstraints.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/kLiveConstraints.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/kLiveConstraints.c.i
.PHONY : src/proof/live/kLiveConstraints.c.i

src/proof/live/kLiveConstraints.s: src/proof/live/kLiveConstraints.c.s

.PHONY : src/proof/live/kLiveConstraints.s

# target to generate assembly for a file
src/proof/live/kLiveConstraints.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/kLiveConstraints.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/kLiveConstraints.c.s
.PHONY : src/proof/live/kLiveConstraints.c.s

src/proof/live/kliveness.o: src/proof/live/kliveness.c.o

.PHONY : src/proof/live/kliveness.o

# target to build an object file
src/proof/live/kliveness.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/kliveness.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/kliveness.c.o
.PHONY : src/proof/live/kliveness.c.o

src/proof/live/kliveness.i: src/proof/live/kliveness.c.i

.PHONY : src/proof/live/kliveness.i

# target to preprocess a source file
src/proof/live/kliveness.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/kliveness.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/kliveness.c.i
.PHONY : src/proof/live/kliveness.c.i

src/proof/live/kliveness.s: src/proof/live/kliveness.c.s

.PHONY : src/proof/live/kliveness.s

# target to generate assembly for a file
src/proof/live/kliveness.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/kliveness.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/kliveness.c.s
.PHONY : src/proof/live/kliveness.c.s

src/proof/live/liveness.o: src/proof/live/liveness.c.o

.PHONY : src/proof/live/liveness.o

# target to build an object file
src/proof/live/liveness.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/liveness.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/liveness.c.o
.PHONY : src/proof/live/liveness.c.o

src/proof/live/liveness.i: src/proof/live/liveness.c.i

.PHONY : src/proof/live/liveness.i

# target to preprocess a source file
src/proof/live/liveness.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/liveness.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/liveness.c.i
.PHONY : src/proof/live/liveness.c.i

src/proof/live/liveness.s: src/proof/live/liveness.c.s

.PHONY : src/proof/live/liveness.s

# target to generate assembly for a file
src/proof/live/liveness.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/liveness.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/liveness.c.s
.PHONY : src/proof/live/liveness.c.s

src/proof/live/liveness_sim.o: src/proof/live/liveness_sim.c.o

.PHONY : src/proof/live/liveness_sim.o

# target to build an object file
src/proof/live/liveness_sim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/liveness_sim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/liveness_sim.c.o
.PHONY : src/proof/live/liveness_sim.c.o

src/proof/live/liveness_sim.i: src/proof/live/liveness_sim.c.i

.PHONY : src/proof/live/liveness_sim.i

# target to preprocess a source file
src/proof/live/liveness_sim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/liveness_sim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/liveness_sim.c.i
.PHONY : src/proof/live/liveness_sim.c.i

src/proof/live/liveness_sim.s: src/proof/live/liveness_sim.c.s

.PHONY : src/proof/live/liveness_sim.s

# target to generate assembly for a file
src/proof/live/liveness_sim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/liveness_sim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/liveness_sim.c.s
.PHONY : src/proof/live/liveness_sim.c.s

src/proof/live/ltl_parser.o: src/proof/live/ltl_parser.c.o

.PHONY : src/proof/live/ltl_parser.o

# target to build an object file
src/proof/live/ltl_parser.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/ltl_parser.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/ltl_parser.c.o
.PHONY : src/proof/live/ltl_parser.c.o

src/proof/live/ltl_parser.i: src/proof/live/ltl_parser.c.i

.PHONY : src/proof/live/ltl_parser.i

# target to preprocess a source file
src/proof/live/ltl_parser.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/ltl_parser.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/ltl_parser.c.i
.PHONY : src/proof/live/ltl_parser.c.i

src/proof/live/ltl_parser.s: src/proof/live/ltl_parser.c.s

.PHONY : src/proof/live/ltl_parser.s

# target to generate assembly for a file
src/proof/live/ltl_parser.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/ltl_parser.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/ltl_parser.c.s
.PHONY : src/proof/live/ltl_parser.c.s

src/proof/live/monotone.o: src/proof/live/monotone.c.o

.PHONY : src/proof/live/monotone.o

# target to build an object file
src/proof/live/monotone.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/monotone.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/monotone.c.o
.PHONY : src/proof/live/monotone.c.o

src/proof/live/monotone.i: src/proof/live/monotone.c.i

.PHONY : src/proof/live/monotone.i

# target to preprocess a source file
src/proof/live/monotone.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/monotone.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/monotone.c.i
.PHONY : src/proof/live/monotone.c.i

src/proof/live/monotone.s: src/proof/live/monotone.c.s

.PHONY : src/proof/live/monotone.s

# target to generate assembly for a file
src/proof/live/monotone.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/live/monotone.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/live/monotone.c.s
.PHONY : src/proof/live/monotone.c.s

src/proof/pdr/pdrCnf.o: src/proof/pdr/pdrCnf.c.o

.PHONY : src/proof/pdr/pdrCnf.o

# target to build an object file
src/proof/pdr/pdrCnf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrCnf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrCnf.c.o
.PHONY : src/proof/pdr/pdrCnf.c.o

src/proof/pdr/pdrCnf.i: src/proof/pdr/pdrCnf.c.i

.PHONY : src/proof/pdr/pdrCnf.i

# target to preprocess a source file
src/proof/pdr/pdrCnf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrCnf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrCnf.c.i
.PHONY : src/proof/pdr/pdrCnf.c.i

src/proof/pdr/pdrCnf.s: src/proof/pdr/pdrCnf.c.s

.PHONY : src/proof/pdr/pdrCnf.s

# target to generate assembly for a file
src/proof/pdr/pdrCnf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrCnf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrCnf.c.s
.PHONY : src/proof/pdr/pdrCnf.c.s

src/proof/pdr/pdrCore.o: src/proof/pdr/pdrCore.c.o

.PHONY : src/proof/pdr/pdrCore.o

# target to build an object file
src/proof/pdr/pdrCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrCore.c.o
.PHONY : src/proof/pdr/pdrCore.c.o

src/proof/pdr/pdrCore.i: src/proof/pdr/pdrCore.c.i

.PHONY : src/proof/pdr/pdrCore.i

# target to preprocess a source file
src/proof/pdr/pdrCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrCore.c.i
.PHONY : src/proof/pdr/pdrCore.c.i

src/proof/pdr/pdrCore.s: src/proof/pdr/pdrCore.c.s

.PHONY : src/proof/pdr/pdrCore.s

# target to generate assembly for a file
src/proof/pdr/pdrCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrCore.c.s
.PHONY : src/proof/pdr/pdrCore.c.s

src/proof/pdr/pdrIncr.o: src/proof/pdr/pdrIncr.c.o

.PHONY : src/proof/pdr/pdrIncr.o

# target to build an object file
src/proof/pdr/pdrIncr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrIncr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrIncr.c.o
.PHONY : src/proof/pdr/pdrIncr.c.o

src/proof/pdr/pdrIncr.i: src/proof/pdr/pdrIncr.c.i

.PHONY : src/proof/pdr/pdrIncr.i

# target to preprocess a source file
src/proof/pdr/pdrIncr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrIncr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrIncr.c.i
.PHONY : src/proof/pdr/pdrIncr.c.i

src/proof/pdr/pdrIncr.s: src/proof/pdr/pdrIncr.c.s

.PHONY : src/proof/pdr/pdrIncr.s

# target to generate assembly for a file
src/proof/pdr/pdrIncr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrIncr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrIncr.c.s
.PHONY : src/proof/pdr/pdrIncr.c.s

src/proof/pdr/pdrInv.o: src/proof/pdr/pdrInv.c.o

.PHONY : src/proof/pdr/pdrInv.o

# target to build an object file
src/proof/pdr/pdrInv.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrInv.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrInv.c.o
.PHONY : src/proof/pdr/pdrInv.c.o

src/proof/pdr/pdrInv.i: src/proof/pdr/pdrInv.c.i

.PHONY : src/proof/pdr/pdrInv.i

# target to preprocess a source file
src/proof/pdr/pdrInv.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrInv.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrInv.c.i
.PHONY : src/proof/pdr/pdrInv.c.i

src/proof/pdr/pdrInv.s: src/proof/pdr/pdrInv.c.s

.PHONY : src/proof/pdr/pdrInv.s

# target to generate assembly for a file
src/proof/pdr/pdrInv.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrInv.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrInv.c.s
.PHONY : src/proof/pdr/pdrInv.c.s

src/proof/pdr/pdrMan.o: src/proof/pdr/pdrMan.c.o

.PHONY : src/proof/pdr/pdrMan.o

# target to build an object file
src/proof/pdr/pdrMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrMan.c.o
.PHONY : src/proof/pdr/pdrMan.c.o

src/proof/pdr/pdrMan.i: src/proof/pdr/pdrMan.c.i

.PHONY : src/proof/pdr/pdrMan.i

# target to preprocess a source file
src/proof/pdr/pdrMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrMan.c.i
.PHONY : src/proof/pdr/pdrMan.c.i

src/proof/pdr/pdrMan.s: src/proof/pdr/pdrMan.c.s

.PHONY : src/proof/pdr/pdrMan.s

# target to generate assembly for a file
src/proof/pdr/pdrMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrMan.c.s
.PHONY : src/proof/pdr/pdrMan.c.s

src/proof/pdr/pdrSat.o: src/proof/pdr/pdrSat.c.o

.PHONY : src/proof/pdr/pdrSat.o

# target to build an object file
src/proof/pdr/pdrSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrSat.c.o
.PHONY : src/proof/pdr/pdrSat.c.o

src/proof/pdr/pdrSat.i: src/proof/pdr/pdrSat.c.i

.PHONY : src/proof/pdr/pdrSat.i

# target to preprocess a source file
src/proof/pdr/pdrSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrSat.c.i
.PHONY : src/proof/pdr/pdrSat.c.i

src/proof/pdr/pdrSat.s: src/proof/pdr/pdrSat.c.s

.PHONY : src/proof/pdr/pdrSat.s

# target to generate assembly for a file
src/proof/pdr/pdrSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrSat.c.s
.PHONY : src/proof/pdr/pdrSat.c.s

src/proof/pdr/pdrTsim.o: src/proof/pdr/pdrTsim.c.o

.PHONY : src/proof/pdr/pdrTsim.o

# target to build an object file
src/proof/pdr/pdrTsim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrTsim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrTsim.c.o
.PHONY : src/proof/pdr/pdrTsim.c.o

src/proof/pdr/pdrTsim.i: src/proof/pdr/pdrTsim.c.i

.PHONY : src/proof/pdr/pdrTsim.i

# target to preprocess a source file
src/proof/pdr/pdrTsim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrTsim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrTsim.c.i
.PHONY : src/proof/pdr/pdrTsim.c.i

src/proof/pdr/pdrTsim.s: src/proof/pdr/pdrTsim.c.s

.PHONY : src/proof/pdr/pdrTsim.s

# target to generate assembly for a file
src/proof/pdr/pdrTsim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrTsim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrTsim.c.s
.PHONY : src/proof/pdr/pdrTsim.c.s

src/proof/pdr/pdrTsim2.o: src/proof/pdr/pdrTsim2.c.o

.PHONY : src/proof/pdr/pdrTsim2.o

# target to build an object file
src/proof/pdr/pdrTsim2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrTsim2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrTsim2.c.o
.PHONY : src/proof/pdr/pdrTsim2.c.o

src/proof/pdr/pdrTsim2.i: src/proof/pdr/pdrTsim2.c.i

.PHONY : src/proof/pdr/pdrTsim2.i

# target to preprocess a source file
src/proof/pdr/pdrTsim2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrTsim2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrTsim2.c.i
.PHONY : src/proof/pdr/pdrTsim2.c.i

src/proof/pdr/pdrTsim2.s: src/proof/pdr/pdrTsim2.c.s

.PHONY : src/proof/pdr/pdrTsim2.s

# target to generate assembly for a file
src/proof/pdr/pdrTsim2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrTsim2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrTsim2.c.s
.PHONY : src/proof/pdr/pdrTsim2.c.s

src/proof/pdr/pdrTsim3.o: src/proof/pdr/pdrTsim3.c.o

.PHONY : src/proof/pdr/pdrTsim3.o

# target to build an object file
src/proof/pdr/pdrTsim3.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrTsim3.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrTsim3.c.o
.PHONY : src/proof/pdr/pdrTsim3.c.o

src/proof/pdr/pdrTsim3.i: src/proof/pdr/pdrTsim3.c.i

.PHONY : src/proof/pdr/pdrTsim3.i

# target to preprocess a source file
src/proof/pdr/pdrTsim3.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrTsim3.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrTsim3.c.i
.PHONY : src/proof/pdr/pdrTsim3.c.i

src/proof/pdr/pdrTsim3.s: src/proof/pdr/pdrTsim3.c.s

.PHONY : src/proof/pdr/pdrTsim3.s

# target to generate assembly for a file
src/proof/pdr/pdrTsim3.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrTsim3.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrTsim3.c.s
.PHONY : src/proof/pdr/pdrTsim3.c.s

src/proof/pdr/pdrUtil.o: src/proof/pdr/pdrUtil.c.o

.PHONY : src/proof/pdr/pdrUtil.o

# target to build an object file
src/proof/pdr/pdrUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrUtil.c.o
.PHONY : src/proof/pdr/pdrUtil.c.o

src/proof/pdr/pdrUtil.i: src/proof/pdr/pdrUtil.c.i

.PHONY : src/proof/pdr/pdrUtil.i

# target to preprocess a source file
src/proof/pdr/pdrUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrUtil.c.i
.PHONY : src/proof/pdr/pdrUtil.c.i

src/proof/pdr/pdrUtil.s: src/proof/pdr/pdrUtil.c.s

.PHONY : src/proof/pdr/pdrUtil.s

# target to generate assembly for a file
src/proof/pdr/pdrUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/pdr/pdrUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/pdr/pdrUtil.c.s
.PHONY : src/proof/pdr/pdrUtil.c.s

src/proof/ssc/sscClass.o: src/proof/ssc/sscClass.c.o

.PHONY : src/proof/ssc/sscClass.o

# target to build an object file
src/proof/ssc/sscClass.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscClass.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscClass.c.o
.PHONY : src/proof/ssc/sscClass.c.o

src/proof/ssc/sscClass.i: src/proof/ssc/sscClass.c.i

.PHONY : src/proof/ssc/sscClass.i

# target to preprocess a source file
src/proof/ssc/sscClass.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscClass.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscClass.c.i
.PHONY : src/proof/ssc/sscClass.c.i

src/proof/ssc/sscClass.s: src/proof/ssc/sscClass.c.s

.PHONY : src/proof/ssc/sscClass.s

# target to generate assembly for a file
src/proof/ssc/sscClass.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscClass.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscClass.c.s
.PHONY : src/proof/ssc/sscClass.c.s

src/proof/ssc/sscCore.o: src/proof/ssc/sscCore.c.o

.PHONY : src/proof/ssc/sscCore.o

# target to build an object file
src/proof/ssc/sscCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscCore.c.o
.PHONY : src/proof/ssc/sscCore.c.o

src/proof/ssc/sscCore.i: src/proof/ssc/sscCore.c.i

.PHONY : src/proof/ssc/sscCore.i

# target to preprocess a source file
src/proof/ssc/sscCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscCore.c.i
.PHONY : src/proof/ssc/sscCore.c.i

src/proof/ssc/sscCore.s: src/proof/ssc/sscCore.c.s

.PHONY : src/proof/ssc/sscCore.s

# target to generate assembly for a file
src/proof/ssc/sscCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscCore.c.s
.PHONY : src/proof/ssc/sscCore.c.s

src/proof/ssc/sscSat.o: src/proof/ssc/sscSat.c.o

.PHONY : src/proof/ssc/sscSat.o

# target to build an object file
src/proof/ssc/sscSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscSat.c.o
.PHONY : src/proof/ssc/sscSat.c.o

src/proof/ssc/sscSat.i: src/proof/ssc/sscSat.c.i

.PHONY : src/proof/ssc/sscSat.i

# target to preprocess a source file
src/proof/ssc/sscSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscSat.c.i
.PHONY : src/proof/ssc/sscSat.c.i

src/proof/ssc/sscSat.s: src/proof/ssc/sscSat.c.s

.PHONY : src/proof/ssc/sscSat.s

# target to generate assembly for a file
src/proof/ssc/sscSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscSat.c.s
.PHONY : src/proof/ssc/sscSat.c.s

src/proof/ssc/sscSim.o: src/proof/ssc/sscSim.c.o

.PHONY : src/proof/ssc/sscSim.o

# target to build an object file
src/proof/ssc/sscSim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscSim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscSim.c.o
.PHONY : src/proof/ssc/sscSim.c.o

src/proof/ssc/sscSim.i: src/proof/ssc/sscSim.c.i

.PHONY : src/proof/ssc/sscSim.i

# target to preprocess a source file
src/proof/ssc/sscSim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscSim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscSim.c.i
.PHONY : src/proof/ssc/sscSim.c.i

src/proof/ssc/sscSim.s: src/proof/ssc/sscSim.c.s

.PHONY : src/proof/ssc/sscSim.s

# target to generate assembly for a file
src/proof/ssc/sscSim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscSim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscSim.c.s
.PHONY : src/proof/ssc/sscSim.c.s

src/proof/ssc/sscUtil.o: src/proof/ssc/sscUtil.c.o

.PHONY : src/proof/ssc/sscUtil.o

# target to build an object file
src/proof/ssc/sscUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscUtil.c.o
.PHONY : src/proof/ssc/sscUtil.c.o

src/proof/ssc/sscUtil.i: src/proof/ssc/sscUtil.c.i

.PHONY : src/proof/ssc/sscUtil.i

# target to preprocess a source file
src/proof/ssc/sscUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscUtil.c.i
.PHONY : src/proof/ssc/sscUtil.c.i

src/proof/ssc/sscUtil.s: src/proof/ssc/sscUtil.c.s

.PHONY : src/proof/ssc/sscUtil.s

# target to generate assembly for a file
src/proof/ssc/sscUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssc/sscUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssc/sscUtil.c.s
.PHONY : src/proof/ssc/sscUtil.c.s

src/proof/ssw/sswAig.o: src/proof/ssw/sswAig.c.o

.PHONY : src/proof/ssw/sswAig.o

# target to build an object file
src/proof/ssw/sswAig.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswAig.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswAig.c.o
.PHONY : src/proof/ssw/sswAig.c.o

src/proof/ssw/sswAig.i: src/proof/ssw/sswAig.c.i

.PHONY : src/proof/ssw/sswAig.i

# target to preprocess a source file
src/proof/ssw/sswAig.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswAig.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswAig.c.i
.PHONY : src/proof/ssw/sswAig.c.i

src/proof/ssw/sswAig.s: src/proof/ssw/sswAig.c.s

.PHONY : src/proof/ssw/sswAig.s

# target to generate assembly for a file
src/proof/ssw/sswAig.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswAig.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswAig.c.s
.PHONY : src/proof/ssw/sswAig.c.s

src/proof/ssw/sswBmc.o: src/proof/ssw/sswBmc.c.o

.PHONY : src/proof/ssw/sswBmc.o

# target to build an object file
src/proof/ssw/sswBmc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswBmc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswBmc.c.o
.PHONY : src/proof/ssw/sswBmc.c.o

src/proof/ssw/sswBmc.i: src/proof/ssw/sswBmc.c.i

.PHONY : src/proof/ssw/sswBmc.i

# target to preprocess a source file
src/proof/ssw/sswBmc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswBmc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswBmc.c.i
.PHONY : src/proof/ssw/sswBmc.c.i

src/proof/ssw/sswBmc.s: src/proof/ssw/sswBmc.c.s

.PHONY : src/proof/ssw/sswBmc.s

# target to generate assembly for a file
src/proof/ssw/sswBmc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswBmc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswBmc.c.s
.PHONY : src/proof/ssw/sswBmc.c.s

src/proof/ssw/sswClass.o: src/proof/ssw/sswClass.c.o

.PHONY : src/proof/ssw/sswClass.o

# target to build an object file
src/proof/ssw/sswClass.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswClass.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswClass.c.o
.PHONY : src/proof/ssw/sswClass.c.o

src/proof/ssw/sswClass.i: src/proof/ssw/sswClass.c.i

.PHONY : src/proof/ssw/sswClass.i

# target to preprocess a source file
src/proof/ssw/sswClass.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswClass.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswClass.c.i
.PHONY : src/proof/ssw/sswClass.c.i

src/proof/ssw/sswClass.s: src/proof/ssw/sswClass.c.s

.PHONY : src/proof/ssw/sswClass.s

# target to generate assembly for a file
src/proof/ssw/sswClass.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswClass.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswClass.c.s
.PHONY : src/proof/ssw/sswClass.c.s

src/proof/ssw/sswCnf.o: src/proof/ssw/sswCnf.c.o

.PHONY : src/proof/ssw/sswCnf.o

# target to build an object file
src/proof/ssw/sswCnf.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswCnf.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswCnf.c.o
.PHONY : src/proof/ssw/sswCnf.c.o

src/proof/ssw/sswCnf.i: src/proof/ssw/sswCnf.c.i

.PHONY : src/proof/ssw/sswCnf.i

# target to preprocess a source file
src/proof/ssw/sswCnf.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswCnf.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswCnf.c.i
.PHONY : src/proof/ssw/sswCnf.c.i

src/proof/ssw/sswCnf.s: src/proof/ssw/sswCnf.c.s

.PHONY : src/proof/ssw/sswCnf.s

# target to generate assembly for a file
src/proof/ssw/sswCnf.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswCnf.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswCnf.c.s
.PHONY : src/proof/ssw/sswCnf.c.s

src/proof/ssw/sswConstr.o: src/proof/ssw/sswConstr.c.o

.PHONY : src/proof/ssw/sswConstr.o

# target to build an object file
src/proof/ssw/sswConstr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswConstr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswConstr.c.o
.PHONY : src/proof/ssw/sswConstr.c.o

src/proof/ssw/sswConstr.i: src/proof/ssw/sswConstr.c.i

.PHONY : src/proof/ssw/sswConstr.i

# target to preprocess a source file
src/proof/ssw/sswConstr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswConstr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswConstr.c.i
.PHONY : src/proof/ssw/sswConstr.c.i

src/proof/ssw/sswConstr.s: src/proof/ssw/sswConstr.c.s

.PHONY : src/proof/ssw/sswConstr.s

# target to generate assembly for a file
src/proof/ssw/sswConstr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswConstr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswConstr.c.s
.PHONY : src/proof/ssw/sswConstr.c.s

src/proof/ssw/sswCore.o: src/proof/ssw/sswCore.c.o

.PHONY : src/proof/ssw/sswCore.o

# target to build an object file
src/proof/ssw/sswCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswCore.c.o
.PHONY : src/proof/ssw/sswCore.c.o

src/proof/ssw/sswCore.i: src/proof/ssw/sswCore.c.i

.PHONY : src/proof/ssw/sswCore.i

# target to preprocess a source file
src/proof/ssw/sswCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswCore.c.i
.PHONY : src/proof/ssw/sswCore.c.i

src/proof/ssw/sswCore.s: src/proof/ssw/sswCore.c.s

.PHONY : src/proof/ssw/sswCore.s

# target to generate assembly for a file
src/proof/ssw/sswCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswCore.c.s
.PHONY : src/proof/ssw/sswCore.c.s

src/proof/ssw/sswDyn.o: src/proof/ssw/sswDyn.c.o

.PHONY : src/proof/ssw/sswDyn.o

# target to build an object file
src/proof/ssw/sswDyn.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswDyn.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswDyn.c.o
.PHONY : src/proof/ssw/sswDyn.c.o

src/proof/ssw/sswDyn.i: src/proof/ssw/sswDyn.c.i

.PHONY : src/proof/ssw/sswDyn.i

# target to preprocess a source file
src/proof/ssw/sswDyn.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswDyn.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswDyn.c.i
.PHONY : src/proof/ssw/sswDyn.c.i

src/proof/ssw/sswDyn.s: src/proof/ssw/sswDyn.c.s

.PHONY : src/proof/ssw/sswDyn.s

# target to generate assembly for a file
src/proof/ssw/sswDyn.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswDyn.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswDyn.c.s
.PHONY : src/proof/ssw/sswDyn.c.s

src/proof/ssw/sswFilter.o: src/proof/ssw/sswFilter.c.o

.PHONY : src/proof/ssw/sswFilter.o

# target to build an object file
src/proof/ssw/sswFilter.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswFilter.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswFilter.c.o
.PHONY : src/proof/ssw/sswFilter.c.o

src/proof/ssw/sswFilter.i: src/proof/ssw/sswFilter.c.i

.PHONY : src/proof/ssw/sswFilter.i

# target to preprocess a source file
src/proof/ssw/sswFilter.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswFilter.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswFilter.c.i
.PHONY : src/proof/ssw/sswFilter.c.i

src/proof/ssw/sswFilter.s: src/proof/ssw/sswFilter.c.s

.PHONY : src/proof/ssw/sswFilter.s

# target to generate assembly for a file
src/proof/ssw/sswFilter.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswFilter.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswFilter.c.s
.PHONY : src/proof/ssw/sswFilter.c.s

src/proof/ssw/sswIslands.o: src/proof/ssw/sswIslands.c.o

.PHONY : src/proof/ssw/sswIslands.o

# target to build an object file
src/proof/ssw/sswIslands.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswIslands.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswIslands.c.o
.PHONY : src/proof/ssw/sswIslands.c.o

src/proof/ssw/sswIslands.i: src/proof/ssw/sswIslands.c.i

.PHONY : src/proof/ssw/sswIslands.i

# target to preprocess a source file
src/proof/ssw/sswIslands.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswIslands.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswIslands.c.i
.PHONY : src/proof/ssw/sswIslands.c.i

src/proof/ssw/sswIslands.s: src/proof/ssw/sswIslands.c.s

.PHONY : src/proof/ssw/sswIslands.s

# target to generate assembly for a file
src/proof/ssw/sswIslands.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswIslands.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswIslands.c.s
.PHONY : src/proof/ssw/sswIslands.c.s

src/proof/ssw/sswLcorr.o: src/proof/ssw/sswLcorr.c.o

.PHONY : src/proof/ssw/sswLcorr.o

# target to build an object file
src/proof/ssw/sswLcorr.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswLcorr.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswLcorr.c.o
.PHONY : src/proof/ssw/sswLcorr.c.o

src/proof/ssw/sswLcorr.i: src/proof/ssw/sswLcorr.c.i

.PHONY : src/proof/ssw/sswLcorr.i

# target to preprocess a source file
src/proof/ssw/sswLcorr.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswLcorr.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswLcorr.c.i
.PHONY : src/proof/ssw/sswLcorr.c.i

src/proof/ssw/sswLcorr.s: src/proof/ssw/sswLcorr.c.s

.PHONY : src/proof/ssw/sswLcorr.s

# target to generate assembly for a file
src/proof/ssw/sswLcorr.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswLcorr.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswLcorr.c.s
.PHONY : src/proof/ssw/sswLcorr.c.s

src/proof/ssw/sswMan.o: src/proof/ssw/sswMan.c.o

.PHONY : src/proof/ssw/sswMan.o

# target to build an object file
src/proof/ssw/sswMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswMan.c.o
.PHONY : src/proof/ssw/sswMan.c.o

src/proof/ssw/sswMan.i: src/proof/ssw/sswMan.c.i

.PHONY : src/proof/ssw/sswMan.i

# target to preprocess a source file
src/proof/ssw/sswMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswMan.c.i
.PHONY : src/proof/ssw/sswMan.c.i

src/proof/ssw/sswMan.s: src/proof/ssw/sswMan.c.s

.PHONY : src/proof/ssw/sswMan.s

# target to generate assembly for a file
src/proof/ssw/sswMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswMan.c.s
.PHONY : src/proof/ssw/sswMan.c.s

src/proof/ssw/sswPairs.o: src/proof/ssw/sswPairs.c.o

.PHONY : src/proof/ssw/sswPairs.o

# target to build an object file
src/proof/ssw/sswPairs.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswPairs.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswPairs.c.o
.PHONY : src/proof/ssw/sswPairs.c.o

src/proof/ssw/sswPairs.i: src/proof/ssw/sswPairs.c.i

.PHONY : src/proof/ssw/sswPairs.i

# target to preprocess a source file
src/proof/ssw/sswPairs.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswPairs.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswPairs.c.i
.PHONY : src/proof/ssw/sswPairs.c.i

src/proof/ssw/sswPairs.s: src/proof/ssw/sswPairs.c.s

.PHONY : src/proof/ssw/sswPairs.s

# target to generate assembly for a file
src/proof/ssw/sswPairs.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswPairs.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswPairs.c.s
.PHONY : src/proof/ssw/sswPairs.c.s

src/proof/ssw/sswPart.o: src/proof/ssw/sswPart.c.o

.PHONY : src/proof/ssw/sswPart.o

# target to build an object file
src/proof/ssw/sswPart.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswPart.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswPart.c.o
.PHONY : src/proof/ssw/sswPart.c.o

src/proof/ssw/sswPart.i: src/proof/ssw/sswPart.c.i

.PHONY : src/proof/ssw/sswPart.i

# target to preprocess a source file
src/proof/ssw/sswPart.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswPart.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswPart.c.i
.PHONY : src/proof/ssw/sswPart.c.i

src/proof/ssw/sswPart.s: src/proof/ssw/sswPart.c.s

.PHONY : src/proof/ssw/sswPart.s

# target to generate assembly for a file
src/proof/ssw/sswPart.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswPart.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswPart.c.s
.PHONY : src/proof/ssw/sswPart.c.s

src/proof/ssw/sswRarity.o: src/proof/ssw/sswRarity.c.o

.PHONY : src/proof/ssw/sswRarity.o

# target to build an object file
src/proof/ssw/sswRarity.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswRarity.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswRarity.c.o
.PHONY : src/proof/ssw/sswRarity.c.o

src/proof/ssw/sswRarity.i: src/proof/ssw/sswRarity.c.i

.PHONY : src/proof/ssw/sswRarity.i

# target to preprocess a source file
src/proof/ssw/sswRarity.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswRarity.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswRarity.c.i
.PHONY : src/proof/ssw/sswRarity.c.i

src/proof/ssw/sswRarity.s: src/proof/ssw/sswRarity.c.s

.PHONY : src/proof/ssw/sswRarity.s

# target to generate assembly for a file
src/proof/ssw/sswRarity.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswRarity.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswRarity.c.s
.PHONY : src/proof/ssw/sswRarity.c.s

src/proof/ssw/sswSat.o: src/proof/ssw/sswSat.c.o

.PHONY : src/proof/ssw/sswSat.o

# target to build an object file
src/proof/ssw/sswSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSat.c.o
.PHONY : src/proof/ssw/sswSat.c.o

src/proof/ssw/sswSat.i: src/proof/ssw/sswSat.c.i

.PHONY : src/proof/ssw/sswSat.i

# target to preprocess a source file
src/proof/ssw/sswSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSat.c.i
.PHONY : src/proof/ssw/sswSat.c.i

src/proof/ssw/sswSat.s: src/proof/ssw/sswSat.c.s

.PHONY : src/proof/ssw/sswSat.s

# target to generate assembly for a file
src/proof/ssw/sswSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSat.c.s
.PHONY : src/proof/ssw/sswSat.c.s

src/proof/ssw/sswSemi.o: src/proof/ssw/sswSemi.c.o

.PHONY : src/proof/ssw/sswSemi.o

# target to build an object file
src/proof/ssw/sswSemi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSemi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSemi.c.o
.PHONY : src/proof/ssw/sswSemi.c.o

src/proof/ssw/sswSemi.i: src/proof/ssw/sswSemi.c.i

.PHONY : src/proof/ssw/sswSemi.i

# target to preprocess a source file
src/proof/ssw/sswSemi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSemi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSemi.c.i
.PHONY : src/proof/ssw/sswSemi.c.i

src/proof/ssw/sswSemi.s: src/proof/ssw/sswSemi.c.s

.PHONY : src/proof/ssw/sswSemi.s

# target to generate assembly for a file
src/proof/ssw/sswSemi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSemi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSemi.c.s
.PHONY : src/proof/ssw/sswSemi.c.s

src/proof/ssw/sswSim.o: src/proof/ssw/sswSim.c.o

.PHONY : src/proof/ssw/sswSim.o

# target to build an object file
src/proof/ssw/sswSim.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSim.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSim.c.o
.PHONY : src/proof/ssw/sswSim.c.o

src/proof/ssw/sswSim.i: src/proof/ssw/sswSim.c.i

.PHONY : src/proof/ssw/sswSim.i

# target to preprocess a source file
src/proof/ssw/sswSim.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSim.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSim.c.i
.PHONY : src/proof/ssw/sswSim.c.i

src/proof/ssw/sswSim.s: src/proof/ssw/sswSim.c.s

.PHONY : src/proof/ssw/sswSim.s

# target to generate assembly for a file
src/proof/ssw/sswSim.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSim.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSim.c.s
.PHONY : src/proof/ssw/sswSim.c.s

src/proof/ssw/sswSimSat.o: src/proof/ssw/sswSimSat.c.o

.PHONY : src/proof/ssw/sswSimSat.o

# target to build an object file
src/proof/ssw/sswSimSat.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSimSat.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSimSat.c.o
.PHONY : src/proof/ssw/sswSimSat.c.o

src/proof/ssw/sswSimSat.i: src/proof/ssw/sswSimSat.c.i

.PHONY : src/proof/ssw/sswSimSat.i

# target to preprocess a source file
src/proof/ssw/sswSimSat.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSimSat.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSimSat.c.i
.PHONY : src/proof/ssw/sswSimSat.c.i

src/proof/ssw/sswSimSat.s: src/proof/ssw/sswSimSat.c.s

.PHONY : src/proof/ssw/sswSimSat.s

# target to generate assembly for a file
src/proof/ssw/sswSimSat.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSimSat.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSimSat.c.s
.PHONY : src/proof/ssw/sswSimSat.c.s

src/proof/ssw/sswSweep.o: src/proof/ssw/sswSweep.c.o

.PHONY : src/proof/ssw/sswSweep.o

# target to build an object file
src/proof/ssw/sswSweep.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSweep.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSweep.c.o
.PHONY : src/proof/ssw/sswSweep.c.o

src/proof/ssw/sswSweep.i: src/proof/ssw/sswSweep.c.i

.PHONY : src/proof/ssw/sswSweep.i

# target to preprocess a source file
src/proof/ssw/sswSweep.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSweep.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSweep.c.i
.PHONY : src/proof/ssw/sswSweep.c.i

src/proof/ssw/sswSweep.s: src/proof/ssw/sswSweep.c.s

.PHONY : src/proof/ssw/sswSweep.s

# target to generate assembly for a file
src/proof/ssw/sswSweep.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswSweep.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswSweep.c.s
.PHONY : src/proof/ssw/sswSweep.c.s

src/proof/ssw/sswUnique.o: src/proof/ssw/sswUnique.c.o

.PHONY : src/proof/ssw/sswUnique.o

# target to build an object file
src/proof/ssw/sswUnique.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswUnique.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswUnique.c.o
.PHONY : src/proof/ssw/sswUnique.c.o

src/proof/ssw/sswUnique.i: src/proof/ssw/sswUnique.c.i

.PHONY : src/proof/ssw/sswUnique.i

# target to preprocess a source file
src/proof/ssw/sswUnique.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswUnique.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswUnique.c.i
.PHONY : src/proof/ssw/sswUnique.c.i

src/proof/ssw/sswUnique.s: src/proof/ssw/sswUnique.c.s

.PHONY : src/proof/ssw/sswUnique.s

# target to generate assembly for a file
src/proof/ssw/sswUnique.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/proof/ssw/sswUnique.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/proof/ssw/sswUnique.c.s
.PHONY : src/proof/ssw/sswUnique.c.s

src/sat/bmc/bmcBCore.o: src/sat/bmc/bmcBCore.c.o

.PHONY : src/sat/bmc/bmcBCore.o

# target to build an object file
src/sat/bmc/bmcBCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBCore.c.o
.PHONY : src/sat/bmc/bmcBCore.c.o

src/sat/bmc/bmcBCore.i: src/sat/bmc/bmcBCore.c.i

.PHONY : src/sat/bmc/bmcBCore.i

# target to preprocess a source file
src/sat/bmc/bmcBCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBCore.c.i
.PHONY : src/sat/bmc/bmcBCore.c.i

src/sat/bmc/bmcBCore.s: src/sat/bmc/bmcBCore.c.s

.PHONY : src/sat/bmc/bmcBCore.s

# target to generate assembly for a file
src/sat/bmc/bmcBCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBCore.c.s
.PHONY : src/sat/bmc/bmcBCore.c.s

src/sat/bmc/bmcBmc.o: src/sat/bmc/bmcBmc.c.o

.PHONY : src/sat/bmc/bmcBmc.o

# target to build an object file
src/sat/bmc/bmcBmc.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmc.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmc.c.o
.PHONY : src/sat/bmc/bmcBmc.c.o

src/sat/bmc/bmcBmc.i: src/sat/bmc/bmcBmc.c.i

.PHONY : src/sat/bmc/bmcBmc.i

# target to preprocess a source file
src/sat/bmc/bmcBmc.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmc.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmc.c.i
.PHONY : src/sat/bmc/bmcBmc.c.i

src/sat/bmc/bmcBmc.s: src/sat/bmc/bmcBmc.c.s

.PHONY : src/sat/bmc/bmcBmc.s

# target to generate assembly for a file
src/sat/bmc/bmcBmc.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmc.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmc.c.s
.PHONY : src/sat/bmc/bmcBmc.c.s

src/sat/bmc/bmcBmc2.o: src/sat/bmc/bmcBmc2.c.o

.PHONY : src/sat/bmc/bmcBmc2.o

# target to build an object file
src/sat/bmc/bmcBmc2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmc2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmc2.c.o
.PHONY : src/sat/bmc/bmcBmc2.c.o

src/sat/bmc/bmcBmc2.i: src/sat/bmc/bmcBmc2.c.i

.PHONY : src/sat/bmc/bmcBmc2.i

# target to preprocess a source file
src/sat/bmc/bmcBmc2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmc2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmc2.c.i
.PHONY : src/sat/bmc/bmcBmc2.c.i

src/sat/bmc/bmcBmc2.s: src/sat/bmc/bmcBmc2.c.s

.PHONY : src/sat/bmc/bmcBmc2.s

# target to generate assembly for a file
src/sat/bmc/bmcBmc2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmc2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmc2.c.s
.PHONY : src/sat/bmc/bmcBmc2.c.s

src/sat/bmc/bmcBmc3.o: src/sat/bmc/bmcBmc3.c.o

.PHONY : src/sat/bmc/bmcBmc3.o

# target to build an object file
src/sat/bmc/bmcBmc3.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmc3.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmc3.c.o
.PHONY : src/sat/bmc/bmcBmc3.c.o

src/sat/bmc/bmcBmc3.i: src/sat/bmc/bmcBmc3.c.i

.PHONY : src/sat/bmc/bmcBmc3.i

# target to preprocess a source file
src/sat/bmc/bmcBmc3.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmc3.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmc3.c.i
.PHONY : src/sat/bmc/bmcBmc3.c.i

src/sat/bmc/bmcBmc3.s: src/sat/bmc/bmcBmc3.c.s

.PHONY : src/sat/bmc/bmcBmc3.s

# target to generate assembly for a file
src/sat/bmc/bmcBmc3.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmc3.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmc3.c.s
.PHONY : src/sat/bmc/bmcBmc3.c.s

src/sat/bmc/bmcBmcAnd.o: src/sat/bmc/bmcBmcAnd.c.o

.PHONY : src/sat/bmc/bmcBmcAnd.o

# target to build an object file
src/sat/bmc/bmcBmcAnd.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmcAnd.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmcAnd.c.o
.PHONY : src/sat/bmc/bmcBmcAnd.c.o

src/sat/bmc/bmcBmcAnd.i: src/sat/bmc/bmcBmcAnd.c.i

.PHONY : src/sat/bmc/bmcBmcAnd.i

# target to preprocess a source file
src/sat/bmc/bmcBmcAnd.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmcAnd.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmcAnd.c.i
.PHONY : src/sat/bmc/bmcBmcAnd.c.i

src/sat/bmc/bmcBmcAnd.s: src/sat/bmc/bmcBmcAnd.c.s

.PHONY : src/sat/bmc/bmcBmcAnd.s

# target to generate assembly for a file
src/sat/bmc/bmcBmcAnd.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmcAnd.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmcAnd.c.s
.PHONY : src/sat/bmc/bmcBmcAnd.c.s

src/sat/bmc/bmcBmcG.o: src/sat/bmc/bmcBmcG.c.o

.PHONY : src/sat/bmc/bmcBmcG.o

# target to build an object file
src/sat/bmc/bmcBmcG.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmcG.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmcG.c.o
.PHONY : src/sat/bmc/bmcBmcG.c.o

src/sat/bmc/bmcBmcG.i: src/sat/bmc/bmcBmcG.c.i

.PHONY : src/sat/bmc/bmcBmcG.i

# target to preprocess a source file
src/sat/bmc/bmcBmcG.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmcG.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmcG.c.i
.PHONY : src/sat/bmc/bmcBmcG.c.i

src/sat/bmc/bmcBmcG.s: src/sat/bmc/bmcBmcG.c.s

.PHONY : src/sat/bmc/bmcBmcG.s

# target to generate assembly for a file
src/sat/bmc/bmcBmcG.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmcG.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmcG.c.s
.PHONY : src/sat/bmc/bmcBmcG.c.s

src/sat/bmc/bmcBmcS.o: src/sat/bmc/bmcBmcS.c.o

.PHONY : src/sat/bmc/bmcBmcS.o

# target to build an object file
src/sat/bmc/bmcBmcS.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmcS.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmcS.c.o
.PHONY : src/sat/bmc/bmcBmcS.c.o

src/sat/bmc/bmcBmcS.i: src/sat/bmc/bmcBmcS.c.i

.PHONY : src/sat/bmc/bmcBmcS.i

# target to preprocess a source file
src/sat/bmc/bmcBmcS.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmcS.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmcS.c.i
.PHONY : src/sat/bmc/bmcBmcS.c.i

src/sat/bmc/bmcBmcS.s: src/sat/bmc/bmcBmcS.c.s

.PHONY : src/sat/bmc/bmcBmcS.s

# target to generate assembly for a file
src/sat/bmc/bmcBmcS.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmcS.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmcS.c.s
.PHONY : src/sat/bmc/bmcBmcS.c.s

src/sat/bmc/bmcBmci.o: src/sat/bmc/bmcBmci.c.o

.PHONY : src/sat/bmc/bmcBmci.o

# target to build an object file
src/sat/bmc/bmcBmci.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmci.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmci.c.o
.PHONY : src/sat/bmc/bmcBmci.c.o

src/sat/bmc/bmcBmci.i: src/sat/bmc/bmcBmci.c.i

.PHONY : src/sat/bmc/bmcBmci.i

# target to preprocess a source file
src/sat/bmc/bmcBmci.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmci.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmci.c.i
.PHONY : src/sat/bmc/bmcBmci.c.i

src/sat/bmc/bmcBmci.s: src/sat/bmc/bmcBmci.c.s

.PHONY : src/sat/bmc/bmcBmci.s

# target to generate assembly for a file
src/sat/bmc/bmcBmci.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcBmci.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcBmci.c.s
.PHONY : src/sat/bmc/bmcBmci.c.s

src/sat/bmc/bmcCexCare.o: src/sat/bmc/bmcCexCare.c.o

.PHONY : src/sat/bmc/bmcCexCare.o

# target to build an object file
src/sat/bmc/bmcCexCare.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexCare.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexCare.c.o
.PHONY : src/sat/bmc/bmcCexCare.c.o

src/sat/bmc/bmcCexCare.i: src/sat/bmc/bmcCexCare.c.i

.PHONY : src/sat/bmc/bmcCexCare.i

# target to preprocess a source file
src/sat/bmc/bmcCexCare.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexCare.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexCare.c.i
.PHONY : src/sat/bmc/bmcCexCare.c.i

src/sat/bmc/bmcCexCare.s: src/sat/bmc/bmcCexCare.c.s

.PHONY : src/sat/bmc/bmcCexCare.s

# target to generate assembly for a file
src/sat/bmc/bmcCexCare.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexCare.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexCare.c.s
.PHONY : src/sat/bmc/bmcCexCare.c.s

src/sat/bmc/bmcCexCut.o: src/sat/bmc/bmcCexCut.c.o

.PHONY : src/sat/bmc/bmcCexCut.o

# target to build an object file
src/sat/bmc/bmcCexCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexCut.c.o
.PHONY : src/sat/bmc/bmcCexCut.c.o

src/sat/bmc/bmcCexCut.i: src/sat/bmc/bmcCexCut.c.i

.PHONY : src/sat/bmc/bmcCexCut.i

# target to preprocess a source file
src/sat/bmc/bmcCexCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexCut.c.i
.PHONY : src/sat/bmc/bmcCexCut.c.i

src/sat/bmc/bmcCexCut.s: src/sat/bmc/bmcCexCut.c.s

.PHONY : src/sat/bmc/bmcCexCut.s

# target to generate assembly for a file
src/sat/bmc/bmcCexCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexCut.c.s
.PHONY : src/sat/bmc/bmcCexCut.c.s

src/sat/bmc/bmcCexDepth.o: src/sat/bmc/bmcCexDepth.c.o

.PHONY : src/sat/bmc/bmcCexDepth.o

# target to build an object file
src/sat/bmc/bmcCexDepth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexDepth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexDepth.c.o
.PHONY : src/sat/bmc/bmcCexDepth.c.o

src/sat/bmc/bmcCexDepth.i: src/sat/bmc/bmcCexDepth.c.i

.PHONY : src/sat/bmc/bmcCexDepth.i

# target to preprocess a source file
src/sat/bmc/bmcCexDepth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexDepth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexDepth.c.i
.PHONY : src/sat/bmc/bmcCexDepth.c.i

src/sat/bmc/bmcCexDepth.s: src/sat/bmc/bmcCexDepth.c.s

.PHONY : src/sat/bmc/bmcCexDepth.s

# target to generate assembly for a file
src/sat/bmc/bmcCexDepth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexDepth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexDepth.c.s
.PHONY : src/sat/bmc/bmcCexDepth.c.s

src/sat/bmc/bmcCexMin1.o: src/sat/bmc/bmcCexMin1.c.o

.PHONY : src/sat/bmc/bmcCexMin1.o

# target to build an object file
src/sat/bmc/bmcCexMin1.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexMin1.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexMin1.c.o
.PHONY : src/sat/bmc/bmcCexMin1.c.o

src/sat/bmc/bmcCexMin1.i: src/sat/bmc/bmcCexMin1.c.i

.PHONY : src/sat/bmc/bmcCexMin1.i

# target to preprocess a source file
src/sat/bmc/bmcCexMin1.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexMin1.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexMin1.c.i
.PHONY : src/sat/bmc/bmcCexMin1.c.i

src/sat/bmc/bmcCexMin1.s: src/sat/bmc/bmcCexMin1.c.s

.PHONY : src/sat/bmc/bmcCexMin1.s

# target to generate assembly for a file
src/sat/bmc/bmcCexMin1.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexMin1.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexMin1.c.s
.PHONY : src/sat/bmc/bmcCexMin1.c.s

src/sat/bmc/bmcCexMin2.o: src/sat/bmc/bmcCexMin2.c.o

.PHONY : src/sat/bmc/bmcCexMin2.o

# target to build an object file
src/sat/bmc/bmcCexMin2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexMin2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexMin2.c.o
.PHONY : src/sat/bmc/bmcCexMin2.c.o

src/sat/bmc/bmcCexMin2.i: src/sat/bmc/bmcCexMin2.c.i

.PHONY : src/sat/bmc/bmcCexMin2.i

# target to preprocess a source file
src/sat/bmc/bmcCexMin2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexMin2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexMin2.c.i
.PHONY : src/sat/bmc/bmcCexMin2.c.i

src/sat/bmc/bmcCexMin2.s: src/sat/bmc/bmcCexMin2.c.s

.PHONY : src/sat/bmc/bmcCexMin2.s

# target to generate assembly for a file
src/sat/bmc/bmcCexMin2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexMin2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexMin2.c.s
.PHONY : src/sat/bmc/bmcCexMin2.c.s

src/sat/bmc/bmcCexTools.o: src/sat/bmc/bmcCexTools.c.o

.PHONY : src/sat/bmc/bmcCexTools.o

# target to build an object file
src/sat/bmc/bmcCexTools.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexTools.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexTools.c.o
.PHONY : src/sat/bmc/bmcCexTools.c.o

src/sat/bmc/bmcCexTools.i: src/sat/bmc/bmcCexTools.c.i

.PHONY : src/sat/bmc/bmcCexTools.i

# target to preprocess a source file
src/sat/bmc/bmcCexTools.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexTools.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexTools.c.i
.PHONY : src/sat/bmc/bmcCexTools.c.i

src/sat/bmc/bmcCexTools.s: src/sat/bmc/bmcCexTools.c.s

.PHONY : src/sat/bmc/bmcCexTools.s

# target to generate assembly for a file
src/sat/bmc/bmcCexTools.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcCexTools.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcCexTools.c.s
.PHONY : src/sat/bmc/bmcCexTools.c.s

src/sat/bmc/bmcChain.o: src/sat/bmc/bmcChain.c.o

.PHONY : src/sat/bmc/bmcChain.o

# target to build an object file
src/sat/bmc/bmcChain.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcChain.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcChain.c.o
.PHONY : src/sat/bmc/bmcChain.c.o

src/sat/bmc/bmcChain.i: src/sat/bmc/bmcChain.c.i

.PHONY : src/sat/bmc/bmcChain.i

# target to preprocess a source file
src/sat/bmc/bmcChain.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcChain.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcChain.c.i
.PHONY : src/sat/bmc/bmcChain.c.i

src/sat/bmc/bmcChain.s: src/sat/bmc/bmcChain.c.s

.PHONY : src/sat/bmc/bmcChain.s

# target to generate assembly for a file
src/sat/bmc/bmcChain.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcChain.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcChain.c.s
.PHONY : src/sat/bmc/bmcChain.c.s

src/sat/bmc/bmcClp.o: src/sat/bmc/bmcClp.c.o

.PHONY : src/sat/bmc/bmcClp.o

# target to build an object file
src/sat/bmc/bmcClp.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcClp.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcClp.c.o
.PHONY : src/sat/bmc/bmcClp.c.o

src/sat/bmc/bmcClp.i: src/sat/bmc/bmcClp.c.i

.PHONY : src/sat/bmc/bmcClp.i

# target to preprocess a source file
src/sat/bmc/bmcClp.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcClp.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcClp.c.i
.PHONY : src/sat/bmc/bmcClp.c.i

src/sat/bmc/bmcClp.s: src/sat/bmc/bmcClp.c.s

.PHONY : src/sat/bmc/bmcClp.s

# target to generate assembly for a file
src/sat/bmc/bmcClp.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcClp.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcClp.c.s
.PHONY : src/sat/bmc/bmcClp.c.s

src/sat/bmc/bmcEco.o: src/sat/bmc/bmcEco.c.o

.PHONY : src/sat/bmc/bmcEco.o

# target to build an object file
src/sat/bmc/bmcEco.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcEco.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcEco.c.o
.PHONY : src/sat/bmc/bmcEco.c.o

src/sat/bmc/bmcEco.i: src/sat/bmc/bmcEco.c.i

.PHONY : src/sat/bmc/bmcEco.i

# target to preprocess a source file
src/sat/bmc/bmcEco.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcEco.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcEco.c.i
.PHONY : src/sat/bmc/bmcEco.c.i

src/sat/bmc/bmcEco.s: src/sat/bmc/bmcEco.c.s

.PHONY : src/sat/bmc/bmcEco.s

# target to generate assembly for a file
src/sat/bmc/bmcEco.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcEco.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcEco.c.s
.PHONY : src/sat/bmc/bmcEco.c.s

src/sat/bmc/bmcExpand.o: src/sat/bmc/bmcExpand.c.o

.PHONY : src/sat/bmc/bmcExpand.o

# target to build an object file
src/sat/bmc/bmcExpand.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcExpand.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcExpand.c.o
.PHONY : src/sat/bmc/bmcExpand.c.o

src/sat/bmc/bmcExpand.i: src/sat/bmc/bmcExpand.c.i

.PHONY : src/sat/bmc/bmcExpand.i

# target to preprocess a source file
src/sat/bmc/bmcExpand.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcExpand.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcExpand.c.i
.PHONY : src/sat/bmc/bmcExpand.c.i

src/sat/bmc/bmcExpand.s: src/sat/bmc/bmcExpand.c.s

.PHONY : src/sat/bmc/bmcExpand.s

# target to generate assembly for a file
src/sat/bmc/bmcExpand.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcExpand.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcExpand.c.s
.PHONY : src/sat/bmc/bmcExpand.c.s

src/sat/bmc/bmcFault.o: src/sat/bmc/bmcFault.c.o

.PHONY : src/sat/bmc/bmcFault.o

# target to build an object file
src/sat/bmc/bmcFault.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcFault.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcFault.c.o
.PHONY : src/sat/bmc/bmcFault.c.o

src/sat/bmc/bmcFault.i: src/sat/bmc/bmcFault.c.i

.PHONY : src/sat/bmc/bmcFault.i

# target to preprocess a source file
src/sat/bmc/bmcFault.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcFault.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcFault.c.i
.PHONY : src/sat/bmc/bmcFault.c.i

src/sat/bmc/bmcFault.s: src/sat/bmc/bmcFault.c.s

.PHONY : src/sat/bmc/bmcFault.s

# target to generate assembly for a file
src/sat/bmc/bmcFault.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcFault.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcFault.c.s
.PHONY : src/sat/bmc/bmcFault.c.s

src/sat/bmc/bmcFx.o: src/sat/bmc/bmcFx.c.o

.PHONY : src/sat/bmc/bmcFx.o

# target to build an object file
src/sat/bmc/bmcFx.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcFx.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcFx.c.o
.PHONY : src/sat/bmc/bmcFx.c.o

src/sat/bmc/bmcFx.i: src/sat/bmc/bmcFx.c.i

.PHONY : src/sat/bmc/bmcFx.i

# target to preprocess a source file
src/sat/bmc/bmcFx.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcFx.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcFx.c.i
.PHONY : src/sat/bmc/bmcFx.c.i

src/sat/bmc/bmcFx.s: src/sat/bmc/bmcFx.c.s

.PHONY : src/sat/bmc/bmcFx.s

# target to generate assembly for a file
src/sat/bmc/bmcFx.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcFx.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcFx.c.s
.PHONY : src/sat/bmc/bmcFx.c.s

src/sat/bmc/bmcGen.o: src/sat/bmc/bmcGen.c.o

.PHONY : src/sat/bmc/bmcGen.o

# target to build an object file
src/sat/bmc/bmcGen.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcGen.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcGen.c.o
.PHONY : src/sat/bmc/bmcGen.c.o

src/sat/bmc/bmcGen.i: src/sat/bmc/bmcGen.c.i

.PHONY : src/sat/bmc/bmcGen.i

# target to preprocess a source file
src/sat/bmc/bmcGen.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcGen.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcGen.c.i
.PHONY : src/sat/bmc/bmcGen.c.i

src/sat/bmc/bmcGen.s: src/sat/bmc/bmcGen.c.s

.PHONY : src/sat/bmc/bmcGen.s

# target to generate assembly for a file
src/sat/bmc/bmcGen.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcGen.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcGen.c.s
.PHONY : src/sat/bmc/bmcGen.c.s

src/sat/bmc/bmcICheck.o: src/sat/bmc/bmcICheck.c.o

.PHONY : src/sat/bmc/bmcICheck.o

# target to build an object file
src/sat/bmc/bmcICheck.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcICheck.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcICheck.c.o
.PHONY : src/sat/bmc/bmcICheck.c.o

src/sat/bmc/bmcICheck.i: src/sat/bmc/bmcICheck.c.i

.PHONY : src/sat/bmc/bmcICheck.i

# target to preprocess a source file
src/sat/bmc/bmcICheck.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcICheck.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcICheck.c.i
.PHONY : src/sat/bmc/bmcICheck.c.i

src/sat/bmc/bmcICheck.s: src/sat/bmc/bmcICheck.c.s

.PHONY : src/sat/bmc/bmcICheck.s

# target to generate assembly for a file
src/sat/bmc/bmcICheck.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcICheck.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcICheck.c.s
.PHONY : src/sat/bmc/bmcICheck.c.s

src/sat/bmc/bmcInse.o: src/sat/bmc/bmcInse.c.o

.PHONY : src/sat/bmc/bmcInse.o

# target to build an object file
src/sat/bmc/bmcInse.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcInse.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcInse.c.o
.PHONY : src/sat/bmc/bmcInse.c.o

src/sat/bmc/bmcInse.i: src/sat/bmc/bmcInse.c.i

.PHONY : src/sat/bmc/bmcInse.i

# target to preprocess a source file
src/sat/bmc/bmcInse.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcInse.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcInse.c.i
.PHONY : src/sat/bmc/bmcInse.c.i

src/sat/bmc/bmcInse.s: src/sat/bmc/bmcInse.c.s

.PHONY : src/sat/bmc/bmcInse.s

# target to generate assembly for a file
src/sat/bmc/bmcInse.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcInse.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcInse.c.s
.PHONY : src/sat/bmc/bmcInse.c.s

src/sat/bmc/bmcLoad.o: src/sat/bmc/bmcLoad.c.o

.PHONY : src/sat/bmc/bmcLoad.o

# target to build an object file
src/sat/bmc/bmcLoad.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcLoad.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcLoad.c.o
.PHONY : src/sat/bmc/bmcLoad.c.o

src/sat/bmc/bmcLoad.i: src/sat/bmc/bmcLoad.c.i

.PHONY : src/sat/bmc/bmcLoad.i

# target to preprocess a source file
src/sat/bmc/bmcLoad.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcLoad.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcLoad.c.i
.PHONY : src/sat/bmc/bmcLoad.c.i

src/sat/bmc/bmcLoad.s: src/sat/bmc/bmcLoad.c.s

.PHONY : src/sat/bmc/bmcLoad.s

# target to generate assembly for a file
src/sat/bmc/bmcLoad.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcLoad.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcLoad.c.s
.PHONY : src/sat/bmc/bmcLoad.c.s

src/sat/bmc/bmcMaj.o: src/sat/bmc/bmcMaj.c.o

.PHONY : src/sat/bmc/bmcMaj.o

# target to build an object file
src/sat/bmc/bmcMaj.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaj.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaj.c.o
.PHONY : src/sat/bmc/bmcMaj.c.o

src/sat/bmc/bmcMaj.i: src/sat/bmc/bmcMaj.c.i

.PHONY : src/sat/bmc/bmcMaj.i

# target to preprocess a source file
src/sat/bmc/bmcMaj.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaj.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaj.c.i
.PHONY : src/sat/bmc/bmcMaj.c.i

src/sat/bmc/bmcMaj.s: src/sat/bmc/bmcMaj.c.s

.PHONY : src/sat/bmc/bmcMaj.s

# target to generate assembly for a file
src/sat/bmc/bmcMaj.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaj.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaj.c.s
.PHONY : src/sat/bmc/bmcMaj.c.s

src/sat/bmc/bmcMaj2.o: src/sat/bmc/bmcMaj2.c.o

.PHONY : src/sat/bmc/bmcMaj2.o

# target to build an object file
src/sat/bmc/bmcMaj2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaj2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaj2.c.o
.PHONY : src/sat/bmc/bmcMaj2.c.o

src/sat/bmc/bmcMaj2.i: src/sat/bmc/bmcMaj2.c.i

.PHONY : src/sat/bmc/bmcMaj2.i

# target to preprocess a source file
src/sat/bmc/bmcMaj2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaj2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaj2.c.i
.PHONY : src/sat/bmc/bmcMaj2.c.i

src/sat/bmc/bmcMaj2.s: src/sat/bmc/bmcMaj2.c.s

.PHONY : src/sat/bmc/bmcMaj2.s

# target to generate assembly for a file
src/sat/bmc/bmcMaj2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaj2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaj2.c.s
.PHONY : src/sat/bmc/bmcMaj2.c.s

src/sat/bmc/bmcMaj3.o: src/sat/bmc/bmcMaj3.c.o

.PHONY : src/sat/bmc/bmcMaj3.o

# target to build an object file
src/sat/bmc/bmcMaj3.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaj3.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaj3.c.o
.PHONY : src/sat/bmc/bmcMaj3.c.o

src/sat/bmc/bmcMaj3.i: src/sat/bmc/bmcMaj3.c.i

.PHONY : src/sat/bmc/bmcMaj3.i

# target to preprocess a source file
src/sat/bmc/bmcMaj3.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaj3.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaj3.c.i
.PHONY : src/sat/bmc/bmcMaj3.c.i

src/sat/bmc/bmcMaj3.s: src/sat/bmc/bmcMaj3.c.s

.PHONY : src/sat/bmc/bmcMaj3.s

# target to generate assembly for a file
src/sat/bmc/bmcMaj3.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaj3.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaj3.c.s
.PHONY : src/sat/bmc/bmcMaj3.c.s

src/sat/bmc/bmcMaxi.o: src/sat/bmc/bmcMaxi.c.o

.PHONY : src/sat/bmc/bmcMaxi.o

# target to build an object file
src/sat/bmc/bmcMaxi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaxi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaxi.c.o
.PHONY : src/sat/bmc/bmcMaxi.c.o

src/sat/bmc/bmcMaxi.i: src/sat/bmc/bmcMaxi.c.i

.PHONY : src/sat/bmc/bmcMaxi.i

# target to preprocess a source file
src/sat/bmc/bmcMaxi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaxi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaxi.c.i
.PHONY : src/sat/bmc/bmcMaxi.c.i

src/sat/bmc/bmcMaxi.s: src/sat/bmc/bmcMaxi.c.s

.PHONY : src/sat/bmc/bmcMaxi.s

# target to generate assembly for a file
src/sat/bmc/bmcMaxi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMaxi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMaxi.c.s
.PHONY : src/sat/bmc/bmcMaxi.c.s

src/sat/bmc/bmcMesh.o: src/sat/bmc/bmcMesh.c.o

.PHONY : src/sat/bmc/bmcMesh.o

# target to build an object file
src/sat/bmc/bmcMesh.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMesh.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMesh.c.o
.PHONY : src/sat/bmc/bmcMesh.c.o

src/sat/bmc/bmcMesh.i: src/sat/bmc/bmcMesh.c.i

.PHONY : src/sat/bmc/bmcMesh.i

# target to preprocess a source file
src/sat/bmc/bmcMesh.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMesh.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMesh.c.i
.PHONY : src/sat/bmc/bmcMesh.c.i

src/sat/bmc/bmcMesh.s: src/sat/bmc/bmcMesh.c.s

.PHONY : src/sat/bmc/bmcMesh.s

# target to generate assembly for a file
src/sat/bmc/bmcMesh.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMesh.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMesh.c.s
.PHONY : src/sat/bmc/bmcMesh.c.s

src/sat/bmc/bmcMesh2.o: src/sat/bmc/bmcMesh2.c.o

.PHONY : src/sat/bmc/bmcMesh2.o

# target to build an object file
src/sat/bmc/bmcMesh2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMesh2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMesh2.c.o
.PHONY : src/sat/bmc/bmcMesh2.c.o

src/sat/bmc/bmcMesh2.i: src/sat/bmc/bmcMesh2.c.i

.PHONY : src/sat/bmc/bmcMesh2.i

# target to preprocess a source file
src/sat/bmc/bmcMesh2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMesh2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMesh2.c.i
.PHONY : src/sat/bmc/bmcMesh2.c.i

src/sat/bmc/bmcMesh2.s: src/sat/bmc/bmcMesh2.c.s

.PHONY : src/sat/bmc/bmcMesh2.s

# target to generate assembly for a file
src/sat/bmc/bmcMesh2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMesh2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMesh2.c.s
.PHONY : src/sat/bmc/bmcMesh2.c.s

src/sat/bmc/bmcMulti.o: src/sat/bmc/bmcMulti.c.o

.PHONY : src/sat/bmc/bmcMulti.o

# target to build an object file
src/sat/bmc/bmcMulti.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMulti.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMulti.c.o
.PHONY : src/sat/bmc/bmcMulti.c.o

src/sat/bmc/bmcMulti.i: src/sat/bmc/bmcMulti.c.i

.PHONY : src/sat/bmc/bmcMulti.i

# target to preprocess a source file
src/sat/bmc/bmcMulti.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMulti.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMulti.c.i
.PHONY : src/sat/bmc/bmcMulti.c.i

src/sat/bmc/bmcMulti.s: src/sat/bmc/bmcMulti.c.s

.PHONY : src/sat/bmc/bmcMulti.s

# target to generate assembly for a file
src/sat/bmc/bmcMulti.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcMulti.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcMulti.c.s
.PHONY : src/sat/bmc/bmcMulti.c.s

src/sat/bmc/bmcUnroll.o: src/sat/bmc/bmcUnroll.c.o

.PHONY : src/sat/bmc/bmcUnroll.o

# target to build an object file
src/sat/bmc/bmcUnroll.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcUnroll.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcUnroll.c.o
.PHONY : src/sat/bmc/bmcUnroll.c.o

src/sat/bmc/bmcUnroll.i: src/sat/bmc/bmcUnroll.c.i

.PHONY : src/sat/bmc/bmcUnroll.i

# target to preprocess a source file
src/sat/bmc/bmcUnroll.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcUnroll.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcUnroll.c.i
.PHONY : src/sat/bmc/bmcUnroll.c.i

src/sat/bmc/bmcUnroll.s: src/sat/bmc/bmcUnroll.c.s

.PHONY : src/sat/bmc/bmcUnroll.s

# target to generate assembly for a file
src/sat/bmc/bmcUnroll.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bmc/bmcUnroll.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bmc/bmcUnroll.c.s
.PHONY : src/sat/bmc/bmcUnroll.c.s

src/sat/bsat/satInter.o: src/sat/bsat/satInter.c.o

.PHONY : src/sat/bsat/satInter.o

# target to build an object file
src/sat/bsat/satInter.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInter.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInter.c.o
.PHONY : src/sat/bsat/satInter.c.o

src/sat/bsat/satInter.i: src/sat/bsat/satInter.c.i

.PHONY : src/sat/bsat/satInter.i

# target to preprocess a source file
src/sat/bsat/satInter.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInter.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInter.c.i
.PHONY : src/sat/bsat/satInter.c.i

src/sat/bsat/satInter.s: src/sat/bsat/satInter.c.s

.PHONY : src/sat/bsat/satInter.s

# target to generate assembly for a file
src/sat/bsat/satInter.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInter.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInter.c.s
.PHONY : src/sat/bsat/satInter.c.s

src/sat/bsat/satInterA.o: src/sat/bsat/satInterA.c.o

.PHONY : src/sat/bsat/satInterA.o

# target to build an object file
src/sat/bsat/satInterA.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInterA.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInterA.c.o
.PHONY : src/sat/bsat/satInterA.c.o

src/sat/bsat/satInterA.i: src/sat/bsat/satInterA.c.i

.PHONY : src/sat/bsat/satInterA.i

# target to preprocess a source file
src/sat/bsat/satInterA.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInterA.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInterA.c.i
.PHONY : src/sat/bsat/satInterA.c.i

src/sat/bsat/satInterA.s: src/sat/bsat/satInterA.c.s

.PHONY : src/sat/bsat/satInterA.s

# target to generate assembly for a file
src/sat/bsat/satInterA.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInterA.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInterA.c.s
.PHONY : src/sat/bsat/satInterA.c.s

src/sat/bsat/satInterB.o: src/sat/bsat/satInterB.c.o

.PHONY : src/sat/bsat/satInterB.o

# target to build an object file
src/sat/bsat/satInterB.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInterB.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInterB.c.o
.PHONY : src/sat/bsat/satInterB.c.o

src/sat/bsat/satInterB.i: src/sat/bsat/satInterB.c.i

.PHONY : src/sat/bsat/satInterB.i

# target to preprocess a source file
src/sat/bsat/satInterB.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInterB.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInterB.c.i
.PHONY : src/sat/bsat/satInterB.c.i

src/sat/bsat/satInterB.s: src/sat/bsat/satInterB.c.s

.PHONY : src/sat/bsat/satInterB.s

# target to generate assembly for a file
src/sat/bsat/satInterB.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInterB.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInterB.c.s
.PHONY : src/sat/bsat/satInterB.c.s

src/sat/bsat/satInterP.o: src/sat/bsat/satInterP.c.o

.PHONY : src/sat/bsat/satInterP.o

# target to build an object file
src/sat/bsat/satInterP.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInterP.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInterP.c.o
.PHONY : src/sat/bsat/satInterP.c.o

src/sat/bsat/satInterP.i: src/sat/bsat/satInterP.c.i

.PHONY : src/sat/bsat/satInterP.i

# target to preprocess a source file
src/sat/bsat/satInterP.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInterP.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInterP.c.i
.PHONY : src/sat/bsat/satInterP.c.i

src/sat/bsat/satInterP.s: src/sat/bsat/satInterP.c.s

.PHONY : src/sat/bsat/satInterP.s

# target to generate assembly for a file
src/sat/bsat/satInterP.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satInterP.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satInterP.c.s
.PHONY : src/sat/bsat/satInterP.c.s

src/sat/bsat/satMem.o: src/sat/bsat/satMem.c.o

.PHONY : src/sat/bsat/satMem.o

# target to build an object file
src/sat/bsat/satMem.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satMem.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satMem.c.o
.PHONY : src/sat/bsat/satMem.c.o

src/sat/bsat/satMem.i: src/sat/bsat/satMem.c.i

.PHONY : src/sat/bsat/satMem.i

# target to preprocess a source file
src/sat/bsat/satMem.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satMem.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satMem.c.i
.PHONY : src/sat/bsat/satMem.c.i

src/sat/bsat/satMem.s: src/sat/bsat/satMem.c.s

.PHONY : src/sat/bsat/satMem.s

# target to generate assembly for a file
src/sat/bsat/satMem.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satMem.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satMem.c.s
.PHONY : src/sat/bsat/satMem.c.s

src/sat/bsat/satProof.o: src/sat/bsat/satProof.c.o

.PHONY : src/sat/bsat/satProof.o

# target to build an object file
src/sat/bsat/satProof.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satProof.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satProof.c.o
.PHONY : src/sat/bsat/satProof.c.o

src/sat/bsat/satProof.i: src/sat/bsat/satProof.c.i

.PHONY : src/sat/bsat/satProof.i

# target to preprocess a source file
src/sat/bsat/satProof.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satProof.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satProof.c.i
.PHONY : src/sat/bsat/satProof.c.i

src/sat/bsat/satProof.s: src/sat/bsat/satProof.c.s

.PHONY : src/sat/bsat/satProof.s

# target to generate assembly for a file
src/sat/bsat/satProof.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satProof.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satProof.c.s
.PHONY : src/sat/bsat/satProof.c.s

src/sat/bsat/satSolver.o: src/sat/bsat/satSolver.c.o

.PHONY : src/sat/bsat/satSolver.o

# target to build an object file
src/sat/bsat/satSolver.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver.c.o
.PHONY : src/sat/bsat/satSolver.c.o

src/sat/bsat/satSolver.i: src/sat/bsat/satSolver.c.i

.PHONY : src/sat/bsat/satSolver.i

# target to preprocess a source file
src/sat/bsat/satSolver.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver.c.i
.PHONY : src/sat/bsat/satSolver.c.i

src/sat/bsat/satSolver.s: src/sat/bsat/satSolver.c.s

.PHONY : src/sat/bsat/satSolver.s

# target to generate assembly for a file
src/sat/bsat/satSolver.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver.c.s
.PHONY : src/sat/bsat/satSolver.c.s

src/sat/bsat/satSolver2.o: src/sat/bsat/satSolver2.c.o

.PHONY : src/sat/bsat/satSolver2.o

# target to build an object file
src/sat/bsat/satSolver2.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver2.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver2.c.o
.PHONY : src/sat/bsat/satSolver2.c.o

src/sat/bsat/satSolver2.i: src/sat/bsat/satSolver2.c.i

.PHONY : src/sat/bsat/satSolver2.i

# target to preprocess a source file
src/sat/bsat/satSolver2.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver2.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver2.c.i
.PHONY : src/sat/bsat/satSolver2.c.i

src/sat/bsat/satSolver2.s: src/sat/bsat/satSolver2.c.s

.PHONY : src/sat/bsat/satSolver2.s

# target to generate assembly for a file
src/sat/bsat/satSolver2.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver2.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver2.c.s
.PHONY : src/sat/bsat/satSolver2.c.s

src/sat/bsat/satSolver2i.o: src/sat/bsat/satSolver2i.c.o

.PHONY : src/sat/bsat/satSolver2i.o

# target to build an object file
src/sat/bsat/satSolver2i.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver2i.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver2i.c.o
.PHONY : src/sat/bsat/satSolver2i.c.o

src/sat/bsat/satSolver2i.i: src/sat/bsat/satSolver2i.c.i

.PHONY : src/sat/bsat/satSolver2i.i

# target to preprocess a source file
src/sat/bsat/satSolver2i.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver2i.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver2i.c.i
.PHONY : src/sat/bsat/satSolver2i.c.i

src/sat/bsat/satSolver2i.s: src/sat/bsat/satSolver2i.c.s

.PHONY : src/sat/bsat/satSolver2i.s

# target to generate assembly for a file
src/sat/bsat/satSolver2i.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver2i.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver2i.c.s
.PHONY : src/sat/bsat/satSolver2i.c.s

src/sat/bsat/satSolver3.o: src/sat/bsat/satSolver3.c.o

.PHONY : src/sat/bsat/satSolver3.o

# target to build an object file
src/sat/bsat/satSolver3.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver3.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver3.c.o
.PHONY : src/sat/bsat/satSolver3.c.o

src/sat/bsat/satSolver3.i: src/sat/bsat/satSolver3.c.i

.PHONY : src/sat/bsat/satSolver3.i

# target to preprocess a source file
src/sat/bsat/satSolver3.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver3.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver3.c.i
.PHONY : src/sat/bsat/satSolver3.c.i

src/sat/bsat/satSolver3.s: src/sat/bsat/satSolver3.c.s

.PHONY : src/sat/bsat/satSolver3.s

# target to generate assembly for a file
src/sat/bsat/satSolver3.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satSolver3.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satSolver3.c.s
.PHONY : src/sat/bsat/satSolver3.c.s

src/sat/bsat/satStore.o: src/sat/bsat/satStore.c.o

.PHONY : src/sat/bsat/satStore.o

# target to build an object file
src/sat/bsat/satStore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satStore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satStore.c.o
.PHONY : src/sat/bsat/satStore.c.o

src/sat/bsat/satStore.i: src/sat/bsat/satStore.c.i

.PHONY : src/sat/bsat/satStore.i

# target to preprocess a source file
src/sat/bsat/satStore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satStore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satStore.c.i
.PHONY : src/sat/bsat/satStore.c.i

src/sat/bsat/satStore.s: src/sat/bsat/satStore.c.s

.PHONY : src/sat/bsat/satStore.s

# target to generate assembly for a file
src/sat/bsat/satStore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satStore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satStore.c.s
.PHONY : src/sat/bsat/satStore.c.s

src/sat/bsat/satTrace.o: src/sat/bsat/satTrace.c.o

.PHONY : src/sat/bsat/satTrace.o

# target to build an object file
src/sat/bsat/satTrace.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satTrace.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satTrace.c.o
.PHONY : src/sat/bsat/satTrace.c.o

src/sat/bsat/satTrace.i: src/sat/bsat/satTrace.c.i

.PHONY : src/sat/bsat/satTrace.i

# target to preprocess a source file
src/sat/bsat/satTrace.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satTrace.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satTrace.c.i
.PHONY : src/sat/bsat/satTrace.c.i

src/sat/bsat/satTrace.s: src/sat/bsat/satTrace.c.s

.PHONY : src/sat/bsat/satTrace.s

# target to generate assembly for a file
src/sat/bsat/satTrace.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satTrace.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satTrace.c.s
.PHONY : src/sat/bsat/satTrace.c.s

src/sat/bsat/satTruth.o: src/sat/bsat/satTruth.c.o

.PHONY : src/sat/bsat/satTruth.o

# target to build an object file
src/sat/bsat/satTruth.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satTruth.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satTruth.c.o
.PHONY : src/sat/bsat/satTruth.c.o

src/sat/bsat/satTruth.i: src/sat/bsat/satTruth.c.i

.PHONY : src/sat/bsat/satTruth.i

# target to preprocess a source file
src/sat/bsat/satTruth.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satTruth.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satTruth.c.i
.PHONY : src/sat/bsat/satTruth.c.i

src/sat/bsat/satTruth.s: src/sat/bsat/satTruth.c.s

.PHONY : src/sat/bsat/satTruth.s

# target to generate assembly for a file
src/sat/bsat/satTruth.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satTruth.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satTruth.c.s
.PHONY : src/sat/bsat/satTruth.c.s

src/sat/bsat/satUtil.o: src/sat/bsat/satUtil.c.o

.PHONY : src/sat/bsat/satUtil.o

# target to build an object file
src/sat/bsat/satUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satUtil.c.o
.PHONY : src/sat/bsat/satUtil.c.o

src/sat/bsat/satUtil.i: src/sat/bsat/satUtil.c.i

.PHONY : src/sat/bsat/satUtil.i

# target to preprocess a source file
src/sat/bsat/satUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satUtil.c.i
.PHONY : src/sat/bsat/satUtil.c.i

src/sat/bsat/satUtil.s: src/sat/bsat/satUtil.c.s

.PHONY : src/sat/bsat/satUtil.s

# target to generate assembly for a file
src/sat/bsat/satUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/bsat/satUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/bsat/satUtil.c.s
.PHONY : src/sat/bsat/satUtil.c.s

src/sat/cnf/cnfCore.o: src/sat/cnf/cnfCore.c.o

.PHONY : src/sat/cnf/cnfCore.o

# target to build an object file
src/sat/cnf/cnfCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfCore.c.o
.PHONY : src/sat/cnf/cnfCore.c.o

src/sat/cnf/cnfCore.i: src/sat/cnf/cnfCore.c.i

.PHONY : src/sat/cnf/cnfCore.i

# target to preprocess a source file
src/sat/cnf/cnfCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfCore.c.i
.PHONY : src/sat/cnf/cnfCore.c.i

src/sat/cnf/cnfCore.s: src/sat/cnf/cnfCore.c.s

.PHONY : src/sat/cnf/cnfCore.s

# target to generate assembly for a file
src/sat/cnf/cnfCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfCore.c.s
.PHONY : src/sat/cnf/cnfCore.c.s

src/sat/cnf/cnfCut.o: src/sat/cnf/cnfCut.c.o

.PHONY : src/sat/cnf/cnfCut.o

# target to build an object file
src/sat/cnf/cnfCut.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfCut.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfCut.c.o
.PHONY : src/sat/cnf/cnfCut.c.o

src/sat/cnf/cnfCut.i: src/sat/cnf/cnfCut.c.i

.PHONY : src/sat/cnf/cnfCut.i

# target to preprocess a source file
src/sat/cnf/cnfCut.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfCut.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfCut.c.i
.PHONY : src/sat/cnf/cnfCut.c.i

src/sat/cnf/cnfCut.s: src/sat/cnf/cnfCut.c.s

.PHONY : src/sat/cnf/cnfCut.s

# target to generate assembly for a file
src/sat/cnf/cnfCut.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfCut.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfCut.c.s
.PHONY : src/sat/cnf/cnfCut.c.s

src/sat/cnf/cnfData.o: src/sat/cnf/cnfData.c.o

.PHONY : src/sat/cnf/cnfData.o

# target to build an object file
src/sat/cnf/cnfData.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfData.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfData.c.o
.PHONY : src/sat/cnf/cnfData.c.o

src/sat/cnf/cnfData.i: src/sat/cnf/cnfData.c.i

.PHONY : src/sat/cnf/cnfData.i

# target to preprocess a source file
src/sat/cnf/cnfData.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfData.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfData.c.i
.PHONY : src/sat/cnf/cnfData.c.i

src/sat/cnf/cnfData.s: src/sat/cnf/cnfData.c.s

.PHONY : src/sat/cnf/cnfData.s

# target to generate assembly for a file
src/sat/cnf/cnfData.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfData.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfData.c.s
.PHONY : src/sat/cnf/cnfData.c.s

src/sat/cnf/cnfFast.o: src/sat/cnf/cnfFast.c.o

.PHONY : src/sat/cnf/cnfFast.o

# target to build an object file
src/sat/cnf/cnfFast.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfFast.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfFast.c.o
.PHONY : src/sat/cnf/cnfFast.c.o

src/sat/cnf/cnfFast.i: src/sat/cnf/cnfFast.c.i

.PHONY : src/sat/cnf/cnfFast.i

# target to preprocess a source file
src/sat/cnf/cnfFast.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfFast.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfFast.c.i
.PHONY : src/sat/cnf/cnfFast.c.i

src/sat/cnf/cnfFast.s: src/sat/cnf/cnfFast.c.s

.PHONY : src/sat/cnf/cnfFast.s

# target to generate assembly for a file
src/sat/cnf/cnfFast.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfFast.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfFast.c.s
.PHONY : src/sat/cnf/cnfFast.c.s

src/sat/cnf/cnfMan.o: src/sat/cnf/cnfMan.c.o

.PHONY : src/sat/cnf/cnfMan.o

# target to build an object file
src/sat/cnf/cnfMan.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfMan.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfMan.c.o
.PHONY : src/sat/cnf/cnfMan.c.o

src/sat/cnf/cnfMan.i: src/sat/cnf/cnfMan.c.i

.PHONY : src/sat/cnf/cnfMan.i

# target to preprocess a source file
src/sat/cnf/cnfMan.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfMan.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfMan.c.i
.PHONY : src/sat/cnf/cnfMan.c.i

src/sat/cnf/cnfMan.s: src/sat/cnf/cnfMan.c.s

.PHONY : src/sat/cnf/cnfMan.s

# target to generate assembly for a file
src/sat/cnf/cnfMan.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfMan.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfMan.c.s
.PHONY : src/sat/cnf/cnfMan.c.s

src/sat/cnf/cnfMap.o: src/sat/cnf/cnfMap.c.o

.PHONY : src/sat/cnf/cnfMap.o

# target to build an object file
src/sat/cnf/cnfMap.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfMap.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfMap.c.o
.PHONY : src/sat/cnf/cnfMap.c.o

src/sat/cnf/cnfMap.i: src/sat/cnf/cnfMap.c.i

.PHONY : src/sat/cnf/cnfMap.i

# target to preprocess a source file
src/sat/cnf/cnfMap.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfMap.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfMap.c.i
.PHONY : src/sat/cnf/cnfMap.c.i

src/sat/cnf/cnfMap.s: src/sat/cnf/cnfMap.c.s

.PHONY : src/sat/cnf/cnfMap.s

# target to generate assembly for a file
src/sat/cnf/cnfMap.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfMap.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfMap.c.s
.PHONY : src/sat/cnf/cnfMap.c.s

src/sat/cnf/cnfPost.o: src/sat/cnf/cnfPost.c.o

.PHONY : src/sat/cnf/cnfPost.o

# target to build an object file
src/sat/cnf/cnfPost.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfPost.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfPost.c.o
.PHONY : src/sat/cnf/cnfPost.c.o

src/sat/cnf/cnfPost.i: src/sat/cnf/cnfPost.c.i

.PHONY : src/sat/cnf/cnfPost.i

# target to preprocess a source file
src/sat/cnf/cnfPost.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfPost.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfPost.c.i
.PHONY : src/sat/cnf/cnfPost.c.i

src/sat/cnf/cnfPost.s: src/sat/cnf/cnfPost.c.s

.PHONY : src/sat/cnf/cnfPost.s

# target to generate assembly for a file
src/sat/cnf/cnfPost.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfPost.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfPost.c.s
.PHONY : src/sat/cnf/cnfPost.c.s

src/sat/cnf/cnfUtil.o: src/sat/cnf/cnfUtil.c.o

.PHONY : src/sat/cnf/cnfUtil.o

# target to build an object file
src/sat/cnf/cnfUtil.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfUtil.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfUtil.c.o
.PHONY : src/sat/cnf/cnfUtil.c.o

src/sat/cnf/cnfUtil.i: src/sat/cnf/cnfUtil.c.i

.PHONY : src/sat/cnf/cnfUtil.i

# target to preprocess a source file
src/sat/cnf/cnfUtil.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfUtil.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfUtil.c.i
.PHONY : src/sat/cnf/cnfUtil.c.i

src/sat/cnf/cnfUtil.s: src/sat/cnf/cnfUtil.c.s

.PHONY : src/sat/cnf/cnfUtil.s

# target to generate assembly for a file
src/sat/cnf/cnfUtil.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfUtil.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfUtil.c.s
.PHONY : src/sat/cnf/cnfUtil.c.s

src/sat/cnf/cnfWrite.o: src/sat/cnf/cnfWrite.c.o

.PHONY : src/sat/cnf/cnfWrite.o

# target to build an object file
src/sat/cnf/cnfWrite.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfWrite.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfWrite.c.o
.PHONY : src/sat/cnf/cnfWrite.c.o

src/sat/cnf/cnfWrite.i: src/sat/cnf/cnfWrite.c.i

.PHONY : src/sat/cnf/cnfWrite.i

# target to preprocess a source file
src/sat/cnf/cnfWrite.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfWrite.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfWrite.c.i
.PHONY : src/sat/cnf/cnfWrite.c.i

src/sat/cnf/cnfWrite.s: src/sat/cnf/cnfWrite.c.s

.PHONY : src/sat/cnf/cnfWrite.s

# target to generate assembly for a file
src/sat/cnf/cnfWrite.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/cnf/cnfWrite.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/cnf/cnfWrite.c.s
.PHONY : src/sat/cnf/cnfWrite.c.s

src/sat/csat/csat_apis.o: src/sat/csat/csat_apis.c.o

.PHONY : src/sat/csat/csat_apis.o

# target to build an object file
src/sat/csat/csat_apis.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/csat/csat_apis.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/csat/csat_apis.c.o
.PHONY : src/sat/csat/csat_apis.c.o

src/sat/csat/csat_apis.i: src/sat/csat/csat_apis.c.i

.PHONY : src/sat/csat/csat_apis.i

# target to preprocess a source file
src/sat/csat/csat_apis.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/csat/csat_apis.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/csat/csat_apis.c.i
.PHONY : src/sat/csat/csat_apis.c.i

src/sat/csat/csat_apis.s: src/sat/csat/csat_apis.c.s

.PHONY : src/sat/csat/csat_apis.s

# target to generate assembly for a file
src/sat/csat/csat_apis.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/csat/csat_apis.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/csat/csat_apis.c.s
.PHONY : src/sat/csat/csat_apis.c.s

src/sat/glucose/AbcGlucose.o: src/sat/glucose/AbcGlucose.cpp.o

.PHONY : src/sat/glucose/AbcGlucose.o

# target to build an object file
src/sat/glucose/AbcGlucose.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/AbcGlucose.cpp.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/AbcGlucose.cpp.o
.PHONY : src/sat/glucose/AbcGlucose.cpp.o

src/sat/glucose/AbcGlucose.i: src/sat/glucose/AbcGlucose.cpp.i

.PHONY : src/sat/glucose/AbcGlucose.i

# target to preprocess a source file
src/sat/glucose/AbcGlucose.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/AbcGlucose.cpp.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/AbcGlucose.cpp.i
.PHONY : src/sat/glucose/AbcGlucose.cpp.i

src/sat/glucose/AbcGlucose.s: src/sat/glucose/AbcGlucose.cpp.s

.PHONY : src/sat/glucose/AbcGlucose.s

# target to generate assembly for a file
src/sat/glucose/AbcGlucose.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/AbcGlucose.cpp.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/AbcGlucose.cpp.s
.PHONY : src/sat/glucose/AbcGlucose.cpp.s

src/sat/glucose/AbcGlucoseCmd.o: src/sat/glucose/AbcGlucoseCmd.cpp.o

.PHONY : src/sat/glucose/AbcGlucoseCmd.o

# target to build an object file
src/sat/glucose/AbcGlucoseCmd.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/AbcGlucoseCmd.cpp.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/AbcGlucoseCmd.cpp.o
.PHONY : src/sat/glucose/AbcGlucoseCmd.cpp.o

src/sat/glucose/AbcGlucoseCmd.i: src/sat/glucose/AbcGlucoseCmd.cpp.i

.PHONY : src/sat/glucose/AbcGlucoseCmd.i

# target to preprocess a source file
src/sat/glucose/AbcGlucoseCmd.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/AbcGlucoseCmd.cpp.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/AbcGlucoseCmd.cpp.i
.PHONY : src/sat/glucose/AbcGlucoseCmd.cpp.i

src/sat/glucose/AbcGlucoseCmd.s: src/sat/glucose/AbcGlucoseCmd.cpp.s

.PHONY : src/sat/glucose/AbcGlucoseCmd.s

# target to generate assembly for a file
src/sat/glucose/AbcGlucoseCmd.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/AbcGlucoseCmd.cpp.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/AbcGlucoseCmd.cpp.s
.PHONY : src/sat/glucose/AbcGlucoseCmd.cpp.s

src/sat/glucose/Glucose.o: src/sat/glucose/Glucose.cpp.o

.PHONY : src/sat/glucose/Glucose.o

# target to build an object file
src/sat/glucose/Glucose.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/Glucose.cpp.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/Glucose.cpp.o
.PHONY : src/sat/glucose/Glucose.cpp.o

src/sat/glucose/Glucose.i: src/sat/glucose/Glucose.cpp.i

.PHONY : src/sat/glucose/Glucose.i

# target to preprocess a source file
src/sat/glucose/Glucose.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/Glucose.cpp.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/Glucose.cpp.i
.PHONY : src/sat/glucose/Glucose.cpp.i

src/sat/glucose/Glucose.s: src/sat/glucose/Glucose.cpp.s

.PHONY : src/sat/glucose/Glucose.s

# target to generate assembly for a file
src/sat/glucose/Glucose.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/Glucose.cpp.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/Glucose.cpp.s
.PHONY : src/sat/glucose/Glucose.cpp.s

src/sat/glucose/Options.o: src/sat/glucose/Options.cpp.o

.PHONY : src/sat/glucose/Options.o

# target to build an object file
src/sat/glucose/Options.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/Options.cpp.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/Options.cpp.o
.PHONY : src/sat/glucose/Options.cpp.o

src/sat/glucose/Options.i: src/sat/glucose/Options.cpp.i

.PHONY : src/sat/glucose/Options.i

# target to preprocess a source file
src/sat/glucose/Options.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/Options.cpp.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/Options.cpp.i
.PHONY : src/sat/glucose/Options.cpp.i

src/sat/glucose/Options.s: src/sat/glucose/Options.cpp.s

.PHONY : src/sat/glucose/Options.s

# target to generate assembly for a file
src/sat/glucose/Options.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/Options.cpp.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/Options.cpp.s
.PHONY : src/sat/glucose/Options.cpp.s

src/sat/glucose/SimpSolver.o: src/sat/glucose/SimpSolver.cpp.o

.PHONY : src/sat/glucose/SimpSolver.o

# target to build an object file
src/sat/glucose/SimpSolver.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/SimpSolver.cpp.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/SimpSolver.cpp.o
.PHONY : src/sat/glucose/SimpSolver.cpp.o

src/sat/glucose/SimpSolver.i: src/sat/glucose/SimpSolver.cpp.i

.PHONY : src/sat/glucose/SimpSolver.i

# target to preprocess a source file
src/sat/glucose/SimpSolver.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/SimpSolver.cpp.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/SimpSolver.cpp.i
.PHONY : src/sat/glucose/SimpSolver.cpp.i

src/sat/glucose/SimpSolver.s: src/sat/glucose/SimpSolver.cpp.s

.PHONY : src/sat/glucose/SimpSolver.s

# target to generate assembly for a file
src/sat/glucose/SimpSolver.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/SimpSolver.cpp.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/SimpSolver.cpp.s
.PHONY : src/sat/glucose/SimpSolver.cpp.s

src/sat/glucose/System.o: src/sat/glucose/System.cpp.o

.PHONY : src/sat/glucose/System.o

# target to build an object file
src/sat/glucose/System.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/System.cpp.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/System.cpp.o
.PHONY : src/sat/glucose/System.cpp.o

src/sat/glucose/System.i: src/sat/glucose/System.cpp.i

.PHONY : src/sat/glucose/System.i

# target to preprocess a source file
src/sat/glucose/System.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/System.cpp.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/System.cpp.i
.PHONY : src/sat/glucose/System.cpp.i

src/sat/glucose/System.s: src/sat/glucose/System.cpp.s

.PHONY : src/sat/glucose/System.s

# target to generate assembly for a file
src/sat/glucose/System.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/glucose/System.cpp.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/glucose/System.cpp.s
.PHONY : src/sat/glucose/System.cpp.s

src/sat/msat/msatActivity.o: src/sat/msat/msatActivity.c.o

.PHONY : src/sat/msat/msatActivity.o

# target to build an object file
src/sat/msat/msatActivity.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatActivity.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatActivity.c.o
.PHONY : src/sat/msat/msatActivity.c.o

src/sat/msat/msatActivity.i: src/sat/msat/msatActivity.c.i

.PHONY : src/sat/msat/msatActivity.i

# target to preprocess a source file
src/sat/msat/msatActivity.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatActivity.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatActivity.c.i
.PHONY : src/sat/msat/msatActivity.c.i

src/sat/msat/msatActivity.s: src/sat/msat/msatActivity.c.s

.PHONY : src/sat/msat/msatActivity.s

# target to generate assembly for a file
src/sat/msat/msatActivity.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatActivity.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatActivity.c.s
.PHONY : src/sat/msat/msatActivity.c.s

src/sat/msat/msatClause.o: src/sat/msat/msatClause.c.o

.PHONY : src/sat/msat/msatClause.o

# target to build an object file
src/sat/msat/msatClause.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatClause.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatClause.c.o
.PHONY : src/sat/msat/msatClause.c.o

src/sat/msat/msatClause.i: src/sat/msat/msatClause.c.i

.PHONY : src/sat/msat/msatClause.i

# target to preprocess a source file
src/sat/msat/msatClause.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatClause.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatClause.c.i
.PHONY : src/sat/msat/msatClause.c.i

src/sat/msat/msatClause.s: src/sat/msat/msatClause.c.s

.PHONY : src/sat/msat/msatClause.s

# target to generate assembly for a file
src/sat/msat/msatClause.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatClause.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatClause.c.s
.PHONY : src/sat/msat/msatClause.c.s

src/sat/msat/msatClauseVec.o: src/sat/msat/msatClauseVec.c.o

.PHONY : src/sat/msat/msatClauseVec.o

# target to build an object file
src/sat/msat/msatClauseVec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatClauseVec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatClauseVec.c.o
.PHONY : src/sat/msat/msatClauseVec.c.o

src/sat/msat/msatClauseVec.i: src/sat/msat/msatClauseVec.c.i

.PHONY : src/sat/msat/msatClauseVec.i

# target to preprocess a source file
src/sat/msat/msatClauseVec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatClauseVec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatClauseVec.c.i
.PHONY : src/sat/msat/msatClauseVec.c.i

src/sat/msat/msatClauseVec.s: src/sat/msat/msatClauseVec.c.s

.PHONY : src/sat/msat/msatClauseVec.s

# target to generate assembly for a file
src/sat/msat/msatClauseVec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatClauseVec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatClauseVec.c.s
.PHONY : src/sat/msat/msatClauseVec.c.s

src/sat/msat/msatMem.o: src/sat/msat/msatMem.c.o

.PHONY : src/sat/msat/msatMem.o

# target to build an object file
src/sat/msat/msatMem.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatMem.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatMem.c.o
.PHONY : src/sat/msat/msatMem.c.o

src/sat/msat/msatMem.i: src/sat/msat/msatMem.c.i

.PHONY : src/sat/msat/msatMem.i

# target to preprocess a source file
src/sat/msat/msatMem.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatMem.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatMem.c.i
.PHONY : src/sat/msat/msatMem.c.i

src/sat/msat/msatMem.s: src/sat/msat/msatMem.c.s

.PHONY : src/sat/msat/msatMem.s

# target to generate assembly for a file
src/sat/msat/msatMem.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatMem.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatMem.c.s
.PHONY : src/sat/msat/msatMem.c.s

src/sat/msat/msatOrderH.o: src/sat/msat/msatOrderH.c.o

.PHONY : src/sat/msat/msatOrderH.o

# target to build an object file
src/sat/msat/msatOrderH.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatOrderH.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatOrderH.c.o
.PHONY : src/sat/msat/msatOrderH.c.o

src/sat/msat/msatOrderH.i: src/sat/msat/msatOrderH.c.i

.PHONY : src/sat/msat/msatOrderH.i

# target to preprocess a source file
src/sat/msat/msatOrderH.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatOrderH.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatOrderH.c.i
.PHONY : src/sat/msat/msatOrderH.c.i

src/sat/msat/msatOrderH.s: src/sat/msat/msatOrderH.c.s

.PHONY : src/sat/msat/msatOrderH.s

# target to generate assembly for a file
src/sat/msat/msatOrderH.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatOrderH.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatOrderH.c.s
.PHONY : src/sat/msat/msatOrderH.c.s

src/sat/msat/msatQueue.o: src/sat/msat/msatQueue.c.o

.PHONY : src/sat/msat/msatQueue.o

# target to build an object file
src/sat/msat/msatQueue.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatQueue.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatQueue.c.o
.PHONY : src/sat/msat/msatQueue.c.o

src/sat/msat/msatQueue.i: src/sat/msat/msatQueue.c.i

.PHONY : src/sat/msat/msatQueue.i

# target to preprocess a source file
src/sat/msat/msatQueue.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatQueue.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatQueue.c.i
.PHONY : src/sat/msat/msatQueue.c.i

src/sat/msat/msatQueue.s: src/sat/msat/msatQueue.c.s

.PHONY : src/sat/msat/msatQueue.s

# target to generate assembly for a file
src/sat/msat/msatQueue.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatQueue.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatQueue.c.s
.PHONY : src/sat/msat/msatQueue.c.s

src/sat/msat/msatRead.o: src/sat/msat/msatRead.c.o

.PHONY : src/sat/msat/msatRead.o

# target to build an object file
src/sat/msat/msatRead.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatRead.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatRead.c.o
.PHONY : src/sat/msat/msatRead.c.o

src/sat/msat/msatRead.i: src/sat/msat/msatRead.c.i

.PHONY : src/sat/msat/msatRead.i

# target to preprocess a source file
src/sat/msat/msatRead.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatRead.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatRead.c.i
.PHONY : src/sat/msat/msatRead.c.i

src/sat/msat/msatRead.s: src/sat/msat/msatRead.c.s

.PHONY : src/sat/msat/msatRead.s

# target to generate assembly for a file
src/sat/msat/msatRead.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatRead.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatRead.c.s
.PHONY : src/sat/msat/msatRead.c.s

src/sat/msat/msatSolverApi.o: src/sat/msat/msatSolverApi.c.o

.PHONY : src/sat/msat/msatSolverApi.o

# target to build an object file
src/sat/msat/msatSolverApi.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverApi.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverApi.c.o
.PHONY : src/sat/msat/msatSolverApi.c.o

src/sat/msat/msatSolverApi.i: src/sat/msat/msatSolverApi.c.i

.PHONY : src/sat/msat/msatSolverApi.i

# target to preprocess a source file
src/sat/msat/msatSolverApi.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverApi.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverApi.c.i
.PHONY : src/sat/msat/msatSolverApi.c.i

src/sat/msat/msatSolverApi.s: src/sat/msat/msatSolverApi.c.s

.PHONY : src/sat/msat/msatSolverApi.s

# target to generate assembly for a file
src/sat/msat/msatSolverApi.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverApi.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverApi.c.s
.PHONY : src/sat/msat/msatSolverApi.c.s

src/sat/msat/msatSolverCore.o: src/sat/msat/msatSolverCore.c.o

.PHONY : src/sat/msat/msatSolverCore.o

# target to build an object file
src/sat/msat/msatSolverCore.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverCore.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverCore.c.o
.PHONY : src/sat/msat/msatSolverCore.c.o

src/sat/msat/msatSolverCore.i: src/sat/msat/msatSolverCore.c.i

.PHONY : src/sat/msat/msatSolverCore.i

# target to preprocess a source file
src/sat/msat/msatSolverCore.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverCore.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverCore.c.i
.PHONY : src/sat/msat/msatSolverCore.c.i

src/sat/msat/msatSolverCore.s: src/sat/msat/msatSolverCore.c.s

.PHONY : src/sat/msat/msatSolverCore.s

# target to generate assembly for a file
src/sat/msat/msatSolverCore.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverCore.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverCore.c.s
.PHONY : src/sat/msat/msatSolverCore.c.s

src/sat/msat/msatSolverIo.o: src/sat/msat/msatSolverIo.c.o

.PHONY : src/sat/msat/msatSolverIo.o

# target to build an object file
src/sat/msat/msatSolverIo.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverIo.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverIo.c.o
.PHONY : src/sat/msat/msatSolverIo.c.o

src/sat/msat/msatSolverIo.i: src/sat/msat/msatSolverIo.c.i

.PHONY : src/sat/msat/msatSolverIo.i

# target to preprocess a source file
src/sat/msat/msatSolverIo.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverIo.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverIo.c.i
.PHONY : src/sat/msat/msatSolverIo.c.i

src/sat/msat/msatSolverIo.s: src/sat/msat/msatSolverIo.c.s

.PHONY : src/sat/msat/msatSolverIo.s

# target to generate assembly for a file
src/sat/msat/msatSolverIo.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverIo.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverIo.c.s
.PHONY : src/sat/msat/msatSolverIo.c.s

src/sat/msat/msatSolverSearch.o: src/sat/msat/msatSolverSearch.c.o

.PHONY : src/sat/msat/msatSolverSearch.o

# target to build an object file
src/sat/msat/msatSolverSearch.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverSearch.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverSearch.c.o
.PHONY : src/sat/msat/msatSolverSearch.c.o

src/sat/msat/msatSolverSearch.i: src/sat/msat/msatSolverSearch.c.i

.PHONY : src/sat/msat/msatSolverSearch.i

# target to preprocess a source file
src/sat/msat/msatSolverSearch.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverSearch.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverSearch.c.i
.PHONY : src/sat/msat/msatSolverSearch.c.i

src/sat/msat/msatSolverSearch.s: src/sat/msat/msatSolverSearch.c.s

.PHONY : src/sat/msat/msatSolverSearch.s

# target to generate assembly for a file
src/sat/msat/msatSolverSearch.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSolverSearch.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSolverSearch.c.s
.PHONY : src/sat/msat/msatSolverSearch.c.s

src/sat/msat/msatSort.o: src/sat/msat/msatSort.c.o

.PHONY : src/sat/msat/msatSort.o

# target to build an object file
src/sat/msat/msatSort.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSort.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSort.c.o
.PHONY : src/sat/msat/msatSort.c.o

src/sat/msat/msatSort.i: src/sat/msat/msatSort.c.i

.PHONY : src/sat/msat/msatSort.i

# target to preprocess a source file
src/sat/msat/msatSort.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSort.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSort.c.i
.PHONY : src/sat/msat/msatSort.c.i

src/sat/msat/msatSort.s: src/sat/msat/msatSort.c.s

.PHONY : src/sat/msat/msatSort.s

# target to generate assembly for a file
src/sat/msat/msatSort.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatSort.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatSort.c.s
.PHONY : src/sat/msat/msatSort.c.s

src/sat/msat/msatVec.o: src/sat/msat/msatVec.c.o

.PHONY : src/sat/msat/msatVec.o

# target to build an object file
src/sat/msat/msatVec.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatVec.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatVec.c.o
.PHONY : src/sat/msat/msatVec.c.o

src/sat/msat/msatVec.i: src/sat/msat/msatVec.c.i

.PHONY : src/sat/msat/msatVec.i

# target to preprocess a source file
src/sat/msat/msatVec.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatVec.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatVec.c.i
.PHONY : src/sat/msat/msatVec.c.i

src/sat/msat/msatVec.s: src/sat/msat/msatVec.c.s

.PHONY : src/sat/msat/msatVec.s

# target to generate assembly for a file
src/sat/msat/msatVec.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/msat/msatVec.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/msat/msatVec.c.s
.PHONY : src/sat/msat/msatVec.c.s

src/sat/satoko/cnf_reader.o: src/sat/satoko/cnf_reader.c.o

.PHONY : src/sat/satoko/cnf_reader.o

# target to build an object file
src/sat/satoko/cnf_reader.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/satoko/cnf_reader.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/satoko/cnf_reader.c.o
.PHONY : src/sat/satoko/cnf_reader.c.o

src/sat/satoko/cnf_reader.i: src/sat/satoko/cnf_reader.c.i

.PHONY : src/sat/satoko/cnf_reader.i

# target to preprocess a source file
src/sat/satoko/cnf_reader.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/satoko/cnf_reader.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/satoko/cnf_reader.c.i
.PHONY : src/sat/satoko/cnf_reader.c.i

src/sat/satoko/cnf_reader.s: src/sat/satoko/cnf_reader.c.s

.PHONY : src/sat/satoko/cnf_reader.s

# target to generate assembly for a file
src/sat/satoko/cnf_reader.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/satoko/cnf_reader.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/satoko/cnf_reader.c.s
.PHONY : src/sat/satoko/cnf_reader.c.s

src/sat/satoko/solver.o: src/sat/satoko/solver.c.o

.PHONY : src/sat/satoko/solver.o

# target to build an object file
src/sat/satoko/solver.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/satoko/solver.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/satoko/solver.c.o
.PHONY : src/sat/satoko/solver.c.o

src/sat/satoko/solver.i: src/sat/satoko/solver.c.i

.PHONY : src/sat/satoko/solver.i

# target to preprocess a source file
src/sat/satoko/solver.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/satoko/solver.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/satoko/solver.c.i
.PHONY : src/sat/satoko/solver.c.i

src/sat/satoko/solver.s: src/sat/satoko/solver.c.s

.PHONY : src/sat/satoko/solver.s

# target to generate assembly for a file
src/sat/satoko/solver.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/satoko/solver.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/satoko/solver.c.s
.PHONY : src/sat/satoko/solver.c.s

src/sat/satoko/solver_api.o: src/sat/satoko/solver_api.c.o

.PHONY : src/sat/satoko/solver_api.o

# target to build an object file
src/sat/satoko/solver_api.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/satoko/solver_api.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/satoko/solver_api.c.o
.PHONY : src/sat/satoko/solver_api.c.o

src/sat/satoko/solver_api.i: src/sat/satoko/solver_api.c.i

.PHONY : src/sat/satoko/solver_api.i

# target to preprocess a source file
src/sat/satoko/solver_api.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/satoko/solver_api.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/satoko/solver_api.c.i
.PHONY : src/sat/satoko/solver_api.c.i

src/sat/satoko/solver_api.s: src/sat/satoko/solver_api.c.s

.PHONY : src/sat/satoko/solver_api.s

# target to generate assembly for a file
src/sat/satoko/solver_api.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/satoko/solver_api.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/satoko/solver_api.c.s
.PHONY : src/sat/satoko/solver_api.c.s

src/sat/xsat/xsatCnfReader.o: src/sat/xsat/xsatCnfReader.c.o

.PHONY : src/sat/xsat/xsatCnfReader.o

# target to build an object file
src/sat/xsat/xsatCnfReader.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/xsat/xsatCnfReader.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/xsat/xsatCnfReader.c.o
.PHONY : src/sat/xsat/xsatCnfReader.c.o

src/sat/xsat/xsatCnfReader.i: src/sat/xsat/xsatCnfReader.c.i

.PHONY : src/sat/xsat/xsatCnfReader.i

# target to preprocess a source file
src/sat/xsat/xsatCnfReader.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/xsat/xsatCnfReader.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/xsat/xsatCnfReader.c.i
.PHONY : src/sat/xsat/xsatCnfReader.c.i

src/sat/xsat/xsatCnfReader.s: src/sat/xsat/xsatCnfReader.c.s

.PHONY : src/sat/xsat/xsatCnfReader.s

# target to generate assembly for a file
src/sat/xsat/xsatCnfReader.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/xsat/xsatCnfReader.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/xsat/xsatCnfReader.c.s
.PHONY : src/sat/xsat/xsatCnfReader.c.s

src/sat/xsat/xsatSolver.o: src/sat/xsat/xsatSolver.c.o

.PHONY : src/sat/xsat/xsatSolver.o

# target to build an object file
src/sat/xsat/xsatSolver.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/xsat/xsatSolver.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/xsat/xsatSolver.c.o
.PHONY : src/sat/xsat/xsatSolver.c.o

src/sat/xsat/xsatSolver.i: src/sat/xsat/xsatSolver.c.i

.PHONY : src/sat/xsat/xsatSolver.i

# target to preprocess a source file
src/sat/xsat/xsatSolver.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/xsat/xsatSolver.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/xsat/xsatSolver.c.i
.PHONY : src/sat/xsat/xsatSolver.c.i

src/sat/xsat/xsatSolver.s: src/sat/xsat/xsatSolver.c.s

.PHONY : src/sat/xsat/xsatSolver.s

# target to generate assembly for a file
src/sat/xsat/xsatSolver.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/xsat/xsatSolver.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/xsat/xsatSolver.c.s
.PHONY : src/sat/xsat/xsatSolver.c.s

src/sat/xsat/xsatSolverAPI.o: src/sat/xsat/xsatSolverAPI.c.o

.PHONY : src/sat/xsat/xsatSolverAPI.o

# target to build an object file
src/sat/xsat/xsatSolverAPI.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/xsat/xsatSolverAPI.c.o
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/xsat/xsatSolverAPI.c.o
.PHONY : src/sat/xsat/xsatSolverAPI.c.o

src/sat/xsat/xsatSolverAPI.i: src/sat/xsat/xsatSolverAPI.c.i

.PHONY : src/sat/xsat/xsatSolverAPI.i

# target to preprocess a source file
src/sat/xsat/xsatSolverAPI.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/xsat/xsatSolverAPI.c.i
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/xsat/xsatSolverAPI.c.i
.PHONY : src/sat/xsat/xsatSolverAPI.c.i

src/sat/xsat/xsatSolverAPI.s: src/sat/xsat/xsatSolverAPI.c.s

.PHONY : src/sat/xsat/xsatSolverAPI.s

# target to generate assembly for a file
src/sat/xsat/xsatSolverAPI.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc.dir/build.make abc/CMakeFiles/libabc.dir/src/sat/xsat/xsatSolverAPI.c.s
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f abc/CMakeFiles/libabc-pic.dir/build.make abc/CMakeFiles/libabc-pic.dir/src/sat/xsat/xsatSolverAPI.c.s
.PHONY : src/sat/xsat/xsatSolverAPI.c.s

# Help Target
help:
	@echo "The following are some of the valid targets for this Makefile:"
	@echo "... all (the default if no target is provided)"
	@echo "... clean"
	@echo "... depend"
	@echo "... install/strip"
	@echo "... install"
	@echo "... list_install_components"
	@echo "... abc"
	@echo "... rebuild_cache"
	@echo "... libabc"
	@echo "... libabc-pic"
	@echo "... install/local"
	@echo "... test"
	@echo "... edit_cache"
	@echo "... src/aig/aig/aigCanon.o"
	@echo "... src/aig/aig/aigCanon.i"
	@echo "... src/aig/aig/aigCanon.s"
	@echo "... src/aig/aig/aigCheck.o"
	@echo "... src/aig/aig/aigCheck.i"
	@echo "... src/aig/aig/aigCheck.s"
	@echo "... src/aig/aig/aigCuts.o"
	@echo "... src/aig/aig/aigCuts.i"
	@echo "... src/aig/aig/aigCuts.s"
	@echo "... src/aig/aig/aigDfs.o"
	@echo "... src/aig/aig/aigDfs.i"
	@echo "... src/aig/aig/aigDfs.s"
	@echo "... src/aig/aig/aigDup.o"
	@echo "... src/aig/aig/aigDup.i"
	@echo "... src/aig/aig/aigDup.s"
	@echo "... src/aig/aig/aigFanout.o"
	@echo "... src/aig/aig/aigFanout.i"
	@echo "... src/aig/aig/aigFanout.s"
	@echo "... src/aig/aig/aigFrames.o"
	@echo "... src/aig/aig/aigFrames.i"
	@echo "... src/aig/aig/aigFrames.s"
	@echo "... src/aig/aig/aigInter.o"
	@echo "... src/aig/aig/aigInter.i"
	@echo "... src/aig/aig/aigInter.s"
	@echo "... src/aig/aig/aigJust.o"
	@echo "... src/aig/aig/aigJust.i"
	@echo "... src/aig/aig/aigJust.s"
	@echo "... src/aig/aig/aigMan.o"
	@echo "... src/aig/aig/aigMan.i"
	@echo "... src/aig/aig/aigMan.s"
	@echo "... src/aig/aig/aigMem.o"
	@echo "... src/aig/aig/aigMem.i"
	@echo "... src/aig/aig/aigMem.s"
	@echo "... src/aig/aig/aigMffc.o"
	@echo "... src/aig/aig/aigMffc.i"
	@echo "... src/aig/aig/aigMffc.s"
	@echo "... src/aig/aig/aigObj.o"
	@echo "... src/aig/aig/aigObj.i"
	@echo "... src/aig/aig/aigObj.s"
	@echo "... src/aig/aig/aigOper.o"
	@echo "... src/aig/aig/aigOper.i"
	@echo "... src/aig/aig/aigOper.s"
	@echo "... src/aig/aig/aigOrder.o"
	@echo "... src/aig/aig/aigOrder.i"
	@echo "... src/aig/aig/aigOrder.s"
	@echo "... src/aig/aig/aigPack.o"
	@echo "... src/aig/aig/aigPack.i"
	@echo "... src/aig/aig/aigPack.s"
	@echo "... src/aig/aig/aigPart.o"
	@echo "... src/aig/aig/aigPart.i"
	@echo "... src/aig/aig/aigPart.s"
	@echo "... src/aig/aig/aigPartReg.o"
	@echo "... src/aig/aig/aigPartReg.i"
	@echo "... src/aig/aig/aigPartReg.s"
	@echo "... src/aig/aig/aigPartSat.o"
	@echo "... src/aig/aig/aigPartSat.i"
	@echo "... src/aig/aig/aigPartSat.s"
	@echo "... src/aig/aig/aigRepr.o"
	@echo "... src/aig/aig/aigRepr.i"
	@echo "... src/aig/aig/aigRepr.s"
	@echo "... src/aig/aig/aigRet.o"
	@echo "... src/aig/aig/aigRet.i"
	@echo "... src/aig/aig/aigRet.s"
	@echo "... src/aig/aig/aigRetF.o"
	@echo "... src/aig/aig/aigRetF.i"
	@echo "... src/aig/aig/aigRetF.s"
	@echo "... src/aig/aig/aigScl.o"
	@echo "... src/aig/aig/aigScl.i"
	@echo "... src/aig/aig/aigScl.s"
	@echo "... src/aig/aig/aigShow.o"
	@echo "... src/aig/aig/aigShow.i"
	@echo "... src/aig/aig/aigShow.s"
	@echo "... src/aig/aig/aigSplit.o"
	@echo "... src/aig/aig/aigSplit.i"
	@echo "... src/aig/aig/aigSplit.s"
	@echo "... src/aig/aig/aigTable.o"
	@echo "... src/aig/aig/aigTable.i"
	@echo "... src/aig/aig/aigTable.s"
	@echo "... src/aig/aig/aigTiming.o"
	@echo "... src/aig/aig/aigTiming.i"
	@echo "... src/aig/aig/aigTiming.s"
	@echo "... src/aig/aig/aigTruth.o"
	@echo "... src/aig/aig/aigTruth.i"
	@echo "... src/aig/aig/aigTruth.s"
	@echo "... src/aig/aig/aigTsim.o"
	@echo "... src/aig/aig/aigTsim.i"
	@echo "... src/aig/aig/aigTsim.s"
	@echo "... src/aig/aig/aigUtil.o"
	@echo "... src/aig/aig/aigUtil.i"
	@echo "... src/aig/aig/aigUtil.s"
	@echo "... src/aig/aig/aigWin.o"
	@echo "... src/aig/aig/aigWin.i"
	@echo "... src/aig/aig/aigWin.s"
	@echo "... src/aig/gia/giaAgi.o"
	@echo "... src/aig/gia/giaAgi.i"
	@echo "... src/aig/gia/giaAgi.s"
	@echo "... src/aig/gia/giaAig.o"
	@echo "... src/aig/gia/giaAig.i"
	@echo "... src/aig/gia/giaAig.s"
	@echo "... src/aig/gia/giaAiger.o"
	@echo "... src/aig/gia/giaAiger.i"
	@echo "... src/aig/gia/giaAiger.s"
	@echo "... src/aig/gia/giaAigerExt.o"
	@echo "... src/aig/gia/giaAigerExt.i"
	@echo "... src/aig/gia/giaAigerExt.s"
	@echo "... src/aig/gia/giaBalAig.o"
	@echo "... src/aig/gia/giaBalAig.i"
	@echo "... src/aig/gia/giaBalAig.s"
	@echo "... src/aig/gia/giaBalLut.o"
	@echo "... src/aig/gia/giaBalLut.i"
	@echo "... src/aig/gia/giaBalLut.s"
	@echo "... src/aig/gia/giaBalMap.o"
	@echo "... src/aig/gia/giaBalMap.i"
	@echo "... src/aig/gia/giaBalMap.s"
	@echo "... src/aig/gia/giaBidec.o"
	@echo "... src/aig/gia/giaBidec.i"
	@echo "... src/aig/gia/giaBidec.s"
	@echo "... src/aig/gia/giaCCof.o"
	@echo "... src/aig/gia/giaCCof.i"
	@echo "... src/aig/gia/giaCCof.s"
	@echo "... src/aig/gia/giaCSat.o"
	@echo "... src/aig/gia/giaCSat.i"
	@echo "... src/aig/gia/giaCSat.s"
	@echo "... src/aig/gia/giaCSat2.o"
	@echo "... src/aig/gia/giaCSat2.i"
	@echo "... src/aig/gia/giaCSat2.s"
	@echo "... src/aig/gia/giaCSatOld.o"
	@echo "... src/aig/gia/giaCSatOld.i"
	@echo "... src/aig/gia/giaCSatOld.s"
	@echo "... src/aig/gia/giaCTas.o"
	@echo "... src/aig/gia/giaCTas.i"
	@echo "... src/aig/gia/giaCTas.s"
	@echo "... src/aig/gia/giaCex.o"
	@echo "... src/aig/gia/giaCex.i"
	@echo "... src/aig/gia/giaCex.s"
	@echo "... src/aig/gia/giaClp.o"
	@echo "... src/aig/gia/giaClp.i"
	@echo "... src/aig/gia/giaClp.s"
	@echo "... src/aig/gia/giaCof.o"
	@echo "... src/aig/gia/giaCof.i"
	@echo "... src/aig/gia/giaCof.s"
	@echo "... src/aig/gia/giaCone.o"
	@echo "... src/aig/gia/giaCone.i"
	@echo "... src/aig/gia/giaCone.s"
	@echo "... src/aig/gia/giaCut.o"
	@echo "... src/aig/gia/giaCut.i"
	@echo "... src/aig/gia/giaCut.s"
	@echo "... src/aig/gia/giaDfs.o"
	@echo "... src/aig/gia/giaDfs.i"
	@echo "... src/aig/gia/giaDfs.s"
	@echo "... src/aig/gia/giaDup.o"
	@echo "... src/aig/gia/giaDup.i"
	@echo "... src/aig/gia/giaDup.s"
	@echo "... src/aig/gia/giaEdge.o"
	@echo "... src/aig/gia/giaEdge.i"
	@echo "... src/aig/gia/giaEdge.s"
	@echo "... src/aig/gia/giaEmbed.o"
	@echo "... src/aig/gia/giaEmbed.i"
	@echo "... src/aig/gia/giaEmbed.s"
	@echo "... src/aig/gia/giaEnable.o"
	@echo "... src/aig/gia/giaEnable.i"
	@echo "... src/aig/gia/giaEnable.s"
	@echo "... src/aig/gia/giaEquiv.o"
	@echo "... src/aig/gia/giaEquiv.i"
	@echo "... src/aig/gia/giaEquiv.s"
	@echo "... src/aig/gia/giaEra.o"
	@echo "... src/aig/gia/giaEra.i"
	@echo "... src/aig/gia/giaEra.s"
	@echo "... src/aig/gia/giaEra2.o"
	@echo "... src/aig/gia/giaEra2.i"
	@echo "... src/aig/gia/giaEra2.s"
	@echo "... src/aig/gia/giaEsop.o"
	@echo "... src/aig/gia/giaEsop.i"
	@echo "... src/aig/gia/giaEsop.s"
	@echo "... src/aig/gia/giaExist.o"
	@echo "... src/aig/gia/giaExist.i"
	@echo "... src/aig/gia/giaExist.s"
	@echo "... src/aig/gia/giaFalse.o"
	@echo "... src/aig/gia/giaFalse.i"
	@echo "... src/aig/gia/giaFalse.s"
	@echo "... src/aig/gia/giaFanout.o"
	@echo "... src/aig/gia/giaFanout.i"
	@echo "... src/aig/gia/giaFanout.s"
	@echo "... src/aig/gia/giaForce.o"
	@echo "... src/aig/gia/giaForce.i"
	@echo "... src/aig/gia/giaForce.s"
	@echo "... src/aig/gia/giaFrames.o"
	@echo "... src/aig/gia/giaFrames.i"
	@echo "... src/aig/gia/giaFrames.s"
	@echo "... src/aig/gia/giaFront.o"
	@echo "... src/aig/gia/giaFront.i"
	@echo "... src/aig/gia/giaFront.s"
	@echo "... src/aig/gia/giaFx.o"
	@echo "... src/aig/gia/giaFx.i"
	@echo "... src/aig/gia/giaFx.s"
	@echo "... src/aig/gia/giaGig.o"
	@echo "... src/aig/gia/giaGig.i"
	@echo "... src/aig/gia/giaGig.s"
	@echo "... src/aig/gia/giaGlitch.o"
	@echo "... src/aig/gia/giaGlitch.i"
	@echo "... src/aig/gia/giaGlitch.s"
	@echo "... src/aig/gia/giaHash.o"
	@echo "... src/aig/gia/giaHash.i"
	@echo "... src/aig/gia/giaHash.s"
	@echo "... src/aig/gia/giaIf.o"
	@echo "... src/aig/gia/giaIf.i"
	@echo "... src/aig/gia/giaIf.s"
	@echo "... src/aig/gia/giaIff.o"
	@echo "... src/aig/gia/giaIff.i"
	@echo "... src/aig/gia/giaIff.s"
	@echo "... src/aig/gia/giaIiff.o"
	@echo "... src/aig/gia/giaIiff.i"
	@echo "... src/aig/gia/giaIiff.s"
	@echo "... src/aig/gia/giaIso.o"
	@echo "... src/aig/gia/giaIso.i"
	@echo "... src/aig/gia/giaIso.s"
	@echo "... src/aig/gia/giaIso2.o"
	@echo "... src/aig/gia/giaIso2.i"
	@echo "... src/aig/gia/giaIso2.s"
	@echo "... src/aig/gia/giaIso3.o"
	@echo "... src/aig/gia/giaIso3.i"
	@echo "... src/aig/gia/giaIso3.s"
	@echo "... src/aig/gia/giaJf.o"
	@echo "... src/aig/gia/giaJf.i"
	@echo "... src/aig/gia/giaJf.s"
	@echo "... src/aig/gia/giaKf.o"
	@echo "... src/aig/gia/giaKf.i"
	@echo "... src/aig/gia/giaKf.s"
	@echo "... src/aig/gia/giaLf.o"
	@echo "... src/aig/gia/giaLf.i"
	@echo "... src/aig/gia/giaLf.s"
	@echo "... src/aig/gia/giaMan.o"
	@echo "... src/aig/gia/giaMan.i"
	@echo "... src/aig/gia/giaMan.s"
	@echo "... src/aig/gia/giaMem.o"
	@echo "... src/aig/gia/giaMem.i"
	@echo "... src/aig/gia/giaMem.s"
	@echo "... src/aig/gia/giaMf.o"
	@echo "... src/aig/gia/giaMf.i"
	@echo "... src/aig/gia/giaMf.s"
	@echo "... src/aig/gia/giaMfs.o"
	@echo "... src/aig/gia/giaMfs.i"
	@echo "... src/aig/gia/giaMfs.s"
	@echo "... src/aig/gia/giaMini.o"
	@echo "... src/aig/gia/giaMini.i"
	@echo "... src/aig/gia/giaMini.s"
	@echo "... src/aig/gia/giaMuxes.o"
	@echo "... src/aig/gia/giaMuxes.i"
	@echo "... src/aig/gia/giaMuxes.s"
	@echo "... src/aig/gia/giaNf.o"
	@echo "... src/aig/gia/giaNf.i"
	@echo "... src/aig/gia/giaNf.s"
	@echo "... src/aig/gia/giaOf.o"
	@echo "... src/aig/gia/giaOf.i"
	@echo "... src/aig/gia/giaOf.s"
	@echo "... src/aig/gia/giaPack.o"
	@echo "... src/aig/gia/giaPack.i"
	@echo "... src/aig/gia/giaPack.s"
	@echo "... src/aig/gia/giaPat.o"
	@echo "... src/aig/gia/giaPat.i"
	@echo "... src/aig/gia/giaPat.s"
	@echo "... src/aig/gia/giaPf.o"
	@echo "... src/aig/gia/giaPf.i"
	@echo "... src/aig/gia/giaPf.s"
	@echo "... src/aig/gia/giaQbf.o"
	@echo "... src/aig/gia/giaQbf.i"
	@echo "... src/aig/gia/giaQbf.s"
	@echo "... src/aig/gia/giaResub.o"
	@echo "... src/aig/gia/giaResub.i"
	@echo "... src/aig/gia/giaResub.s"
	@echo "... src/aig/gia/giaRetime.o"
	@echo "... src/aig/gia/giaRetime.i"
	@echo "... src/aig/gia/giaRetime.s"
	@echo "... src/aig/gia/giaRex.o"
	@echo "... src/aig/gia/giaRex.i"
	@echo "... src/aig/gia/giaRex.s"
	@echo "... src/aig/gia/giaSat3.o"
	@echo "... src/aig/gia/giaSat3.i"
	@echo "... src/aig/gia/giaSat3.s"
	@echo "... src/aig/gia/giaSatEdge.o"
	@echo "... src/aig/gia/giaSatEdge.i"
	@echo "... src/aig/gia/giaSatEdge.s"
	@echo "... src/aig/gia/giaSatLE.o"
	@echo "... src/aig/gia/giaSatLE.i"
	@echo "... src/aig/gia/giaSatLE.s"
	@echo "... src/aig/gia/giaSatLut.o"
	@echo "... src/aig/gia/giaSatLut.i"
	@echo "... src/aig/gia/giaSatLut.s"
	@echo "... src/aig/gia/giaSatMap.o"
	@echo "... src/aig/gia/giaSatMap.i"
	@echo "... src/aig/gia/giaSatMap.s"
	@echo "... src/aig/gia/giaSatoko.o"
	@echo "... src/aig/gia/giaSatoko.i"
	@echo "... src/aig/gia/giaSatoko.s"
	@echo "... src/aig/gia/giaScl.o"
	@echo "... src/aig/gia/giaScl.i"
	@echo "... src/aig/gia/giaScl.s"
	@echo "... src/aig/gia/giaScript.o"
	@echo "... src/aig/gia/giaScript.i"
	@echo "... src/aig/gia/giaScript.s"
	@echo "... src/aig/gia/giaShow.o"
	@echo "... src/aig/gia/giaShow.i"
	@echo "... src/aig/gia/giaShow.s"
	@echo "... src/aig/gia/giaShrink.o"
	@echo "... src/aig/gia/giaShrink.i"
	@echo "... src/aig/gia/giaShrink.s"
	@echo "... src/aig/gia/giaShrink6.o"
	@echo "... src/aig/gia/giaShrink6.i"
	@echo "... src/aig/gia/giaShrink6.s"
	@echo "... src/aig/gia/giaShrink7.o"
	@echo "... src/aig/gia/giaShrink7.i"
	@echo "... src/aig/gia/giaShrink7.s"
	@echo "... src/aig/gia/giaSim.o"
	@echo "... src/aig/gia/giaSim.i"
	@echo "... src/aig/gia/giaSim.s"
	@echo "... src/aig/gia/giaSim2.o"
	@echo "... src/aig/gia/giaSim2.i"
	@echo "... src/aig/gia/giaSim2.s"
	@echo "... src/aig/gia/giaSort.o"
	@echo "... src/aig/gia/giaSort.i"
	@echo "... src/aig/gia/giaSort.s"
	@echo "... src/aig/gia/giaSpeedup.o"
	@echo "... src/aig/gia/giaSpeedup.i"
	@echo "... src/aig/gia/giaSpeedup.s"
	@echo "... src/aig/gia/giaSplit.o"
	@echo "... src/aig/gia/giaSplit.i"
	@echo "... src/aig/gia/giaSplit.s"
	@echo "... src/aig/gia/giaStg.o"
	@echo "... src/aig/gia/giaStg.i"
	@echo "... src/aig/gia/giaStg.s"
	@echo "... src/aig/gia/giaStr.o"
	@echo "... src/aig/gia/giaStr.i"
	@echo "... src/aig/gia/giaStr.s"
	@echo "... src/aig/gia/giaSupMin.o"
	@echo "... src/aig/gia/giaSupMin.i"
	@echo "... src/aig/gia/giaSupMin.s"
	@echo "... src/aig/gia/giaSupp.o"
	@echo "... src/aig/gia/giaSupp.i"
	@echo "... src/aig/gia/giaSupp.s"
	@echo "... src/aig/gia/giaSweep.o"
	@echo "... src/aig/gia/giaSweep.i"
	@echo "... src/aig/gia/giaSweep.s"
	@echo "... src/aig/gia/giaSweeper.o"
	@echo "... src/aig/gia/giaSweeper.i"
	@echo "... src/aig/gia/giaSweeper.s"
	@echo "... src/aig/gia/giaSwitch.o"
	@echo "... src/aig/gia/giaSwitch.i"
	@echo "... src/aig/gia/giaSwitch.s"
	@echo "... src/aig/gia/giaTim.o"
	@echo "... src/aig/gia/giaTim.i"
	@echo "... src/aig/gia/giaTim.s"
	@echo "... src/aig/gia/giaTis.o"
	@echo "... src/aig/gia/giaTis.i"
	@echo "... src/aig/gia/giaTis.s"
	@echo "... src/aig/gia/giaTruth.o"
	@echo "... src/aig/gia/giaTruth.i"
	@echo "... src/aig/gia/giaTruth.s"
	@echo "... src/aig/gia/giaTsim.o"
	@echo "... src/aig/gia/giaTsim.i"
	@echo "... src/aig/gia/giaTsim.s"
	@echo "... src/aig/gia/giaUnate.o"
	@echo "... src/aig/gia/giaUnate.i"
	@echo "... src/aig/gia/giaUnate.s"
	@echo "... src/aig/gia/giaUtil.o"
	@echo "... src/aig/gia/giaUtil.i"
	@echo "... src/aig/gia/giaUtil.s"
	@echo "... src/aig/hop/hopBalance.o"
	@echo "... src/aig/hop/hopBalance.i"
	@echo "... src/aig/hop/hopBalance.s"
	@echo "... src/aig/hop/hopCheck.o"
	@echo "... src/aig/hop/hopCheck.i"
	@echo "... src/aig/hop/hopCheck.s"
	@echo "... src/aig/hop/hopDfs.o"
	@echo "... src/aig/hop/hopDfs.i"
	@echo "... src/aig/hop/hopDfs.s"
	@echo "... src/aig/hop/hopMan.o"
	@echo "... src/aig/hop/hopMan.i"
	@echo "... src/aig/hop/hopMan.s"
	@echo "... src/aig/hop/hopMem.o"
	@echo "... src/aig/hop/hopMem.i"
	@echo "... src/aig/hop/hopMem.s"
	@echo "... src/aig/hop/hopObj.o"
	@echo "... src/aig/hop/hopObj.i"
	@echo "... src/aig/hop/hopObj.s"
	@echo "... src/aig/hop/hopOper.o"
	@echo "... src/aig/hop/hopOper.i"
	@echo "... src/aig/hop/hopOper.s"
	@echo "... src/aig/hop/hopTable.o"
	@echo "... src/aig/hop/hopTable.i"
	@echo "... src/aig/hop/hopTable.s"
	@echo "... src/aig/hop/hopTruth.o"
	@echo "... src/aig/hop/hopTruth.i"
	@echo "... src/aig/hop/hopTruth.s"
	@echo "... src/aig/hop/hopUtil.o"
	@echo "... src/aig/hop/hopUtil.i"
	@echo "... src/aig/hop/hopUtil.s"
	@echo "... src/aig/ioa/ioaReadAig.o"
	@echo "... src/aig/ioa/ioaReadAig.i"
	@echo "... src/aig/ioa/ioaReadAig.s"
	@echo "... src/aig/ioa/ioaUtil.o"
	@echo "... src/aig/ioa/ioaUtil.i"
	@echo "... src/aig/ioa/ioaUtil.s"
	@echo "... src/aig/ioa/ioaWriteAig.o"
	@echo "... src/aig/ioa/ioaWriteAig.i"
	@echo "... src/aig/ioa/ioaWriteAig.s"
	@echo "... src/aig/ivy/ivyBalance.o"
	@echo "... src/aig/ivy/ivyBalance.i"
	@echo "... src/aig/ivy/ivyBalance.s"
	@echo "... src/aig/ivy/ivyCanon.o"
	@echo "... src/aig/ivy/ivyCanon.i"
	@echo "... src/aig/ivy/ivyCanon.s"
	@echo "... src/aig/ivy/ivyCheck.o"
	@echo "... src/aig/ivy/ivyCheck.i"
	@echo "... src/aig/ivy/ivyCheck.s"
	@echo "... src/aig/ivy/ivyCut.o"
	@echo "... src/aig/ivy/ivyCut.i"
	@echo "... src/aig/ivy/ivyCut.s"
	@echo "... src/aig/ivy/ivyCutTrav.o"
	@echo "... src/aig/ivy/ivyCutTrav.i"
	@echo "... src/aig/ivy/ivyCutTrav.s"
	@echo "... src/aig/ivy/ivyDfs.o"
	@echo "... src/aig/ivy/ivyDfs.i"
	@echo "... src/aig/ivy/ivyDfs.s"
	@echo "... src/aig/ivy/ivyDsd.o"
	@echo "... src/aig/ivy/ivyDsd.i"
	@echo "... src/aig/ivy/ivyDsd.s"
	@echo "... src/aig/ivy/ivyFanout.o"
	@echo "... src/aig/ivy/ivyFanout.i"
	@echo "... src/aig/ivy/ivyFanout.s"
	@echo "... src/aig/ivy/ivyFastMap.o"
	@echo "... src/aig/ivy/ivyFastMap.i"
	@echo "... src/aig/ivy/ivyFastMap.s"
	@echo "... src/aig/ivy/ivyFraig.o"
	@echo "... src/aig/ivy/ivyFraig.i"
	@echo "... src/aig/ivy/ivyFraig.s"
	@echo "... src/aig/ivy/ivyHaig.o"
	@echo "... src/aig/ivy/ivyHaig.i"
	@echo "... src/aig/ivy/ivyHaig.s"
	@echo "... src/aig/ivy/ivyMan.o"
	@echo "... src/aig/ivy/ivyMan.i"
	@echo "... src/aig/ivy/ivyMan.s"
	@echo "... src/aig/ivy/ivyMem.o"
	@echo "... src/aig/ivy/ivyMem.i"
	@echo "... src/aig/ivy/ivyMem.s"
	@echo "... src/aig/ivy/ivyMulti.o"
	@echo "... src/aig/ivy/ivyMulti.i"
	@echo "... src/aig/ivy/ivyMulti.s"
	@echo "... src/aig/ivy/ivyObj.o"
	@echo "... src/aig/ivy/ivyObj.i"
	@echo "... src/aig/ivy/ivyObj.s"
	@echo "... src/aig/ivy/ivyOper.o"
	@echo "... src/aig/ivy/ivyOper.i"
	@echo "... src/aig/ivy/ivyOper.s"
	@echo "... src/aig/ivy/ivyResyn.o"
	@echo "... src/aig/ivy/ivyResyn.i"
	@echo "... src/aig/ivy/ivyResyn.s"
	@echo "... src/aig/ivy/ivyRwr.o"
	@echo "... src/aig/ivy/ivyRwr.i"
	@echo "... src/aig/ivy/ivyRwr.s"
	@echo "... src/aig/ivy/ivySeq.o"
	@echo "... src/aig/ivy/ivySeq.i"
	@echo "... src/aig/ivy/ivySeq.s"
	@echo "... src/aig/ivy/ivyShow.o"
	@echo "... src/aig/ivy/ivyShow.i"
	@echo "... src/aig/ivy/ivyShow.s"
	@echo "... src/aig/ivy/ivyTable.o"
	@echo "... src/aig/ivy/ivyTable.i"
	@echo "... src/aig/ivy/ivyTable.s"
	@echo "... src/aig/ivy/ivyUtil.o"
	@echo "... src/aig/ivy/ivyUtil.i"
	@echo "... src/aig/ivy/ivyUtil.s"
	@echo "... src/aig/saig/saigCone.o"
	@echo "... src/aig/saig/saigCone.i"
	@echo "... src/aig/saig/saigCone.s"
	@echo "... src/aig/saig/saigConstr.o"
	@echo "... src/aig/saig/saigConstr.i"
	@echo "... src/aig/saig/saigConstr.s"
	@echo "... src/aig/saig/saigConstr2.o"
	@echo "... src/aig/saig/saigConstr2.i"
	@echo "... src/aig/saig/saigConstr2.s"
	@echo "... src/aig/saig/saigDual.o"
	@echo "... src/aig/saig/saigDual.i"
	@echo "... src/aig/saig/saigDual.s"
	@echo "... src/aig/saig/saigDup.o"
	@echo "... src/aig/saig/saigDup.i"
	@echo "... src/aig/saig/saigDup.s"
	@echo "... src/aig/saig/saigInd.o"
	@echo "... src/aig/saig/saigInd.i"
	@echo "... src/aig/saig/saigInd.s"
	@echo "... src/aig/saig/saigIoa.o"
	@echo "... src/aig/saig/saigIoa.i"
	@echo "... src/aig/saig/saigIoa.s"
	@echo "... src/aig/saig/saigIso.o"
	@echo "... src/aig/saig/saigIso.i"
	@echo "... src/aig/saig/saigIso.s"
	@echo "... src/aig/saig/saigIsoFast.o"
	@echo "... src/aig/saig/saigIsoFast.i"
	@echo "... src/aig/saig/saigIsoFast.s"
	@echo "... src/aig/saig/saigIsoSlow.o"
	@echo "... src/aig/saig/saigIsoSlow.i"
	@echo "... src/aig/saig/saigIsoSlow.s"
	@echo "... src/aig/saig/saigMiter.o"
	@echo "... src/aig/saig/saigMiter.i"
	@echo "... src/aig/saig/saigMiter.s"
	@echo "... src/aig/saig/saigOutDec.o"
	@echo "... src/aig/saig/saigOutDec.i"
	@echo "... src/aig/saig/saigOutDec.s"
	@echo "... src/aig/saig/saigPhase.o"
	@echo "... src/aig/saig/saigPhase.i"
	@echo "... src/aig/saig/saigPhase.s"
	@echo "... src/aig/saig/saigRetFwd.o"
	@echo "... src/aig/saig/saigRetFwd.i"
	@echo "... src/aig/saig/saigRetFwd.s"
	@echo "... src/aig/saig/saigRetMin.o"
	@echo "... src/aig/saig/saigRetMin.i"
	@echo "... src/aig/saig/saigRetMin.s"
	@echo "... src/aig/saig/saigRetStep.o"
	@echo "... src/aig/saig/saigRetStep.i"
	@echo "... src/aig/saig/saigRetStep.s"
	@echo "... src/aig/saig/saigScl.o"
	@echo "... src/aig/saig/saigScl.i"
	@echo "... src/aig/saig/saigScl.s"
	@echo "... src/aig/saig/saigSimFast.o"
	@echo "... src/aig/saig/saigSimFast.i"
	@echo "... src/aig/saig/saigSimFast.s"
	@echo "... src/aig/saig/saigSimMv.o"
	@echo "... src/aig/saig/saigSimMv.i"
	@echo "... src/aig/saig/saigSimMv.s"
	@echo "... src/aig/saig/saigSimSeq.o"
	@echo "... src/aig/saig/saigSimSeq.i"
	@echo "... src/aig/saig/saigSimSeq.s"
	@echo "... src/aig/saig/saigStrSim.o"
	@echo "... src/aig/saig/saigStrSim.i"
	@echo "... src/aig/saig/saigStrSim.s"
	@echo "... src/aig/saig/saigSwitch.o"
	@echo "... src/aig/saig/saigSwitch.i"
	@echo "... src/aig/saig/saigSwitch.s"
	@echo "... src/aig/saig/saigSynch.o"
	@echo "... src/aig/saig/saigSynch.i"
	@echo "... src/aig/saig/saigSynch.s"
	@echo "... src/aig/saig/saigTempor.o"
	@echo "... src/aig/saig/saigTempor.i"
	@echo "... src/aig/saig/saigTempor.s"
	@echo "... src/aig/saig/saigTrans.o"
	@echo "... src/aig/saig/saigTrans.i"
	@echo "... src/aig/saig/saigTrans.s"
	@echo "... src/aig/saig/saigWnd.o"
	@echo "... src/aig/saig/saigWnd.i"
	@echo "... src/aig/saig/saigWnd.s"
	@echo "... src/base/abc/abcAig.o"
	@echo "... src/base/abc/abcAig.i"
	@echo "... src/base/abc/abcAig.s"
	@echo "... src/base/abc/abcBarBuf.o"
	@echo "... src/base/abc/abcBarBuf.i"
	@echo "... src/base/abc/abcBarBuf.s"
	@echo "... src/base/abc/abcBlifMv.o"
	@echo "... src/base/abc/abcBlifMv.i"
	@echo "... src/base/abc/abcBlifMv.s"
	@echo "... src/base/abc/abcCheck.o"
	@echo "... src/base/abc/abcCheck.i"
	@echo "... src/base/abc/abcCheck.s"
	@echo "... src/base/abc/abcDfs.o"
	@echo "... src/base/abc/abcDfs.i"
	@echo "... src/base/abc/abcDfs.s"
	@echo "... src/base/abc/abcFanOrder.o"
	@echo "... src/base/abc/abcFanOrder.i"
	@echo "... src/base/abc/abcFanOrder.s"
	@echo "... src/base/abc/abcFanio.o"
	@echo "... src/base/abc/abcFanio.i"
	@echo "... src/base/abc/abcFanio.s"
	@echo "... src/base/abc/abcFunc.o"
	@echo "... src/base/abc/abcFunc.i"
	@echo "... src/base/abc/abcFunc.s"
	@echo "... src/base/abc/abcHie.o"
	@echo "... src/base/abc/abcHie.i"
	@echo "... src/base/abc/abcHie.s"
	@echo "... src/base/abc/abcHieCec.o"
	@echo "... src/base/abc/abcHieCec.i"
	@echo "... src/base/abc/abcHieCec.s"
	@echo "... src/base/abc/abcHieGia.o"
	@echo "... src/base/abc/abcHieGia.i"
	@echo "... src/base/abc/abcHieGia.s"
	@echo "... src/base/abc/abcHieNew.o"
	@echo "... src/base/abc/abcHieNew.i"
	@echo "... src/base/abc/abcHieNew.s"
	@echo "... src/base/abc/abcLatch.o"
	@echo "... src/base/abc/abcLatch.i"
	@echo "... src/base/abc/abcLatch.s"
	@echo "... src/base/abc/abcLib.o"
	@echo "... src/base/abc/abcLib.i"
	@echo "... src/base/abc/abcLib.s"
	@echo "... src/base/abc/abcMinBase.o"
	@echo "... src/base/abc/abcMinBase.i"
	@echo "... src/base/abc/abcMinBase.s"
	@echo "... src/base/abc/abcNames.o"
	@echo "... src/base/abc/abcNames.i"
	@echo "... src/base/abc/abcNames.s"
	@echo "... src/base/abc/abcNetlist.o"
	@echo "... src/base/abc/abcNetlist.i"
	@echo "... src/base/abc/abcNetlist.s"
	@echo "... src/base/abc/abcNtk.o"
	@echo "... src/base/abc/abcNtk.i"
	@echo "... src/base/abc/abcNtk.s"
	@echo "... src/base/abc/abcObj.o"
	@echo "... src/base/abc/abcObj.i"
	@echo "... src/base/abc/abcObj.s"
	@echo "... src/base/abc/abcRefs.o"
	@echo "... src/base/abc/abcRefs.i"
	@echo "... src/base/abc/abcRefs.s"
	@echo "... src/base/abc/abcShow.o"
	@echo "... src/base/abc/abcShow.i"
	@echo "... src/base/abc/abcShow.s"
	@echo "... src/base/abc/abcSop.o"
	@echo "... src/base/abc/abcSop.i"
	@echo "... src/base/abc/abcSop.s"
	@echo "... src/base/abc/abcUtil.o"
	@echo "... src/base/abc/abcUtil.i"
	@echo "... src/base/abc/abcUtil.s"
	@echo "... src/base/abci/abc.o"
	@echo "... src/base/abci/abc.i"
	@echo "... src/base/abci/abc.s"
	@echo "... src/base/abci/abcAttach.o"
	@echo "... src/base/abci/abcAttach.i"
	@echo "... src/base/abci/abcAttach.s"
	@echo "... src/base/abci/abcAuto.o"
	@echo "... src/base/abci/abcAuto.i"
	@echo "... src/base/abci/abcAuto.s"
	@echo "... src/base/abci/abcBalance.o"
	@echo "... src/base/abci/abcBalance.i"
	@echo "... src/base/abci/abcBalance.s"
	@echo "... src/base/abci/abcBidec.o"
	@echo "... src/base/abci/abcBidec.i"
	@echo "... src/base/abci/abcBidec.s"
	@echo "... src/base/abci/abcBm.o"
	@echo "... src/base/abci/abcBm.i"
	@echo "... src/base/abci/abcBm.s"
	@echo "... src/base/abci/abcBmc.o"
	@echo "... src/base/abci/abcBmc.i"
	@echo "... src/base/abci/abcBmc.s"
	@echo "... src/base/abci/abcCas.o"
	@echo "... src/base/abci/abcCas.i"
	@echo "... src/base/abci/abcCas.s"
	@echo "... src/base/abci/abcCascade.o"
	@echo "... src/base/abci/abcCascade.i"
	@echo "... src/base/abci/abcCascade.s"
	@echo "... src/base/abci/abcCollapse.o"
	@echo "... src/base/abci/abcCollapse.i"
	@echo "... src/base/abci/abcCollapse.s"
	@echo "... src/base/abci/abcCut.o"
	@echo "... src/base/abci/abcCut.i"
	@echo "... src/base/abci/abcCut.s"
	@echo "... src/base/abci/abcDar.o"
	@echo "... src/base/abci/abcDar.i"
	@echo "... src/base/abci/abcDar.s"
	@echo "... src/base/abci/abcDebug.o"
	@echo "... src/base/abci/abcDebug.i"
	@echo "... src/base/abci/abcDebug.s"
	@echo "... src/base/abci/abcDec.o"
	@echo "... src/base/abci/abcDec.i"
	@echo "... src/base/abci/abcDec.s"
	@echo "... src/base/abci/abcDetect.o"
	@echo "... src/base/abci/abcDetect.i"
	@echo "... src/base/abci/abcDetect.s"
	@echo "... src/base/abci/abcDress.o"
	@echo "... src/base/abci/abcDress.i"
	@echo "... src/base/abci/abcDress.s"
	@echo "... src/base/abci/abcDress2.o"
	@echo "... src/base/abci/abcDress2.i"
	@echo "... src/base/abci/abcDress2.s"
	@echo "... src/base/abci/abcDress3.o"
	@echo "... src/base/abci/abcDress3.i"
	@echo "... src/base/abci/abcDress3.s"
	@echo "... src/base/abci/abcDsd.o"
	@echo "... src/base/abci/abcDsd.i"
	@echo "... src/base/abci/abcDsd.s"
	@echo "... src/base/abci/abcEco.o"
	@echo "... src/base/abci/abcEco.i"
	@echo "... src/base/abci/abcEco.s"
	@echo "... src/base/abci/abcExact.o"
	@echo "... src/base/abci/abcExact.i"
	@echo "... src/base/abci/abcExact.s"
	@echo "... src/base/abci/abcExtract.o"
	@echo "... src/base/abci/abcExtract.i"
	@echo "... src/base/abci/abcExtract.s"
	@echo "... src/base/abci/abcFraig.o"
	@echo "... src/base/abci/abcFraig.i"
	@echo "... src/base/abci/abcFraig.s"
	@echo "... src/base/abci/abcFx.o"
	@echo "... src/base/abci/abcFx.i"
	@echo "... src/base/abci/abcFx.s"
	@echo "... src/base/abci/abcFxu.o"
	@echo "... src/base/abci/abcFxu.i"
	@echo "... src/base/abci/abcFxu.s"
	@echo "... src/base/abci/abcGen.o"
	@echo "... src/base/abci/abcGen.i"
	@echo "... src/base/abci/abcGen.s"
	@echo "... src/base/abci/abcHaig.o"
	@echo "... src/base/abci/abcHaig.i"
	@echo "... src/base/abci/abcHaig.s"
	@echo "... src/base/abci/abcIf.o"
	@echo "... src/base/abci/abcIf.i"
	@echo "... src/base/abci/abcIf.s"
	@echo "... src/base/abci/abcIfMux.o"
	@echo "... src/base/abci/abcIfMux.i"
	@echo "... src/base/abci/abcIfMux.s"
	@echo "... src/base/abci/abcIfif.o"
	@echo "... src/base/abci/abcIfif.i"
	@echo "... src/base/abci/abcIfif.s"
	@echo "... src/base/abci/abcIvy.o"
	@echo "... src/base/abci/abcIvy.i"
	@echo "... src/base/abci/abcIvy.s"
	@echo "... src/base/abci/abcLog.o"
	@echo "... src/base/abci/abcLog.i"
	@echo "... src/base/abci/abcLog.s"
	@echo "... src/base/abci/abcLut.o"
	@echo "... src/base/abci/abcLut.i"
	@echo "... src/base/abci/abcLut.s"
	@echo "... src/base/abci/abcLutmin.o"
	@echo "... src/base/abci/abcLutmin.i"
	@echo "... src/base/abci/abcLutmin.s"
	@echo "... src/base/abci/abcMap.o"
	@echo "... src/base/abci/abcMap.i"
	@echo "... src/base/abci/abcMap.s"
	@echo "... src/base/abci/abcMerge.o"
	@echo "... src/base/abci/abcMerge.i"
	@echo "... src/base/abci/abcMerge.s"
	@echo "... src/base/abci/abcMfs.o"
	@echo "... src/base/abci/abcMfs.i"
	@echo "... src/base/abci/abcMfs.s"
	@echo "... src/base/abci/abcMini.o"
	@echo "... src/base/abci/abcMini.i"
	@echo "... src/base/abci/abcMini.s"
	@echo "... src/base/abci/abcMiter.o"
	@echo "... src/base/abci/abcMiter.i"
	@echo "... src/base/abci/abcMiter.s"
	@echo "... src/base/abci/abcMulti.o"
	@echo "... src/base/abci/abcMulti.i"
	@echo "... src/base/abci/abcMulti.s"
	@echo "... src/base/abci/abcNpn.o"
	@echo "... src/base/abci/abcNpn.i"
	@echo "... src/base/abci/abcNpn.s"
	@echo "... src/base/abci/abcNpnSave.o"
	@echo "... src/base/abci/abcNpnSave.i"
	@echo "... src/base/abci/abcNpnSave.s"
	@echo "... src/base/abci/abcNtbdd.o"
	@echo "... src/base/abci/abcNtbdd.i"
	@echo "... src/base/abci/abcNtbdd.s"
	@echo "... src/base/abci/abcOdc.o"
	@echo "... src/base/abci/abcOdc.i"
	@echo "... src/base/abci/abcOdc.s"
	@echo "... src/base/abci/abcOrder.o"
	@echo "... src/base/abci/abcOrder.i"
	@echo "... src/base/abci/abcOrder.s"
	@echo "... src/base/abci/abcPart.o"
	@echo "... src/base/abci/abcPart.i"
	@echo "... src/base/abci/abcPart.s"
	@echo "... src/base/abci/abcPrint.o"
	@echo "... src/base/abci/abcPrint.i"
	@echo "... src/base/abci/abcPrint.s"
	@echo "... src/base/abci/abcProve.o"
	@echo "... src/base/abci/abcProve.i"
	@echo "... src/base/abci/abcProve.s"
	@echo "... src/base/abci/abcQbf.o"
	@echo "... src/base/abci/abcQbf.i"
	@echo "... src/base/abci/abcQbf.s"
	@echo "... src/base/abci/abcQuant.o"
	@echo "... src/base/abci/abcQuant.i"
	@echo "... src/base/abci/abcQuant.s"
	@echo "... src/base/abci/abcReach.o"
	@echo "... src/base/abci/abcReach.i"
	@echo "... src/base/abci/abcReach.s"
	@echo "... src/base/abci/abcRec3.o"
	@echo "... src/base/abci/abcRec3.i"
	@echo "... src/base/abci/abcRec3.s"
	@echo "... src/base/abci/abcReconv.o"
	@echo "... src/base/abci/abcReconv.i"
	@echo "... src/base/abci/abcReconv.s"
	@echo "... src/base/abci/abcRefactor.o"
	@echo "... src/base/abci/abcRefactor.i"
	@echo "... src/base/abci/abcRefactor.s"
	@echo "... src/base/abci/abcRenode.o"
	@echo "... src/base/abci/abcRenode.i"
	@echo "... src/base/abci/abcRenode.s"
	@echo "... src/base/abci/abcReorder.o"
	@echo "... src/base/abci/abcReorder.i"
	@echo "... src/base/abci/abcReorder.s"
	@echo "... src/base/abci/abcRestruct.o"
	@echo "... src/base/abci/abcRestruct.i"
	@echo "... src/base/abci/abcRestruct.s"
	@echo "... src/base/abci/abcResub.o"
	@echo "... src/base/abci/abcResub.i"
	@echo "... src/base/abci/abcResub.s"
	@echo "... src/base/abci/abcRewrite.o"
	@echo "... src/base/abci/abcRewrite.i"
	@echo "... src/base/abci/abcRewrite.s"
	@echo "... src/base/abci/abcRpo.o"
	@echo "... src/base/abci/abcRpo.i"
	@echo "... src/base/abci/abcRpo.s"
	@echo "... src/base/abci/abcRr.o"
	@echo "... src/base/abci/abcRr.i"
	@echo "... src/base/abci/abcRr.s"
	@echo "... src/base/abci/abcSat.o"
	@echo "... src/base/abci/abcSat.i"
	@echo "... src/base/abci/abcSat.s"
	@echo "... src/base/abci/abcSaucy.o"
	@echo "... src/base/abci/abcSaucy.i"
	@echo "... src/base/abci/abcSaucy.s"
	@echo "... src/base/abci/abcScorr.o"
	@echo "... src/base/abci/abcScorr.i"
	@echo "... src/base/abci/abcScorr.s"
	@echo "... src/base/abci/abcSense.o"
	@echo "... src/base/abci/abcSense.i"
	@echo "... src/base/abci/abcSense.s"
	@echo "... src/base/abci/abcSpeedup.o"
	@echo "... src/base/abci/abcSpeedup.i"
	@echo "... src/base/abci/abcSpeedup.s"
	@echo "... src/base/abci/abcStrash.o"
	@echo "... src/base/abci/abcStrash.i"
	@echo "... src/base/abci/abcStrash.s"
	@echo "... src/base/abci/abcSweep.o"
	@echo "... src/base/abci/abcSweep.i"
	@echo "... src/base/abci/abcSweep.s"
	@echo "... src/base/abci/abcSymm.o"
	@echo "... src/base/abci/abcSymm.i"
	@echo "... src/base/abci/abcSymm.s"
	@echo "... src/base/abci/abcTim.o"
	@echo "... src/base/abci/abcTim.i"
	@echo "... src/base/abci/abcTim.s"
	@echo "... src/base/abci/abcTiming.o"
	@echo "... src/base/abci/abcTiming.i"
	@echo "... src/base/abci/abcTiming.s"
	@echo "... src/base/abci/abcUnate.o"
	@echo "... src/base/abci/abcUnate.i"
	@echo "... src/base/abci/abcUnate.s"
	@echo "... src/base/abci/abcUnreach.o"
	@echo "... src/base/abci/abcUnreach.i"
	@echo "... src/base/abci/abcUnreach.s"
	@echo "... src/base/abci/abcVerify.o"
	@echo "... src/base/abci/abcVerify.i"
	@echo "... src/base/abci/abcVerify.s"
	@echo "... src/base/abci/abcXsim.o"
	@echo "... src/base/abci/abcXsim.i"
	@echo "... src/base/abci/abcXsim.s"
	@echo "... src/base/acb/acbAbc.o"
	@echo "... src/base/acb/acbAbc.i"
	@echo "... src/base/acb/acbAbc.s"
	@echo "... src/base/acb/acbAig.o"
	@echo "... src/base/acb/acbAig.i"
	@echo "... src/base/acb/acbAig.s"
	@echo "... src/base/acb/acbCom.o"
	@echo "... src/base/acb/acbCom.i"
	@echo "... src/base/acb/acbCom.s"
	@echo "... src/base/acb/acbFunc.o"
	@echo "... src/base/acb/acbFunc.i"
	@echo "... src/base/acb/acbFunc.s"
	@echo "... src/base/acb/acbMfs.o"
	@echo "... src/base/acb/acbMfs.i"
	@echo "... src/base/acb/acbMfs.s"
	@echo "... src/base/acb/acbPush.o"
	@echo "... src/base/acb/acbPush.i"
	@echo "... src/base/acb/acbPush.s"
	@echo "... src/base/acb/acbSets.o"
	@echo "... src/base/acb/acbSets.i"
	@echo "... src/base/acb/acbSets.s"
	@echo "... src/base/acb/acbUtil.o"
	@echo "... src/base/acb/acbUtil.i"
	@echo "... src/base/acb/acbUtil.s"
	@echo "... src/base/bac/bacBac.o"
	@echo "... src/base/bac/bacBac.i"
	@echo "... src/base/bac/bacBac.s"
	@echo "... src/base/bac/bacBlast.o"
	@echo "... src/base/bac/bacBlast.i"
	@echo "... src/base/bac/bacBlast.s"
	@echo "... src/base/bac/bacCom.o"
	@echo "... src/base/bac/bacCom.i"
	@echo "... src/base/bac/bacCom.s"
	@echo "... src/base/bac/bacLib.o"
	@echo "... src/base/bac/bacLib.i"
	@echo "... src/base/bac/bacLib.s"
	@echo "... src/base/bac/bacNtk.o"
	@echo "... src/base/bac/bacNtk.i"
	@echo "... src/base/bac/bacNtk.s"
	@echo "... src/base/bac/bacPrsBuild.o"
	@echo "... src/base/bac/bacPrsBuild.i"
	@echo "... src/base/bac/bacPrsBuild.s"
	@echo "... src/base/bac/bacPrsTrans.o"
	@echo "... src/base/bac/bacPrsTrans.i"
	@echo "... src/base/bac/bacPrsTrans.s"
	@echo "... src/base/bac/bacPtr.o"
	@echo "... src/base/bac/bacPtr.i"
	@echo "... src/base/bac/bacPtr.s"
	@echo "... src/base/bac/bacPtrAbc.o"
	@echo "... src/base/bac/bacPtrAbc.i"
	@echo "... src/base/bac/bacPtrAbc.s"
	@echo "... src/base/bac/bacReadBlif.o"
	@echo "... src/base/bac/bacReadBlif.i"
	@echo "... src/base/bac/bacReadBlif.s"
	@echo "... src/base/bac/bacReadSmt.o"
	@echo "... src/base/bac/bacReadSmt.i"
	@echo "... src/base/bac/bacReadSmt.s"
	@echo "... src/base/bac/bacReadVer.o"
	@echo "... src/base/bac/bacReadVer.i"
	@echo "... src/base/bac/bacReadVer.s"
	@echo "... src/base/bac/bacWriteBlif.o"
	@echo "... src/base/bac/bacWriteBlif.i"
	@echo "... src/base/bac/bacWriteBlif.s"
	@echo "... src/base/bac/bacWriteSmt.o"
	@echo "... src/base/bac/bacWriteSmt.i"
	@echo "... src/base/bac/bacWriteSmt.s"
	@echo "... src/base/bac/bacWriteVer.o"
	@echo "... src/base/bac/bacWriteVer.i"
	@echo "... src/base/bac/bacWriteVer.s"
	@echo "... src/base/cba/cbaBlast.o"
	@echo "... src/base/cba/cbaBlast.i"
	@echo "... src/base/cba/cbaBlast.s"
	@echo "... src/base/cba/cbaCba.o"
	@echo "... src/base/cba/cbaCba.i"
	@echo "... src/base/cba/cbaCba.s"
	@echo "... src/base/cba/cbaCom.o"
	@echo "... src/base/cba/cbaCom.i"
	@echo "... src/base/cba/cbaCom.s"
	@echo "... src/base/cba/cbaNtk.o"
	@echo "... src/base/cba/cbaNtk.i"
	@echo "... src/base/cba/cbaNtk.s"
	@echo "... src/base/cba/cbaReadBlif.o"
	@echo "... src/base/cba/cbaReadBlif.i"
	@echo "... src/base/cba/cbaReadBlif.s"
	@echo "... src/base/cba/cbaReadVer.o"
	@echo "... src/base/cba/cbaReadVer.i"
	@echo "... src/base/cba/cbaReadVer.s"
	@echo "... src/base/cba/cbaWriteBlif.o"
	@echo "... src/base/cba/cbaWriteBlif.i"
	@echo "... src/base/cba/cbaWriteBlif.s"
	@echo "... src/base/cba/cbaWriteVer.o"
	@echo "... src/base/cba/cbaWriteVer.i"
	@echo "... src/base/cba/cbaWriteVer.s"
	@echo "... src/base/cmd/cmd.o"
	@echo "... src/base/cmd/cmd.i"
	@echo "... src/base/cmd/cmd.s"
	@echo "... src/base/cmd/cmdAlias.o"
	@echo "... src/base/cmd/cmdAlias.i"
	@echo "... src/base/cmd/cmdAlias.s"
	@echo "... src/base/cmd/cmdApi.o"
	@echo "... src/base/cmd/cmdApi.i"
	@echo "... src/base/cmd/cmdApi.s"
	@echo "... src/base/cmd/cmdAuto.o"
	@echo "... src/base/cmd/cmdAuto.i"
	@echo "... src/base/cmd/cmdAuto.s"
	@echo "... src/base/cmd/cmdFlag.o"
	@echo "... src/base/cmd/cmdFlag.i"
	@echo "... src/base/cmd/cmdFlag.s"
	@echo "... src/base/cmd/cmdHist.o"
	@echo "... src/base/cmd/cmdHist.i"
	@echo "... src/base/cmd/cmdHist.s"
	@echo "... src/base/cmd/cmdLoad.o"
	@echo "... src/base/cmd/cmdLoad.i"
	@echo "... src/base/cmd/cmdLoad.s"
	@echo "... src/base/cmd/cmdPlugin.o"
	@echo "... src/base/cmd/cmdPlugin.i"
	@echo "... src/base/cmd/cmdPlugin.s"
	@echo "... src/base/cmd/cmdStarter.o"
	@echo "... src/base/cmd/cmdStarter.i"
	@echo "... src/base/cmd/cmdStarter.s"
	@echo "... src/base/cmd/cmdUtils.o"
	@echo "... src/base/cmd/cmdUtils.i"
	@echo "... src/base/cmd/cmdUtils.s"
	@echo "... src/base/exor/exor.o"
	@echo "... src/base/exor/exor.i"
	@echo "... src/base/exor/exor.s"
	@echo "... src/base/exor/exorBits.o"
	@echo "... src/base/exor/exorBits.i"
	@echo "... src/base/exor/exorBits.s"
	@echo "... src/base/exor/exorCubes.o"
	@echo "... src/base/exor/exorCubes.i"
	@echo "... src/base/exor/exorCubes.s"
	@echo "... src/base/exor/exorLink.o"
	@echo "... src/base/exor/exorLink.i"
	@echo "... src/base/exor/exorLink.s"
	@echo "... src/base/exor/exorList.o"
	@echo "... src/base/exor/exorList.i"
	@echo "... src/base/exor/exorList.s"
	@echo "... src/base/exor/exorUtil.o"
	@echo "... src/base/exor/exorUtil.i"
	@echo "... src/base/exor/exorUtil.s"
	@echo "... src/base/io/io.o"
	@echo "... src/base/io/io.i"
	@echo "... src/base/io/io.s"
	@echo "... src/base/io/ioJson.o"
	@echo "... src/base/io/ioJson.i"
	@echo "... src/base/io/ioJson.s"
	@echo "... src/base/io/ioReadAiger.o"
	@echo "... src/base/io/ioReadAiger.i"
	@echo "... src/base/io/ioReadAiger.s"
	@echo "... src/base/io/ioReadBaf.o"
	@echo "... src/base/io/ioReadBaf.i"
	@echo "... src/base/io/ioReadBaf.s"
	@echo "... src/base/io/ioReadBblif.o"
	@echo "... src/base/io/ioReadBblif.i"
	@echo "... src/base/io/ioReadBblif.s"
	@echo "... src/base/io/ioReadBench.o"
	@echo "... src/base/io/ioReadBench.i"
	@echo "... src/base/io/ioReadBench.s"
	@echo "... src/base/io/ioReadBlif.o"
	@echo "... src/base/io/ioReadBlif.i"
	@echo "... src/base/io/ioReadBlif.s"
	@echo "... src/base/io/ioReadBlifAig.o"
	@echo "... src/base/io/ioReadBlifAig.i"
	@echo "... src/base/io/ioReadBlifAig.s"
	@echo "... src/base/io/ioReadBlifMv.o"
	@echo "... src/base/io/ioReadBlifMv.i"
	@echo "... src/base/io/ioReadBlifMv.s"
	@echo "... src/base/io/ioReadDsd.o"
	@echo "... src/base/io/ioReadDsd.i"
	@echo "... src/base/io/ioReadDsd.s"
	@echo "... src/base/io/ioReadEdif.o"
	@echo "... src/base/io/ioReadEdif.i"
	@echo "... src/base/io/ioReadEdif.s"
	@echo "... src/base/io/ioReadEqn.o"
	@echo "... src/base/io/ioReadEqn.i"
	@echo "... src/base/io/ioReadEqn.s"
	@echo "... src/base/io/ioReadPla.o"
	@echo "... src/base/io/ioReadPla.i"
	@echo "... src/base/io/ioReadPla.s"
	@echo "... src/base/io/ioReadPlaMo.o"
	@echo "... src/base/io/ioReadPlaMo.i"
	@echo "... src/base/io/ioReadPlaMo.s"
	@echo "... src/base/io/ioReadVerilog.o"
	@echo "... src/base/io/ioReadVerilog.i"
	@echo "... src/base/io/ioReadVerilog.s"
	@echo "... src/base/io/ioUtil.o"
	@echo "... src/base/io/ioUtil.i"
	@echo "... src/base/io/ioUtil.s"
	@echo "... src/base/io/ioWriteAiger.o"
	@echo "... src/base/io/ioWriteAiger.i"
	@echo "... src/base/io/ioWriteAiger.s"
	@echo "... src/base/io/ioWriteBaf.o"
	@echo "... src/base/io/ioWriteBaf.i"
	@echo "... src/base/io/ioWriteBaf.s"
	@echo "... src/base/io/ioWriteBblif.o"
	@echo "... src/base/io/ioWriteBblif.i"
	@echo "... src/base/io/ioWriteBblif.s"
	@echo "... src/base/io/ioWriteBench.o"
	@echo "... src/base/io/ioWriteBench.i"
	@echo "... src/base/io/ioWriteBench.s"
	@echo "... src/base/io/ioWriteBlif.o"
	@echo "... src/base/io/ioWriteBlif.i"
	@echo "... src/base/io/ioWriteBlif.s"
	@echo "... src/base/io/ioWriteBlifMv.o"
	@echo "... src/base/io/ioWriteBlifMv.i"
	@echo "... src/base/io/ioWriteBlifMv.s"
	@echo "... src/base/io/ioWriteBook.o"
	@echo "... src/base/io/ioWriteBook.i"
	@echo "... src/base/io/ioWriteBook.s"
	@echo "... src/base/io/ioWriteCnf.o"
	@echo "... src/base/io/ioWriteCnf.i"
	@echo "... src/base/io/ioWriteCnf.s"
	@echo "... src/base/io/ioWriteDot.o"
	@echo "... src/base/io/ioWriteDot.i"
	@echo "... src/base/io/ioWriteDot.s"
	@echo "... src/base/io/ioWriteEqn.o"
	@echo "... src/base/io/ioWriteEqn.i"
	@echo "... src/base/io/ioWriteEqn.s"
	@echo "... src/base/io/ioWriteGml.o"
	@echo "... src/base/io/ioWriteGml.i"
	@echo "... src/base/io/ioWriteGml.s"
	@echo "... src/base/io/ioWriteList.o"
	@echo "... src/base/io/ioWriteList.i"
	@echo "... src/base/io/ioWriteList.s"
	@echo "... src/base/io/ioWritePla.o"
	@echo "... src/base/io/ioWritePla.i"
	@echo "... src/base/io/ioWritePla.s"
	@echo "... src/base/io/ioWriteSmv.o"
	@echo "... src/base/io/ioWriteSmv.i"
	@echo "... src/base/io/ioWriteSmv.s"
	@echo "... src/base/io/ioWriteVerilog.o"
	@echo "... src/base/io/ioWriteVerilog.i"
	@echo "... src/base/io/ioWriteVerilog.s"
	@echo "... src/base/main/libSupport.o"
	@echo "... src/base/main/libSupport.i"
	@echo "... src/base/main/libSupport.s"
	@echo "... src/base/main/main.o"
	@echo "... src/base/main/main.i"
	@echo "... src/base/main/main.s"
	@echo "... src/base/main/mainFrame.o"
	@echo "... src/base/main/mainFrame.i"
	@echo "... src/base/main/mainFrame.s"
	@echo "... src/base/main/mainInit.o"
	@echo "... src/base/main/mainInit.i"
	@echo "... src/base/main/mainInit.s"
	@echo "... src/base/main/mainLib.o"
	@echo "... src/base/main/mainLib.i"
	@echo "... src/base/main/mainLib.s"
	@echo "... src/base/main/mainReal.o"
	@echo "... src/base/main/mainReal.i"
	@echo "... src/base/main/mainReal.s"
	@echo "... src/base/main/mainUtils.o"
	@echo "... src/base/main/mainUtils.i"
	@echo "... src/base/main/mainUtils.s"
	@echo "... src/base/pla/plaCom.o"
	@echo "... src/base/pla/plaCom.i"
	@echo "... src/base/pla/plaCom.s"
	@echo "... src/base/pla/plaHash.o"
	@echo "... src/base/pla/plaHash.i"
	@echo "... src/base/pla/plaHash.s"
	@echo "... src/base/pla/plaMan.o"
	@echo "... src/base/pla/plaMan.i"
	@echo "... src/base/pla/plaMan.s"
	@echo "... src/base/pla/plaMerge.o"
	@echo "... src/base/pla/plaMerge.i"
	@echo "... src/base/pla/plaMerge.s"
	@echo "... src/base/pla/plaRead.o"
	@echo "... src/base/pla/plaRead.i"
	@echo "... src/base/pla/plaRead.s"
	@echo "... src/base/pla/plaSimple.o"
	@echo "... src/base/pla/plaSimple.i"
	@echo "... src/base/pla/plaSimple.s"
	@echo "... src/base/pla/plaWrite.o"
	@echo "... src/base/pla/plaWrite.i"
	@echo "... src/base/pla/plaWrite.s"
	@echo "... src/base/test/test.o"
	@echo "... src/base/test/test.i"
	@echo "... src/base/test/test.s"
	@echo "... src/base/ver/verCore.o"
	@echo "... src/base/ver/verCore.i"
	@echo "... src/base/ver/verCore.s"
	@echo "... src/base/ver/verFormula.o"
	@echo "... src/base/ver/verFormula.i"
	@echo "... src/base/ver/verFormula.s"
	@echo "... src/base/ver/verParse.o"
	@echo "... src/base/ver/verParse.i"
	@echo "... src/base/ver/verParse.s"
	@echo "... src/base/ver/verStream.o"
	@echo "... src/base/ver/verStream.i"
	@echo "... src/base/ver/verStream.s"
	@echo "... src/base/wlc/wlcAbc.o"
	@echo "... src/base/wlc/wlcAbc.i"
	@echo "... src/base/wlc/wlcAbc.s"
	@echo "... src/base/wlc/wlcAbs.o"
	@echo "... src/base/wlc/wlcAbs.i"
	@echo "... src/base/wlc/wlcAbs.s"
	@echo "... src/base/wlc/wlcAbs2.o"
	@echo "... src/base/wlc/wlcAbs2.i"
	@echo "... src/base/wlc/wlcAbs2.s"
	@echo "... src/base/wlc/wlcBlast.o"
	@echo "... src/base/wlc/wlcBlast.i"
	@echo "... src/base/wlc/wlcBlast.s"
	@echo "... src/base/wlc/wlcCom.o"
	@echo "... src/base/wlc/wlcCom.i"
	@echo "... src/base/wlc/wlcCom.s"
	@echo "... src/base/wlc/wlcGraft.o"
	@echo "... src/base/wlc/wlcGraft.i"
	@echo "... src/base/wlc/wlcGraft.s"
	@echo "... src/base/wlc/wlcJson.o"
	@echo "... src/base/wlc/wlcJson.i"
	@echo "... src/base/wlc/wlcJson.s"
	@echo "... src/base/wlc/wlcNdr.o"
	@echo "... src/base/wlc/wlcNdr.i"
	@echo "... src/base/wlc/wlcNdr.s"
	@echo "... src/base/wlc/wlcNtk.o"
	@echo "... src/base/wlc/wlcNtk.i"
	@echo "... src/base/wlc/wlcNtk.s"
	@echo "... src/base/wlc/wlcPth.o"
	@echo "... src/base/wlc/wlcPth.i"
	@echo "... src/base/wlc/wlcPth.s"
	@echo "... src/base/wlc/wlcReadSmt.o"
	@echo "... src/base/wlc/wlcReadSmt.i"
	@echo "... src/base/wlc/wlcReadSmt.s"
	@echo "... src/base/wlc/wlcReadVer.o"
	@echo "... src/base/wlc/wlcReadVer.i"
	@echo "... src/base/wlc/wlcReadVer.s"
	@echo "... src/base/wlc/wlcShow.o"
	@echo "... src/base/wlc/wlcShow.i"
	@echo "... src/base/wlc/wlcShow.s"
	@echo "... src/base/wlc/wlcSim.o"
	@echo "... src/base/wlc/wlcSim.i"
	@echo "... src/base/wlc/wlcSim.s"
	@echo "... src/base/wlc/wlcStdin.o"
	@echo "... src/base/wlc/wlcStdin.i"
	@echo "... src/base/wlc/wlcStdin.s"
	@echo "... src/base/wlc/wlcUif.o"
	@echo "... src/base/wlc/wlcUif.i"
	@echo "... src/base/wlc/wlcUif.s"
	@echo "... src/base/wlc/wlcWin.o"
	@echo "... src/base/wlc/wlcWin.i"
	@echo "... src/base/wlc/wlcWin.s"
	@echo "... src/base/wlc/wlcWriteVer.o"
	@echo "... src/base/wlc/wlcWriteVer.i"
	@echo "... src/base/wlc/wlcWriteVer.s"
	@echo "... src/bdd/bbr/bbrCex.o"
	@echo "... src/bdd/bbr/bbrCex.i"
	@echo "... src/bdd/bbr/bbrCex.s"
	@echo "... src/bdd/bbr/bbrImage.o"
	@echo "... src/bdd/bbr/bbrImage.i"
	@echo "... src/bdd/bbr/bbrImage.s"
	@echo "... src/bdd/bbr/bbrNtbdd.o"
	@echo "... src/bdd/bbr/bbrNtbdd.i"
	@echo "... src/bdd/bbr/bbrNtbdd.s"
	@echo "... src/bdd/bbr/bbrReach.o"
	@echo "... src/bdd/bbr/bbrReach.i"
	@echo "... src/bdd/bbr/bbrReach.s"
	@echo "... src/bdd/cas/casCore.o"
	@echo "... src/bdd/cas/casCore.i"
	@echo "... src/bdd/cas/casCore.s"
	@echo "... src/bdd/cas/casDec.o"
	@echo "... src/bdd/cas/casDec.i"
	@echo "... src/bdd/cas/casDec.s"
	@echo "... src/bdd/cudd/cuddAPI.o"
	@echo "... src/bdd/cudd/cuddAPI.i"
	@echo "... src/bdd/cudd/cuddAPI.s"
	@echo "... src/bdd/cudd/cuddAddAbs.o"
	@echo "... src/bdd/cudd/cuddAddAbs.i"
	@echo "... src/bdd/cudd/cuddAddAbs.s"
	@echo "... src/bdd/cudd/cuddAddApply.o"
	@echo "... src/bdd/cudd/cuddAddApply.i"
	@echo "... src/bdd/cudd/cuddAddApply.s"
	@echo "... src/bdd/cudd/cuddAddFind.o"
	@echo "... src/bdd/cudd/cuddAddFind.i"
	@echo "... src/bdd/cudd/cuddAddFind.s"
	@echo "... src/bdd/cudd/cuddAddInv.o"
	@echo "... src/bdd/cudd/cuddAddInv.i"
	@echo "... src/bdd/cudd/cuddAddInv.s"
	@echo "... src/bdd/cudd/cuddAddIte.o"
	@echo "... src/bdd/cudd/cuddAddIte.i"
	@echo "... src/bdd/cudd/cuddAddIte.s"
	@echo "... src/bdd/cudd/cuddAddNeg.o"
	@echo "... src/bdd/cudd/cuddAddNeg.i"
	@echo "... src/bdd/cudd/cuddAddNeg.s"
	@echo "... src/bdd/cudd/cuddAddWalsh.o"
	@echo "... src/bdd/cudd/cuddAddWalsh.i"
	@echo "... src/bdd/cudd/cuddAddWalsh.s"
	@echo "... src/bdd/cudd/cuddAndAbs.o"
	@echo "... src/bdd/cudd/cuddAndAbs.i"
	@echo "... src/bdd/cudd/cuddAndAbs.s"
	@echo "... src/bdd/cudd/cuddAnneal.o"
	@echo "... src/bdd/cudd/cuddAnneal.i"
	@echo "... src/bdd/cudd/cuddAnneal.s"
	@echo "... src/bdd/cudd/cuddApa.o"
	@echo "... src/bdd/cudd/cuddApa.i"
	@echo "... src/bdd/cudd/cuddApa.s"
	@echo "... src/bdd/cudd/cuddApprox.o"
	@echo "... src/bdd/cudd/cuddApprox.i"
	@echo "... src/bdd/cudd/cuddApprox.s"
	@echo "... src/bdd/cudd/cuddBddAbs.o"
	@echo "... src/bdd/cudd/cuddBddAbs.i"
	@echo "... src/bdd/cudd/cuddBddAbs.s"
	@echo "... src/bdd/cudd/cuddBddCorr.o"
	@echo "... src/bdd/cudd/cuddBddCorr.i"
	@echo "... src/bdd/cudd/cuddBddCorr.s"
	@echo "... src/bdd/cudd/cuddBddIte.o"
	@echo "... src/bdd/cudd/cuddBddIte.i"
	@echo "... src/bdd/cudd/cuddBddIte.s"
	@echo "... src/bdd/cudd/cuddBridge.o"
	@echo "... src/bdd/cudd/cuddBridge.i"
	@echo "... src/bdd/cudd/cuddBridge.s"
	@echo "... src/bdd/cudd/cuddCache.o"
	@echo "... src/bdd/cudd/cuddCache.i"
	@echo "... src/bdd/cudd/cuddCache.s"
	@echo "... src/bdd/cudd/cuddCheck.o"
	@echo "... src/bdd/cudd/cuddCheck.i"
	@echo "... src/bdd/cudd/cuddCheck.s"
	@echo "... src/bdd/cudd/cuddClip.o"
	@echo "... src/bdd/cudd/cuddClip.i"
	@echo "... src/bdd/cudd/cuddClip.s"
	@echo "... src/bdd/cudd/cuddCof.o"
	@echo "... src/bdd/cudd/cuddCof.i"
	@echo "... src/bdd/cudd/cuddCof.s"
	@echo "... src/bdd/cudd/cuddCompose.o"
	@echo "... src/bdd/cudd/cuddCompose.i"
	@echo "... src/bdd/cudd/cuddCompose.s"
	@echo "... src/bdd/cudd/cuddDecomp.o"
	@echo "... src/bdd/cudd/cuddDecomp.i"
	@echo "... src/bdd/cudd/cuddDecomp.s"
	@echo "... src/bdd/cudd/cuddEssent.o"
	@echo "... src/bdd/cudd/cuddEssent.i"
	@echo "... src/bdd/cudd/cuddEssent.s"
	@echo "... src/bdd/cudd/cuddExact.o"
	@echo "... src/bdd/cudd/cuddExact.i"
	@echo "... src/bdd/cudd/cuddExact.s"
	@echo "... src/bdd/cudd/cuddExport.o"
	@echo "... src/bdd/cudd/cuddExport.i"
	@echo "... src/bdd/cudd/cuddExport.s"
	@echo "... src/bdd/cudd/cuddGenCof.o"
	@echo "... src/bdd/cudd/cuddGenCof.i"
	@echo "... src/bdd/cudd/cuddGenCof.s"
	@echo "... src/bdd/cudd/cuddGenetic.o"
	@echo "... src/bdd/cudd/cuddGenetic.i"
	@echo "... src/bdd/cudd/cuddGenetic.s"
	@echo "... src/bdd/cudd/cuddGroup.o"
	@echo "... src/bdd/cudd/cuddGroup.i"
	@echo "... src/bdd/cudd/cuddGroup.s"
	@echo "... src/bdd/cudd/cuddHarwell.o"
	@echo "... src/bdd/cudd/cuddHarwell.i"
	@echo "... src/bdd/cudd/cuddHarwell.s"
	@echo "... src/bdd/cudd/cuddInit.o"
	@echo "... src/bdd/cudd/cuddInit.i"
	@echo "... src/bdd/cudd/cuddInit.s"
	@echo "... src/bdd/cudd/cuddInteract.o"
	@echo "... src/bdd/cudd/cuddInteract.i"
	@echo "... src/bdd/cudd/cuddInteract.s"
	@echo "... src/bdd/cudd/cuddLCache.o"
	@echo "... src/bdd/cudd/cuddLCache.i"
	@echo "... src/bdd/cudd/cuddLCache.s"
	@echo "... src/bdd/cudd/cuddLevelQ.o"
	@echo "... src/bdd/cudd/cuddLevelQ.i"
	@echo "... src/bdd/cudd/cuddLevelQ.s"
	@echo "... src/bdd/cudd/cuddLinear.o"
	@echo "... src/bdd/cudd/cuddLinear.i"
	@echo "... src/bdd/cudd/cuddLinear.s"
	@echo "... src/bdd/cudd/cuddLiteral.o"
	@echo "... src/bdd/cudd/cuddLiteral.i"
	@echo "... src/bdd/cudd/cuddLiteral.s"
	@echo "... src/bdd/cudd/cuddMatMult.o"
	@echo "... src/bdd/cudd/cuddMatMult.i"
	@echo "... src/bdd/cudd/cuddMatMult.s"
	@echo "... src/bdd/cudd/cuddPriority.o"
	@echo "... src/bdd/cudd/cuddPriority.i"
	@echo "... src/bdd/cudd/cuddPriority.s"
	@echo "... src/bdd/cudd/cuddRead.o"
	@echo "... src/bdd/cudd/cuddRead.i"
	@echo "... src/bdd/cudd/cuddRead.s"
	@echo "... src/bdd/cudd/cuddRef.o"
	@echo "... src/bdd/cudd/cuddRef.i"
	@echo "... src/bdd/cudd/cuddRef.s"
	@echo "... src/bdd/cudd/cuddReorder.o"
	@echo "... src/bdd/cudd/cuddReorder.i"
	@echo "... src/bdd/cudd/cuddReorder.s"
	@echo "... src/bdd/cudd/cuddSat.o"
	@echo "... src/bdd/cudd/cuddSat.i"
	@echo "... src/bdd/cudd/cuddSat.s"
	@echo "... src/bdd/cudd/cuddSign.o"
	@echo "... src/bdd/cudd/cuddSign.i"
	@echo "... src/bdd/cudd/cuddSign.s"
	@echo "... src/bdd/cudd/cuddSolve.o"
	@echo "... src/bdd/cudd/cuddSolve.i"
	@echo "... src/bdd/cudd/cuddSolve.s"
	@echo "... src/bdd/cudd/cuddSplit.o"
	@echo "... src/bdd/cudd/cuddSplit.i"
	@echo "... src/bdd/cudd/cuddSplit.s"
	@echo "... src/bdd/cudd/cuddSubsetHB.o"
	@echo "... src/bdd/cudd/cuddSubsetHB.i"
	@echo "... src/bdd/cudd/cuddSubsetHB.s"
	@echo "... src/bdd/cudd/cuddSubsetSP.o"
	@echo "... src/bdd/cudd/cuddSubsetSP.i"
	@echo "... src/bdd/cudd/cuddSubsetSP.s"
	@echo "... src/bdd/cudd/cuddSymmetry.o"
	@echo "... src/bdd/cudd/cuddSymmetry.i"
	@echo "... src/bdd/cudd/cuddSymmetry.s"
	@echo "... src/bdd/cudd/cuddTable.o"
	@echo "... src/bdd/cudd/cuddTable.i"
	@echo "... src/bdd/cudd/cuddTable.s"
	@echo "... src/bdd/cudd/cuddUtil.o"
	@echo "... src/bdd/cudd/cuddUtil.i"
	@echo "... src/bdd/cudd/cuddUtil.s"
	@echo "... src/bdd/cudd/cuddWindow.o"
	@echo "... src/bdd/cudd/cuddWindow.i"
	@echo "... src/bdd/cudd/cuddWindow.s"
	@echo "... src/bdd/cudd/cuddZddCount.o"
	@echo "... src/bdd/cudd/cuddZddCount.i"
	@echo "... src/bdd/cudd/cuddZddCount.s"
	@echo "... src/bdd/cudd/cuddZddFuncs.o"
	@echo "... src/bdd/cudd/cuddZddFuncs.i"
	@echo "... src/bdd/cudd/cuddZddFuncs.s"
	@echo "... src/bdd/cudd/cuddZddGroup.o"
	@echo "... src/bdd/cudd/cuddZddGroup.i"
	@echo "... src/bdd/cudd/cuddZddGroup.s"
	@echo "... src/bdd/cudd/cuddZddIsop.o"
	@echo "... src/bdd/cudd/cuddZddIsop.i"
	@echo "... src/bdd/cudd/cuddZddIsop.s"
	@echo "... src/bdd/cudd/cuddZddLin.o"
	@echo "... src/bdd/cudd/cuddZddLin.i"
	@echo "... src/bdd/cudd/cuddZddLin.s"
	@echo "... src/bdd/cudd/cuddZddMisc.o"
	@echo "... src/bdd/cudd/cuddZddMisc.i"
	@echo "... src/bdd/cudd/cuddZddMisc.s"
	@echo "... src/bdd/cudd/cuddZddPort.o"
	@echo "... src/bdd/cudd/cuddZddPort.i"
	@echo "... src/bdd/cudd/cuddZddPort.s"
	@echo "... src/bdd/cudd/cuddZddReord.o"
	@echo "... src/bdd/cudd/cuddZddReord.i"
	@echo "... src/bdd/cudd/cuddZddReord.s"
	@echo "... src/bdd/cudd/cuddZddSetop.o"
	@echo "... src/bdd/cudd/cuddZddSetop.i"
	@echo "... src/bdd/cudd/cuddZddSetop.s"
	@echo "... src/bdd/cudd/cuddZddSymm.o"
	@echo "... src/bdd/cudd/cuddZddSymm.i"
	@echo "... src/bdd/cudd/cuddZddSymm.s"
	@echo "... src/bdd/cudd/cuddZddUtil.o"
	@echo "... src/bdd/cudd/cuddZddUtil.i"
	@echo "... src/bdd/cudd/cuddZddUtil.s"
	@echo "... src/bdd/dsd/dsdApi.o"
	@echo "... src/bdd/dsd/dsdApi.i"
	@echo "... src/bdd/dsd/dsdApi.s"
	@echo "... src/bdd/dsd/dsdCheck.o"
	@echo "... src/bdd/dsd/dsdCheck.i"
	@echo "... src/bdd/dsd/dsdCheck.s"
	@echo "... src/bdd/dsd/dsdLocal.o"
	@echo "... src/bdd/dsd/dsdLocal.i"
	@echo "... src/bdd/dsd/dsdLocal.s"
	@echo "... src/bdd/dsd/dsdMan.o"
	@echo "... src/bdd/dsd/dsdMan.i"
	@echo "... src/bdd/dsd/dsdMan.s"
	@echo "... src/bdd/dsd/dsdProc.o"
	@echo "... src/bdd/dsd/dsdProc.i"
	@echo "... src/bdd/dsd/dsdProc.s"
	@echo "... src/bdd/dsd/dsdTree.o"
	@echo "... src/bdd/dsd/dsdTree.i"
	@echo "... src/bdd/dsd/dsdTree.s"
	@echo "... src/bdd/epd/epd.o"
	@echo "... src/bdd/epd/epd.i"
	@echo "... src/bdd/epd/epd.s"
	@echo "... src/bdd/extrab/extraBddAuto.o"
	@echo "... src/bdd/extrab/extraBddAuto.i"
	@echo "... src/bdd/extrab/extraBddAuto.s"
	@echo "... src/bdd/extrab/extraBddCas.o"
	@echo "... src/bdd/extrab/extraBddCas.i"
	@echo "... src/bdd/extrab/extraBddCas.s"
	@echo "... src/bdd/extrab/extraBddImage.o"
	@echo "... src/bdd/extrab/extraBddImage.i"
	@echo "... src/bdd/extrab/extraBddImage.s"
	@echo "... src/bdd/extrab/extraBddKmap.o"
	@echo "... src/bdd/extrab/extraBddKmap.i"
	@echo "... src/bdd/extrab/extraBddKmap.s"
	@echo "... src/bdd/extrab/extraBddMisc.o"
	@echo "... src/bdd/extrab/extraBddMisc.i"
	@echo "... src/bdd/extrab/extraBddMisc.s"
	@echo "... src/bdd/extrab/extraBddSymm.o"
	@echo "... src/bdd/extrab/extraBddSymm.i"
	@echo "... src/bdd/extrab/extraBddSymm.s"
	@echo "... src/bdd/extrab/extraBddThresh.o"
	@echo "... src/bdd/extrab/extraBddThresh.i"
	@echo "... src/bdd/extrab/extraBddThresh.s"
	@echo "... src/bdd/extrab/extraBddTime.o"
	@echo "... src/bdd/extrab/extraBddTime.i"
	@echo "... src/bdd/extrab/extraBddTime.s"
	@echo "... src/bdd/extrab/extraBddUnate.o"
	@echo "... src/bdd/extrab/extraBddUnate.i"
	@echo "... src/bdd/extrab/extraBddUnate.s"
	@echo "... src/bdd/llb/llb1Cluster.o"
	@echo "... src/bdd/llb/llb1Cluster.i"
	@echo "... src/bdd/llb/llb1Cluster.s"
	@echo "... src/bdd/llb/llb1Constr.o"
	@echo "... src/bdd/llb/llb1Constr.i"
	@echo "... src/bdd/llb/llb1Constr.s"
	@echo "... src/bdd/llb/llb1Core.o"
	@echo "... src/bdd/llb/llb1Core.i"
	@echo "... src/bdd/llb/llb1Core.s"
	@echo "... src/bdd/llb/llb1Group.o"
	@echo "... src/bdd/llb/llb1Group.i"
	@echo "... src/bdd/llb/llb1Group.s"
	@echo "... src/bdd/llb/llb1Hint.o"
	@echo "... src/bdd/llb/llb1Hint.i"
	@echo "... src/bdd/llb/llb1Hint.s"
	@echo "... src/bdd/llb/llb1Man.o"
	@echo "... src/bdd/llb/llb1Man.i"
	@echo "... src/bdd/llb/llb1Man.s"
	@echo "... src/bdd/llb/llb1Matrix.o"
	@echo "... src/bdd/llb/llb1Matrix.i"
	@echo "... src/bdd/llb/llb1Matrix.s"
	@echo "... src/bdd/llb/llb1Pivot.o"
	@echo "... src/bdd/llb/llb1Pivot.i"
	@echo "... src/bdd/llb/llb1Pivot.s"
	@echo "... src/bdd/llb/llb1Reach.o"
	@echo "... src/bdd/llb/llb1Reach.i"
	@echo "... src/bdd/llb/llb1Reach.s"
	@echo "... src/bdd/llb/llb1Sched.o"
	@echo "... src/bdd/llb/llb1Sched.i"
	@echo "... src/bdd/llb/llb1Sched.s"
	@echo "... src/bdd/llb/llb2Bad.o"
	@echo "... src/bdd/llb/llb2Bad.i"
	@echo "... src/bdd/llb/llb2Bad.s"
	@echo "... src/bdd/llb/llb2Core.o"
	@echo "... src/bdd/llb/llb2Core.i"
	@echo "... src/bdd/llb/llb2Core.s"
	@echo "... src/bdd/llb/llb2Driver.o"
	@echo "... src/bdd/llb/llb2Driver.i"
	@echo "... src/bdd/llb/llb2Driver.s"
	@echo "... src/bdd/llb/llb2Dump.o"
	@echo "... src/bdd/llb/llb2Dump.i"
	@echo "... src/bdd/llb/llb2Dump.s"
	@echo "... src/bdd/llb/llb2Flow.o"
	@echo "... src/bdd/llb/llb2Flow.i"
	@echo "... src/bdd/llb/llb2Flow.s"
	@echo "... src/bdd/llb/llb2Image.o"
	@echo "... src/bdd/llb/llb2Image.i"
	@echo "... src/bdd/llb/llb2Image.s"
	@echo "... src/bdd/llb/llb3Image.o"
	@echo "... src/bdd/llb/llb3Image.i"
	@echo "... src/bdd/llb/llb3Image.s"
	@echo "... src/bdd/llb/llb3Nonlin.o"
	@echo "... src/bdd/llb/llb3Nonlin.i"
	@echo "... src/bdd/llb/llb3Nonlin.s"
	@echo "... src/bdd/llb/llb4Cex.o"
	@echo "... src/bdd/llb/llb4Cex.i"
	@echo "... src/bdd/llb/llb4Cex.s"
	@echo "... src/bdd/llb/llb4Image.o"
	@echo "... src/bdd/llb/llb4Image.i"
	@echo "... src/bdd/llb/llb4Image.s"
	@echo "... src/bdd/llb/llb4Nonlin.o"
	@echo "... src/bdd/llb/llb4Nonlin.i"
	@echo "... src/bdd/llb/llb4Nonlin.s"
	@echo "... src/bdd/llb/llb4Sweep.o"
	@echo "... src/bdd/llb/llb4Sweep.i"
	@echo "... src/bdd/llb/llb4Sweep.s"
	@echo "... src/bdd/mtr/mtrBasic.o"
	@echo "... src/bdd/mtr/mtrBasic.i"
	@echo "... src/bdd/mtr/mtrBasic.s"
	@echo "... src/bdd/mtr/mtrGroup.o"
	@echo "... src/bdd/mtr/mtrGroup.i"
	@echo "... src/bdd/mtr/mtrGroup.s"
	@echo "... src/bdd/reo/reoApi.o"
	@echo "... src/bdd/reo/reoApi.i"
	@echo "... src/bdd/reo/reoApi.s"
	@echo "... src/bdd/reo/reoCore.o"
	@echo "... src/bdd/reo/reoCore.i"
	@echo "... src/bdd/reo/reoCore.s"
	@echo "... src/bdd/reo/reoProfile.o"
	@echo "... src/bdd/reo/reoProfile.i"
	@echo "... src/bdd/reo/reoProfile.s"
	@echo "... src/bdd/reo/reoShuffle.o"
	@echo "... src/bdd/reo/reoShuffle.i"
	@echo "... src/bdd/reo/reoShuffle.s"
	@echo "... src/bdd/reo/reoSift.o"
	@echo "... src/bdd/reo/reoSift.i"
	@echo "... src/bdd/reo/reoSift.s"
	@echo "... src/bdd/reo/reoSwap.o"
	@echo "... src/bdd/reo/reoSwap.i"
	@echo "... src/bdd/reo/reoSwap.s"
	@echo "... src/bdd/reo/reoTransfer.o"
	@echo "... src/bdd/reo/reoTransfer.i"
	@echo "... src/bdd/reo/reoTransfer.s"
	@echo "... src/bdd/reo/reoUnits.o"
	@echo "... src/bdd/reo/reoUnits.i"
	@echo "... src/bdd/reo/reoUnits.s"
	@echo "... src/bool/bdc/bdcCore.o"
	@echo "... src/bool/bdc/bdcCore.i"
	@echo "... src/bool/bdc/bdcCore.s"
	@echo "... src/bool/bdc/bdcDec.o"
	@echo "... src/bool/bdc/bdcDec.i"
	@echo "... src/bool/bdc/bdcDec.s"
	@echo "... src/bool/bdc/bdcSpfd.o"
	@echo "... src/bool/bdc/bdcSpfd.i"
	@echo "... src/bool/bdc/bdcSpfd.s"
	@echo "... src/bool/bdc/bdcTable.o"
	@echo "... src/bool/bdc/bdcTable.i"
	@echo "... src/bool/bdc/bdcTable.s"
	@echo "... src/bool/dec/decAbc.o"
	@echo "... src/bool/dec/decAbc.i"
	@echo "... src/bool/dec/decAbc.s"
	@echo "... src/bool/dec/decFactor.o"
	@echo "... src/bool/dec/decFactor.i"
	@echo "... src/bool/dec/decFactor.s"
	@echo "... src/bool/dec/decMan.o"
	@echo "... src/bool/dec/decMan.i"
	@echo "... src/bool/dec/decMan.s"
	@echo "... src/bool/dec/decPrint.o"
	@echo "... src/bool/dec/decPrint.i"
	@echo "... src/bool/dec/decPrint.s"
	@echo "... src/bool/dec/decUtil.o"
	@echo "... src/bool/dec/decUtil.i"
	@echo "... src/bool/dec/decUtil.s"
	@echo "... src/bool/kit/cloud.o"
	@echo "... src/bool/kit/cloud.i"
	@echo "... src/bool/kit/cloud.s"
	@echo "... src/bool/kit/kitAig.o"
	@echo "... src/bool/kit/kitAig.i"
	@echo "... src/bool/kit/kitAig.s"
	@echo "... src/bool/kit/kitBdd.o"
	@echo "... src/bool/kit/kitBdd.i"
	@echo "... src/bool/kit/kitBdd.s"
	@echo "... src/bool/kit/kitCloud.o"
	@echo "... src/bool/kit/kitCloud.i"
	@echo "... src/bool/kit/kitCloud.s"
	@echo "... src/bool/kit/kitDsd.o"
	@echo "... src/bool/kit/kitDsd.i"
	@echo "... src/bool/kit/kitDsd.s"
	@echo "... src/bool/kit/kitFactor.o"
	@echo "... src/bool/kit/kitFactor.i"
	@echo "... src/bool/kit/kitFactor.s"
	@echo "... src/bool/kit/kitGraph.o"
	@echo "... src/bool/kit/kitGraph.i"
	@echo "... src/bool/kit/kitGraph.s"
	@echo "... src/bool/kit/kitHop.o"
	@echo "... src/bool/kit/kitHop.i"
	@echo "... src/bool/kit/kitHop.s"
	@echo "... src/bool/kit/kitIsop.o"
	@echo "... src/bool/kit/kitIsop.i"
	@echo "... src/bool/kit/kitIsop.s"
	@echo "... src/bool/kit/kitPla.o"
	@echo "... src/bool/kit/kitPla.i"
	@echo "... src/bool/kit/kitPla.s"
	@echo "... src/bool/kit/kitSop.o"
	@echo "... src/bool/kit/kitSop.i"
	@echo "... src/bool/kit/kitSop.s"
	@echo "... src/bool/kit/kitTruth.o"
	@echo "... src/bool/kit/kitTruth.i"
	@echo "... src/bool/kit/kitTruth.s"
	@echo "... src/bool/lucky/lucky.o"
	@echo "... src/bool/lucky/lucky.i"
	@echo "... src/bool/lucky/lucky.s"
	@echo "... src/bool/lucky/luckyFast16.o"
	@echo "... src/bool/lucky/luckyFast16.i"
	@echo "... src/bool/lucky/luckyFast16.s"
	@echo "... src/bool/lucky/luckyFast6.o"
	@echo "... src/bool/lucky/luckyFast6.i"
	@echo "... src/bool/lucky/luckyFast6.s"
	@echo "... src/bool/lucky/luckyRead.o"
	@echo "... src/bool/lucky/luckyRead.i"
	@echo "... src/bool/lucky/luckyRead.s"
	@echo "... src/bool/lucky/luckySimple.o"
	@echo "... src/bool/lucky/luckySimple.i"
	@echo "... src/bool/lucky/luckySimple.s"
	@echo "... src/bool/lucky/luckySwap.o"
	@echo "... src/bool/lucky/luckySwap.i"
	@echo "... src/bool/lucky/luckySwap.s"
	@echo "... src/bool/lucky/luckySwapIJ.o"
	@echo "... src/bool/lucky/luckySwapIJ.i"
	@echo "... src/bool/lucky/luckySwapIJ.s"
	@echo "... src/bool/rpo/rpo.o"
	@echo "... src/bool/rpo/rpo.i"
	@echo "... src/bool/rpo/rpo.s"
	@echo "... src/bool/rsb/rsbDec6.o"
	@echo "... src/bool/rsb/rsbDec6.i"
	@echo "... src/bool/rsb/rsbDec6.s"
	@echo "... src/bool/rsb/rsbMan.o"
	@echo "... src/bool/rsb/rsbMan.i"
	@echo "... src/bool/rsb/rsbMan.s"
	@echo "... src/map/amap/amapCore.o"
	@echo "... src/map/amap/amapCore.i"
	@echo "... src/map/amap/amapCore.s"
	@echo "... src/map/amap/amapGraph.o"
	@echo "... src/map/amap/amapGraph.i"
	@echo "... src/map/amap/amapGraph.s"
	@echo "... src/map/amap/amapLib.o"
	@echo "... src/map/amap/amapLib.i"
	@echo "... src/map/amap/amapLib.s"
	@echo "... src/map/amap/amapLiberty.o"
	@echo "... src/map/amap/amapLiberty.i"
	@echo "... src/map/amap/amapLiberty.s"
	@echo "... src/map/amap/amapMan.o"
	@echo "... src/map/amap/amapMan.i"
	@echo "... src/map/amap/amapMan.s"
	@echo "... src/map/amap/amapMatch.o"
	@echo "... src/map/amap/amapMatch.i"
	@echo "... src/map/amap/amapMatch.s"
	@echo "... src/map/amap/amapMerge.o"
	@echo "... src/map/amap/amapMerge.i"
	@echo "... src/map/amap/amapMerge.s"
	@echo "... src/map/amap/amapOutput.o"
	@echo "... src/map/amap/amapOutput.i"
	@echo "... src/map/amap/amapOutput.s"
	@echo "... src/map/amap/amapParse.o"
	@echo "... src/map/amap/amapParse.i"
	@echo "... src/map/amap/amapParse.s"
	@echo "... src/map/amap/amapPerm.o"
	@echo "... src/map/amap/amapPerm.i"
	@echo "... src/map/amap/amapPerm.s"
	@echo "... src/map/amap/amapRead.o"
	@echo "... src/map/amap/amapRead.i"
	@echo "... src/map/amap/amapRead.s"
	@echo "... src/map/amap/amapRule.o"
	@echo "... src/map/amap/amapRule.i"
	@echo "... src/map/amap/amapRule.s"
	@echo "... src/map/amap/amapUniq.o"
	@echo "... src/map/amap/amapUniq.i"
	@echo "... src/map/amap/amapUniq.s"
	@echo "... src/map/cov/covBuild.o"
	@echo "... src/map/cov/covBuild.i"
	@echo "... src/map/cov/covBuild.s"
	@echo "... src/map/cov/covCore.o"
	@echo "... src/map/cov/covCore.i"
	@echo "... src/map/cov/covCore.s"
	@echo "... src/map/cov/covMan.o"
	@echo "... src/map/cov/covMan.i"
	@echo "... src/map/cov/covMan.s"
	@echo "... src/map/cov/covMinEsop.o"
	@echo "... src/map/cov/covMinEsop.i"
	@echo "... src/map/cov/covMinEsop.s"
	@echo "... src/map/cov/covMinMan.o"
	@echo "... src/map/cov/covMinMan.i"
	@echo "... src/map/cov/covMinMan.s"
	@echo "... src/map/cov/covMinSop.o"
	@echo "... src/map/cov/covMinSop.i"
	@echo "... src/map/cov/covMinSop.s"
	@echo "... src/map/cov/covMinUtil.o"
	@echo "... src/map/cov/covMinUtil.i"
	@echo "... src/map/cov/covMinUtil.s"
	@echo "... src/map/if/ifCache.o"
	@echo "... src/map/if/ifCache.i"
	@echo "... src/map/if/ifCache.s"
	@echo "... src/map/if/ifCom.o"
	@echo "... src/map/if/ifCom.i"
	@echo "... src/map/if/ifCom.s"
	@echo "... src/map/if/ifCore.o"
	@echo "... src/map/if/ifCore.i"
	@echo "... src/map/if/ifCore.s"
	@echo "... src/map/if/ifCut.o"
	@echo "... src/map/if/ifCut.i"
	@echo "... src/map/if/ifCut.s"
	@echo "... src/map/if/ifData2.o"
	@echo "... src/map/if/ifData2.i"
	@echo "... src/map/if/ifData2.s"
	@echo "... src/map/if/ifDec07.o"
	@echo "... src/map/if/ifDec07.i"
	@echo "... src/map/if/ifDec07.s"
	@echo "... src/map/if/ifDec08.o"
	@echo "... src/map/if/ifDec08.i"
	@echo "... src/map/if/ifDec08.s"
	@echo "... src/map/if/ifDec10.o"
	@echo "... src/map/if/ifDec10.i"
	@echo "... src/map/if/ifDec10.s"
	@echo "... src/map/if/ifDec16.o"
	@echo "... src/map/if/ifDec16.i"
	@echo "... src/map/if/ifDec16.s"
	@echo "... src/map/if/ifDec75.o"
	@echo "... src/map/if/ifDec75.i"
	@echo "... src/map/if/ifDec75.s"
	@echo "... src/map/if/ifDelay.o"
	@echo "... src/map/if/ifDelay.i"
	@echo "... src/map/if/ifDelay.s"
	@echo "... src/map/if/ifDsd.o"
	@echo "... src/map/if/ifDsd.i"
	@echo "... src/map/if/ifDsd.s"
	@echo "... src/map/if/ifLibBox.o"
	@echo "... src/map/if/ifLibBox.i"
	@echo "... src/map/if/ifLibBox.s"
	@echo "... src/map/if/ifLibLut.o"
	@echo "... src/map/if/ifLibLut.i"
	@echo "... src/map/if/ifLibLut.s"
	@echo "... src/map/if/ifMan.o"
	@echo "... src/map/if/ifMan.i"
	@echo "... src/map/if/ifMan.s"
	@echo "... src/map/if/ifMap.o"
	@echo "... src/map/if/ifMap.i"
	@echo "... src/map/if/ifMap.s"
	@echo "... src/map/if/ifMatch2.o"
	@echo "... src/map/if/ifMatch2.i"
	@echo "... src/map/if/ifMatch2.s"
	@echo "... src/map/if/ifReduce.o"
	@echo "... src/map/if/ifReduce.i"
	@echo "... src/map/if/ifReduce.s"
	@echo "... src/map/if/ifSat.o"
	@echo "... src/map/if/ifSat.i"
	@echo "... src/map/if/ifSat.s"
	@echo "... src/map/if/ifSelect.o"
	@echo "... src/map/if/ifSelect.i"
	@echo "... src/map/if/ifSelect.s"
	@echo "... src/map/if/ifSeq.o"
	@echo "... src/map/if/ifSeq.i"
	@echo "... src/map/if/ifSeq.s"
	@echo "... src/map/if/ifTest.o"
	@echo "... src/map/if/ifTest.i"
	@echo "... src/map/if/ifTest.s"
	@echo "... src/map/if/ifTime.o"
	@echo "... src/map/if/ifTime.i"
	@echo "... src/map/if/ifTime.s"
	@echo "... src/map/if/ifTruth.o"
	@echo "... src/map/if/ifTruth.i"
	@echo "... src/map/if/ifTruth.s"
	@echo "... src/map/if/ifTune.o"
	@echo "... src/map/if/ifTune.i"
	@echo "... src/map/if/ifTune.s"
	@echo "... src/map/if/ifUtil.o"
	@echo "... src/map/if/ifUtil.i"
	@echo "... src/map/if/ifUtil.s"
	@echo "... src/map/mapper/mapper.o"
	@echo "... src/map/mapper/mapper.i"
	@echo "... src/map/mapper/mapper.s"
	@echo "... src/map/mapper/mapperCanon.o"
	@echo "... src/map/mapper/mapperCanon.i"
	@echo "... src/map/mapper/mapperCanon.s"
	@echo "... src/map/mapper/mapperCore.o"
	@echo "... src/map/mapper/mapperCore.i"
	@echo "... src/map/mapper/mapperCore.s"
	@echo "... src/map/mapper/mapperCreate.o"
	@echo "... src/map/mapper/mapperCreate.i"
	@echo "... src/map/mapper/mapperCreate.s"
	@echo "... src/map/mapper/mapperCut.o"
	@echo "... src/map/mapper/mapperCut.i"
	@echo "... src/map/mapper/mapperCut.s"
	@echo "... src/map/mapper/mapperCutUtils.o"
	@echo "... src/map/mapper/mapperCutUtils.i"
	@echo "... src/map/mapper/mapperCutUtils.s"
	@echo "... src/map/mapper/mapperLib.o"
	@echo "... src/map/mapper/mapperLib.i"
	@echo "... src/map/mapper/mapperLib.s"
	@echo "... src/map/mapper/mapperMatch.o"
	@echo "... src/map/mapper/mapperMatch.i"
	@echo "... src/map/mapper/mapperMatch.s"
	@echo "... src/map/mapper/mapperRefs.o"
	@echo "... src/map/mapper/mapperRefs.i"
	@echo "... src/map/mapper/mapperRefs.s"
	@echo "... src/map/mapper/mapperSuper.o"
	@echo "... src/map/mapper/mapperSuper.i"
	@echo "... src/map/mapper/mapperSuper.s"
	@echo "... src/map/mapper/mapperSwitch.o"
	@echo "... src/map/mapper/mapperSwitch.i"
	@echo "... src/map/mapper/mapperSwitch.s"
	@echo "... src/map/mapper/mapperTable.o"
	@echo "... src/map/mapper/mapperTable.i"
	@echo "... src/map/mapper/mapperTable.s"
	@echo "... src/map/mapper/mapperTime.o"
	@echo "... src/map/mapper/mapperTime.i"
	@echo "... src/map/mapper/mapperTime.s"
	@echo "... src/map/mapper/mapperTree.o"
	@echo "... src/map/mapper/mapperTree.i"
	@echo "... src/map/mapper/mapperTree.s"
	@echo "... src/map/mapper/mapperTruth.o"
	@echo "... src/map/mapper/mapperTruth.i"
	@echo "... src/map/mapper/mapperTruth.s"
	@echo "... src/map/mapper/mapperUtils.o"
	@echo "... src/map/mapper/mapperUtils.i"
	@echo "... src/map/mapper/mapperUtils.s"
	@echo "... src/map/mapper/mapperVec.o"
	@echo "... src/map/mapper/mapperVec.i"
	@echo "... src/map/mapper/mapperVec.s"
	@echo "... src/map/mio/mio.o"
	@echo "... src/map/mio/mio.i"
	@echo "... src/map/mio/mio.s"
	@echo "... src/map/mio/mioApi.o"
	@echo "... src/map/mio/mioApi.i"
	@echo "... src/map/mio/mioApi.s"
	@echo "... src/map/mio/mioFunc.o"
	@echo "... src/map/mio/mioFunc.i"
	@echo "... src/map/mio/mioFunc.s"
	@echo "... src/map/mio/mioParse.o"
	@echo "... src/map/mio/mioParse.i"
	@echo "... src/map/mio/mioParse.s"
	@echo "... src/map/mio/mioRead.o"
	@echo "... src/map/mio/mioRead.i"
	@echo "... src/map/mio/mioRead.s"
	@echo "... src/map/mio/mioSop.o"
	@echo "... src/map/mio/mioSop.i"
	@echo "... src/map/mio/mioSop.s"
	@echo "... src/map/mio/mioUtils.o"
	@echo "... src/map/mio/mioUtils.i"
	@echo "... src/map/mio/mioUtils.s"
	@echo "... src/map/mpm/mpmAbc.o"
	@echo "... src/map/mpm/mpmAbc.i"
	@echo "... src/map/mpm/mpmAbc.s"
	@echo "... src/map/mpm/mpmCore.o"
	@echo "... src/map/mpm/mpmCore.i"
	@echo "... src/map/mpm/mpmCore.s"
	@echo "... src/map/mpm/mpmDsd.o"
	@echo "... src/map/mpm/mpmDsd.i"
	@echo "... src/map/mpm/mpmDsd.s"
	@echo "... src/map/mpm/mpmGates.o"
	@echo "... src/map/mpm/mpmGates.i"
	@echo "... src/map/mpm/mpmGates.s"
	@echo "... src/map/mpm/mpmLib.o"
	@echo "... src/map/mpm/mpmLib.i"
	@echo "... src/map/mpm/mpmLib.s"
	@echo "... src/map/mpm/mpmMan.o"
	@echo "... src/map/mpm/mpmMan.i"
	@echo "... src/map/mpm/mpmMan.s"
	@echo "... src/map/mpm/mpmMap.o"
	@echo "... src/map/mpm/mpmMap.i"
	@echo "... src/map/mpm/mpmMap.s"
	@echo "... src/map/mpm/mpmMig.o"
	@echo "... src/map/mpm/mpmMig.i"
	@echo "... src/map/mpm/mpmMig.s"
	@echo "... src/map/mpm/mpmPre.o"
	@echo "... src/map/mpm/mpmPre.i"
	@echo "... src/map/mpm/mpmPre.s"
	@echo "... src/map/mpm/mpmTruth.o"
	@echo "... src/map/mpm/mpmTruth.i"
	@echo "... src/map/mpm/mpmTruth.s"
	@echo "... src/map/mpm/mpmUtil.o"
	@echo "... src/map/mpm/mpmUtil.i"
	@echo "... src/map/mpm/mpmUtil.s"
	@echo "... src/map/scl/scl.o"
	@echo "... src/map/scl/scl.i"
	@echo "... src/map/scl/scl.s"
	@echo "... src/map/scl/sclBufSize.o"
	@echo "... src/map/scl/sclBufSize.i"
	@echo "... src/map/scl/sclBufSize.s"
	@echo "... src/map/scl/sclBuffer.o"
	@echo "... src/map/scl/sclBuffer.i"
	@echo "... src/map/scl/sclBuffer.s"
	@echo "... src/map/scl/sclDnsize.o"
	@echo "... src/map/scl/sclDnsize.i"
	@echo "... src/map/scl/sclDnsize.s"
	@echo "... src/map/scl/sclLibScl.o"
	@echo "... src/map/scl/sclLibScl.i"
	@echo "... src/map/scl/sclLibScl.s"
	@echo "... src/map/scl/sclLibUtil.o"
	@echo "... src/map/scl/sclLibUtil.i"
	@echo "... src/map/scl/sclLibUtil.s"
	@echo "... src/map/scl/sclLiberty.o"
	@echo "... src/map/scl/sclLiberty.i"
	@echo "... src/map/scl/sclLiberty.s"
	@echo "... src/map/scl/sclLoad.o"
	@echo "... src/map/scl/sclLoad.i"
	@echo "... src/map/scl/sclLoad.s"
	@echo "... src/map/scl/sclSize.o"
	@echo "... src/map/scl/sclSize.i"
	@echo "... src/map/scl/sclSize.s"
	@echo "... src/map/scl/sclUpsize.o"
	@echo "... src/map/scl/sclUpsize.i"
	@echo "... src/map/scl/sclUpsize.s"
	@echo "... src/map/scl/sclUtil.o"
	@echo "... src/map/scl/sclUtil.i"
	@echo "... src/map/scl/sclUtil.s"
	@echo "... src/map/super/super.o"
	@echo "... src/map/super/super.i"
	@echo "... src/map/super/super.s"
	@echo "... src/map/super/superAnd.o"
	@echo "... src/map/super/superAnd.i"
	@echo "... src/map/super/superAnd.s"
	@echo "... src/map/super/superGate.o"
	@echo "... src/map/super/superGate.i"
	@echo "... src/map/super/superGate.s"
	@echo "... src/misc/bar/bar.o"
	@echo "... src/misc/bar/bar.i"
	@echo "... src/misc/bar/bar.s"
	@echo "... src/misc/bbl/bblif.o"
	@echo "... src/misc/bbl/bblif.i"
	@echo "... src/misc/bbl/bblif.s"
	@echo "... src/misc/bzlib/blocksort.o"
	@echo "... src/misc/bzlib/blocksort.i"
	@echo "... src/misc/bzlib/blocksort.s"
	@echo "... src/misc/bzlib/bzlib.o"
	@echo "... src/misc/bzlib/bzlib.i"
	@echo "... src/misc/bzlib/bzlib.s"
	@echo "... src/misc/bzlib/compress.o"
	@echo "... src/misc/bzlib/compress.i"
	@echo "... src/misc/bzlib/compress.s"
	@echo "... src/misc/bzlib/crctable.o"
	@echo "... src/misc/bzlib/crctable.i"
	@echo "... src/misc/bzlib/crctable.s"
	@echo "... src/misc/bzlib/decompress.o"
	@echo "... src/misc/bzlib/decompress.i"
	@echo "... src/misc/bzlib/decompress.s"
	@echo "... src/misc/bzlib/huffman.o"
	@echo "... src/misc/bzlib/huffman.i"
	@echo "... src/misc/bzlib/huffman.s"
	@echo "... src/misc/bzlib/randtable.o"
	@echo "... src/misc/bzlib/randtable.i"
	@echo "... src/misc/bzlib/randtable.s"
	@echo "... src/misc/extra/extraUtilBitMatrix.o"
	@echo "... src/misc/extra/extraUtilBitMatrix.i"
	@echo "... src/misc/extra/extraUtilBitMatrix.s"
	@echo "... src/misc/extra/extraUtilCanon.o"
	@echo "... src/misc/extra/extraUtilCanon.i"
	@echo "... src/misc/extra/extraUtilCanon.s"
	@echo "... src/misc/extra/extraUtilCube.o"
	@echo "... src/misc/extra/extraUtilCube.i"
	@echo "... src/misc/extra/extraUtilCube.s"
	@echo "... src/misc/extra/extraUtilDsd.o"
	@echo "... src/misc/extra/extraUtilDsd.i"
	@echo "... src/misc/extra/extraUtilDsd.s"
	@echo "... src/misc/extra/extraUtilEnum.o"
	@echo "... src/misc/extra/extraUtilEnum.i"
	@echo "... src/misc/extra/extraUtilEnum.s"
	@echo "... src/misc/extra/extraUtilFile.o"
	@echo "... src/misc/extra/extraUtilFile.i"
	@echo "... src/misc/extra/extraUtilFile.s"
	@echo "... src/misc/extra/extraUtilMemory.o"
	@echo "... src/misc/extra/extraUtilMemory.i"
	@echo "... src/misc/extra/extraUtilMemory.s"
	@echo "... src/misc/extra/extraUtilMisc.o"
	@echo "... src/misc/extra/extraUtilMisc.i"
	@echo "... src/misc/extra/extraUtilMisc.s"
	@echo "... src/misc/extra/extraUtilPerm.o"
	@echo "... src/misc/extra/extraUtilPerm.i"
	@echo "... src/misc/extra/extraUtilPerm.s"
	@echo "... src/misc/extra/extraUtilProgress.o"
	@echo "... src/misc/extra/extraUtilProgress.i"
	@echo "... src/misc/extra/extraUtilProgress.s"
	@echo "... src/misc/extra/extraUtilReader.o"
	@echo "... src/misc/extra/extraUtilReader.i"
	@echo "... src/misc/extra/extraUtilReader.s"
	@echo "... src/misc/extra/extraUtilSupp.o"
	@echo "... src/misc/extra/extraUtilSupp.i"
	@echo "... src/misc/extra/extraUtilSupp.s"
	@echo "... src/misc/extra/extraUtilTruth.o"
	@echo "... src/misc/extra/extraUtilTruth.i"
	@echo "... src/misc/extra/extraUtilTruth.s"
	@echo "... src/misc/extra/extraUtilUtil.o"
	@echo "... src/misc/extra/extraUtilUtil.i"
	@echo "... src/misc/extra/extraUtilUtil.s"
	@echo "... src/misc/mem/mem.o"
	@echo "... src/misc/mem/mem.i"
	@echo "... src/misc/mem/mem.s"
	@echo "... src/misc/mvc/mvcApi.o"
	@echo "... src/misc/mvc/mvcApi.i"
	@echo "... src/misc/mvc/mvcApi.s"
	@echo "... src/misc/mvc/mvcCompare.o"
	@echo "... src/misc/mvc/mvcCompare.i"
	@echo "... src/misc/mvc/mvcCompare.s"
	@echo "... src/misc/mvc/mvcContain.o"
	@echo "... src/misc/mvc/mvcContain.i"
	@echo "... src/misc/mvc/mvcContain.s"
	@echo "... src/misc/mvc/mvcCover.o"
	@echo "... src/misc/mvc/mvcCover.i"
	@echo "... src/misc/mvc/mvcCover.s"
	@echo "... src/misc/mvc/mvcCube.o"
	@echo "... src/misc/mvc/mvcCube.i"
	@echo "... src/misc/mvc/mvcCube.s"
	@echo "... src/misc/mvc/mvcDivide.o"
	@echo "... src/misc/mvc/mvcDivide.i"
	@echo "... src/misc/mvc/mvcDivide.s"
	@echo "... src/misc/mvc/mvcDivisor.o"
	@echo "... src/misc/mvc/mvcDivisor.i"
	@echo "... src/misc/mvc/mvcDivisor.s"
	@echo "... src/misc/mvc/mvcList.o"
	@echo "... src/misc/mvc/mvcList.i"
	@echo "... src/misc/mvc/mvcList.s"
	@echo "... src/misc/mvc/mvcLits.o"
	@echo "... src/misc/mvc/mvcLits.i"
	@echo "... src/misc/mvc/mvcLits.s"
	@echo "... src/misc/mvc/mvcMan.o"
	@echo "... src/misc/mvc/mvcMan.i"
	@echo "... src/misc/mvc/mvcMan.s"
	@echo "... src/misc/mvc/mvcOpAlg.o"
	@echo "... src/misc/mvc/mvcOpAlg.i"
	@echo "... src/misc/mvc/mvcOpAlg.s"
	@echo "... src/misc/mvc/mvcOpBool.o"
	@echo "... src/misc/mvc/mvcOpBool.i"
	@echo "... src/misc/mvc/mvcOpBool.s"
	@echo "... src/misc/mvc/mvcPrint.o"
	@echo "... src/misc/mvc/mvcPrint.i"
	@echo "... src/misc/mvc/mvcPrint.s"
	@echo "... src/misc/mvc/mvcSort.o"
	@echo "... src/misc/mvc/mvcSort.i"
	@echo "... src/misc/mvc/mvcSort.s"
	@echo "... src/misc/mvc/mvcUtils.o"
	@echo "... src/misc/mvc/mvcUtils.i"
	@echo "... src/misc/mvc/mvcUtils.s"
	@echo "... src/misc/nm/nmApi.o"
	@echo "... src/misc/nm/nmApi.i"
	@echo "... src/misc/nm/nmApi.s"
	@echo "... src/misc/nm/nmTable.o"
	@echo "... src/misc/nm/nmTable.i"
	@echo "... src/misc/nm/nmTable.s"
	@echo "... src/misc/parse/parseEqn.o"
	@echo "... src/misc/parse/parseEqn.i"
	@echo "... src/misc/parse/parseEqn.s"
	@echo "... src/misc/parse/parseStack.o"
	@echo "... src/misc/parse/parseStack.i"
	@echo "... src/misc/parse/parseStack.s"
	@echo "... src/misc/st/st.o"
	@echo "... src/misc/st/st.i"
	@echo "... src/misc/st/st.s"
	@echo "... src/misc/st/stmm.o"
	@echo "... src/misc/st/stmm.i"
	@echo "... src/misc/st/stmm.s"
	@echo "... src/misc/tim/timBox.o"
	@echo "... src/misc/tim/timBox.i"
	@echo "... src/misc/tim/timBox.s"
	@echo "... src/misc/tim/timDump.o"
	@echo "... src/misc/tim/timDump.i"
	@echo "... src/misc/tim/timDump.s"
	@echo "... src/misc/tim/timMan.o"
	@echo "... src/misc/tim/timMan.i"
	@echo "... src/misc/tim/timMan.s"
	@echo "... src/misc/tim/timTime.o"
	@echo "... src/misc/tim/timTime.i"
	@echo "... src/misc/tim/timTime.s"
	@echo "... src/misc/tim/timTrav.o"
	@echo "... src/misc/tim/timTrav.i"
	@echo "... src/misc/tim/timTrav.s"
	@echo "... src/misc/util/utilBridge.o"
	@echo "... src/misc/util/utilBridge.i"
	@echo "... src/misc/util/utilBridge.s"
	@echo "... src/misc/util/utilCex.o"
	@echo "... src/misc/util/utilCex.i"
	@echo "... src/misc/util/utilCex.s"
	@echo "... src/misc/util/utilColor.o"
	@echo "... src/misc/util/utilColor.i"
	@echo "... src/misc/util/utilColor.s"
	@echo "... src/misc/util/utilFile.o"
	@echo "... src/misc/util/utilFile.i"
	@echo "... src/misc/util/utilFile.s"
	@echo "... src/misc/util/utilIsop.o"
	@echo "... src/misc/util/utilIsop.i"
	@echo "... src/misc/util/utilIsop.s"
	@echo "... src/misc/util/utilNam.o"
	@echo "... src/misc/util/utilNam.i"
	@echo "... src/misc/util/utilNam.s"
	@echo "... src/misc/util/utilSignal.o"
	@echo "... src/misc/util/utilSignal.i"
	@echo "... src/misc/util/utilSignal.s"
	@echo "... src/misc/util/utilSort.o"
	@echo "... src/misc/util/utilSort.i"
	@echo "... src/misc/util/utilSort.s"
	@echo "... src/misc/zlib/adler32.o"
	@echo "... src/misc/zlib/adler32.i"
	@echo "... src/misc/zlib/adler32.s"
	@echo "... src/misc/zlib/compress_.o"
	@echo "... src/misc/zlib/compress_.i"
	@echo "... src/misc/zlib/compress_.s"
	@echo "... src/misc/zlib/crc32.o"
	@echo "... src/misc/zlib/crc32.i"
	@echo "... src/misc/zlib/crc32.s"
	@echo "... src/misc/zlib/deflate.o"
	@echo "... src/misc/zlib/deflate.i"
	@echo "... src/misc/zlib/deflate.s"
	@echo "... src/misc/zlib/gzclose.o"
	@echo "... src/misc/zlib/gzclose.i"
	@echo "... src/misc/zlib/gzclose.s"
	@echo "... src/misc/zlib/gzlib.o"
	@echo "... src/misc/zlib/gzlib.i"
	@echo "... src/misc/zlib/gzlib.s"
	@echo "... src/misc/zlib/gzread.o"
	@echo "... src/misc/zlib/gzread.i"
	@echo "... src/misc/zlib/gzread.s"
	@echo "... src/misc/zlib/gzwrite.o"
	@echo "... src/misc/zlib/gzwrite.i"
	@echo "... src/misc/zlib/gzwrite.s"
	@echo "... src/misc/zlib/infback.o"
	@echo "... src/misc/zlib/infback.i"
	@echo "... src/misc/zlib/infback.s"
	@echo "... src/misc/zlib/inffast.o"
	@echo "... src/misc/zlib/inffast.i"
	@echo "... src/misc/zlib/inffast.s"
	@echo "... src/misc/zlib/inflate.o"
	@echo "... src/misc/zlib/inflate.i"
	@echo "... src/misc/zlib/inflate.s"
	@echo "... src/misc/zlib/inftrees.o"
	@echo "... src/misc/zlib/inftrees.i"
	@echo "... src/misc/zlib/inftrees.s"
	@echo "... src/misc/zlib/trees.o"
	@echo "... src/misc/zlib/trees.i"
	@echo "... src/misc/zlib/trees.s"
	@echo "... src/misc/zlib/uncompr.o"
	@echo "... src/misc/zlib/uncompr.i"
	@echo "... src/misc/zlib/uncompr.s"
	@echo "... src/misc/zlib/zutil.o"
	@echo "... src/misc/zlib/zutil.i"
	@echo "... src/misc/zlib/zutil.s"
	@echo "... src/opt/cgt/cgtAig.o"
	@echo "... src/opt/cgt/cgtAig.i"
	@echo "... src/opt/cgt/cgtAig.s"
	@echo "... src/opt/cgt/cgtCore.o"
	@echo "... src/opt/cgt/cgtCore.i"
	@echo "... src/opt/cgt/cgtCore.s"
	@echo "... src/opt/cgt/cgtDecide.o"
	@echo "... src/opt/cgt/cgtDecide.i"
	@echo "... src/opt/cgt/cgtDecide.s"
	@echo "... src/opt/cgt/cgtMan.o"
	@echo "... src/opt/cgt/cgtMan.i"
	@echo "... src/opt/cgt/cgtMan.s"
	@echo "... src/opt/cgt/cgtSat.o"
	@echo "... src/opt/cgt/cgtSat.i"
	@echo "... src/opt/cgt/cgtSat.s"
	@echo "... src/opt/csw/cswCore.o"
	@echo "... src/opt/csw/cswCore.i"
	@echo "... src/opt/csw/cswCore.s"
	@echo "... src/opt/csw/cswCut.o"
	@echo "... src/opt/csw/cswCut.i"
	@echo "... src/opt/csw/cswCut.s"
	@echo "... src/opt/csw/cswMan.o"
	@echo "... src/opt/csw/cswMan.i"
	@echo "... src/opt/csw/cswMan.s"
	@echo "... src/opt/csw/cswTable.o"
	@echo "... src/opt/csw/cswTable.i"
	@echo "... src/opt/csw/cswTable.s"
	@echo "... src/opt/cut/cutApi.o"
	@echo "... src/opt/cut/cutApi.i"
	@echo "... src/opt/cut/cutApi.s"
	@echo "... src/opt/cut/cutCut.o"
	@echo "... src/opt/cut/cutCut.i"
	@echo "... src/opt/cut/cutCut.s"
	@echo "... src/opt/cut/cutMan.o"
	@echo "... src/opt/cut/cutMan.i"
	@echo "... src/opt/cut/cutMan.s"
	@echo "... src/opt/cut/cutMerge.o"
	@echo "... src/opt/cut/cutMerge.i"
	@echo "... src/opt/cut/cutMerge.s"
	@echo "... src/opt/cut/cutNode.o"
	@echo "... src/opt/cut/cutNode.i"
	@echo "... src/opt/cut/cutNode.s"
	@echo "... src/opt/cut/cutOracle.o"
	@echo "... src/opt/cut/cutOracle.i"
	@echo "... src/opt/cut/cutOracle.s"
	@echo "... src/opt/cut/cutPre22.o"
	@echo "... src/opt/cut/cutPre22.i"
	@echo "... src/opt/cut/cutPre22.s"
	@echo "... src/opt/cut/cutSeq.o"
	@echo "... src/opt/cut/cutSeq.i"
	@echo "... src/opt/cut/cutSeq.s"
	@echo "... src/opt/cut/cutTruth.o"
	@echo "... src/opt/cut/cutTruth.i"
	@echo "... src/opt/cut/cutTruth.s"
	@echo "... src/opt/dar/darBalance.o"
	@echo "... src/opt/dar/darBalance.i"
	@echo "... src/opt/dar/darBalance.s"
	@echo "... src/opt/dar/darCore.o"
	@echo "... src/opt/dar/darCore.i"
	@echo "... src/opt/dar/darCore.s"
	@echo "... src/opt/dar/darCut.o"
	@echo "... src/opt/dar/darCut.i"
	@echo "... src/opt/dar/darCut.s"
	@echo "... src/opt/dar/darData.o"
	@echo "... src/opt/dar/darData.i"
	@echo "... src/opt/dar/darData.s"
	@echo "... src/opt/dar/darLib.o"
	@echo "... src/opt/dar/darLib.i"
	@echo "... src/opt/dar/darLib.s"
	@echo "... src/opt/dar/darMan.o"
	@echo "... src/opt/dar/darMan.i"
	@echo "... src/opt/dar/darMan.s"
	@echo "... src/opt/dar/darPrec.o"
	@echo "... src/opt/dar/darPrec.i"
	@echo "... src/opt/dar/darPrec.s"
	@echo "... src/opt/dar/darRefact.o"
	@echo "... src/opt/dar/darRefact.i"
	@echo "... src/opt/dar/darRefact.s"
	@echo "... src/opt/dar/darScript.o"
	@echo "... src/opt/dar/darScript.i"
	@echo "... src/opt/dar/darScript.s"
	@echo "... src/opt/dau/dauCanon.o"
	@echo "... src/opt/dau/dauCanon.i"
	@echo "... src/opt/dau/dauCanon.s"
	@echo "... src/opt/dau/dauCore.o"
	@echo "... src/opt/dau/dauCore.i"
	@echo "... src/opt/dau/dauCore.s"
	@echo "... src/opt/dau/dauDivs.o"
	@echo "... src/opt/dau/dauDivs.i"
	@echo "... src/opt/dau/dauDivs.s"
	@echo "... src/opt/dau/dauDsd.o"
	@echo "... src/opt/dau/dauDsd.i"
	@echo "... src/opt/dau/dauDsd.s"
	@echo "... src/opt/dau/dauEnum.o"
	@echo "... src/opt/dau/dauEnum.i"
	@echo "... src/opt/dau/dauEnum.s"
	@echo "... src/opt/dau/dauGia.o"
	@echo "... src/opt/dau/dauGia.i"
	@echo "... src/opt/dau/dauGia.s"
	@echo "... src/opt/dau/dauMerge.o"
	@echo "... src/opt/dau/dauMerge.i"
	@echo "... src/opt/dau/dauMerge.s"
	@echo "... src/opt/dau/dauNonDsd.o"
	@echo "... src/opt/dau/dauNonDsd.i"
	@echo "... src/opt/dau/dauNonDsd.s"
	@echo "... src/opt/dau/dauTree.o"
	@echo "... src/opt/dau/dauTree.i"
	@echo "... src/opt/dau/dauTree.s"
	@echo "... src/opt/dsc/dsc.o"
	@echo "... src/opt/dsc/dsc.i"
	@echo "... src/opt/dsc/dsc.s"
	@echo "... src/opt/fret/fretFlow.o"
	@echo "... src/opt/fret/fretFlow.i"
	@echo "... src/opt/fret/fretFlow.s"
	@echo "... src/opt/fret/fretInit.o"
	@echo "... src/opt/fret/fretInit.i"
	@echo "... src/opt/fret/fretInit.s"
	@echo "... src/opt/fret/fretMain.o"
	@echo "... src/opt/fret/fretMain.i"
	@echo "... src/opt/fret/fretMain.s"
	@echo "... src/opt/fret/fretTime.o"
	@echo "... src/opt/fret/fretTime.i"
	@echo "... src/opt/fret/fretTime.s"
	@echo "... src/opt/fxch/Fxch.o"
	@echo "... src/opt/fxch/Fxch.i"
	@echo "... src/opt/fxch/Fxch.s"
	@echo "... src/opt/fxch/FxchDiv.o"
	@echo "... src/opt/fxch/FxchDiv.i"
	@echo "... src/opt/fxch/FxchDiv.s"
	@echo "... src/opt/fxch/FxchMan.o"
	@echo "... src/opt/fxch/FxchMan.i"
	@echo "... src/opt/fxch/FxchMan.s"
	@echo "... src/opt/fxch/FxchSCHashTable.o"
	@echo "... src/opt/fxch/FxchSCHashTable.i"
	@echo "... src/opt/fxch/FxchSCHashTable.s"
	@echo "... src/opt/fxu/fxu.o"
	@echo "... src/opt/fxu/fxu.i"
	@echo "... src/opt/fxu/fxu.s"
	@echo "... src/opt/fxu/fxuCreate.o"
	@echo "... src/opt/fxu/fxuCreate.i"
	@echo "... src/opt/fxu/fxuCreate.s"
	@echo "... src/opt/fxu/fxuHeapD.o"
	@echo "... src/opt/fxu/fxuHeapD.i"
	@echo "... src/opt/fxu/fxuHeapD.s"
	@echo "... src/opt/fxu/fxuHeapS.o"
	@echo "... src/opt/fxu/fxuHeapS.i"
	@echo "... src/opt/fxu/fxuHeapS.s"
	@echo "... src/opt/fxu/fxuList.o"
	@echo "... src/opt/fxu/fxuList.i"
	@echo "... src/opt/fxu/fxuList.s"
	@echo "... src/opt/fxu/fxuMatrix.o"
	@echo "... src/opt/fxu/fxuMatrix.i"
	@echo "... src/opt/fxu/fxuMatrix.s"
	@echo "... src/opt/fxu/fxuPair.o"
	@echo "... src/opt/fxu/fxuPair.i"
	@echo "... src/opt/fxu/fxuPair.s"
	@echo "... src/opt/fxu/fxuPrint.o"
	@echo "... src/opt/fxu/fxuPrint.i"
	@echo "... src/opt/fxu/fxuPrint.s"
	@echo "... src/opt/fxu/fxuReduce.o"
	@echo "... src/opt/fxu/fxuReduce.i"
	@echo "... src/opt/fxu/fxuReduce.s"
	@echo "... src/opt/fxu/fxuSelect.o"
	@echo "... src/opt/fxu/fxuSelect.i"
	@echo "... src/opt/fxu/fxuSelect.s"
	@echo "... src/opt/fxu/fxuSingle.o"
	@echo "... src/opt/fxu/fxuSingle.i"
	@echo "... src/opt/fxu/fxuSingle.s"
	@echo "... src/opt/fxu/fxuUpdate.o"
	@echo "... src/opt/fxu/fxuUpdate.i"
	@echo "... src/opt/fxu/fxuUpdate.s"
	@echo "... src/opt/lpk/lpkAbcDec.o"
	@echo "... src/opt/lpk/lpkAbcDec.i"
	@echo "... src/opt/lpk/lpkAbcDec.s"
	@echo "... src/opt/lpk/lpkAbcDsd.o"
	@echo "... src/opt/lpk/lpkAbcDsd.i"
	@echo "... src/opt/lpk/lpkAbcDsd.s"
	@echo "... src/opt/lpk/lpkAbcMux.o"
	@echo "... src/opt/lpk/lpkAbcMux.i"
	@echo "... src/opt/lpk/lpkAbcMux.s"
	@echo "... src/opt/lpk/lpkAbcUtil.o"
	@echo "... src/opt/lpk/lpkAbcUtil.i"
	@echo "... src/opt/lpk/lpkAbcUtil.s"
	@echo "... src/opt/lpk/lpkCore.o"
	@echo "... src/opt/lpk/lpkCore.i"
	@echo "... src/opt/lpk/lpkCore.s"
	@echo "... src/opt/lpk/lpkCut.o"
	@echo "... src/opt/lpk/lpkCut.i"
	@echo "... src/opt/lpk/lpkCut.s"
	@echo "... src/opt/lpk/lpkMan.o"
	@echo "... src/opt/lpk/lpkMan.i"
	@echo "... src/opt/lpk/lpkMan.s"
	@echo "... src/opt/lpk/lpkMap.o"
	@echo "... src/opt/lpk/lpkMap.i"
	@echo "... src/opt/lpk/lpkMap.s"
	@echo "... src/opt/lpk/lpkMulti.o"
	@echo "... src/opt/lpk/lpkMulti.i"
	@echo "... src/opt/lpk/lpkMulti.s"
	@echo "... src/opt/lpk/lpkMux.o"
	@echo "... src/opt/lpk/lpkMux.i"
	@echo "... src/opt/lpk/lpkMux.s"
	@echo "... src/opt/lpk/lpkSets.o"
	@echo "... src/opt/lpk/lpkSets.i"
	@echo "... src/opt/lpk/lpkSets.s"
	@echo "... src/opt/mfs/mfsCore.o"
	@echo "... src/opt/mfs/mfsCore.i"
	@echo "... src/opt/mfs/mfsCore.s"
	@echo "... src/opt/mfs/mfsDiv.o"
	@echo "... src/opt/mfs/mfsDiv.i"
	@echo "... src/opt/mfs/mfsDiv.s"
	@echo "... src/opt/mfs/mfsInter.o"
	@echo "... src/opt/mfs/mfsInter.i"
	@echo "... src/opt/mfs/mfsInter.s"
	@echo "... src/opt/mfs/mfsMan.o"
	@echo "... src/opt/mfs/mfsMan.i"
	@echo "... src/opt/mfs/mfsMan.s"
	@echo "... src/opt/mfs/mfsResub.o"
	@echo "... src/opt/mfs/mfsResub.i"
	@echo "... src/opt/mfs/mfsResub.s"
	@echo "... src/opt/mfs/mfsSat.o"
	@echo "... src/opt/mfs/mfsSat.i"
	@echo "... src/opt/mfs/mfsSat.s"
	@echo "... src/opt/mfs/mfsStrash.o"
	@echo "... src/opt/mfs/mfsStrash.i"
	@echo "... src/opt/mfs/mfsStrash.s"
	@echo "... src/opt/mfs/mfsWin.o"
	@echo "... src/opt/mfs/mfsWin.i"
	@echo "... src/opt/mfs/mfsWin.s"
	@echo "... src/opt/nwk/nwkAig.o"
	@echo "... src/opt/nwk/nwkAig.i"
	@echo "... src/opt/nwk/nwkAig.s"
	@echo "... src/opt/nwk/nwkBidec.o"
	@echo "... src/opt/nwk/nwkBidec.i"
	@echo "... src/opt/nwk/nwkBidec.s"
	@echo "... src/opt/nwk/nwkCheck.o"
	@echo "... src/opt/nwk/nwkCheck.i"
	@echo "... src/opt/nwk/nwkCheck.s"
	@echo "... src/opt/nwk/nwkDfs.o"
	@echo "... src/opt/nwk/nwkDfs.i"
	@echo "... src/opt/nwk/nwkDfs.s"
	@echo "... src/opt/nwk/nwkFanio.o"
	@echo "... src/opt/nwk/nwkFanio.i"
	@echo "... src/opt/nwk/nwkFanio.s"
	@echo "... src/opt/nwk/nwkFlow.o"
	@echo "... src/opt/nwk/nwkFlow.i"
	@echo "... src/opt/nwk/nwkFlow.s"
	@echo "... src/opt/nwk/nwkMan.o"
	@echo "... src/opt/nwk/nwkMan.i"
	@echo "... src/opt/nwk/nwkMan.s"
	@echo "... src/opt/nwk/nwkMap.o"
	@echo "... src/opt/nwk/nwkMap.i"
	@echo "... src/opt/nwk/nwkMap.s"
	@echo "... src/opt/nwk/nwkMerge.o"
	@echo "... src/opt/nwk/nwkMerge.i"
	@echo "... src/opt/nwk/nwkMerge.s"
	@echo "... src/opt/nwk/nwkObj.o"
	@echo "... src/opt/nwk/nwkObj.i"
	@echo "... src/opt/nwk/nwkObj.s"
	@echo "... src/opt/nwk/nwkSpeedup.o"
	@echo "... src/opt/nwk/nwkSpeedup.i"
	@echo "... src/opt/nwk/nwkSpeedup.s"
	@echo "... src/opt/nwk/nwkStrash.o"
	@echo "... src/opt/nwk/nwkStrash.i"
	@echo "... src/opt/nwk/nwkStrash.s"
	@echo "... src/opt/nwk/nwkTiming.o"
	@echo "... src/opt/nwk/nwkTiming.i"
	@echo "... src/opt/nwk/nwkTiming.s"
	@echo "... src/opt/nwk/nwkUtil.o"
	@echo "... src/opt/nwk/nwkUtil.i"
	@echo "... src/opt/nwk/nwkUtil.s"
	@echo "... src/opt/res/resCore.o"
	@echo "... src/opt/res/resCore.i"
	@echo "... src/opt/res/resCore.s"
	@echo "... src/opt/res/resDivs.o"
	@echo "... src/opt/res/resDivs.i"
	@echo "... src/opt/res/resDivs.s"
	@echo "... src/opt/res/resFilter.o"
	@echo "... src/opt/res/resFilter.i"
	@echo "... src/opt/res/resFilter.s"
	@echo "... src/opt/res/resSat.o"
	@echo "... src/opt/res/resSat.i"
	@echo "... src/opt/res/resSat.s"
	@echo "... src/opt/res/resSim.o"
	@echo "... src/opt/res/resSim.i"
	@echo "... src/opt/res/resSim.s"
	@echo "... src/opt/res/resStrash.o"
	@echo "... src/opt/res/resStrash.i"
	@echo "... src/opt/res/resStrash.s"
	@echo "... src/opt/res/resWin.o"
	@echo "... src/opt/res/resWin.i"
	@echo "... src/opt/res/resWin.s"
	@echo "... src/opt/ret/retArea.o"
	@echo "... src/opt/ret/retArea.i"
	@echo "... src/opt/ret/retArea.s"
	@echo "... src/opt/ret/retCore.o"
	@echo "... src/opt/ret/retCore.i"
	@echo "... src/opt/ret/retCore.s"
	@echo "... src/opt/ret/retDelay.o"
	@echo "... src/opt/ret/retDelay.i"
	@echo "... src/opt/ret/retDelay.s"
	@echo "... src/opt/ret/retFlow.o"
	@echo "... src/opt/ret/retFlow.i"
	@echo "... src/opt/ret/retFlow.s"
	@echo "... src/opt/ret/retIncrem.o"
	@echo "... src/opt/ret/retIncrem.i"
	@echo "... src/opt/ret/retIncrem.s"
	@echo "... src/opt/ret/retInit.o"
	@echo "... src/opt/ret/retInit.i"
	@echo "... src/opt/ret/retInit.s"
	@echo "... src/opt/ret/retLvalue.o"
	@echo "... src/opt/ret/retLvalue.i"
	@echo "... src/opt/ret/retLvalue.s"
	@echo "... src/opt/rwr/rwrDec.o"
	@echo "... src/opt/rwr/rwrDec.i"
	@echo "... src/opt/rwr/rwrDec.s"
	@echo "... src/opt/rwr/rwrEva.o"
	@echo "... src/opt/rwr/rwrEva.i"
	@echo "... src/opt/rwr/rwrEva.s"
	@echo "... src/opt/rwr/rwrExp.o"
	@echo "... src/opt/rwr/rwrExp.i"
	@echo "... src/opt/rwr/rwrExp.s"
	@echo "... src/opt/rwr/rwrLib.o"
	@echo "... src/opt/rwr/rwrLib.i"
	@echo "... src/opt/rwr/rwrLib.s"
	@echo "... src/opt/rwr/rwrMan.o"
	@echo "... src/opt/rwr/rwrMan.i"
	@echo "... src/opt/rwr/rwrMan.s"
	@echo "... src/opt/rwr/rwrPrint.o"
	@echo "... src/opt/rwr/rwrPrint.i"
	@echo "... src/opt/rwr/rwrPrint.s"
	@echo "... src/opt/rwr/rwrUtil.o"
	@echo "... src/opt/rwr/rwrUtil.i"
	@echo "... src/opt/rwr/rwrUtil.s"
	@echo "... src/opt/rwt/rwtDec.o"
	@echo "... src/opt/rwt/rwtDec.i"
	@echo "... src/opt/rwt/rwtDec.s"
	@echo "... src/opt/rwt/rwtMan.o"
	@echo "... src/opt/rwt/rwtMan.i"
	@echo "... src/opt/rwt/rwtMan.s"
	@echo "... src/opt/rwt/rwtUtil.o"
	@echo "... src/opt/rwt/rwtUtil.i"
	@echo "... src/opt/rwt/rwtUtil.s"
	@echo "... src/opt/sbd/sbd.o"
	@echo "... src/opt/sbd/sbd.i"
	@echo "... src/opt/sbd/sbd.s"
	@echo "... src/opt/sbd/sbdCnf.o"
	@echo "... src/opt/sbd/sbdCnf.i"
	@echo "... src/opt/sbd/sbdCnf.s"
	@echo "... src/opt/sbd/sbdCore.o"
	@echo "... src/opt/sbd/sbdCore.i"
	@echo "... src/opt/sbd/sbdCore.s"
	@echo "... src/opt/sbd/sbdCut.o"
	@echo "... src/opt/sbd/sbdCut.i"
	@echo "... src/opt/sbd/sbdCut.s"
	@echo "... src/opt/sbd/sbdCut2.o"
	@echo "... src/opt/sbd/sbdCut2.i"
	@echo "... src/opt/sbd/sbdCut2.s"
	@echo "... src/opt/sbd/sbdLut.o"
	@echo "... src/opt/sbd/sbdLut.i"
	@echo "... src/opt/sbd/sbdLut.s"
	@echo "... src/opt/sbd/sbdPath.o"
	@echo "... src/opt/sbd/sbdPath.i"
	@echo "... src/opt/sbd/sbdPath.s"
	@echo "... src/opt/sbd/sbdSat.o"
	@echo "... src/opt/sbd/sbdSat.i"
	@echo "... src/opt/sbd/sbdSat.s"
	@echo "... src/opt/sbd/sbdWin.o"
	@echo "... src/opt/sbd/sbdWin.i"
	@echo "... src/opt/sbd/sbdWin.s"
	@echo "... src/opt/sfm/sfmArea.o"
	@echo "... src/opt/sfm/sfmArea.i"
	@echo "... src/opt/sfm/sfmArea.s"
	@echo "... src/opt/sfm/sfmCnf.o"
	@echo "... src/opt/sfm/sfmCnf.i"
	@echo "... src/opt/sfm/sfmCnf.s"
	@echo "... src/opt/sfm/sfmCore.o"
	@echo "... src/opt/sfm/sfmCore.i"
	@echo "... src/opt/sfm/sfmCore.s"
	@echo "... src/opt/sfm/sfmDec.o"
	@echo "... src/opt/sfm/sfmDec.i"
	@echo "... src/opt/sfm/sfmDec.s"
	@echo "... src/opt/sfm/sfmLib.o"
	@echo "... src/opt/sfm/sfmLib.i"
	@echo "... src/opt/sfm/sfmLib.s"
	@echo "... src/opt/sfm/sfmMit.o"
	@echo "... src/opt/sfm/sfmMit.i"
	@echo "... src/opt/sfm/sfmMit.s"
	@echo "... src/opt/sfm/sfmNtk.o"
	@echo "... src/opt/sfm/sfmNtk.i"
	@echo "... src/opt/sfm/sfmNtk.s"
	@echo "... src/opt/sfm/sfmSat.o"
	@echo "... src/opt/sfm/sfmSat.i"
	@echo "... src/opt/sfm/sfmSat.s"
	@echo "... src/opt/sfm/sfmTim.o"
	@echo "... src/opt/sfm/sfmTim.i"
	@echo "... src/opt/sfm/sfmTim.s"
	@echo "... src/opt/sfm/sfmWin.o"
	@echo "... src/opt/sfm/sfmWin.i"
	@echo "... src/opt/sfm/sfmWin.s"
	@echo "... src/opt/sim/simMan.o"
	@echo "... src/opt/sim/simMan.i"
	@echo "... src/opt/sim/simMan.s"
	@echo "... src/opt/sim/simSeq.o"
	@echo "... src/opt/sim/simSeq.i"
	@echo "... src/opt/sim/simSeq.s"
	@echo "... src/opt/sim/simSupp.o"
	@echo "... src/opt/sim/simSupp.i"
	@echo "... src/opt/sim/simSupp.s"
	@echo "... src/opt/sim/simSwitch.o"
	@echo "... src/opt/sim/simSwitch.i"
	@echo "... src/opt/sim/simSwitch.s"
	@echo "... src/opt/sim/simSym.o"
	@echo "... src/opt/sim/simSym.i"
	@echo "... src/opt/sim/simSym.s"
	@echo "... src/opt/sim/simSymSat.o"
	@echo "... src/opt/sim/simSymSat.i"
	@echo "... src/opt/sim/simSymSat.s"
	@echo "... src/opt/sim/simSymSim.o"
	@echo "... src/opt/sim/simSymSim.i"
	@echo "... src/opt/sim/simSymSim.s"
	@echo "... src/opt/sim/simSymStr.o"
	@echo "... src/opt/sim/simSymStr.i"
	@echo "... src/opt/sim/simSymStr.s"
	@echo "... src/opt/sim/simUtils.o"
	@echo "... src/opt/sim/simUtils.i"
	@echo "... src/opt/sim/simUtils.s"
	@echo "... src/proof/abs/absDup.o"
	@echo "... src/proof/abs/absDup.i"
	@echo "... src/proof/abs/absDup.s"
	@echo "... src/proof/abs/absGla.o"
	@echo "... src/proof/abs/absGla.i"
	@echo "... src/proof/abs/absGla.s"
	@echo "... src/proof/abs/absGlaOld.o"
	@echo "... src/proof/abs/absGlaOld.i"
	@echo "... src/proof/abs/absGlaOld.s"
	@echo "... src/proof/abs/absIter.o"
	@echo "... src/proof/abs/absIter.i"
	@echo "... src/proof/abs/absIter.s"
	@echo "... src/proof/abs/absOldCex.o"
	@echo "... src/proof/abs/absOldCex.i"
	@echo "... src/proof/abs/absOldCex.s"
	@echo "... src/proof/abs/absOldRef.o"
	@echo "... src/proof/abs/absOldRef.i"
	@echo "... src/proof/abs/absOldRef.s"
	@echo "... src/proof/abs/absOldSat.o"
	@echo "... src/proof/abs/absOldSat.i"
	@echo "... src/proof/abs/absOldSat.s"
	@echo "... src/proof/abs/absOldSim.o"
	@echo "... src/proof/abs/absOldSim.i"
	@echo "... src/proof/abs/absOldSim.s"
	@echo "... src/proof/abs/absOut.o"
	@echo "... src/proof/abs/absOut.i"
	@echo "... src/proof/abs/absOut.s"
	@echo "... src/proof/abs/absPth.o"
	@echo "... src/proof/abs/absPth.i"
	@echo "... src/proof/abs/absPth.s"
	@echo "... src/proof/abs/absRef.o"
	@echo "... src/proof/abs/absRef.i"
	@echo "... src/proof/abs/absRef.s"
	@echo "... src/proof/abs/absRefSelect.o"
	@echo "... src/proof/abs/absRefSelect.i"
	@echo "... src/proof/abs/absRefSelect.s"
	@echo "... src/proof/abs/absRpm.o"
	@echo "... src/proof/abs/absRpm.i"
	@echo "... src/proof/abs/absRpm.s"
	@echo "... src/proof/abs/absRpmOld.o"
	@echo "... src/proof/abs/absRpmOld.i"
	@echo "... src/proof/abs/absRpmOld.s"
	@echo "... src/proof/abs/absUtil.o"
	@echo "... src/proof/abs/absUtil.i"
	@echo "... src/proof/abs/absUtil.s"
	@echo "... src/proof/abs/absVta.o"
	@echo "... src/proof/abs/absVta.i"
	@echo "... src/proof/abs/absVta.s"
	@echo "... src/proof/acec/acec2Mult.o"
	@echo "... src/proof/acec/acec2Mult.i"
	@echo "... src/proof/acec/acec2Mult.s"
	@echo "... src/proof/acec/acecBo.o"
	@echo "... src/proof/acec/acecBo.i"
	@echo "... src/proof/acec/acecBo.s"
	@echo "... src/proof/acec/acecCl.o"
	@echo "... src/proof/acec/acecCl.i"
	@echo "... src/proof/acec/acecCl.s"
	@echo "... src/proof/acec/acecCo.o"
	@echo "... src/proof/acec/acecCo.i"
	@echo "... src/proof/acec/acecCo.s"
	@echo "... src/proof/acec/acecCore.o"
	@echo "... src/proof/acec/acecCore.i"
	@echo "... src/proof/acec/acecCore.s"
	@echo "... src/proof/acec/acecCover.o"
	@echo "... src/proof/acec/acecCover.i"
	@echo "... src/proof/acec/acecCover.s"
	@echo "... src/proof/acec/acecFadds.o"
	@echo "... src/proof/acec/acecFadds.i"
	@echo "... src/proof/acec/acecFadds.s"
	@echo "... src/proof/acec/acecMult.o"
	@echo "... src/proof/acec/acecMult.i"
	@echo "... src/proof/acec/acecMult.s"
	@echo "... src/proof/acec/acecNorm.o"
	@echo "... src/proof/acec/acecNorm.i"
	@echo "... src/proof/acec/acecNorm.s"
	@echo "... src/proof/acec/acecOrder.o"
	@echo "... src/proof/acec/acecOrder.i"
	@echo "... src/proof/acec/acecOrder.s"
	@echo "... src/proof/acec/acecPa.o"
	@echo "... src/proof/acec/acecPa.i"
	@echo "... src/proof/acec/acecPa.s"
	@echo "... src/proof/acec/acecPo.o"
	@echo "... src/proof/acec/acecPo.i"
	@echo "... src/proof/acec/acecPo.s"
	@echo "... src/proof/acec/acecPolyn.o"
	@echo "... src/proof/acec/acecPolyn.i"
	@echo "... src/proof/acec/acecPolyn.s"
	@echo "... src/proof/acec/acecPool.o"
	@echo "... src/proof/acec/acecPool.i"
	@echo "... src/proof/acec/acecPool.s"
	@echo "... src/proof/acec/acecRe.o"
	@echo "... src/proof/acec/acecRe.i"
	@echo "... src/proof/acec/acecRe.s"
	@echo "... src/proof/acec/acecSt.o"
	@echo "... src/proof/acec/acecSt.i"
	@echo "... src/proof/acec/acecSt.s"
	@echo "... src/proof/acec/acecTree.o"
	@echo "... src/proof/acec/acecTree.i"
	@echo "... src/proof/acec/acecTree.s"
	@echo "... src/proof/acec/acecUtil.o"
	@echo "... src/proof/acec/acecUtil.i"
	@echo "... src/proof/acec/acecUtil.s"
	@echo "... src/proof/acec/acecXor.o"
	@echo "... src/proof/acec/acecXor.i"
	@echo "... src/proof/acec/acecXor.s"
	@echo "... src/proof/cec/cecCec.o"
	@echo "... src/proof/cec/cecCec.i"
	@echo "... src/proof/cec/cecCec.s"
	@echo "... src/proof/cec/cecChoice.o"
	@echo "... src/proof/cec/cecChoice.i"
	@echo "... src/proof/cec/cecChoice.s"
	@echo "... src/proof/cec/cecClass.o"
	@echo "... src/proof/cec/cecClass.i"
	@echo "... src/proof/cec/cecClass.s"
	@echo "... src/proof/cec/cecCore.o"
	@echo "... src/proof/cec/cecCore.i"
	@echo "... src/proof/cec/cecCore.s"
	@echo "... src/proof/cec/cecCorr.o"
	@echo "... src/proof/cec/cecCorr.i"
	@echo "... src/proof/cec/cecCorr.s"
	@echo "... src/proof/cec/cecIso.o"
	@echo "... src/proof/cec/cecIso.i"
	@echo "... src/proof/cec/cecIso.s"
	@echo "... src/proof/cec/cecMan.o"
	@echo "... src/proof/cec/cecMan.i"
	@echo "... src/proof/cec/cecMan.s"
	@echo "... src/proof/cec/cecPat.o"
	@echo "... src/proof/cec/cecPat.i"
	@echo "... src/proof/cec/cecPat.s"
	@echo "... src/proof/cec/cecSat.o"
	@echo "... src/proof/cec/cecSat.i"
	@echo "... src/proof/cec/cecSat.s"
	@echo "... src/proof/cec/cecSatG.o"
	@echo "... src/proof/cec/cecSatG.i"
	@echo "... src/proof/cec/cecSatG.s"
	@echo "... src/proof/cec/cecSeq.o"
	@echo "... src/proof/cec/cecSeq.i"
	@echo "... src/proof/cec/cecSeq.s"
	@echo "... src/proof/cec/cecSolve.o"
	@echo "... src/proof/cec/cecSolve.i"
	@echo "... src/proof/cec/cecSolve.s"
	@echo "... src/proof/cec/cecSplit.o"
	@echo "... src/proof/cec/cecSplit.i"
	@echo "... src/proof/cec/cecSplit.s"
	@echo "... src/proof/cec/cecSweep.o"
	@echo "... src/proof/cec/cecSweep.i"
	@echo "... src/proof/cec/cecSweep.s"
	@echo "... src/proof/cec/cecSynth.o"
	@echo "... src/proof/cec/cecSynth.i"
	@echo "... src/proof/cec/cecSynth.s"
	@echo "... src/proof/dch/dchAig.o"
	@echo "... src/proof/dch/dchAig.i"
	@echo "... src/proof/dch/dchAig.s"
	@echo "... src/proof/dch/dchChoice.o"
	@echo "... src/proof/dch/dchChoice.i"
	@echo "... src/proof/dch/dchChoice.s"
	@echo "... src/proof/dch/dchClass.o"
	@echo "... src/proof/dch/dchClass.i"
	@echo "... src/proof/dch/dchClass.s"
	@echo "... src/proof/dch/dchCnf.o"
	@echo "... src/proof/dch/dchCnf.i"
	@echo "... src/proof/dch/dchCnf.s"
	@echo "... src/proof/dch/dchCore.o"
	@echo "... src/proof/dch/dchCore.i"
	@echo "... src/proof/dch/dchCore.s"
	@echo "... src/proof/dch/dchMan.o"
	@echo "... src/proof/dch/dchMan.i"
	@echo "... src/proof/dch/dchMan.s"
	@echo "... src/proof/dch/dchSat.o"
	@echo "... src/proof/dch/dchSat.i"
	@echo "... src/proof/dch/dchSat.s"
	@echo "... src/proof/dch/dchSim.o"
	@echo "... src/proof/dch/dchSim.i"
	@echo "... src/proof/dch/dchSim.s"
	@echo "... src/proof/dch/dchSimSat.o"
	@echo "... src/proof/dch/dchSimSat.i"
	@echo "... src/proof/dch/dchSimSat.s"
	@echo "... src/proof/dch/dchSweep.o"
	@echo "... src/proof/dch/dchSweep.i"
	@echo "... src/proof/dch/dchSweep.s"
	@echo "... src/proof/fra/fraBmc.o"
	@echo "... src/proof/fra/fraBmc.i"
	@echo "... src/proof/fra/fraBmc.s"
	@echo "... src/proof/fra/fraCec.o"
	@echo "... src/proof/fra/fraCec.i"
	@echo "... src/proof/fra/fraCec.s"
	@echo "... src/proof/fra/fraClass.o"
	@echo "... src/proof/fra/fraClass.i"
	@echo "... src/proof/fra/fraClass.s"
	@echo "... src/proof/fra/fraClau.o"
	@echo "... src/proof/fra/fraClau.i"
	@echo "... src/proof/fra/fraClau.s"
	@echo "... src/proof/fra/fraClaus.o"
	@echo "... src/proof/fra/fraClaus.i"
	@echo "... src/proof/fra/fraClaus.s"
	@echo "... src/proof/fra/fraCnf.o"
	@echo "... src/proof/fra/fraCnf.i"
	@echo "... src/proof/fra/fraCnf.s"
	@echo "... src/proof/fra/fraCore.o"
	@echo "... src/proof/fra/fraCore.i"
	@echo "... src/proof/fra/fraCore.s"
	@echo "... src/proof/fra/fraHot.o"
	@echo "... src/proof/fra/fraHot.i"
	@echo "... src/proof/fra/fraHot.s"
	@echo "... src/proof/fra/fraImp.o"
	@echo "... src/proof/fra/fraImp.i"
	@echo "... src/proof/fra/fraImp.s"
	@echo "... src/proof/fra/fraInd.o"
	@echo "... src/proof/fra/fraInd.i"
	@echo "... src/proof/fra/fraInd.s"
	@echo "... src/proof/fra/fraIndVer.o"
	@echo "... src/proof/fra/fraIndVer.i"
	@echo "... src/proof/fra/fraIndVer.s"
	@echo "... src/proof/fra/fraLcr.o"
	@echo "... src/proof/fra/fraLcr.i"
	@echo "... src/proof/fra/fraLcr.s"
	@echo "... src/proof/fra/fraMan.o"
	@echo "... src/proof/fra/fraMan.i"
	@echo "... src/proof/fra/fraMan.s"
	@echo "... src/proof/fra/fraPart.o"
	@echo "... src/proof/fra/fraPart.i"
	@echo "... src/proof/fra/fraPart.s"
	@echo "... src/proof/fra/fraSat.o"
	@echo "... src/proof/fra/fraSat.i"
	@echo "... src/proof/fra/fraSat.s"
	@echo "... src/proof/fra/fraSec.o"
	@echo "... src/proof/fra/fraSec.i"
	@echo "... src/proof/fra/fraSec.s"
	@echo "... src/proof/fra/fraSim.o"
	@echo "... src/proof/fra/fraSim.i"
	@echo "... src/proof/fra/fraSim.s"
	@echo "... src/proof/fraig/fraigApi.o"
	@echo "... src/proof/fraig/fraigApi.i"
	@echo "... src/proof/fraig/fraigApi.s"
	@echo "... src/proof/fraig/fraigCanon.o"
	@echo "... src/proof/fraig/fraigCanon.i"
	@echo "... src/proof/fraig/fraigCanon.s"
	@echo "... src/proof/fraig/fraigFanout.o"
	@echo "... src/proof/fraig/fraigFanout.i"
	@echo "... src/proof/fraig/fraigFanout.s"
	@echo "... src/proof/fraig/fraigFeed.o"
	@echo "... src/proof/fraig/fraigFeed.i"
	@echo "... src/proof/fraig/fraigFeed.s"
	@echo "... src/proof/fraig/fraigMan.o"
	@echo "... src/proof/fraig/fraigMan.i"
	@echo "... src/proof/fraig/fraigMan.s"
	@echo "... src/proof/fraig/fraigMem.o"
	@echo "... src/proof/fraig/fraigMem.i"
	@echo "... src/proof/fraig/fraigMem.s"
	@echo "... src/proof/fraig/fraigNode.o"
	@echo "... src/proof/fraig/fraigNode.i"
	@echo "... src/proof/fraig/fraigNode.s"
	@echo "... src/proof/fraig/fraigPrime.o"
	@echo "... src/proof/fraig/fraigPrime.i"
	@echo "... src/proof/fraig/fraigPrime.s"
	@echo "... src/proof/fraig/fraigSat.o"
	@echo "... src/proof/fraig/fraigSat.i"
	@echo "... src/proof/fraig/fraigSat.s"
	@echo "... src/proof/fraig/fraigTable.o"
	@echo "... src/proof/fraig/fraigTable.i"
	@echo "... src/proof/fraig/fraigTable.s"
	@echo "... src/proof/fraig/fraigUtil.o"
	@echo "... src/proof/fraig/fraigUtil.i"
	@echo "... src/proof/fraig/fraigUtil.s"
	@echo "... src/proof/fraig/fraigVec.o"
	@echo "... src/proof/fraig/fraigVec.i"
	@echo "... src/proof/fraig/fraigVec.s"
	@echo "... src/proof/int/intCheck.o"
	@echo "... src/proof/int/intCheck.i"
	@echo "... src/proof/int/intCheck.s"
	@echo "... src/proof/int/intContain.o"
	@echo "... src/proof/int/intContain.i"
	@echo "... src/proof/int/intContain.s"
	@echo "... src/proof/int/intCore.o"
	@echo "... src/proof/int/intCore.i"
	@echo "... src/proof/int/intCore.s"
	@echo "... src/proof/int/intCtrex.o"
	@echo "... src/proof/int/intCtrex.i"
	@echo "... src/proof/int/intCtrex.s"
	@echo "... src/proof/int/intDup.o"
	@echo "... src/proof/int/intDup.i"
	@echo "... src/proof/int/intDup.s"
	@echo "... src/proof/int/intFrames.o"
	@echo "... src/proof/int/intFrames.i"
	@echo "... src/proof/int/intFrames.s"
	@echo "... src/proof/int/intInter.o"
	@echo "... src/proof/int/intInter.i"
	@echo "... src/proof/int/intInter.s"
	@echo "... src/proof/int/intM114.o"
	@echo "... src/proof/int/intM114.i"
	@echo "... src/proof/int/intM114.s"
	@echo "... src/proof/int/intMan.o"
	@echo "... src/proof/int/intMan.i"
	@echo "... src/proof/int/intMan.s"
	@echo "... src/proof/int/intUtil.o"
	@echo "... src/proof/int/intUtil.i"
	@echo "... src/proof/int/intUtil.s"
	@echo "... src/proof/live/arenaViolation.o"
	@echo "... src/proof/live/arenaViolation.i"
	@echo "... src/proof/live/arenaViolation.s"
	@echo "... src/proof/live/combination.o"
	@echo "... src/proof/live/combination.i"
	@echo "... src/proof/live/combination.s"
	@echo "... src/proof/live/disjunctiveMonotone.o"
	@echo "... src/proof/live/disjunctiveMonotone.i"
	@echo "... src/proof/live/disjunctiveMonotone.s"
	@echo "... src/proof/live/kLiveConstraints.o"
	@echo "... src/proof/live/kLiveConstraints.i"
	@echo "... src/proof/live/kLiveConstraints.s"
	@echo "... src/proof/live/kliveness.o"
	@echo "... src/proof/live/kliveness.i"
	@echo "... src/proof/live/kliveness.s"
	@echo "... src/proof/live/liveness.o"
	@echo "... src/proof/live/liveness.i"
	@echo "... src/proof/live/liveness.s"
	@echo "... src/proof/live/liveness_sim.o"
	@echo "... src/proof/live/liveness_sim.i"
	@echo "... src/proof/live/liveness_sim.s"
	@echo "... src/proof/live/ltl_parser.o"
	@echo "... src/proof/live/ltl_parser.i"
	@echo "... src/proof/live/ltl_parser.s"
	@echo "... src/proof/live/monotone.o"
	@echo "... src/proof/live/monotone.i"
	@echo "... src/proof/live/monotone.s"
	@echo "... src/proof/pdr/pdrCnf.o"
	@echo "... src/proof/pdr/pdrCnf.i"
	@echo "... src/proof/pdr/pdrCnf.s"
	@echo "... src/proof/pdr/pdrCore.o"
	@echo "... src/proof/pdr/pdrCore.i"
	@echo "... src/proof/pdr/pdrCore.s"
	@echo "... src/proof/pdr/pdrIncr.o"
	@echo "... src/proof/pdr/pdrIncr.i"
	@echo "... src/proof/pdr/pdrIncr.s"
	@echo "... src/proof/pdr/pdrInv.o"
	@echo "... src/proof/pdr/pdrInv.i"
	@echo "... src/proof/pdr/pdrInv.s"
	@echo "... src/proof/pdr/pdrMan.o"
	@echo "... src/proof/pdr/pdrMan.i"
	@echo "... src/proof/pdr/pdrMan.s"
	@echo "... src/proof/pdr/pdrSat.o"
	@echo "... src/proof/pdr/pdrSat.i"
	@echo "... src/proof/pdr/pdrSat.s"
	@echo "... src/proof/pdr/pdrTsim.o"
	@echo "... src/proof/pdr/pdrTsim.i"
	@echo "... src/proof/pdr/pdrTsim.s"
	@echo "... src/proof/pdr/pdrTsim2.o"
	@echo "... src/proof/pdr/pdrTsim2.i"
	@echo "... src/proof/pdr/pdrTsim2.s"
	@echo "... src/proof/pdr/pdrTsim3.o"
	@echo "... src/proof/pdr/pdrTsim3.i"
	@echo "... src/proof/pdr/pdrTsim3.s"
	@echo "... src/proof/pdr/pdrUtil.o"
	@echo "... src/proof/pdr/pdrUtil.i"
	@echo "... src/proof/pdr/pdrUtil.s"
	@echo "... src/proof/ssc/sscClass.o"
	@echo "... src/proof/ssc/sscClass.i"
	@echo "... src/proof/ssc/sscClass.s"
	@echo "... src/proof/ssc/sscCore.o"
	@echo "... src/proof/ssc/sscCore.i"
	@echo "... src/proof/ssc/sscCore.s"
	@echo "... src/proof/ssc/sscSat.o"
	@echo "... src/proof/ssc/sscSat.i"
	@echo "... src/proof/ssc/sscSat.s"
	@echo "... src/proof/ssc/sscSim.o"
	@echo "... src/proof/ssc/sscSim.i"
	@echo "... src/proof/ssc/sscSim.s"
	@echo "... src/proof/ssc/sscUtil.o"
	@echo "... src/proof/ssc/sscUtil.i"
	@echo "... src/proof/ssc/sscUtil.s"
	@echo "... src/proof/ssw/sswAig.o"
	@echo "... src/proof/ssw/sswAig.i"
	@echo "... src/proof/ssw/sswAig.s"
	@echo "... src/proof/ssw/sswBmc.o"
	@echo "... src/proof/ssw/sswBmc.i"
	@echo "... src/proof/ssw/sswBmc.s"
	@echo "... src/proof/ssw/sswClass.o"
	@echo "... src/proof/ssw/sswClass.i"
	@echo "... src/proof/ssw/sswClass.s"
	@echo "... src/proof/ssw/sswCnf.o"
	@echo "... src/proof/ssw/sswCnf.i"
	@echo "... src/proof/ssw/sswCnf.s"
	@echo "... src/proof/ssw/sswConstr.o"
	@echo "... src/proof/ssw/sswConstr.i"
	@echo "... src/proof/ssw/sswConstr.s"
	@echo "... src/proof/ssw/sswCore.o"
	@echo "... src/proof/ssw/sswCore.i"
	@echo "... src/proof/ssw/sswCore.s"
	@echo "... src/proof/ssw/sswDyn.o"
	@echo "... src/proof/ssw/sswDyn.i"
	@echo "... src/proof/ssw/sswDyn.s"
	@echo "... src/proof/ssw/sswFilter.o"
	@echo "... src/proof/ssw/sswFilter.i"
	@echo "... src/proof/ssw/sswFilter.s"
	@echo "... src/proof/ssw/sswIslands.o"
	@echo "... src/proof/ssw/sswIslands.i"
	@echo "... src/proof/ssw/sswIslands.s"
	@echo "... src/proof/ssw/sswLcorr.o"
	@echo "... src/proof/ssw/sswLcorr.i"
	@echo "... src/proof/ssw/sswLcorr.s"
	@echo "... src/proof/ssw/sswMan.o"
	@echo "... src/proof/ssw/sswMan.i"
	@echo "... src/proof/ssw/sswMan.s"
	@echo "... src/proof/ssw/sswPairs.o"
	@echo "... src/proof/ssw/sswPairs.i"
	@echo "... src/proof/ssw/sswPairs.s"
	@echo "... src/proof/ssw/sswPart.o"
	@echo "... src/proof/ssw/sswPart.i"
	@echo "... src/proof/ssw/sswPart.s"
	@echo "... src/proof/ssw/sswRarity.o"
	@echo "... src/proof/ssw/sswRarity.i"
	@echo "... src/proof/ssw/sswRarity.s"
	@echo "... src/proof/ssw/sswSat.o"
	@echo "... src/proof/ssw/sswSat.i"
	@echo "... src/proof/ssw/sswSat.s"
	@echo "... src/proof/ssw/sswSemi.o"
	@echo "... src/proof/ssw/sswSemi.i"
	@echo "... src/proof/ssw/sswSemi.s"
	@echo "... src/proof/ssw/sswSim.o"
	@echo "... src/proof/ssw/sswSim.i"
	@echo "... src/proof/ssw/sswSim.s"
	@echo "... src/proof/ssw/sswSimSat.o"
	@echo "... src/proof/ssw/sswSimSat.i"
	@echo "... src/proof/ssw/sswSimSat.s"
	@echo "... src/proof/ssw/sswSweep.o"
	@echo "... src/proof/ssw/sswSweep.i"
	@echo "... src/proof/ssw/sswSweep.s"
	@echo "... src/proof/ssw/sswUnique.o"
	@echo "... src/proof/ssw/sswUnique.i"
	@echo "... src/proof/ssw/sswUnique.s"
	@echo "... src/sat/bmc/bmcBCore.o"
	@echo "... src/sat/bmc/bmcBCore.i"
	@echo "... src/sat/bmc/bmcBCore.s"
	@echo "... src/sat/bmc/bmcBmc.o"
	@echo "... src/sat/bmc/bmcBmc.i"
	@echo "... src/sat/bmc/bmcBmc.s"
	@echo "... src/sat/bmc/bmcBmc2.o"
	@echo "... src/sat/bmc/bmcBmc2.i"
	@echo "... src/sat/bmc/bmcBmc2.s"
	@echo "... src/sat/bmc/bmcBmc3.o"
	@echo "... src/sat/bmc/bmcBmc3.i"
	@echo "... src/sat/bmc/bmcBmc3.s"
	@echo "... src/sat/bmc/bmcBmcAnd.o"
	@echo "... src/sat/bmc/bmcBmcAnd.i"
	@echo "... src/sat/bmc/bmcBmcAnd.s"
	@echo "... src/sat/bmc/bmcBmcG.o"
	@echo "... src/sat/bmc/bmcBmcG.i"
	@echo "... src/sat/bmc/bmcBmcG.s"
	@echo "... src/sat/bmc/bmcBmcS.o"
	@echo "... src/sat/bmc/bmcBmcS.i"
	@echo "... src/sat/bmc/bmcBmcS.s"
	@echo "... src/sat/bmc/bmcBmci.o"
	@echo "... src/sat/bmc/bmcBmci.i"
	@echo "... src/sat/bmc/bmcBmci.s"
	@echo "... src/sat/bmc/bmcCexCare.o"
	@echo "... src/sat/bmc/bmcCexCare.i"
	@echo "... src/sat/bmc/bmcCexCare.s"
	@echo "... src/sat/bmc/bmcCexCut.o"
	@echo "... src/sat/bmc/bmcCexCut.i"
	@echo "... src/sat/bmc/bmcCexCut.s"
	@echo "... src/sat/bmc/bmcCexDepth.o"
	@echo "... src/sat/bmc/bmcCexDepth.i"
	@echo "... src/sat/bmc/bmcCexDepth.s"
	@echo "... src/sat/bmc/bmcCexMin1.o"
	@echo "... src/sat/bmc/bmcCexMin1.i"
	@echo "... src/sat/bmc/bmcCexMin1.s"
	@echo "... src/sat/bmc/bmcCexMin2.o"
	@echo "... src/sat/bmc/bmcCexMin2.i"
	@echo "... src/sat/bmc/bmcCexMin2.s"
	@echo "... src/sat/bmc/bmcCexTools.o"
	@echo "... src/sat/bmc/bmcCexTools.i"
	@echo "... src/sat/bmc/bmcCexTools.s"
	@echo "... src/sat/bmc/bmcChain.o"
	@echo "... src/sat/bmc/bmcChain.i"
	@echo "... src/sat/bmc/bmcChain.s"
	@echo "... src/sat/bmc/bmcClp.o"
	@echo "... src/sat/bmc/bmcClp.i"
	@echo "... src/sat/bmc/bmcClp.s"
	@echo "... src/sat/bmc/bmcEco.o"
	@echo "... src/sat/bmc/bmcEco.i"
	@echo "... src/sat/bmc/bmcEco.s"
	@echo "... src/sat/bmc/bmcExpand.o"
	@echo "... src/sat/bmc/bmcExpand.i"
	@echo "... src/sat/bmc/bmcExpand.s"
	@echo "... src/sat/bmc/bmcFault.o"
	@echo "... src/sat/bmc/bmcFault.i"
	@echo "... src/sat/bmc/bmcFault.s"
	@echo "... src/sat/bmc/bmcFx.o"
	@echo "... src/sat/bmc/bmcFx.i"
	@echo "... src/sat/bmc/bmcFx.s"
	@echo "... src/sat/bmc/bmcGen.o"
	@echo "... src/sat/bmc/bmcGen.i"
	@echo "... src/sat/bmc/bmcGen.s"
	@echo "... src/sat/bmc/bmcICheck.o"
	@echo "... src/sat/bmc/bmcICheck.i"
	@echo "... src/sat/bmc/bmcICheck.s"
	@echo "... src/sat/bmc/bmcInse.o"
	@echo "... src/sat/bmc/bmcInse.i"
	@echo "... src/sat/bmc/bmcInse.s"
	@echo "... src/sat/bmc/bmcLoad.o"
	@echo "... src/sat/bmc/bmcLoad.i"
	@echo "... src/sat/bmc/bmcLoad.s"
	@echo "... src/sat/bmc/bmcMaj.o"
	@echo "... src/sat/bmc/bmcMaj.i"
	@echo "... src/sat/bmc/bmcMaj.s"
	@echo "... src/sat/bmc/bmcMaj2.o"
	@echo "... src/sat/bmc/bmcMaj2.i"
	@echo "... src/sat/bmc/bmcMaj2.s"
	@echo "... src/sat/bmc/bmcMaj3.o"
	@echo "... src/sat/bmc/bmcMaj3.i"
	@echo "... src/sat/bmc/bmcMaj3.s"
	@echo "... src/sat/bmc/bmcMaxi.o"
	@echo "... src/sat/bmc/bmcMaxi.i"
	@echo "... src/sat/bmc/bmcMaxi.s"
	@echo "... src/sat/bmc/bmcMesh.o"
	@echo "... src/sat/bmc/bmcMesh.i"
	@echo "... src/sat/bmc/bmcMesh.s"
	@echo "... src/sat/bmc/bmcMesh2.o"
	@echo "... src/sat/bmc/bmcMesh2.i"
	@echo "... src/sat/bmc/bmcMesh2.s"
	@echo "... src/sat/bmc/bmcMulti.o"
	@echo "... src/sat/bmc/bmcMulti.i"
	@echo "... src/sat/bmc/bmcMulti.s"
	@echo "... src/sat/bmc/bmcUnroll.o"
	@echo "... src/sat/bmc/bmcUnroll.i"
	@echo "... src/sat/bmc/bmcUnroll.s"
	@echo "... src/sat/bsat/satInter.o"
	@echo "... src/sat/bsat/satInter.i"
	@echo "... src/sat/bsat/satInter.s"
	@echo "... src/sat/bsat/satInterA.o"
	@echo "... src/sat/bsat/satInterA.i"
	@echo "... src/sat/bsat/satInterA.s"
	@echo "... src/sat/bsat/satInterB.o"
	@echo "... src/sat/bsat/satInterB.i"
	@echo "... src/sat/bsat/satInterB.s"
	@echo "... src/sat/bsat/satInterP.o"
	@echo "... src/sat/bsat/satInterP.i"
	@echo "... src/sat/bsat/satInterP.s"
	@echo "... src/sat/bsat/satMem.o"
	@echo "... src/sat/bsat/satMem.i"
	@echo "... src/sat/bsat/satMem.s"
	@echo "... src/sat/bsat/satProof.o"
	@echo "... src/sat/bsat/satProof.i"
	@echo "... src/sat/bsat/satProof.s"
	@echo "... src/sat/bsat/satSolver.o"
	@echo "... src/sat/bsat/satSolver.i"
	@echo "... src/sat/bsat/satSolver.s"
	@echo "... src/sat/bsat/satSolver2.o"
	@echo "... src/sat/bsat/satSolver2.i"
	@echo "... src/sat/bsat/satSolver2.s"
	@echo "... src/sat/bsat/satSolver2i.o"
	@echo "... src/sat/bsat/satSolver2i.i"
	@echo "... src/sat/bsat/satSolver2i.s"
	@echo "... src/sat/bsat/satSolver3.o"
	@echo "... src/sat/bsat/satSolver3.i"
	@echo "... src/sat/bsat/satSolver3.s"
	@echo "... src/sat/bsat/satStore.o"
	@echo "... src/sat/bsat/satStore.i"
	@echo "... src/sat/bsat/satStore.s"
	@echo "... src/sat/bsat/satTrace.o"
	@echo "... src/sat/bsat/satTrace.i"
	@echo "... src/sat/bsat/satTrace.s"
	@echo "... src/sat/bsat/satTruth.o"
	@echo "... src/sat/bsat/satTruth.i"
	@echo "... src/sat/bsat/satTruth.s"
	@echo "... src/sat/bsat/satUtil.o"
	@echo "... src/sat/bsat/satUtil.i"
	@echo "... src/sat/bsat/satUtil.s"
	@echo "... src/sat/cnf/cnfCore.o"
	@echo "... src/sat/cnf/cnfCore.i"
	@echo "... src/sat/cnf/cnfCore.s"
	@echo "... src/sat/cnf/cnfCut.o"
	@echo "... src/sat/cnf/cnfCut.i"
	@echo "... src/sat/cnf/cnfCut.s"
	@echo "... src/sat/cnf/cnfData.o"
	@echo "... src/sat/cnf/cnfData.i"
	@echo "... src/sat/cnf/cnfData.s"
	@echo "... src/sat/cnf/cnfFast.o"
	@echo "... src/sat/cnf/cnfFast.i"
	@echo "... src/sat/cnf/cnfFast.s"
	@echo "... src/sat/cnf/cnfMan.o"
	@echo "... src/sat/cnf/cnfMan.i"
	@echo "... src/sat/cnf/cnfMan.s"
	@echo "... src/sat/cnf/cnfMap.o"
	@echo "... src/sat/cnf/cnfMap.i"
	@echo "... src/sat/cnf/cnfMap.s"
	@echo "... src/sat/cnf/cnfPost.o"
	@echo "... src/sat/cnf/cnfPost.i"
	@echo "... src/sat/cnf/cnfPost.s"
	@echo "... src/sat/cnf/cnfUtil.o"
	@echo "... src/sat/cnf/cnfUtil.i"
	@echo "... src/sat/cnf/cnfUtil.s"
	@echo "... src/sat/cnf/cnfWrite.o"
	@echo "... src/sat/cnf/cnfWrite.i"
	@echo "... src/sat/cnf/cnfWrite.s"
	@echo "... src/sat/csat/csat_apis.o"
	@echo "... src/sat/csat/csat_apis.i"
	@echo "... src/sat/csat/csat_apis.s"
	@echo "... src/sat/glucose/AbcGlucose.o"
	@echo "... src/sat/glucose/AbcGlucose.i"
	@echo "... src/sat/glucose/AbcGlucose.s"
	@echo "... src/sat/glucose/AbcGlucoseCmd.o"
	@echo "... src/sat/glucose/AbcGlucoseCmd.i"
	@echo "... src/sat/glucose/AbcGlucoseCmd.s"
	@echo "... src/sat/glucose/Glucose.o"
	@echo "... src/sat/glucose/Glucose.i"
	@echo "... src/sat/glucose/Glucose.s"
	@echo "... src/sat/glucose/Options.o"
	@echo "... src/sat/glucose/Options.i"
	@echo "... src/sat/glucose/Options.s"
	@echo "... src/sat/glucose/SimpSolver.o"
	@echo "... src/sat/glucose/SimpSolver.i"
	@echo "... src/sat/glucose/SimpSolver.s"
	@echo "... src/sat/glucose/System.o"
	@echo "... src/sat/glucose/System.i"
	@echo "... src/sat/glucose/System.s"
	@echo "... src/sat/msat/msatActivity.o"
	@echo "... src/sat/msat/msatActivity.i"
	@echo "... src/sat/msat/msatActivity.s"
	@echo "... src/sat/msat/msatClause.o"
	@echo "... src/sat/msat/msatClause.i"
	@echo "... src/sat/msat/msatClause.s"
	@echo "... src/sat/msat/msatClauseVec.o"
	@echo "... src/sat/msat/msatClauseVec.i"
	@echo "... src/sat/msat/msatClauseVec.s"
	@echo "... src/sat/msat/msatMem.o"
	@echo "... src/sat/msat/msatMem.i"
	@echo "... src/sat/msat/msatMem.s"
	@echo "... src/sat/msat/msatOrderH.o"
	@echo "... src/sat/msat/msatOrderH.i"
	@echo "... src/sat/msat/msatOrderH.s"
	@echo "... src/sat/msat/msatQueue.o"
	@echo "... src/sat/msat/msatQueue.i"
	@echo "... src/sat/msat/msatQueue.s"
	@echo "... src/sat/msat/msatRead.o"
	@echo "... src/sat/msat/msatRead.i"
	@echo "... src/sat/msat/msatRead.s"
	@echo "... src/sat/msat/msatSolverApi.o"
	@echo "... src/sat/msat/msatSolverApi.i"
	@echo "... src/sat/msat/msatSolverApi.s"
	@echo "... src/sat/msat/msatSolverCore.o"
	@echo "... src/sat/msat/msatSolverCore.i"
	@echo "... src/sat/msat/msatSolverCore.s"
	@echo "... src/sat/msat/msatSolverIo.o"
	@echo "... src/sat/msat/msatSolverIo.i"
	@echo "... src/sat/msat/msatSolverIo.s"
	@echo "... src/sat/msat/msatSolverSearch.o"
	@echo "... src/sat/msat/msatSolverSearch.i"
	@echo "... src/sat/msat/msatSolverSearch.s"
	@echo "... src/sat/msat/msatSort.o"
	@echo "... src/sat/msat/msatSort.i"
	@echo "... src/sat/msat/msatSort.s"
	@echo "... src/sat/msat/msatVec.o"
	@echo "... src/sat/msat/msatVec.i"
	@echo "... src/sat/msat/msatVec.s"
	@echo "... src/sat/satoko/cnf_reader.o"
	@echo "... src/sat/satoko/cnf_reader.i"
	@echo "... src/sat/satoko/cnf_reader.s"
	@echo "... src/sat/satoko/solver.o"
	@echo "... src/sat/satoko/solver.i"
	@echo "... src/sat/satoko/solver.s"
	@echo "... src/sat/satoko/solver_api.o"
	@echo "... src/sat/satoko/solver_api.i"
	@echo "... src/sat/satoko/solver_api.s"
	@echo "... src/sat/xsat/xsatCnfReader.o"
	@echo "... src/sat/xsat/xsatCnfReader.i"
	@echo "... src/sat/xsat/xsatCnfReader.s"
	@echo "... src/sat/xsat/xsatSolver.o"
	@echo "... src/sat/xsat/xsatSolver.i"
	@echo "... src/sat/xsat/xsatSolver.s"
	@echo "... src/sat/xsat/xsatSolverAPI.o"
	@echo "... src/sat/xsat/xsatSolverAPI.i"
	@echo "... src/sat/xsat/xsatSolverAPI.s"
.PHONY : help



#=============================================================================
# Special targets to cleanup operation of make.

# Special rule to run CMake to check the build system integrity.
# No rule that depends on this can have commands that come from listfiles
# because they might be regenerated.
cmake_check_build_system:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0
.PHONY : cmake_check_build_system

