
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.383214                       # Number of seconds simulated
sim_ticks                                383214105963                       # Number of ticks simulated
final_tick                               716239546830                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 219052                       # Simulator instruction rate (inst/s)
host_op_rate                                   219052                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               27981279                       # Simulator tick rate (ticks/s)
host_mem_usage                                2353688                       # Number of bytes of host memory used
host_seconds                                 13695.38                       # Real time elapsed on the host
sim_insts                                  3000000006                       # Number of instructions simulated
sim_ops                                    3000000006                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        44672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      6851328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6896000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        44672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4689472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4689472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       107052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         73273                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73273                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       116572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     17878590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17995162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       116572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           116572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12237211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12237211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12237211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       116572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     17878590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             30232374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      107750                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                      73273                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    107750                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                    73273                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    6896000                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 4689472                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              6896000                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              4689472                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     90                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                4034                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                3791                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                3471                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                3630                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                3379                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                4601                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                9879                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               13204                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               16146                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               14190                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               7020                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               5465                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               5406                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               4946                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               4324                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               4174                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                3761                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                3587                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                3214                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                3089                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                3095                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                3883                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                5357                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                5975                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                7037                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                7107                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               5050                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               4799                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               4808                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               4516                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               4070                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               3925                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  382818034764                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                107750                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                73273                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   89729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    327.739754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.149744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   656.262992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        16662     47.26%     47.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129         4710     13.36%     60.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         2897      8.22%     68.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         1329      3.77%     72.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         1379      3.91%     76.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         1437      4.08%     80.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449          790      2.24%     82.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513          657      1.86%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577          386      1.09%     85.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641          323      0.92%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705          338      0.96%     87.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769          380      1.08%     88.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833          345      0.98%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          325      0.92%     90.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          306      0.87%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025          281      0.80%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          354      1.00%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          257      0.73%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          201      0.57%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281          255      0.72%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345          165      0.47%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409          245      0.69%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          385      1.09%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          236      0.67%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601           54      0.15%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665           32      0.09%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           15      0.04%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           20      0.06%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           18      0.05%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           16      0.05%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           16      0.05%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           10      0.03%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           11      0.03%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           17      0.05%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241            6      0.02%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305            7      0.02%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            8      0.02%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            9      0.03%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            9      0.03%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561            3      0.01%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            5      0.01%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            4      0.01%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            7      0.02%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817            7      0.02%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881            6      0.02%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            7      0.02%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            2      0.01%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            9      0.03%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            4      0.01%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            3      0.01%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            9      0.03%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            4      0.01%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            7      0.02%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            1      0.00%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            1      0.00%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            2      0.01%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905            3      0.01%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            1      0.00%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            2      0.01%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           11      0.03%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161           40      0.11%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            2      0.01%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            1      0.00%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            3      0.01%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            1      0.00%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            1      0.00%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            1      0.00%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            1      0.00%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            5      0.01%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            2      0.01%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            2      0.01%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            7      0.02%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            4      0.01%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057            5      0.01%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            1      0.00%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            1      0.00%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            8      0.02%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            1      0.00%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            2      0.01%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            7      0.02%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            2      0.01%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            1      0.00%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            2      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761            2      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            1      0.00%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            6      0.02%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            2      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            7      0.02%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           39      0.11%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            1      0.00%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            1      0.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           40      0.11%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721            1      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            2      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            2      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            1      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            1      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            1      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            1      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           32      0.09%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            1      0.00%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            1      0.00%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129            2      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193           21      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8512-8513            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8832-8833            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9024-9025            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9280-9281            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35259                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1109956334                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3426667584                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  538300000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                1778411250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     10309.83                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  16518.77                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                31828.60                       # Average memory access latency
system.mem_ctrls.avgRdBW                        18.00                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        12.24                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                18.00                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                12.24                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.24                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       8.82                       # Average write queue length over time
system.mem_ctrls.readRowHits                    91569                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54087                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2114748.04                       # Average gap between requests
system.membus.throughput                     30232374                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               55065                       # Transaction distribution
system.membus.trans_dist::ReadResp              55065                       # Transaction distribution
system.membus.trans_dist::Writeback             73273                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52685                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52685                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       288773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 288773                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     11585472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            11585472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               11585472                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           255479931                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          342954431                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        56654444                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     52984837                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2910966                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     36446023                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        34813141                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.519725                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          893408                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3029                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            579344291                       # DTB read hits
system.switch_cpus.dtb.read_misses             918759                       # DTB read misses
system.switch_cpus.dtb.read_acv                     4                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        580263050                       # DTB read accesses
system.switch_cpus.dtb.write_hits           228758838                       # DTB write hits
system.switch_cpus.dtb.write_misses            151682                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       228910520                       # DTB write accesses
system.switch_cpus.dtb.data_hits            808103129                       # DTB hits
system.switch_cpus.dtb.data_misses            1070441                       # DTB misses
system.switch_cpus.dtb.data_acv                     4                       # DTB access violations
system.switch_cpus.dtb.data_accesses        809173570                       # DTB accesses
system.switch_cpus.itb.fetch_hits           163523512                       # ITB hits
system.switch_cpus.itb.fetch_misses              3435                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       163526947                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.switch_cpus.numCycles               1150793746                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    326843472                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2129107169                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            56654444                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     35706549                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             286927507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        15630756                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      518640942                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        26672                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         163523512                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2025752                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1144843283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.859737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.305849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        857915776     74.94%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          4249031      0.37%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          5911200      0.52%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3955301      0.35%     76.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          6613820      0.58%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         12048912      1.05%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          7963220      0.70%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2797509      0.24%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        243388514     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1144843283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.049231                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.850121                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        388073502                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     458931573                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         283665234                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1780153                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12392820                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      2745798                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         11705                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2118689049                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         32298                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12392820                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        417707160                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       237998217                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         5780                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         255092182                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     221647123                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2109636175                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           330                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       37193917                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     179062107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1822062945                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3314304954                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    772543387                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   2541761567                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1732015272                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         90047621                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          390                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           81                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         505465647                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    587382132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    231050184                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    133766302                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     16879019                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2091833281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          108                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2055535562                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       767269                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     91127071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     69304711                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1144843283                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.795473                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.577190                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    279727421     24.43%     24.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    290664079     25.39%     49.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    236261537     20.64%     70.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    167310730     14.61%     85.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    100133290      8.75%     93.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     45356796      3.96%     97.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     18126544      1.58%     99.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      3763273      0.33%     99.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3499613      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1144843283                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5693521      0.51%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        173492      0.02%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           124      0.00%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult    455955121     40.82%     41.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv     373241470     33.41%     74.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt    278017665     24.89%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3106148      0.28%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        921302      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          128      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     436716904     21.25%     21.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       175827      0.01%     21.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     21.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    420069047     20.44%     41.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      5573625      0.27%     41.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       558208      0.03%     41.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    322657036     15.70%     57.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     29487472      1.43%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt     28925147      1.41%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    582208280     28.32%     88.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    229163888     11.15%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2055535562                       # Type of FU issued
system.switch_cpus.iq.rate                   1.786189                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt          1117108843                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.543464                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2218754295                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    620772646                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    524153442                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   4155036221                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1562254931                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1520103312                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      540549956                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      2632094321                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     90979651                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     25238329                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        10403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        68124                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3674685                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        61519                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12392820                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        32894296                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      11453451                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2094771972                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1146141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     587382132                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    231050184                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           80                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        8843985                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         11277                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        68124                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1708960                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1557764                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3266724                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2051889975                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     580263711                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3645584                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               2938583                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            809174231                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         46790834                       # Number of branches executed
system.switch_cpus.iew.exec_stores          228910520                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.783021                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2046507570                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2044256754                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1478093995                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1860702559                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.776388                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.794374                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     86219284                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           46                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2899288                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1132450463                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.768239                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.736035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    657549994     58.06%     58.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    119632655     10.56%     68.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     59277577      5.23%     73.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     51489597      4.55%     78.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     34917799      3.08%     81.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     45105678      3.98%     85.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26818376      2.37%     87.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17593828      1.55%     89.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    120064959     10.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1132450463                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2002442910                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2002442910                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              789519272                       # Number of memory references committed
system.switch_cpus.commit.loads             562143784                       # Number of loads committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches           41279967                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1514954274                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1195537332                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       680125                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     120064959                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3098134918                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4189755028                       # The number of ROB writes
system.switch_cpus.timesIdled                  127005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 5950463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000005                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.575397                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.575397                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.737931                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.737931                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1439491057                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       471445490                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1788742821                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1299221876                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          814027                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             96                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1718                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1081                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.013107                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008247                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2150868642                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         2122239.839705                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          2122239.839705                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    107753                       # number of replacements
system.l2.tags.tagsinuse                 129862.126368                       # Cycle average of tags in use
system.l2.tags.total_refs                     7336700                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    237738                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.860443                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    105531.354256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   437.080379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 14662.891179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        217.293587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       9013.506967                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.805140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.111869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.068768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990769                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      2882601                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2882601                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3046099                       # number of Writeback hits
system.l2.Writeback_hits::total               3046099                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       279740                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                279740                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       3162341                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3162341                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      3162341                       # number of overall hits
system.l2.overall_hits::total                 3162341                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          698                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        54367                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 55065                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        52685                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52685                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          698                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       107052                       # number of demand (read+write) misses
system.l2.demand_misses::total                 107750                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          698                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       107052                       # number of overall misses
system.l2.overall_misses::total                107750                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     52784073                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   3180681768                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3233465841                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3464722994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3464722994                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     52784073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   6645404762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6698188835                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     52784073                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   6645404762                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6698188835                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2936968                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2937666                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3046099                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3046099                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       332425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            332425                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3269393                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3270091                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3269393                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3270091                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.018511                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.018744                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.158487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.158487                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.032744                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.032950                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.032744                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.032950                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 75621.881089                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58503.904354                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58720.890602                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 65762.987454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65762.987454                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 75621.881089                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 62076.418582                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62164.165522                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 75621.881089                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 62076.418582                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62164.165522                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                73273                       # number of writebacks
system.l2.writebacks::total                     73273                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          698                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        54367                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            55065                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        52685                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          52685                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       107052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            107750                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       107052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           107750                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     47443599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   2762324610                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2809768209                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3058988764                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3058988764                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     47443599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   5821313374                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5868756973                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     47443599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   5821313374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5868756973                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.018511                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.018744                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.158487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.158487                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.032744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.032950                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.032744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.032950                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67970.772206                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50808.847463                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51026.390793                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 58061.853734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58061.853734                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67970.772206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 54378.371016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54466.422023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67970.772206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 54378.371016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54466.422023                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1054857203                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2937666                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2937666                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3046099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           332425                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          332425                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9584885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9586281                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    404191488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          404236160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             404236160                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         4131993204                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            816704                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3281775082                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2150869507                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 9965122.765619                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  9965122.765619                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                99                       # number of replacements
system.cpu.icache.tags.tagsinuse          3052.580658                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1163592904                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3358                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          346513.670042                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   454.764869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  2597.815789                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.111027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.634232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.745259                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    163522509                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       163522509                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    163522509                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        163522509                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    163522509                       # number of overall hits
system.cpu.icache.overall_hits::total       163522509                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1002                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1002                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1002                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1002                       # number of overall misses
system.cpu.icache.overall_misses::total          1002                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     74545782                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74545782                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     74545782                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74545782                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     74545782                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74545782                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    163523511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    163523511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    163523511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    163523511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    163523511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    163523511                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 74396.988024                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74396.988024                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 74396.988024                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74396.988024                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 74396.988024                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74396.988024                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          208                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          304                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          304                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          304                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          304                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          304                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          698                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          698                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          698                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          698                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     53489935                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53489935                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     53489935                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53489935                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     53489935                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53489935                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 76633.144699                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76633.144699                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 76633.144699                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76633.144699                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 76633.144699                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76633.144699                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1196                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           42                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.291992                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.010254                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2150869508                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 38832867.208931                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  38832867.208931                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           3269393                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4054                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           763604260                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3273447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.272223                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  4048.052336                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     5.947664                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.988294                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989746                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    479254353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       479254353                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    225807416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      225807416                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    705061769                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        705061769                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    705061769                       # number of overall hits
system.cpu.dcache.overall_hits::total       705061769                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      9051437                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9051437                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1568052                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1568052                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     10619489                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10619489                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     10619489                       # number of overall misses
system.cpu.dcache.overall_misses::total      10619489                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  47811063679                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47811063679                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  29806598312                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29806598312                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        29970                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        29970                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  77617661991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77617661991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  77617661991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77617661991                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    488305790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    488305790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    227375468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227375468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    715681258                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    715681258                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    715681258                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    715681258                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.018536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018536                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.006896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006896                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.014838                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014838                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.014838                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014838                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  5282.151738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5282.151738                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 19008.679758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19008.679758                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  7308.982757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7308.982757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  7308.982757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7308.982757                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       379105                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8392                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.174571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3046099                       # number of writebacks
system.cpu.dcache.writebacks::total           3046099                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      6114475                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6114475                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1235627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1235627                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      7350102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7350102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      7350102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7350102                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2936962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2936962                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       332425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       332425                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3269387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3269387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3269387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3269387                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  14034262083                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14034262083                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   4572017202                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4572017202                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        21978                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        21978                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  18606279285                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18606279285                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  18606279285                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18606279285                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004568                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004568                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4778.496311                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4778.496311                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 13753.529975                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13753.529975                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  5691.060521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  5691.060521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  5691.060521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  5691.060521                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
