// Seed: 815790428
module module_0;
  wire id_1, id_2;
  parameter id_3 = -1;
  assign id_2 = id_1 - id_1;
  assign module_1.id_2 = 0;
  wire id_4;
endmodule
module module_1;
  bit id_1;
  bit id_2;
  module_0 modCall_1 ();
  initial
    if (-1)
      @(posedge id_1) begin : LABEL_0
        @(posedge id_2) id_1 = id_1;
      end
    else id_2 <= -1'b0 << -1;
endmodule
module module_2 #(
    parameter id_0 = 32'd31
) (
    input  tri  _id_0,
    input  wand id_1 [(  id_0  ) : -1],
    output tri  id_2
);
  case (-1)
    id_0: begin : LABEL_0
      wire id_4;
      begin : LABEL_1
        localparam id_5 = "";
      end
      localparam id_6 = -1'b0;
      wire id_7;
    end
    id_0, id_0: assign id_2 = id_0;
  endcase
  assign id_2 = !id_1;
  module_0 modCall_1 ();
  logic id_8;
  assign id_8 = id_8 & id_8;
  struct packed {
    logic id_9;
    logic id_10;
  } id_11;
endmodule
