#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 25 02:46:59 2022
# Process ID: 7948
# Current directory: C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.runs/synth_1/main.vds
# Journal file: C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.runs/synth_1\vivado.jou
# Running On: DESKTOP-MA229FL, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16875 MB
#-----------------------------------------------------------
source main.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.957 ; gain = 7.059
Command: read_checkpoint -auto_incremental -incremental C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/utils_1/imports/synth_1/LCD1602.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/utils_1/imports/synth_1/LCD1602.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/main.v:25]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'onePulse' [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/onePulse.v:3]
INFO: [Synth 8-6155] done synthesizing module 'onePulse' (2#1) [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/onePulse.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDivider' [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/clkDiv.v:9]
	Parameter divbit bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDivider' (3#1) [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/clkDiv.v:9]
INFO: [Synth 8-6157] synthesizing module 'lcd_1602_driver' [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/lcd_1602_driver.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/lcd_1602_driver.v:181]
INFO: [Synth 8-6155] done synthesizing module 'lcd_1602_driver' (4#1) [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/lcd_1602_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/main.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1261.957 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc]
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[7]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[6]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[5]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[4]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[3]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[2]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[1]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[0]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '_RST'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_E'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_RS'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '_RST'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[7]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[6]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[5]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[4]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[3]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[2]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[1]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[0]'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_RS'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_E'. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/constrs_1/new/finalProject.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1261.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1261.957 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'debounce'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'lcd_1602_driver'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00001 |                              000
                  iSTATE |                            00010 |                              001
                 iSTATE0 |                            00100 |                              010
                 iSTATE1 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/lcd_1602_driver.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/lcd_1602_driver.v:113]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE | 0000000000000000000000000000000000010000 |                           000000
            SET_FUNCTION | 0000000000000000000000000000000000000100 |                           000001
                DISP_OFF | 0000000000000000000000000000000000001000 |                           000011
              DISP_CLEAR | 0000000000000000000000000000000000000001 |                           000010
              ENTRY_MODE | 0000000000000000000000000000000000000010 |                           000110
                 DISP_ON | 0000000001000000000000000000000000000000 |                           000111
               ROW1_ADDR | 0000000000000001000000000000000000000000 |                           000101
                  ROW1_0 | 0000001000000000000000000000000000000000 |                           000100
                  ROW1_1 | 0000000000000000000010000000000000000000 |                           001100
                  ROW1_2 | 0000000000000000000001000000000000000000 |                           001101
                  ROW1_3 | 0000000000000000000000000100000000000000 |                           001111
                  ROW1_4 | 0000000000000000000000001000000000000000 |                           001110
                  ROW1_5 | 0000000000000000000000100000000000000000 |                           001010
                  ROW1_6 | 0000000000001000000000000000000000000000 |                           001011
                  ROW1_7 | 0000000000010000000000000000000000000000 |                           001001
                  ROW1_8 | 0000000100000000000000000000000000000000 |                           001000
                  ROW1_9 | 0000000000000000000000000010000000000000 |                           011000
                  ROW1_A | 0000000000000000000000000000100000000000 |                           011001
                  ROW1_B | 0000000000000000000000000000000000100000 |                           011011
                  ROW1_C | 0000000000000000000000000000000001000000 |                           011010
                  ROW1_D | 0000000000000000000000000000001000000000 |                           011110
                  ROW1_E | 0001000000000000000000000000000000000000 |                           011111
                  ROW1_F | 0010000000000000000000000000000000000000 |                           011101
               ROW2_ADDR | 1000000000000000000000000000000000000000 |                           011100
                  ROW2_0 | 0000000000000000000000010000000000000000 |                           010100
                  ROW2_1 | 0000000000000000000000000001000000000000 |                           010101
                  ROW2_2 | 0000000000000000000000000000000010000000 |                           010111
                  ROW2_3 | 0000000000000000000000000000000100000000 |                           010110
                  ROW2_4 | 0000000000000000000000000000010000000000 |                           010010
                  ROW2_5 | 0000000000000010000000000000000000000000 |                           010011
                  ROW2_6 | 0000000000000100000000000000000000000000 |                           010001
                  ROW2_7 | 0000000000100000000000000000000000000000 |                           010000
                  ROW2_8 | 0000000010000000000000000000000000000000 |                           110000
                  ROW2_9 | 0100000000000000000000000000000000000000 |                           110001
                  ROW2_A | 0000010000000000000000000000000000000000 |                           110011
                  ROW2_B | 0000100000000000000000000000000000000000 |                           110010
                  ROW2_C | 0000000000000000010000000000000000000000 |                           110110
                  ROW2_D | 0000000000000000000100000000000000000000 |                           110111
                  ROW2_E | 0000000000000000001000000000000000000000 |                           110101
                  ROW2_F | 0000000000000000100000000000000000000000 |                           110100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'lcd_1602_driver'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.srcs/sources_1/new/lcd_1602_driver.v:113]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                             0000
                 iSTATE1 |                              010 |                             0001
                  iSTATE |                              100 |                             0010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'one-hot' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input  126 Bit        Muxes := 1     
	   3 Input  103 Bit        Muxes := 1     
	  40 Input   40 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	  40 Input    8 Bit        Muxes := 1     
	  40 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	  40 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design main has port lcd_rw driven by constant 0
WARNING: [Synth 8-3917] design main has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[14] driven by constant 0
WARNING: [Synth 8-7129] Port led[11] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     5|
|4     |LUT2   |    33|
|5     |LUT3   |    24|
|6     |LUT4   |    14|
|7     |LUT5   |    15|
|8     |LUT6   |    25|
|9     |FDCE   |    88|
|10    |FDPE   |     1|
|11    |FDRE   |    32|
|12    |FDSE   |     1|
|13    |LD     |    40|
|14    |IBUF   |     3|
|15    |OBUF   |    15|
|16    |OBUFT  |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1261.957 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1261.957 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1261.957 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1261.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LD => LDCE: 40 instances

Synth Design complete, checksum: 5b65b78d
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 45 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1261.957 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/junior2/LOGICDESIGNEXP/finalProject/finalProject.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 02:48:19 2022...
