static int T_1 F_1 ( char * V_1 )\r\n{\r\nif ( ! strncmp ( V_1 , L_1 , 5 ) )\r\nV_2 = true ;\r\nreturn 1 ;\r\n}\r\nvoid F_2 ( struct V_3 * V_4 , bool V_5 )\r\n{\r\nif ( V_5 )\r\nF_3 ( V_4 , V_6 ,\r\nV_7 ) ;\r\nelse\r\nF_4 ( V_4 , V_6 ,\r\nV_7 ) ;\r\n}\r\nstatic bool F_5 ( struct V_8 * V_9 )\r\n{\r\nstruct V_3 * V_4 ;\r\nbool V_10 = false ;\r\nF_6 (dev, &bus->devices, bus_list) {\r\nif ( ! F_7 ( V_4 ) && F_8 ( V_4 ) ) {\r\nif ( V_4 -> V_11 )\r\nV_4 -> V_11 = false ;\r\nF_9 ( V_4 ) ;\r\nF_10 ( & V_4 -> V_4 ) ;\r\nV_10 = true ;\r\n}\r\nif ( V_4 -> V_12 && F_5 ( V_4 -> V_12 ) )\r\nV_10 = true ;\r\n}\r\nreturn V_10 ;\r\n}\r\nstatic bool F_11 ( struct V_8 * V_9 , T_2 V_13 )\r\n{\r\nstruct V_3 * V_4 ;\r\nbool V_14 = false ;\r\nif ( V_13 )\r\nreturn false ;\r\nV_4 = F_12 ( V_9 -> V_15 ) ;\r\nif ( ! V_4 )\r\nreturn false ;\r\nif ( F_7 ( V_4 ) && F_13 ( V_4 ) == V_16 ) {\r\nF_14 ( & V_17 ) ;\r\nif ( F_5 ( V_9 ) )\r\nV_14 = true ;\r\nF_15 ( & V_17 ) ;\r\n}\r\nF_16 ( V_4 ) ;\r\nreturn V_14 ;\r\n}\r\nstatic void F_17 ( struct V_3 * V_18 , T_3 V_19 )\r\n{\r\nT_2 V_20 = V_19 >> 8 , V_13 = V_19 & 0xff ;\r\nstruct V_8 * V_9 ;\r\nstruct V_3 * V_4 ;\r\nbool V_14 = false ;\r\nif ( V_18 -> V_13 == V_13 && V_18 -> V_9 -> V_21 == V_20 ) {\r\nif ( V_18 -> V_11 )\r\nV_18 -> V_11 = false ;\r\nif ( F_8 ( V_18 ) ) {\r\nF_10 ( & V_18 -> V_4 ) ;\r\nV_14 = true ;\r\n} else {\r\nF_14 ( & V_17 ) ;\r\nV_14 = F_5 ( V_18 -> V_12 ) ;\r\nF_15 ( & V_17 ) ;\r\n}\r\ngoto V_22;\r\n}\r\nV_9 = F_18 ( F_19 ( V_18 -> V_9 ) , V_20 ) ;\r\nif ( ! V_9 )\r\ngoto V_22;\r\nV_14 = F_11 ( V_9 , V_13 ) ;\r\nif ( V_14 )\r\ngoto V_22;\r\nF_14 ( & V_17 ) ;\r\nF_6 (dev, &bus->devices, bus_list) {\r\nF_12 ( V_4 ) ;\r\nif ( V_4 -> V_13 == V_13 ) {\r\nV_14 = true ;\r\nbreak;\r\n}\r\nF_16 ( V_4 ) ;\r\n}\r\nF_15 ( & V_17 ) ;\r\nif ( V_14 ) {\r\nV_14 = F_8 ( V_4 ) ;\r\nif ( V_14 ) {\r\nif ( V_4 -> V_11 )\r\nV_4 -> V_11 = false ;\r\nF_9 ( V_4 ) ;\r\nF_10 ( & V_4 -> V_4 ) ;\r\n}\r\nF_16 ( V_4 ) ;\r\n} else if ( V_13 ) {\r\nF_20 ( & V_18 -> V_4 , L_2 ,\r\nV_20 , F_21 ( V_13 ) , F_22 ( V_13 ) ) ;\r\nV_14 = F_11 ( V_9 , 0 ) ;\r\n}\r\nV_22:\r\nif ( ! V_14 )\r\nF_20 ( & V_18 -> V_4 , L_3 ) ;\r\n}\r\nstatic void F_23 ( struct V_23 * V_24 )\r\n{\r\nstruct V_25 * V_26 =\r\nF_24 ( V_24 , struct V_25 , V_24 ) ;\r\nstruct V_3 * V_18 = V_26 -> V_27 -> V_18 ;\r\nT_4 V_28 ;\r\nF_25 ( & V_26 -> V_29 ) ;\r\nfor (; ; ) {\r\nif ( V_26 -> V_30 != V_31 )\r\nbreak;\r\nF_26 ( V_18 , V_32 , & V_28 ) ;\r\nif ( V_28 & V_33 ) {\r\nF_27 ( V_18 ) ;\r\nF_28 ( & V_26 -> V_29 ) ;\r\nF_17 ( V_18 , V_28 & 0xffff ) ;\r\nF_25 ( & V_26 -> V_29 ) ;\r\ncontinue;\r\n}\r\nif ( ! ( V_28 & V_34 ) )\r\nbreak;\r\nF_28 ( & V_26 -> V_29 ) ;\r\nF_29 () ;\r\nF_25 ( & V_26 -> V_29 ) ;\r\n}\r\nif ( V_26 -> V_30 == V_31 )\r\nF_2 ( V_18 , true ) ;\r\nF_28 ( & V_26 -> V_29 ) ;\r\n}\r\nstatic T_5 F_30 ( int V_35 , void * V_36 )\r\n{\r\nstruct V_3 * V_18 ;\r\nstruct V_25 * V_26 ;\r\nT_4 V_28 ;\r\nunsigned long V_37 ;\r\nV_18 = ( (struct V_38 * ) V_36 ) -> V_18 ;\r\nV_26 = F_31 ( (struct V_38 * ) V_36 ) ;\r\nF_32 ( & V_26 -> V_29 , V_37 ) ;\r\nF_26 ( V_18 , V_32 , & V_28 ) ;\r\nif ( ! ( V_28 & V_33 ) ) {\r\nF_33 ( & V_26 -> V_29 , V_37 ) ;\r\nreturn V_39 ;\r\n}\r\nF_2 ( V_18 , false ) ;\r\nF_33 ( & V_26 -> V_29 , V_37 ) ;\r\nF_34 ( & V_26 -> V_24 ) ;\r\nreturn V_40 ;\r\n}\r\nstatic int F_35 ( struct V_3 * V_4 , void * V_41 )\r\n{\r\nF_36 ( & V_4 -> V_4 , L_4 ) ;\r\nF_37 ( & V_4 -> V_4 , true ) ;\r\nV_4 -> V_42 = true ;\r\nreturn 0 ;\r\n}\r\nstatic void F_38 ( struct V_3 * V_18 )\r\n{\r\nF_35 ( V_18 , NULL ) ;\r\nif ( V_18 -> V_12 ) {\r\nF_39 ( V_18 -> V_12 , F_35 , NULL ) ;\r\n} else {\r\nstruct V_8 * V_9 = V_18 -> V_9 ;\r\nstruct V_3 * V_4 ;\r\nif ( F_13 ( V_18 ) != V_43 || ! V_9 )\r\nreturn;\r\nF_14 ( & V_17 ) ;\r\nF_6 (dev, &bus->devices, bus_list)\r\nif ( F_7 ( V_4 )\r\n&& F_13 ( V_4 ) == V_44 )\r\nF_35 ( V_4 , NULL ) ;\r\nF_15 ( & V_17 ) ;\r\n}\r\n}\r\nstatic int F_40 ( struct V_38 * V_27 )\r\n{\r\nstruct V_3 * V_18 ;\r\nstruct V_25 * V_26 ;\r\nint V_10 ;\r\nV_26 = F_41 ( sizeof( * V_26 ) , V_45 ) ;\r\nif ( ! V_26 )\r\nreturn - V_46 ;\r\nF_42 ( & V_26 -> V_29 ) ;\r\nF_43 ( & V_26 -> V_24 , F_23 ) ;\r\nV_26 -> V_27 = V_27 ;\r\nF_44 ( V_27 , V_26 ) ;\r\nV_18 = V_27 -> V_18 ;\r\nF_2 ( V_18 , false ) ;\r\nF_27 ( V_18 ) ;\r\nV_10 = F_45 ( V_27 -> V_35 , F_30 , V_47 , L_5 , V_27 ) ;\r\nif ( V_10 ) {\r\nF_46 ( V_26 ) ;\r\n} else {\r\nF_38 ( V_18 ) ;\r\nF_2 ( V_18 , true ) ;\r\n}\r\nreturn V_10 ;\r\n}\r\nstatic bool F_47 ( struct V_8 * V_9 )\r\n{\r\nstruct V_3 * V_4 ;\r\nif ( ! V_9 )\r\nreturn false ;\r\nF_6 (dev, &bus->devices, bus_list)\r\nif ( F_48 ( & V_4 -> V_4 )\r\n|| F_47 ( V_4 -> V_12 ) )\r\nreturn true ;\r\nreturn false ;\r\n}\r\nstatic int F_49 ( struct V_38 * V_27 )\r\n{\r\nstruct V_25 * V_26 = F_31 ( V_27 ) ;\r\nstruct V_3 * V_18 = V_27 -> V_18 ;\r\nbool V_48 ;\r\nint V_10 ;\r\nif ( F_48 ( & V_18 -> V_4 ) ) {\r\nV_48 = true ;\r\n} else {\r\nF_14 ( & V_17 ) ;\r\nV_48 = F_47 ( V_18 -> V_12 ) ;\r\nF_15 ( & V_17 ) ;\r\n}\r\nF_25 ( & V_26 -> V_29 ) ;\r\nif ( V_48 ) {\r\nV_10 = F_50 ( V_27 -> V_35 ) ;\r\nV_26 -> V_30 = V_49 ;\r\n}\r\nif ( ! V_48 || V_10 ) {\r\nstruct V_3 * V_18 = V_27 -> V_18 ;\r\nF_2 ( V_18 , false ) ;\r\nF_27 ( V_18 ) ;\r\nV_26 -> V_30 = V_50 ;\r\n}\r\nF_28 ( & V_26 -> V_29 ) ;\r\nF_51 ( V_27 -> V_35 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_52 ( struct V_38 * V_27 )\r\n{\r\nstruct V_25 * V_26 = F_31 ( V_27 ) ;\r\nF_25 ( & V_26 -> V_29 ) ;\r\nif ( V_26 -> V_30 == V_50 ) {\r\nstruct V_3 * V_18 = V_27 -> V_18 ;\r\nF_27 ( V_18 ) ;\r\nF_2 ( V_18 , true ) ;\r\n} else {\r\nF_53 ( V_27 -> V_35 ) ;\r\n}\r\nV_26 -> V_30 = V_31 ;\r\nF_28 ( & V_26 -> V_29 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_54 ( struct V_38 * V_27 )\r\n{\r\nF_49 ( V_27 ) ;\r\nF_55 ( V_27 -> V_35 , V_27 ) ;\r\nF_46 ( F_31 ( V_27 ) ) ;\r\n}\r\nstatic int T_1 F_56 ( void )\r\n{\r\nreturn F_57 ( & V_51 ) ;\r\n}
