

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
b0b08bdbcff20f45d58123884b9aacd2  /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/BFS
Running md5sum using "md5sum /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/BFS > _cuobjdump_complete_output_WhZ4r6"
Parsing file _cuobjdump_complete_output_WhZ4r6
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403870, fat_cubin_handle = 1
GPGPU-Sim PTX: Warning %temp1 was declared previous at _1.ptx:58 skipping new declaration
GPGPU-Sim PTX: Warning %temp2 was declared previous at _1.ptx:59 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:52) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:65) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:85) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (_1.ptx:107) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:123) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (_1.ptx:129) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_M6gZrE"
Running: cat _ptx_M6gZrE | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4IcUrc
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4IcUrc --output-file  /dev/null 2> _ptx_M6gZrEinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_M6gZrE _ptx2_4IcUrc _ptx_M6gZrEinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x403870 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:02 / Sun Jun  5 01:57:55 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(23,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(59,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(33,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 365920 (ipc=365.9) sim_rate=91480 (inst/sec) elapsed = 0:0:00:04 / Sun Jun  5 01:57:57 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(56,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(86,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(81,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 598788 (ipc=399.2) sim_rate=99798 (inst/sec) elapsed = 0:0:00:06 / Sun Jun  5 01:57:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1542,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1542,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1542,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1543,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1544,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1545,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1546,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1547,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1547,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1548,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1548,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1548,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1549,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1550,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1550,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1551,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1554,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1554,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1555,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1556,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1559,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1559,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1559,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1560,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1560,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1560,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1560,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1560,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1560,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1561,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1561,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1562,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1562,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1562,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1563,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1563,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1564,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1565,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1566,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1566,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1566,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1566,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1566,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1567,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1568,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1569,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1570,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1570,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1571,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1571,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1572,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1572,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1572,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1573,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1573,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1573,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1574,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1574,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1575,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1575,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1578,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1578,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1578,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1578,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1579,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1580,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1580,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1580,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1581,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1581,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1582,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1582,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1584,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1584,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1585,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1586,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1590,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1590,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1590,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1590,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1591,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1591,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1592,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1592,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1592,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1592,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1593,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1593,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1593,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1594,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1594,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1594,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1596,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1596,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1597,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1597,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1597,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1597,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1598,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1598,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1599,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1600,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1600,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1601,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1602,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1602,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1602,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1602,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1602,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1603,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1603,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1603,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1604,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1604,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1605,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1605,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1606,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1607,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1608,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1608,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1608,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1608,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1608,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1609,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1610,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1611,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1612,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1612,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1613,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1613,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1614,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1614,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1614,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1614,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1614,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1615,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1615,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1615,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1616,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1616,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1616,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1617,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1617,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1617,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1618,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1619,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1620,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1620,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1620,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1620,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1620,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1621,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1622,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1623,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1624,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1625,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1626,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1626,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1626,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1626,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1627,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1628,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1628,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1629,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1629,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1630,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1633,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1634,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1635,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1636,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1639,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1640,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1643,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1643,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1644,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1645,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1653,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1654,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(144,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(136,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(152,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 934958 (ipc=467.5) sim_rate=103884 (inst/sec) elapsed = 0:0:00:09 / Sun Jun  5 01:58:02 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(154,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2015,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2016,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2030,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2031,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2032,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2033,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2046,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2047,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2051,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2052,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2053,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2054,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2060,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2061,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2066,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2067,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2085,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2086,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2089,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2090,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2090,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2091,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2091,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2092,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2110,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2110,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2111,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2111,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2116,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2117,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2117,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2118,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2118,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2118,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2119,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2119,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2120,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2121,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(111,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2123,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2124,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2133,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2134,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2138,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2139,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2148,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2149,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2151,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2152,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2159,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2160,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2162,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2163,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2163,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2164,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2175,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2175,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2176,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2176,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2182,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2183,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2185,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2186,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2188,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2189,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2198,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2199,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2199,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2200,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2202,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2203,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2220,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2221,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2226,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2227,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2228,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2229,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(189,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2234,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2235,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2237,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2238,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2241,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2242,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2252,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2253,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2263,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2264,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2269,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2270,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2270,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2271,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2272,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2273,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2298,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2299,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2299,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2306,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2307,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2307,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2308,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2308,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2309,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2310,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2311,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2334,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2335,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2338,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2339,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(145,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2340,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2341,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2342,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2343,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2344,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2345,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2363,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2364,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2374,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2375,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2384,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2385,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2428,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2429,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2435,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2436,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2436,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2437,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2441,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2442,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2447,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(174,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2463,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2464,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2469,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2470,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2475,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2476,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2492,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(2493,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 1387891 (ipc=555.2) sim_rate=106760 (inst/sec) elapsed = 0:0:00:13 / Sun Jun  5 01:58:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2504,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(2505,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2509,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2510,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2526,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2527,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2527,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2528,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2552,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2553,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(216,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2589,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2590,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2590,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2591,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2592,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2619,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2619,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2624,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2633,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2638,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2642,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2647,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2653,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2658,0), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(239,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2669,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2669,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2674,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2679,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2709,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2710,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2724,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2725,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2735,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2738,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2742,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2742,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2751,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2760,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2765,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2766,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2776,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2777,0), 4 CTAs running
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(232,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2797,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2798,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2807,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2810,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2810,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2813,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2817,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2828,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2831,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2833,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2834,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2865,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2869,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2875,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2876,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2891,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2891,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2908,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2910,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2913,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2921,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2924,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2927,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2930,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2934,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2940,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2950,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2954,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2959,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2959,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2979,0), 2 CTAs running
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(245,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2986,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2990,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2991,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2991,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1734965 (ipc=578.3) sim_rate=115664 (inst/sec) elapsed = 0:0:00:15 / Sun Jun  5 01:58:08 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3004,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3004,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3005,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3009,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3014,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3019,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3022,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3032,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3042,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3044,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3046,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3056,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3057,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3064,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3069,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3071,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3076,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3081,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3082,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3085,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3092,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3096,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3103,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3112,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3120,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3162,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1769496 (ipc=505.6) sim_rate=110593 (inst/sec) elapsed = 0:0:00:16 / Sun Jun  5 01:58:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6109,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6110
gpu_sim_insn = 1769667
gpu_ipc =     289.6345
gpu_tot_sim_cycle = 6110
gpu_tot_sim_insn = 1769667
gpu_tot_ipc =     289.6345
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 326
gpu_stall_icnt2sh    = 552
gpu_total_sim_rate=110604

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32270
	L1I_total_cache_misses = 1441
	L1I_total_cache_miss_rate = 0.0447
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[1]: Access = 204, Miss = 69, Miss_rate = 0.338, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 97, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 547
	L1D_total_cache_miss_rate = 0.2585
	L1D_total_cache_pending_hits = 1465
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30829
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1441
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 56, 56, 56, 56, 56, 56, 56, 56, 84, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 1841600
gpgpu_n_tot_w_icount = 57550
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10985	W0_Idle:16835	W0_Scoreboard:13260	W1:206	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:57344
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 70 
maxdqlatency = 0 
maxmflatency = 347 
averagemflatency = 267 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6109 
mrq_lat_table:409 	24 	24 	32 	22 	36 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	600 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	382 	117 	39 	0 	0 	0 	0 	2 	8 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        20        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2171         0      6091         0         0         0         0         0         0         0      1216      1201      1990      2032         0         0 
dram[1]:      1487         0         0         0         0         0         0         0         0         0      1204      1172      2141      2135         0      4179 
dram[2]:      1460         0         0      3300         0      1804         0         0         0      4504      1251      1197      2001      1490         0         0 
dram[3]:         0         0         0      5293         0      4897         0         0         0         0      1207      1210      1994      2007         0         0 
dram[4]:         0      4100         0         0         0      5688         0         0         0         0      1165      2491      2026      2051      3379         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0      1225      1207      2057      2019      5766         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:  1.000000      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  6.250000 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 549/45 = 12.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         1         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 539
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1048    none         125    none      none      none      none      none      none      none         268       287       273       260    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         281       273       259       260    none         261
dram[2]:          0    none      none         126    none         268    none      none      none         126       278       283       259       248    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         281       301       273       261    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         313       277       260       260       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         288       294       260       261       268    none  
maximum mf latency per bank:
dram[0]:        292         0       251         0         0         0         0         0         0         0       286       321       273       277         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       299       306       269       272         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       320       328       271       273         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       306       322       278       279         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       311       330       272       267       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       341       347       268       281       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f85ac2f8080 :  mf: uid= 58196, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6107), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7869 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04539
n_activity=1072 dram_eff=0.3414
bk0: 8a 7960i bk1: 0a 8059i bk2: 2a 8041i bk3: 0a 8062i bk4: 0a 8062i bk5: 0a 8062i bk6: 0a 8065i bk7: 0a 8065i bk8: 0a 8067i bk9: 0a 8067i bk10: 40a 7949i bk11: 44a 7860i bk12: 44a 7954i bk13: 44a 7928i bk14: 0a 8062i bk15: 0a 8062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0758929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7872 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04613
n_activity=1073 dram_eff=0.3467
bk0: 4a 8039i bk1: 0a 8062i bk2: 0a 8063i bk3: 0a 8063i bk4: 0a 8063i bk5: 0a 8063i bk6: 0a 8063i bk7: 0a 8064i bk8: 0a 8065i bk9: 0a 8066i bk10: 40a 7956i bk11: 44a 7875i bk12: 48a 7951i bk13: 44a 7942i bk14: 0a 8062i bk15: 6a 8039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0124008
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7875 n_act=8 n_pre=0 n_req=92 n_rd=178 n_write=3 bw_util=0.04489
n_activity=1092 dram_eff=0.3315
bk0: 2a 8045i bk1: 0a 8064i bk2: 0a 8065i bk3: 2a 8042i bk4: 0a 8064i bk5: 2a 8048i bk6: 0a 8064i bk7: 0a 8066i bk8: 0a 8066i bk9: 2a 8044i bk10: 40a 7941i bk11: 44a 7855i bk12: 44a 7958i bk13: 42a 7930i bk14: 0a 8061i bk15: 0a 8061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.093998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7884 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04315
n_activity=928 dram_eff=0.375
bk0: 0a 8065i bk1: 0a 8066i bk2: 0a 8066i bk3: 2a 8043i bk4: 0a 8064i bk5: 2a 8042i bk6: 0a 8063i bk7: 0a 8063i bk8: 0a 8064i bk9: 0a 8064i bk10: 40a 7951i bk11: 44a 7861i bk12: 44a 7950i bk13: 40a 7943i bk14: 0a 8063i bk15: 0a 8063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0823413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7859 n_act=11 n_pre=4 n_req=97 n_rd=186 n_write=4 bw_util=0.04712
n_activity=1228 dram_eff=0.3094
bk0: 0a 8062i bk1: 2a 8042i bk2: 0a 8063i bk3: 0a 8063i bk4: 0a 8063i bk5: 2a 8042i bk6: 0a 8066i bk7: 0a 8068i bk8: 0a 8069i bk9: 0a 8069i bk10: 48a 7855i bk11: 46a 7830i bk12: 44a 7946i bk13: 40a 7954i bk14: 4a 8038i bk15: 0a 8059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0656002
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7885 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04315
n_activity=921 dram_eff=0.3779
bk0: 0a 8060i bk1: 0a 8062i bk2: 0a 8063i bk3: 0a 8063i bk4: 0a 8063i bk5: 0a 8063i bk6: 0a 8064i bk7: 0a 8065i bk8: 0a 8067i bk9: 0a 8068i bk10: 44a 7934i bk11: 44a 7852i bk12: 44a 7955i bk13: 40a 7933i bk14: 2a 8045i bk15: 0a 8060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91, Miss = 47, Miss_rate = 0.516, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 47, Miss = 46, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 57, Miss = 43, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 83
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 611
L2_total_cache_misses = 539
L2_total_cache_miss_rate = 0.8822
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2921
icnt_total_pkts_simt_to_mem=637
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4223
	minimum = 6
	maximum = 44
Network latency average = 9.62193
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 8.27375
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00740741
	minimum = 0.00621931 (at node 0)
	maximum = 0.0148936 (at node 15)
Accepted packet rate average = 0.00740741
	minimum = 0.00621931 (at node 0)
	maximum = 0.0148936 (at node 15)
Injected flit rate average = 0.0215676
	minimum = 0.00621931 (at node 0)
	maximum = 0.0675941 (at node 15)
Accepted flit rate average= 0.0215676
	minimum = 0.00687398 (at node 26)
	maximum = 0.0456628 (at node 1)
Injected packet length average = 2.91162
Accepted packet length average = 2.91162
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4223 (1 samples)
	minimum = 6 (1 samples)
	maximum = 44 (1 samples)
Network latency average = 9.62193 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 8.27375 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00740741 (1 samples)
	minimum = 0.00621931 (1 samples)
	maximum = 0.0148936 (1 samples)
Accepted packet rate average = 0.00740741 (1 samples)
	minimum = 0.00621931 (1 samples)
	maximum = 0.0148936 (1 samples)
Injected flit rate average = 0.0215676 (1 samples)
	minimum = 0.00621931 (1 samples)
	maximum = 0.0675941 (1 samples)
Accepted flit rate average = 0.0215676 (1 samples)
	minimum = 0.00687398 (1 samples)
	maximum = 0.0456628 (1 samples)
Injected packet size average = 2.91162 (1 samples)
Accepted packet size average = 2.91162 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 110604 (inst/sec)
gpgpu_simulation_rate = 381 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403870 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6110)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(32,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (369,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(370,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (372,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(373,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (375,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (375,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(376,6110)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(376,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (378,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(379,6110)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (379,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (379,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(380,6110)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(380,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (381,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(382,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (384,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (384,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(385,6110)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(385,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (387,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(388,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (388,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(389,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,6110)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (442,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (442,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(443,6110)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(443,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (443,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(444,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (444,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(445,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (445,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (445,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (445,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (445,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(446,6110)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(446,6110)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(446,6110)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(446,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (449,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (449,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (449,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(450,6110)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(450,6110)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(450,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (451,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (451,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(452,6110)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(452,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (453,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(454,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (457,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(458,6110)
GPGPU-Sim uArch: cycles simulated: 6610  inst.: 2172067 (ipc=804.8) sim_rate=108603 (inst/sec) elapsed = 0:0:00:20 / Sun Jun  5 01:58:13 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(54,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (562,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(563,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (565,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(566,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (605,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (605,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(606,6110)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(606,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (607,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (607,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(608,6110)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(608,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (608,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (608,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(609,6110)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(609,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (615,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (615,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(616,6110)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(616,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (623,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (623,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(624,6110)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(624,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (629,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(630,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (636,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(637,6110)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(119,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (690,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(691,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (733,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (733,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(734,6110)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(734,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (734,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(735,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (736,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(737,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (742,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(743,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (747,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(748,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (752,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(753,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (756,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(757,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (759,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(760,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (760,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(761,6110)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(106,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (764,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (764,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(765,6110)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(765,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (779,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(780,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (798,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(799,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (801,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(802,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (813,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(814,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (822,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(823,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (826,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(827,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (831,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(832,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (841,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(842,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (846,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(847,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (853,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (853,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(854,6110)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(854,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (857,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(858,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (866,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (866,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(867,6110)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(867,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (868,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(869,6110)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(120,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (876,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(877,6110)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(127,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (988,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(989,6110)
GPGPU-Sim uArch: cycles simulated: 7110  inst.: 2615901 (ipc=846.2) sim_rate=108995 (inst/sec) elapsed = 0:0:00:24 / Sun Jun  5 01:58:17 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1002,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1003,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1012,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1013,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1024,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1025,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1030,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1031,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1034,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1035,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1038,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1039,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1044,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1045,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1050,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1051,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1062,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1063,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1063,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1064,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1066,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1067,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1075,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1076,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1077,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1078,6110)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(141,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1101,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1102,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1105,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1106,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1155,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1156,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1167,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1168,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1169,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1170,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1175,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1175,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1176,6110)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1176,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1176,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1177,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1184,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1185,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1190,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1191,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1193,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1194,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1196,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1196,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1197,6110)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1197,6110)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(133,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1201,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1202,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1204,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1205,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1205,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1206,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1220,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1221,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1234,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1235,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1237,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1238,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1246,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1247,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1247,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1248,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1250,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1251,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1255,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1256,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1259,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1260,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1266,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1267,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1268,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1269,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1280,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1298,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1299,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1305,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1306,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1309,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,6110)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(141,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1330,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1347,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1348,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1364,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1365,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1368,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1369,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1376,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1377,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1380,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1381,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1385,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1386,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1386,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1387,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1394,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1395,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1401,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1402,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1416,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1417,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1420,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1420,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1421,6110)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1421,6110)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(168,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1435,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1436,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1447,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1448,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1468,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1469,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1475,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1476,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1481,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1482,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1497,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1498,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1498,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1498,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1499,6110)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1499,6110)
GPGPU-Sim uArch: cycles simulated: 7610  inst.: 3047681 (ipc=852.0) sim_rate=112877 (inst/sec) elapsed = 0:0:00:27 / Sun Jun  5 01:58:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1510,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1511,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1528,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1529,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1536,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1537,6110)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(224,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1541,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1542,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1548,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1549,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1558,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1559,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1562,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1563,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1576,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1577,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1586,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1587,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1594,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1595,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1606,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1607,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1628,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1629,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1634,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1635,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1642,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1643,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1650,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1650,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1651,6110)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1651,6110)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(220,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1652,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1653,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1655,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1656,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1662,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1663,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1663,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1664,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1667,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1668,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1669,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1670,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1676,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1677,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1685,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1686,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1690,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1691,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1698,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1699,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1706,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1707,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1707,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1708,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1719,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1733,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1735,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1748,6110), 5 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(231,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1766,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1783,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1785,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1785,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1786,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1800,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1803,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1813,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1821,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1824,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1825,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1826,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1836,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1839,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1850,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1852,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1855,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1860,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1862,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1873,6110), 5 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(254,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1888,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1895,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1900,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1905,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1908,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1908,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1915,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1916,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1917,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1919,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1920,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1921,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1921,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1941,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1957,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1962,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1962,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1963,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1967,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1969,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1970,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1970,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1973,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1982,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1987,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1990,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1995,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1997,6110), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 8110  inst.: 3455934 (ipc=843.1) sim_rate=111481 (inst/sec) elapsed = 0:0:00:31 / Sun Jun  5 01:58:24 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(223,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2027,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2050,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2053,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2059,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2059,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2064,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2064,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2065,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2070,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2072,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2073,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2074,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2079,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2085,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2096,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2109,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2145,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2157,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2158,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2159,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2161,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2162,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2164,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2166,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2176,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2182,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2187,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2190,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2195,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2282,6110), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 8610  inst.: 3539128 (ipc=707.8) sim_rate=110597 (inst/sec) elapsed = 0:0:00:32 / Sun Jun  5 01:58:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3426,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4035,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4447,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 10610  inst.: 3539981 (ipc=393.4) sim_rate=107272 (inst/sec) elapsed = 0:0:00:33 / Sun Jun  5 01:58:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4666,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5328,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6175,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6372,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6691,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6692
gpu_sim_insn = 1770792
gpu_ipc =     264.6133
gpu_tot_sim_cycle = 12802
gpu_tot_sim_insn = 3540459
gpu_tot_ipc =     276.5551
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 326
gpu_stall_icnt2sh    = 553
gpu_total_sim_rate=107286

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 63748
	L1I_total_cache_misses = 1455
	L1I_total_cache_miss_rate = 0.0228
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 150, Reservation_fails = 0
	L1D_cache_core[1]: Access = 396, Miss = 129, Miss_rate = 0.326, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[2]: Access = 312, Miss = 88, Miss_rate = 0.282, Pending_hits = 154, Reservation_fails = 0
	L1D_cache_core[3]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 152, Reservation_fails = 0
	L1D_cache_core[4]: Access = 280, Miss = 66, Miss_rate = 0.236, Pending_hits = 163, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 148, Reservation_fails = 0
	L1D_cache_core[6]: Access = 344, Miss = 100, Miss_rate = 0.291, Pending_hits = 151, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 154, Reservation_fails = 0
	L1D_cache_core[9]: Access = 304, Miss = 86, Miss_rate = 0.283, Pending_hits = 151, Reservation_fails = 0
	L1D_cache_core[10]: Access = 328, Miss = 96, Miss_rate = 0.293, Pending_hits = 154, Reservation_fails = 0
	L1D_cache_core[11]: Access = 360, Miss = 113, Miss_rate = 0.314, Pending_hits = 159, Reservation_fails = 0
	L1D_cache_core[12]: Access = 328, Miss = 95, Miss_rate = 0.290, Pending_hits = 159, Reservation_fails = 0
	L1D_cache_core[13]: Access = 328, Miss = 91, Miss_rate = 0.277, Pending_hits = 139, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 156, Reservation_fails = 0
	L1D_total_cache_accesses = 4612
	L1D_total_cache_misses = 1262
	L1D_total_cache_miss_rate = 0.2736
	L1D_total_cache_pending_hits = 2313
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28192
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 169
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 62293
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1455
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 
gpgpu_n_tot_thrd_icount = 3721152
gpgpu_n_tot_w_icount = 116286
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131402
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13997	W0_Idle:44158	W0_Scoreboard:36715	W1:1598	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:114688
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 70 
maxdqlatency = 0 
maxmflatency = 347 
averagemflatency = 206 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12801 
mrq_lat_table:533 	24 	44 	43 	22 	36 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1344 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	933 	136 	39 	0 	0 	0 	0 	2 	8 	31 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         4         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      2171      3476      6091      3888         0         0         0      5594      2631      3865      2953      3286      1990      2032      1447      3766 
dram[1]:      1487         0         0         0      4540      3606         0      2893      1093         0      2006      1172      2141      2135      2769      4179 
dram[2]:      1460      5275      4260      3300         0      3411         0      6157         0      4504      1251      1197      2001      2721      2604      4215 
dram[3]:      1776      3688      2663      5293         0      4897      3013      3081      4882      5279      1207      1210      1994      2007      2741      2751 
dram[4]:      4001      4100         0         0         0      5688      3076         0      5863      2685      1165      2491      2026      2051      3379      2360 
dram[5]:      1982      2672      1926      1809      3066      1162      4091      1457      4565      3857      1319      1207      2057      2019      5766      2407 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:  1.000000  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  5.200000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 704/107 = 6.579439
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         1         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 648
min_bank_accesses = 0!
chip skew: 114/104 = 1.10
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1048       126       160       125    none      none      none         126       176       124       379       429       452       404       261       263
dram[1]:          0    none      none      none         126       126    none         201       273    none         423       422       397       410       268       344
dram[2]:          0       126       126       160    none         176    none         125    none         152       421       446       372       413       411       268
dram[3]:        267       127       124       160    none         197       125       124       126       268       437       463       441       380       260       260
dram[4]:        126       197    none      none      none         160       124    none         176       125       706       392       390       403       295       309
dram[5]:        272       147       125       268       124       271       126       268       129       129       437       451       416       404       305       261
maximum mf latency per bank:
dram[0]:        292       252       251       251         0         0         0       252       268       252       286       321       273       277       268       268
dram[1]:          0         0         0         0       252       252         0       277       273         0       299       306       269       272       268       268
dram[2]:          0       252       252       252         0       268         0       251         0       277       320       328       277       277       268       268
dram[3]:        267       255       252       252         0       252       251       252       252       268       306       322       278       279       268       267
dram[4]:        252       252         0         0         0       252       252         0       268       251       311       330       272       267       268       268
dram[5]:        272       252       251       268       252       271       252       268       259       259       341       347       268       281       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16648 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02651
n_activity=1619 dram_eff=0.2767
bk0: 8a 16792i bk1: 2a 16869i bk2: 4a 16859i bk3: 2a 16874i bk4: 0a 16896i bk5: 0a 16897i bk6: 0a 16901i bk7: 2a 16878i bk8: 4a 16850i bk9: 4a 16861i bk10: 42a 16744i bk11: 46a 16654i bk12: 46a 16781i bk13: 44a 16761i bk14: 6a 16870i bk15: 4a 16872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0410132
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16666 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02533
n_activity=1489 dram_eff=0.2874
bk0: 4a 16873i bk1: 0a 16897i bk2: 0a 16898i bk3: 0a 16899i bk4: 2a 16877i bk5: 2a 16876i bk6: 0a 16897i bk7: 6a 16818i bk8: 2a 16877i bk9: 0a 16895i bk10: 42a 16752i bk11: 44a 16705i bk12: 50a 16778i bk13: 46a 16769i bk14: 2a 16878i bk15: 10a 16863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0089365
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16652 n_act=19 n_pre=6 n_req=116 n_rd=208 n_write=12 bw_util=0.02604
n_activity=1708 dram_eff=0.2576
bk0: 2a 16877i bk1: 2a 16875i bk2: 2a 16876i bk3: 4a 16860i bk4: 0a 16897i bk5: 4a 16848i bk6: 0a 16897i bk7: 2a 16877i bk8: 0a 16899i bk9: 12a 16770i bk10: 40a 16771i bk11: 44a 16687i bk12: 46a 16765i bk13: 46a 16706i bk14: 2a 16875i bk15: 2a 16875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0482334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16648 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02699
n_activity=1565 dram_eff=0.2914
bk0: 2a 16882i bk1: 2a 16872i bk2: 4a 16860i bk3: 4a 16859i bk4: 0a 16896i bk5: 2a 16875i bk6: 2a 16874i bk7: 4a 16842i bk8: 2a 16874i bk9: 2a 16881i bk10: 42a 16755i bk11: 44a 16693i bk12: 46a 16780i bk13: 44a 16721i bk14: 8a 16867i bk15: 10a 16863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0415458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8025ac00, atomic=0 1 entries : 0x7f85b6f82730 :  mf: uid=106552, sid06:w32, part=4, addr=0x8025ac60, load , size=32, unknown  status = IN_PARTITION_DRAM (12798), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16634 n_act=18 n_pre=6 n_req=125 n_rd=228 n_write=11 bw_util=0.02829
n_activity=1721 dram_eff=0.2777
bk0: 2a 16871i bk1: 2a 16874i bk2: 0a 16895i bk3: 0a 16897i bk4: 0a 16899i bk5: 4a 16863i bk6: 4a 16865i bk7: 0a 16902i bk8: 4a 16853i bk9: 2a 16878i bk10: 50a 16657i bk11: 48a 16644i bk12: 44a 16776i bk13: 46a 16773i bk14: 16a 16847i bk15: 6a 16868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0335563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16648 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02687
n_activity=1646 dram_eff=0.2758
bk0: 2a 16878i bk1: 6a 16845i bk2: 2a 16874i bk3: 2a 16878i bk4: 4a 16857i bk5: 2a 16879i bk6: 2a 16873i bk7: 2a 16879i bk8: 2a 16867i bk9: 2a 16874i bk10: 46a 16738i bk11: 44a 16683i bk12: 44a 16789i bk13: 42a 16764i bk14: 8a 16818i bk15: 8a 16865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0561046

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 55, Miss_rate = 0.372, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 114, Miss = 51, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 104, Miss = 54, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 46, Miss_rate = 0.465, Pending_hits = 3, Reservation_fails = 83
L2_cache_bank[5]: Access = 112, Miss = 58, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 106, Miss = 53, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 103, Miss = 56, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 103, Miss = 54, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1355
L2_total_cache_misses = 648
L2_total_cache_miss_rate = 0.4782
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=6001
icnt_total_pkts_simt_to_mem=1541
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.92473
	minimum = 6
	maximum = 18
Network latency average = 7.83132
	minimum = 6
	maximum = 17
Slowest packet = 2022
Flit latency average = 6.21461
	minimum = 6
	maximum = 13
Slowest flit = 5830
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00823537
	minimum = 0.00448296 (at node 4)
	maximum = 0.0158398 (at node 23)
Accepted packet rate average = 0.00823537
	minimum = 0.00448296 (at node 4)
	maximum = 0.0158398 (at node 23)
Injected flit rate average = 0.0220495
	minimum = 0.00448296 (at node 4)
	maximum = 0.0457262 (at node 23)
Accepted flit rate average= 0.0220495
	minimum = 0.00672445 (at node 19)
	maximum = 0.0421399 (at node 11)
Injected packet length average = 2.67742
Accepted packet length average = 2.67742
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.17349 (2 samples)
	minimum = 6 (2 samples)
	maximum = 31 (2 samples)
Network latency average = 8.72662 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Flit latency average = 7.24418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 23.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00782139 (2 samples)
	minimum = 0.00535114 (2 samples)
	maximum = 0.0153667 (2 samples)
Accepted packet rate average = 0.00782139 (2 samples)
	minimum = 0.00535114 (2 samples)
	maximum = 0.0153667 (2 samples)
Injected flit rate average = 0.0218086 (2 samples)
	minimum = 0.00535114 (2 samples)
	maximum = 0.0566602 (2 samples)
Accepted flit rate average = 0.0218086 (2 samples)
	minimum = 0.00679921 (2 samples)
	maximum = 0.0439014 (2 samples)
Injected packet size average = 2.78832 (2 samples)
Accepted packet size average = 2.78832 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 107286 (inst/sec)
gpgpu_simulation_rate = 387 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403870 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,12802)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(25,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(11,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(46,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (372,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (372,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(373,12802)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(373,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (375,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (375,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(376,12802)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(376,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (376,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (382,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (382,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(383,12802)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(383,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (384,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (384,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(385,12802)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(385,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (386,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(387,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (388,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(389,12802)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(58,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (433,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(434,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (436,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(437,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (438,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(439,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (442,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(443,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (445,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(446,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (446,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(447,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (449,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (449,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(450,12802)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(450,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (452,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(453,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (453,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(454,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (455,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(456,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (457,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(458,12802)
GPGPU-Sim uArch: cycles simulated: 13302  inst.: 3940913 (ipc=800.9) sim_rate=109469 (inst/sec) elapsed = 0:0:00:36 / Sun Jun  5 01:58:29 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(48,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (523,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(524,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (531,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(532,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (536,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(537,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (579,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(580,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (582,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(583,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (588,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(589,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (596,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(597,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (600,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(601,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (603,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(604,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (608,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(609,12802)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(57,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (616,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(617,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (617,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(618,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (619,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(620,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (621,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(622,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (674,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (674,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(675,12802)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(675,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (683,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(684,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (686,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(687,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (687,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(688,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (711,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(712,12802)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(117,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (740,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(741,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (746,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(747,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (759,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(760,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (770,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(771,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (777,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (777,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(778,12802)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(778,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (781,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(782,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (782,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(783,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (806,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(807,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (825,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(826,12802)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(82,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (835,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(836,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (841,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(842,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (845,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(846,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (852,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(853,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (854,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(855,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (869,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(870,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (875,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(876,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (887,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(888,12802)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(96,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (959,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(960,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (969,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(970,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (986,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(987,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (993,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(994,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (999,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (999,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1000,12802)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1000,12802)
GPGPU-Sim uArch: cycles simulated: 13802  inst.: 4380552 (ipc=840.1) sim_rate=112321 (inst/sec) elapsed = 0:0:00:39 / Sun Jun  5 01:58:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1000,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1001,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1001,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1002,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1005,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1006,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1010,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1011,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1017,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1018,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1018,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1019,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1024,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1025,12802)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(140,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1056,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1057,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1057,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1058,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1059,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1060,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1060,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1061,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1072,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1073,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1106,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1107,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1124,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1125,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1136,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1136,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1137,12802)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1137,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1152,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1153,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1154,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1155,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1158,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1159,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1161,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1161,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1162,12802)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1162,12802)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(173,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1169,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1170,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1191,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1192,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1207,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1208,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1215,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1216,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1223,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1224,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1226,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1227,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1228,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1245,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1248,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1249,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1259,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1260,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1264,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1278,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1279,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1281,12802)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(168,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1294,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1294,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1295,12802)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1295,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1308,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1309,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1335,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1336,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1343,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1344,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1347,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1348,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1348,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1349,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1365,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1366,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1370,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1371,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1371,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1372,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1386,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1387,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1395,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1396,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1397,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1398,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1400,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1401,12802)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(193,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1403,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1404,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1414,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1414,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1415,12802)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1415,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1425,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1426,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1444,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1445,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1445,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1446,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1459,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1460,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1461,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1462,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1476,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1477,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1479,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1480,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1484,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1485,12802)
GPGPU-Sim uArch: cycles simulated: 14302  inst.: 4801414 (ipc=840.6) sim_rate=114319 (inst/sec) elapsed = 0:0:00:42 / Sun Jun  5 01:58:35 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(182,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1521,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1522,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1524,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1525,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1528,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1529,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1530,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1531,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1548,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1549,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1556,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1557,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1562,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1563,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1567,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1568,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1587,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1588,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1607,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1608,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1610,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1611,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1614,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1615,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1631,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1632,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1632,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1633,12802)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(176,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1642,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1642,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1643,12802)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1643,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1686,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1687,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1687,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1688,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1702,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1703,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1704,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1705,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1715,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1716,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1734,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1735,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1745,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1746,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1753,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1754,12802)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(198,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1761,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1762,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1764,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1765,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1765,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1766,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1769,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1770,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1770,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1771,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1771,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1772,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1772,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1773,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1780,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1781,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1781,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1782,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1814,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1815,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1819,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1820,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1844,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1845,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1849,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1850,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1851,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1852,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1863,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1864,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1866,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1867,12802), 5 CTAs running
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(233,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1875,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1875,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1879,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1907,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1908,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1924,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1944,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1959,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1980,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1990,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1993,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1994,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1996,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1998,12802), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 14802  inst.: 5196752 (ipc=828.1) sim_rate=115483 (inst/sec) elapsed = 0:0:00:45 / Sun Jun  5 01:58:38 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(251,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2008,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2018,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2018,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2042,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2047,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2066,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2078,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2083,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2090,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2101,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2104,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2109,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2113,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2123,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2136,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2173,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2181,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2184,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2189,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2202,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2202,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2202,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2219,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2246,12802), 3 CTAs running
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(253,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2289,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2291,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2301,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2404,12802), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 15302  inst.: 5309996 (ipc=707.8) sim_rate=115434 (inst/sec) elapsed = 0:0:00:46 / Sun Jun  5 01:58:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2750,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2934,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2967,12802), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 15802  inst.: 5311157 (ipc=590.2) sim_rate=113003 (inst/sec) elapsed = 0:0:00:47 / Sun Jun  5 01:58:40 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3439,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3481,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3688,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3962,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3995,12802), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16802  inst.: 5314354 (ipc=443.5) sim_rate=110715 (inst/sec) elapsed = 0:0:00:48 / Sun Jun  5 01:58:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4084,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4087,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4093,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4147,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4203,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4209,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4396,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4449,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4536,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4576,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4650,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4819,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4870,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4895,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4907,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4912,12802), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 17802  inst.: 5316705 (ipc=355.2) sim_rate=108504 (inst/sec) elapsed = 0:0:00:49 / Sun Jun  5 01:58:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5029,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5187,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5338,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5347,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5369,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5382,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5550,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5579,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5591,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5757,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5758,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5791,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5825,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5838,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 18802  inst.: 5318001 (ipc=296.3) sim_rate=106360 (inst/sec) elapsed = 0:0:00:50 / Sun Jun  5 01:58:43 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6260,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6348,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6416,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6598,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6856,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7334,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7679,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7706,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7707
gpu_sim_insn = 1778232
gpu_ipc =     230.7295
gpu_tot_sim_cycle = 20509
gpu_tot_sim_insn = 5318691
gpu_tot_ipc =     259.3345
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 326
gpu_stall_icnt2sh    = 575
gpu_total_sim_rate=104288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 99319
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 720, Miss = 263, Miss_rate = 0.365, Pending_hits = 212, Reservation_fails = 0
	L1D_cache_core[1]: Access = 692, Miss = 242, Miss_rate = 0.350, Pending_hits = 221, Reservation_fails = 0
	L1D_cache_core[2]: Access = 536, Miss = 166, Miss_rate = 0.310, Pending_hits = 214, Reservation_fails = 0
	L1D_cache_core[3]: Access = 560, Miss = 180, Miss_rate = 0.321, Pending_hits = 215, Reservation_fails = 0
	L1D_cache_core[4]: Access = 520, Miss = 146, Miss_rate = 0.281, Pending_hits = 213, Reservation_fails = 0
	L1D_cache_core[5]: Access = 600, Miss = 189, Miss_rate = 0.315, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[6]: Access = 616, Miss = 199, Miss_rate = 0.323, Pending_hits = 221, Reservation_fails = 0
	L1D_cache_core[7]: Access = 592, Miss = 194, Miss_rate = 0.328, Pending_hits = 207, Reservation_fails = 0
	L1D_cache_core[8]: Access = 616, Miss = 205, Miss_rate = 0.333, Pending_hits = 205, Reservation_fails = 0
	L1D_cache_core[9]: Access = 696, Miss = 242, Miss_rate = 0.348, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 672, Miss = 226, Miss_rate = 0.336, Pending_hits = 214, Reservation_fails = 0
	L1D_cache_core[11]: Access = 584, Miss = 184, Miss_rate = 0.315, Pending_hits = 222, Reservation_fails = 0
	L1D_cache_core[12]: Access = 864, Miss = 327, Miss_rate = 0.378, Pending_hits = 212, Reservation_fails = 0
	L1D_cache_core[13]: Access = 584, Miss = 183, Miss_rate = 0.313, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 760, Miss = 265, Miss_rate = 0.349, Pending_hits = 217, Reservation_fails = 0
	L1D_total_cache_accesses = 9612
	L1D_total_cache_misses = 3211
	L1D_total_cache_miss_rate = 0.3341
	L1D_total_cache_pending_hits = 3203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0112
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2086
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42528
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1125
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 97846
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
308, 308, 308, 466, 308, 308, 308, 308, 196, 196, 196, 196, 196, 196, 196, 298, 196, 370, 196, 196, 196, 196, 196, 196, 224, 224, 224, 224, 224, 542, 224, 224, 196, 274, 196, 196, 196, 196, 196, 196, 402, 252, 252, 252, 252, 252, 252, 252, 
gpgpu_n_tot_thrd_icount = 5845376
gpgpu_n_tot_w_icount = 182668
gpgpu_n_stall_shd_mem = 3456
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2086
gpgpu_n_mem_write_global = 1242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198849
gpgpu_n_store_insn = 1251
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17154	W0_Idle:80762	W0_Scoreboard:111720	W1:10440	W2:196	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:172032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16688 {8:2086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49680 {40:1242,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 283696 {136:2086,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9936 {8:1242,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 70 
maxdqlatency = 0 
maxmflatency = 347 
averagemflatency = 188 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 20508 
mrq_lat_table:1307 	33 	57 	102 	49 	38 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2341 	1002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3387 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1876 	186 	39 	0 	0 	0 	0 	2 	8 	31 	595 	606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         2         0         1         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         9 
dram[2]:         1         0         2         4         1         2         0         2         0         6        20        22        22        22         0         0 
dram[3]:         8         0         4         4         1         2         0         4         2         1        20        22         0        20         0         9 
dram[4]:         0         6         0         1         1         4         0         1         4         0        20        22        22        23        11         3 
dram[5]:         2         6         2         2         4         1         2         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      2171      3476      6091      3888      2859      2760      2265      5594      2631      3865      2953      3286      1990      2032      1447      3766 
dram[1]:      2722      3810      1703      4341      4540      3606      2522      2893      1093      4046      2006      2515      2141      2135      2769      4179 
dram[2]:      1460      5275      4260      3300      2381      3411      2738      6157      2854      4504      2568      1197      2837      2721      2604      4215 
dram[3]:      1882      3688      2663      5293      2242      4897      3013      3081      4882      5279      2210      1273      1994      2115      2741      2751 
dram[4]:      4001      4100      3725      1822      1449      5688      3076      1574      5863      2685      1165      4381      2026      2051      3379      2360 
dram[5]:      1982      2672      1926      1809      3066      1457      4091      1486      4565      3857      1319      1207      2057      2522      5766      2407 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  1.600000 12.000000  5.500000  5.500000  3.333333  7.000000  5.333333 13.000000  6.400000 27.000000 26.000000 19.000000  7.000000 
dram[1]:  3.000000  6.000000  4.500000  2.000000 15.000000 12.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 14.000000  5.333333 
dram[2]:  2.666667  8.000000  4.333333  4.666667  1.500000  3.250000  6.000000  2.600000 14.000000  3.857143 12.000000 11.500000  7.000000  9.000000 14.000000 16.000000 
dram[3]:  2.500000  8.000000  3.000000  3.000000  2.500000  2.333333  8.000000  3.666667  3.400000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000  5.000000 
dram[4]: 14.000000  2.500000  4.000000  4.666667  3.750000  3.600000 14.000000  6.500000  2.250000 12.000000  4.500000  7.250000  4.833333  9.000000  6.666667  6.666667 
dram[5]:  7.000000  4.500000  5.000000  1.833333  3.500000  4.500000  4.000000  6.666667 14.000000  3.000000  9.666667 22.000000 13.000000  8.666667  5.666667  6.333333 
average row locality = 1588/273 = 5.816850
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         6         6         6         7         8        23        28        27        26        19        21 
dram[1]:         6         3         5         1         7         6         5        16        10         7        25        25        32        28        14        16 
dram[2]:         5         4         7         8         2         8         3         8         7        16        22        23        28        26        14        16 
dram[3]:         9         4         5         5         3         4         4         6        11        10        25        25        27        30        15        15 
dram[4]:         7         6         2         8         9        10         7         7         6         6        26        26        29        27        20        20 
dram[5]:         8        10        11         8         8         5         7        11         7         5        26        22        26        26        17        19 
total reads: 1245
bank skew: 32/1 = 32.00
chip skew: 216/197 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         5         4         7         8         3         4         0         0         0         0 
dram[1]:         3         3         4         1         8         6         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         6         1         5         3         5         7        11         2         0         0         1         0         0 
dram[3]:         6         4         4         4         2         3         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         7         6         3         6         1         3         0         0         0         0 
dram[5]:         6         8         9         3         6         4         5         9         7         4         3         0         0         0         0         0 
total reads: 343
min_bank_accesses = 0!
chip skew: 64/48 = 1.33
average mf latency per bank:
dram[0]:        408       148       169       184       123       152       155       171       155       170       515       563       682       617       366       323
dram[1]:        114       123       157       125       163       135       126       188       188       124       519       580       601       552       320       459
dram[2]:        129       160       148       188       176       170       124       171       135       189       544       679       577       607       331       340
dram[3]:        173       143       174       174       212       168       144       204       178       139       553       628       635       528       374       318
dram[4]:        144       185       125       157       156       166       145       135       208       159      2581       527       540       604       461       369
dram[5]:        145       197       161       194       178       141       185       139       134       175       569       651       558       597       429       315
maximum mf latency per bank:
dram[0]:        292       277       287       284       254       270       294       284       268       278       286       321       273       277       268       284
dram[1]:        277       251       268       251       277       252       267       290       281       257       299       306       277       277       268       281
dram[2]:        277       252       283       286       268       277       252       277       264       277       320       328       286       277       268       268
dram[3]:        281       255       277       277       268       277       271       277       282       268       306       322       278       279       268       278
dram[4]:        252       277       253       286       280       277       257       268       283       251       311       330       281       281       279       282
dram[5]:        272       280       277       278       280       271       277       280       259       277       341       347       287       286       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27069 n_nop=26513 n_act=43 n_pre=27 n_req=274 n_rd=424 n_write=62 bw_util=0.03591
n_activity=4036 dram_eff=0.2408
bk0: 18a 26877i bk1: 14a 26925i bk2: 16a 26861i bk3: 10a 26918i bk4: 12a 26956i bk5: 12a 26913i bk6: 12a 26928i bk7: 12a 26937i bk8: 14a 26912i bk9: 16a 26878i bk10: 46a 26884i bk11: 56a 26685i bk12: 54a 26928i bk13: 52a 26918i bk14: 38a 26950i bk15: 42a 26903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0408216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27069 n_nop=26535 n_act=41 n_pre=25 n_req=262 n_rd=412 n_write=56 bw_util=0.03458
n_activity=3911 dram_eff=0.2393
bk0: 12a 26949i bk1: 6a 27013i bk2: 10a 26961i bk3: 2a 27045i bk4: 14a 26910i bk5: 12a 26974i bk6: 10a 26976i bk7: 32a 26691i bk8: 20a 26868i bk9: 14a 26932i bk10: 50a 26826i bk11: 50a 26783i bk12: 64a 26869i bk13: 56a 26868i bk14: 28a 26996i bk15: 32a 26942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0200598
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7f85b6d7fec0 :  mf: uid=161746, sid04:w41, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (20506), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27069 n_nop=26551 n_act=43 n_pre=27 n_req=251 n_rd=394 n_write=54 bw_util=0.0331
n_activity=3884 dram_eff=0.2307
bk0: 10a 26961i bk1: 8a 27009i bk2: 14a 26919i bk3: 16a 26905i bk4: 4a 27018i bk5: 16a 26903i bk6: 6a 27015i bk7: 16a 26865i bk8: 14a 26897i bk9: 32a 26730i bk10: 44a 26886i bk11: 46a 26825i bk12: 56a 26853i bk13: 52a 26860i bk14: 28a 26987i bk15: 32a 26991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0387528
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27069 n_nop=26545 n_act=48 n_pre=32 n_req=246 n_rd=396 n_write=48 bw_util=0.03281
n_activity=3801 dram_eff=0.2336
bk0: 18a 26841i bk1: 8a 26975i bk2: 10a 26942i bk3: 10a 26954i bk4: 6a 26984i bk5: 8a 26968i bk6: 8a 26973i bk7: 12a 26914i bk8: 22a 26842i bk9: 20a 26886i bk10: 50a 26857i bk11: 50a 26772i bk12: 54a 26925i bk13: 60a 26786i bk14: 30a 26964i bk15: 30a 26944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0362407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27069 n_nop=26492 n_act=51 n_pre=35 n_req=275 n_rd=432 n_write=59 bw_util=0.03628
n_activity=4403 dram_eff=0.223
bk0: 14a 26940i bk1: 12a 26923i bk2: 4a 27035i bk3: 16a 26890i bk4: 18a 26856i bk5: 20a 26847i bk6: 14a 26927i bk7: 14a 26942i bk8: 12a 26922i bk9: 12a 26964i bk10: 52a 26800i bk11: 52a 26755i bk12: 58a 26797i bk13: 54a 26874i bk14: 40a 26917i bk15: 40a 26905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.029628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27069 n_nop=26495 n_act=47 n_pre=31 n_req=280 n_rd=432 n_write=64 bw_util=0.03665
n_activity=4196 dram_eff=0.2364
bk0: 16a 26932i bk1: 20a 26857i bk2: 22a 26836i bk3: 16a 26864i bk4: 16a 26866i bk5: 10a 26963i bk6: 14a 26924i bk7: 22a 26843i bk8: 14a 26925i bk9: 10a 26944i bk10: 52a 26840i bk11: 44a 26853i bk12: 52a 26909i bk13: 52a 26846i bk14: 34a 26939i bk15: 38a 26900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471019

========= L2 cache stats =========
L2_cache_bank[0]: Access = 299, Miss = 105, Miss_rate = 0.351, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 260, Miss = 107, Miss_rate = 0.412, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 279, Miss = 104, Miss_rate = 0.373, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 242, Miss = 102, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 222, Miss = 88, Miss_rate = 0.396, Pending_hits = 3, Reservation_fails = 83
L2_cache_bank[5]: Access = 264, Miss = 109, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 242, Miss = 99, Miss_rate = 0.409, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 230, Miss = 99, Miss_rate = 0.430, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 633, Miss = 106, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 254, Miss = 110, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 255, Miss = 110, Miss_rate = 0.431, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 238, Miss = 106, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3418
L2_total_cache_misses = 1245
L2_total_cache_miss_rate = 0.3642
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 902
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=12092
icnt_total_pkts_simt_to_mem=4660
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.73243
	minimum = 6
	maximum = 24
Network latency average = 7.58095
	minimum = 6
	maximum = 21
Slowest packet = 3927
Flit latency average = 6.37633
	minimum = 6
	maximum = 18
Slowest flit = 13579
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0198281
	minimum = 0.00986117 (at node 11)
	maximum = 0.0611133 (at node 23)
Accepted packet rate average = 0.0198281
	minimum = 0.00986117 (at node 11)
	maximum = 0.0611133 (at node 23)
Injected flit rate average = 0.0442599
	minimum = 0.013624 (at node 11)
	maximum = 0.109381 (at node 23)
Accepted flit rate average= 0.0442599
	minimum = 0.0232256 (at node 19)
	maximum = 0.11016 (at node 23)
Injected packet length average = 2.23219
Accepted packet length average = 2.23219
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.69314 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.6667 (3 samples)
Network latency average = 8.34473 (3 samples)
	minimum = 6 (3 samples)
	maximum = 24 (3 samples)
Flit latency average = 6.9549 (3 samples)
	minimum = 6 (3 samples)
	maximum = 21.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0118236 (3 samples)
	minimum = 0.00685448 (3 samples)
	maximum = 0.0306156 (3 samples)
Accepted packet rate average = 0.0118236 (3 samples)
	minimum = 0.00685448 (3 samples)
	maximum = 0.0306156 (3 samples)
Injected flit rate average = 0.0292923 (3 samples)
	minimum = 0.00810875 (3 samples)
	maximum = 0.0742338 (3 samples)
Accepted flit rate average = 0.0292923 (3 samples)
	minimum = 0.0122747 (3 samples)
	maximum = 0.0659874 (3 samples)
Injected packet size average = 2.47744 (3 samples)
Accepted packet size average = 2.47744 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 104288 (inst/sec)
gpgpu_simulation_rate = 402 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403870 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,20509)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,20509)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,20509)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,20509)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,20509)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,20509)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,20509)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(13,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(38,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(58,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (388,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(389,20509)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (389,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(390,20509)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (435,20509), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(436,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (440,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(441,20509)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (442,20509), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(443,20509)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(36,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 21009  inst.: 5709622 (ipc=781.9) sim_rate=103811 (inst/sec) elapsed = 0:0:00:55 / Sun Jun  5 01:58:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (511,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(512,20509)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (517,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(518,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (522,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(523,20509)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (560,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(561,20509)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(56,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (653,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (653,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(654,20509)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(654,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (661,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(662,20509)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (664,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(665,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (690,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(691,20509)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(95,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (758,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(759,20509)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (760,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(761,20509)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (771,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(772,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (780,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(781,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (785,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(786,20509)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (794,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(795,20509)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (805,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(806,20509)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(93,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (865,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(866,20509)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (877,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(878,20509)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (916,20509), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(917,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (926,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(927,20509)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (960,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(961,20509)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (987,20509), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(988,20509)
GPGPU-Sim uArch: cycles simulated: 21509  inst.: 6065460 (ipc=746.8) sim_rate=104576 (inst/sec) elapsed = 0:0:00:58 / Sun Jun  5 01:58:51 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(107,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1017,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1018,20509)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1019,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1020,20509)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1028,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1029,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1036,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1037,20509)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1155,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1156,20509)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1224,20509), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1225,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1262,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1263,20509)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1278,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1279,20509)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1330,20509)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(125,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1372,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1373,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1418,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1419,20509)
GPGPU-Sim uArch: cycles simulated: 22009  inst.: 6198107 (ipc=586.3) sim_rate=103301 (inst/sec) elapsed = 0:0:01:00 / Sun Jun  5 01:58:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1515,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1516,20509)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1654,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1655,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1692,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1693,20509)
GPGPU-Sim uArch: cycles simulated: 22509  inst.: 6232266 (ipc=456.8) sim_rate=102168 (inst/sec) elapsed = 0:0:01:01 / Sun Jun  5 01:58:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2125,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2126,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2170,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2171,20509)
GPGPU-Sim uArch: cycles simulated: 23009  inst.: 6247713 (ipc=371.6) sim_rate=100769 (inst/sec) elapsed = 0:0:01:02 / Sun Jun  5 01:58:55 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2565,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2566,20509)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2641,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2642,20509)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2741,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2742,20509)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(136,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2836,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2837,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2903,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2904,20509)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2978,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2979,20509)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2984,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2985,20509)
GPGPU-Sim uArch: cycles simulated: 23509  inst.: 6276238 (ipc=319.2) sim_rate=99622 (inst/sec) elapsed = 0:0:01:03 / Sun Jun  5 01:58:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3054,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3055,20509)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3096,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3097,20509)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3105,20509), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3106,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3265,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3266,20509)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3268,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(3269,20509)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3324,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3325,20509)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3328,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3329,20509)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3343,20509), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3344,20509)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3357,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(3358,20509)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3368,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3369,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3490,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3491,20509)
GPGPU-Sim uArch: cycles simulated: 24009  inst.: 6357906 (ipc=296.9) sim_rate=97813 (inst/sec) elapsed = 0:0:01:05 / Sun Jun  5 01:58:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3515,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3516,20509)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(150,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3536,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3537,20509)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3585,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(3586,20509)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3592,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3593,20509)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3630,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3631,20509)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3788,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3789,20509)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3828,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3829,20509)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3896,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3897,20509)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3909,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3910,20509)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3933,20509), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3934,20509)
GPGPU-Sim uArch: cycles simulated: 24509  inst.: 6434643 (ipc=279.0) sim_rate=97494 (inst/sec) elapsed = 0:0:01:06 / Sun Jun  5 01:58:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4113,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4114,20509)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4230,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4231,20509)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4234,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4235,20509)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4255,20509), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4256,20509)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(164,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4297,20509), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4298,20509)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4409,20509), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4410,20509)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4422,20509), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4423,20509)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4438,20509), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4439,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4446,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4447,20509)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4475,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4476,20509)
GPGPU-Sim uArch: cycles simulated: 25009  inst.: 6495069 (ipc=261.4) sim_rate=96941 (inst/sec) elapsed = 0:0:01:07 / Sun Jun  5 01:59:00 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4569,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4570,20509)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4581,20509), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4582,20509)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4606,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4607,20509)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4652,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4653,20509)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4658,20509), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4659,20509)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4758,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4759,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4815,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4816,20509)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4842,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4843,20509)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(174,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4878,20509), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4879,20509)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4933,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4934,20509)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4986,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4987,20509)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4998,20509), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4999,20509)
GPGPU-Sim uArch: cycles simulated: 25509  inst.: 6578903 (ipc=252.0) sim_rate=95346 (inst/sec) elapsed = 0:0:01:09 / Sun Jun  5 01:59:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5026,20509), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5027,20509)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5077,20509), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5078,20509)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5116,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5117,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5135,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5136,20509)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5196,20509), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5197,20509)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5211,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5212,20509)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5343,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5344,20509)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5364,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5365,20509)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5368,20509), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5369,20509)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(192,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 26009  inst.: 6653661 (ipc=242.7) sim_rate=95052 (inst/sec) elapsed = 0:0:01:10 / Sun Jun  5 01:59:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5509,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5510,20509)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5527,20509), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5528,20509)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5565,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5566,20509)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5638,20509), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5639,20509)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5674,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5675,20509)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5828,20509), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5829,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5905,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5906,20509)
GPGPU-Sim uArch: cycles simulated: 26509  inst.: 6708416 (ipc=231.6) sim_rate=94484 (inst/sec) elapsed = 0:0:01:11 / Sun Jun  5 01:59:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6023,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6024,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6141,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6142,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6225,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6226,20509)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6448,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6449,20509)
GPGPU-Sim uArch: cycles simulated: 27009  inst.: 6742788 (ipc=219.1) sim_rate=93649 (inst/sec) elapsed = 0:0:01:12 / Sun Jun  5 01:59:05 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(201,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6645,20509), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6646,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6715,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6716,20509)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6767,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6768,20509)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6932,20509), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6933,20509)
GPGPU-Sim uArch: cycles simulated: 27509  inst.: 6769582 (ipc=207.3) sim_rate=92734 (inst/sec) elapsed = 0:0:01:13 / Sun Jun  5 01:59:06 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7031,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7032,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7088,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7089,20509)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7127,20509), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7128,20509)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7145,20509), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7146,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7342,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(7343,20509)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7382,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7383,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7442,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7443,20509)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7470,20509), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7471,20509)
GPGPU-Sim uArch: cycles simulated: 28009  inst.: 6800118 (ipc=197.5) sim_rate=90668 (inst/sec) elapsed = 0:0:01:15 / Sun Jun  5 01:59:08 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7599,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7600,20509)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7657,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(7658,20509)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7826,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7827,20509)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7871,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(7872,20509)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7985,20509), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7986,20509)
GPGPU-Sim uArch: cycles simulated: 28509  inst.: 6840157 (ipc=190.2) sim_rate=90002 (inst/sec) elapsed = 0:0:01:16 / Sun Jun  5 01:59:09 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(219,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8017,20509), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8018,20509)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8192,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8193,20509)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8288,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8289,20509)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8315,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8316,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8389,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8390,20509)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8474,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(8475,20509)
GPGPU-Sim uArch: cycles simulated: 29009  inst.: 6883796 (ipc=184.1) sim_rate=89399 (inst/sec) elapsed = 0:0:01:17 / Sun Jun  5 01:59:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8707,20509), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8708,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8936,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(8937,20509)
GPGPU-Sim uArch: cycles simulated: 29509  inst.: 6922661 (ipc=178.2) sim_rate=88752 (inst/sec) elapsed = 0:0:01:18 / Sun Jun  5 01:59:11 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9063,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9064,20509)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9276,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9277,20509)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(230,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 30009  inst.: 6943342 (ipc=171.0) sim_rate=86791 (inst/sec) elapsed = 0:0:01:20 / Sun Jun  5 01:59:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9690,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9691,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9704,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9705,20509)
GPGPU-Sim uArch: cycles simulated: 30509  inst.: 6967269 (ipc=164.9) sim_rate=86015 (inst/sec) elapsed = 0:0:01:21 / Sun Jun  5 01:59:14 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10365,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10366,20509)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10366,20509), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(10367,20509)
GPGPU-Sim uArch: cycles simulated: 31009  inst.: 6981060 (ipc=158.3) sim_rate=85134 (inst/sec) elapsed = 0:0:01:22 / Sun Jun  5 01:59:15 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10550,20509), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10551,20509)
GPGPU-Sim uArch: cycles simulated: 31509  inst.: 6993795 (ipc=152.3) sim_rate=84262 (inst/sec) elapsed = 0:0:01:23 / Sun Jun  5 01:59:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11121,20509), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11122,20509)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11157,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11158,20509)
GPGPU-Sim uArch: cycles simulated: 32009  inst.: 7013187 (ipc=147.3) sim_rate=82508 (inst/sec) elapsed = 0:0:01:25 / Sun Jun  5 01:59:18 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11662,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11663,20509)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11723,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11724,20509)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11827,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11828,20509)
GPGPU-Sim uArch: cycles simulated: 32509  inst.: 7035022 (ipc=143.0) sim_rate=81802 (inst/sec) elapsed = 0:0:01:26 / Sun Jun  5 01:59:19 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(238,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (12120,20509), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(12121,20509)
GPGPU-Sim uArch: cycles simulated: 33009  inst.: 7045210 (ipc=138.1) sim_rate=80979 (inst/sec) elapsed = 0:0:01:27 / Sun Jun  5 01:59:20 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12962,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12963,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12974,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12975,20509)
GPGPU-Sim uArch: cycles simulated: 33509  inst.: 7050821 (ipc=133.2) sim_rate=79222 (inst/sec) elapsed = 0:0:01:29 / Sun Jun  5 01:59:22 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13080,20509), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(13081,20509)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13252,20509), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(13253,20509)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13380,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13381,20509)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13402,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13403,20509)
GPGPU-Sim uArch: cycles simulated: 34009  inst.: 7065080 (ipc=129.4) sim_rate=78500 (inst/sec) elapsed = 0:0:01:30 / Sun Jun  5 01:59:23 2016
GPGPU-Sim uArch: cycles simulated: 34509  inst.: 7092285 (ipc=126.7) sim_rate=77937 (inst/sec) elapsed = 0:0:01:31 / Sun Jun  5 01:59:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14046,20509), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14047,20509)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14063,20509), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14064,20509)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14090,20509), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14091,20509)
GPGPU-Sim uArch: cycles simulated: 35009  inst.: 7100991 (ipc=122.9) sim_rate=77184 (inst/sec) elapsed = 0:0:01:32 / Sun Jun  5 01:59:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14987,20509), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14988,20509)
GPGPU-Sim uArch: cycles simulated: 35509  inst.: 7115055 (ipc=119.8) sim_rate=76505 (inst/sec) elapsed = 0:0:01:33 / Sun Jun  5 01:59:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15085,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(15086,20509)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15289,20509), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15290,20509)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(248,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15438,20509), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15439,20509)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15492,20509), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(15493,20509)
GPGPU-Sim uArch: cycles simulated: 36009  inst.: 7137408 (ipc=117.3) sim_rate=75929 (inst/sec) elapsed = 0:0:01:34 / Sun Jun  5 01:59:27 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15804,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15891,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15934,20509), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 36509  inst.: 7156482 (ipc=114.9) sim_rate=74546 (inst/sec) elapsed = 0:0:01:36 / Sun Jun  5 01:59:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16003,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16109,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16134,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16187,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16213,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16410,20509), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 37009  inst.: 7172409 (ipc=112.3) sim_rate=73942 (inst/sec) elapsed = 0:0:01:37 / Sun Jun  5 01:59:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16755,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16810,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16923,20509), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 37509  inst.: 7177311 (ipc=109.3) sim_rate=73237 (inst/sec) elapsed = 0:0:01:38 / Sun Jun  5 01:59:31 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17256,20509), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 38009  inst.: 7181982 (ipc=106.5) sim_rate=72545 (inst/sec) elapsed = 0:0:01:39 / Sun Jun  5 01:59:32 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17769,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17883,20509), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 38509  inst.: 7187037 (ipc=103.8) sim_rate=71870 (inst/sec) elapsed = 0:0:01:40 / Sun Jun  5 01:59:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18016,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18086,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18181,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18342,20509), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 39009  inst.: 7191437 (ipc=101.2) sim_rate=71202 (inst/sec) elapsed = 0:0:01:41 / Sun Jun  5 01:59:34 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18542,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18604,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18612,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18650,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18752,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 39509  inst.: 7194342 (ipc=98.7) sim_rate=70532 (inst/sec) elapsed = 0:0:01:42 / Sun Jun  5 01:59:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19007,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19099,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19300,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19301,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19383,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19443,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19459,20509), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 40009  inst.: 7197798 (ipc=96.4) sim_rate=69881 (inst/sec) elapsed = 0:0:01:43 / Sun Jun  5 01:59:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19621,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19719,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19926,20509), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 40509  inst.: 7201156 (ipc=94.1) sim_rate=69241 (inst/sec) elapsed = 0:0:01:44 / Sun Jun  5 01:59:37 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (20268,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (20286,20509), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20312,20509), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 41009  inst.: 7204170 (ipc=92.0) sim_rate=68611 (inst/sec) elapsed = 0:0:01:45 / Sun Jun  5 01:59:38 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20658,20509), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 41509  inst.: 7207805 (ipc=90.0) sim_rate=67998 (inst/sec) elapsed = 0:0:01:46 / Sun Jun  5 01:59:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21182,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21221,20509), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 42009  inst.: 7212641 (ipc=88.1) sim_rate=67407 (inst/sec) elapsed = 0:0:01:47 / Sun Jun  5 01:59:40 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21585,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21891,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21928,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21981,20509), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 42509  inst.: 7215745 (ipc=86.2) sim_rate=66812 (inst/sec) elapsed = 0:0:01:48 / Sun Jun  5 01:59:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22149,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (22295,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22490,20509), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 43009  inst.: 7218947 (ipc=84.5) sim_rate=66228 (inst/sec) elapsed = 0:0:01:49 / Sun Jun  5 01:59:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22656,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22685,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22818,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22918,20509), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 43509  inst.: 7222026 (ipc=82.8) sim_rate=65654 (inst/sec) elapsed = 0:0:01:50 / Sun Jun  5 01:59:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23029,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23031,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23132,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23274,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23465,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23477,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23479,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23749,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23787,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23895,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23906,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23941,20509), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 44509  inst.: 7229217 (ipc=79.6) sim_rate=65128 (inst/sec) elapsed = 0:0:01:51 / Sun Jun  5 01:59:44 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24024,20509), 1 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(254,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24082,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (24209,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24460,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 45009  inst.: 7231892 (ipc=78.1) sim_rate=64570 (inst/sec) elapsed = 0:0:01:52 / Sun Jun  5 01:59:45 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24734,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24842,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24854,20509), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24871,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25027,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25083,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25496,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25604,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (25748,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25775,20509), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 46509  inst.: 7239784 (ipc=73.9) sim_rate=64068 (inst/sec) elapsed = 0:0:01:53 / Sun Jun  5 01:59:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26072,20509), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26310,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26483,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26650,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26668,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26898,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26971,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27231,20509), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27264,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27408,20509), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27414,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27527,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27974,20509), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 27975
gpu_sim_insn = 1923756
gpu_ipc =      68.7670
gpu_tot_sim_cycle = 48484
gpu_tot_sim_insn = 7242447
gpu_tot_ipc =     149.3781
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7928
gpu_stall_icnt2sh    = 24138
gpu_total_sim_rate=63530

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 195765
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0075
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 4487, Miss = 2429, Miss_rate = 0.541, Pending_hits = 433, Reservation_fails = 13379
	L1D_cache_core[1]: Access = 3680, Miss = 1914, Miss_rate = 0.520, Pending_hits = 439, Reservation_fails = 10042
	L1D_cache_core[2]: Access = 3675, Miss = 1888, Miss_rate = 0.514, Pending_hits = 394, Reservation_fails = 13583
	L1D_cache_core[3]: Access = 3621, Miss = 1834, Miss_rate = 0.506, Pending_hits = 396, Reservation_fails = 10401
	L1D_cache_core[4]: Access = 4597, Miss = 2448, Miss_rate = 0.533, Pending_hits = 460, Reservation_fails = 12932
	L1D_cache_core[5]: Access = 4760, Miss = 2515, Miss_rate = 0.528, Pending_hits = 449, Reservation_fails = 13927
	L1D_cache_core[6]: Access = 3673, Miss = 1840, Miss_rate = 0.501, Pending_hits = 391, Reservation_fails = 10562
	L1D_cache_core[7]: Access = 3513, Miss = 1845, Miss_rate = 0.525, Pending_hits = 367, Reservation_fails = 11301
	L1D_cache_core[8]: Access = 4398, Miss = 2400, Miss_rate = 0.546, Pending_hits = 440, Reservation_fails = 14108
	L1D_cache_core[9]: Access = 3673, Miss = 1913, Miss_rate = 0.521, Pending_hits = 391, Reservation_fails = 12752
	L1D_cache_core[10]: Access = 4466, Miss = 2311, Miss_rate = 0.517, Pending_hits = 419, Reservation_fails = 12559
	L1D_cache_core[11]: Access = 3692, Miss = 1924, Miss_rate = 0.521, Pending_hits = 406, Reservation_fails = 10213
	L1D_cache_core[12]: Access = 3149, Miss = 1537, Miss_rate = 0.488, Pending_hits = 364, Reservation_fails = 6355
	L1D_cache_core[13]: Access = 3530, Miss = 1802, Miss_rate = 0.510, Pending_hits = 372, Reservation_fails = 12194
	L1D_cache_core[14]: Access = 3743, Miss = 1878, Miss_rate = 0.502, Pending_hits = 387, Reservation_fails = 10070
	L1D_total_cache_accesses = 58657
	L1D_total_cache_misses = 30478
	L1D_total_cache_miss_rate = 0.5196
	L1D_total_cache_pending_hits = 6108
	L1D_total_cache_reservation_fails = 174378
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0084
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 105976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56864
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 68402
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 194292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
578, 656, 770, 744, 682, 476, 674, 650, 596, 628, 628, 534, 628, 478, 724, 754, 572, 652, 898, 724, 280, 502, 534, 454, 308, 308, 704, 616, 434, 776, 308, 308, 280, 358, 478, 280, 542, 510, 486, 280, 584, 308, 434, 578, 610, 466, 458, 530, 
gpgpu_n_tot_thrd_icount = 11618240
gpgpu_n_tot_w_icount = 363070
gpgpu_n_stall_shd_mem = 184971
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12995
gpgpu_n_mem_write_global = 18077
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 298075
gpgpu_n_store_insn = 19849
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 181551
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:299094	W0_Idle:104234	W0_Scoreboard:379592	W1:102994	W2:23048	W3:6284	W4:1306	W5:62	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:229376
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103960 {8:12995,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 723176 {40:18076,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1767320 {136:12995,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144616 {8:18077,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 893 
averagemflatency = 327 
max_icnt2mem_latency = 694 
max_icnt2sh_latency = 48483 
mrq_lat_table:5250 	140 	204 	631 	485 	117 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9548 	18295 	3244 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7148 	1100 	1476 	4831 	9599 	6957 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5920 	4830 	2145 	115 	0 	0 	0 	2 	8 	31 	595 	8183 	9258 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        10        16        18        24        20        19        29        28        24        20        22        27        26        19        18 
dram[1]:        16        14        24        19        22        12        22        12        18        23        20        22        25        23        14         9 
dram[2]:        20        18        18        22        20        16        18        12        22        23        20        22        22        22        14        16 
dram[3]:        20        18        18        18        37        22        24        18        26        18        20        22        27        20        15         9 
dram[4]:        20        14        17        22        14        18        14        14        27        18        20        22        22        23        12        16 
dram[5]:        14        12        15        20        26        22        15        22        16        16        22        22        25        21        17        14 
maximum service time to same row:
dram[0]:      2171      3476      6091     11169      4951      3973      3590      5594      4368      4065      7846      8372      4081      3194      5142      3766 
dram[1]:      4078      3810      4440      7864      4540      5563      3844      5203      7650      4385      5894      6043      3146      5689      4681      4296 
dram[2]:      3216      9842      4260      7329      4356      4903      4794      6157      4406      7189      6563      5412      3078      2721      3063      7224 
dram[3]:      3575      4709      3869      5293     14454      4897      4501      5253      4882      5279      7484      7025      3020      6310      7031      4409 
dram[4]:      4353      8636      5472     10106      5724      5688      4079      5576      5863      4122      6701      8686      5658      3259      4775      3694 
dram[5]:      3700      3113      4485      4893      8483      5316      4300      7453      4565      5532      8125      7803      3480      2522      6642      4715 
average row accesses per activate:
dram[0]:  7.000000  4.312500  4.105263  3.708333  3.652174  4.736842  3.107143  4.238095  5.117647  3.652174  4.333333  3.050000  5.625000  4.181818  3.384615  4.000000 
dram[1]:  4.111111  4.466667  6.333333  5.000000  5.176471  3.192308  4.150000  2.487180  3.791667  3.913043  4.333333  3.333333  5.571429  4.875000  4.000000  4.181818 
dram[2]:  3.714286  4.466667  4.941176  3.954545  3.478261  3.259259  3.909091  2.838710  4.578948  3.791667  4.833333  4.000000  3.066667  4.545455  3.615385  7.166667 
dram[3]:  5.785714  4.529412  3.625000  3.520000  6.800000  5.000000  4.611111  4.285714  4.043478  3.212121  4.066667  4.307693  4.875000  3.200000  3.357143  2.733333 
dram[4]:  4.222222  3.214286  5.923077  4.722222  3.565217  4.333333  4.227273  8.000000  3.678571  3.379310  4.533333  4.727273  3.133333  4.090909  4.200000  3.363636 
dram[5]:  5.923077  3.714286  3.259259  4.000000  4.000000  4.300000  3.586207  5.117647  3.640000  3.480000  4.200000  5.400000  4.200000  4.666667  5.000000  3.750000 
average row locality = 6830/1691 = 4.039030
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        41        48        59        53        58        55        58        57        54        43        53        45        46        44        48 
dram[1]:        43        39        46        48        56        52        53        66        59        61        53        50        39        39        44        46 
dram[2]:        46        39        52        56        50        58        53        58        55        59        46        46        46        49        47        43 
dram[3]:        47        44        54        57        38        58        52        58        62        75        51        47        39        48        47        41 
dram[4]:        45        59        45        54        54        48        62        49        70        65        57        42        46        45        42        37 
dram[5]:        47        50        55        50        47        54        70        55        60        59        53        45        42        42        45        45 
total reads: 4857
bank skew: 75/37 = 2.03
chip skew: 820/794 = 1.03
number of total write accesses:
dram[0]:        29        28        30        30        31        32        32        31        30        30         9         8         0         0         0         0 
dram[1]:        31        28        30        32        32        31        30        31        32        29        12        10         0         0         0         0 
dram[2]:        32        28        32        31        30        30        33        30        32        32        12         6         0         1         0         0 
dram[3]:        34        33        33        31        30        32        31        32        31        31        10         9         0         0         0         0 
dram[4]:        31        31        32        31        28        30        31        31        33        33        11        10         1         0         0         0 
dram[5]:        30        28        33        30        29        32        34        32        31        28        10         9         0         0         0         0 
total reads: 1973
min_bank_accesses = 0!
chip skew: 337/320 = 1.05
average mf latency per bank:
dram[0]:        539       509       549       578       637       613       660       654       834       875      2011      1971      3205      3427      3356      2929
dram[1]:        507       453       625       512       643       607       635       579       791       815      1780      1963      4246      3844      2890      3088
dram[2]:        593       575       529       558       517       578       724       684       738       803      1956      2141      3301      3552      2631      3519
dram[3]:        525       473       597       575       513       586       688       642       729       754      1798      2062      3858      2858      3052      3381
dram[4]:        725       597       772       581       816       598       866       668      1015       663     29648      1998      4165      3217      4422      4070
dram[5]:        485       542       546       529       569       532       740       694       772       736      1800      2133      3544      3813      3319      3141
maximum mf latency per bank:
dram[0]:        656       637       792       620       720       697       801       755       687       748       668       772       726       663       715       648
dram[1]:        708       657       723       658       612       761       658       737       718       672       715       637       672       666       685       650
dram[2]:        731       630       576       749       715       748       686       750       689       690       669       665       676       688       665       653
dram[3]:        704       671       735       703       692       652       716       720       754       645       754       583       736       569       706       628
dram[4]:        777       642       778       736       778       682       893       618       804       689       834       639       748       679       779       713
dram[5]:        670       632       650       624       727       696       705       697       638       666       679       739       618       664       838       661

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63995 n_nop=61532 n_act=276 n_pre=260 n_req=1123 n_rd=1606 n_write=321 bw_util=0.06022
n_activity=16798 dram_eff=0.2294
bk0: 82a 63174i bk1: 82a 63091i bk2: 96a 62844i bk3: 118a 62771i bk4: 106a 62713i bk5: 116a 62628i bk6: 110a 62553i bk7: 116a 62577i bk8: 114a 62816i bk9: 108a 62669i bk10: 86a 63342i bk11: 106a 63016i bk12: 90a 63469i bk13: 92a 63451i bk14: 88a 63358i bk15: 96a 63433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0775529
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63995 n_nop=61535 n_act=280 n_pre=264 n_req=1122 n_rd=1588 n_write=328 bw_util=0.05988
n_activity=17864 dram_eff=0.2145
bk0: 86a 62969i bk1: 78a 63172i bk2: 92a 63051i bk3: 96a 62986i bk4: 112a 62824i bk5: 104a 62695i bk6: 106a 62802i bk7: 132a 62277i bk8: 118a 62572i bk9: 122a 62706i bk10: 106a 63182i bk11: 100a 63052i bk12: 78a 63623i bk13: 78a 63602i bk14: 88a 63502i bk15: 92a 63484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0650207
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63995 n_nop=61494 n_act=291 n_pre=275 n_req=1132 n_rd=1606 n_write=329 bw_util=0.06047
n_activity=17031 dram_eff=0.2272
bk0: 92a 62761i bk1: 78a 63054i bk2: 104a 62895i bk3: 112a 62701i bk4: 100a 62665i bk5: 116a 62587i bk6: 106a 62630i bk7: 116a 62489i bk8: 110a 62681i bk9: 118a 62692i bk10: 92a 63288i bk11: 92a 63209i bk12: 92a 63402i bk13: 98a 63494i bk14: 94a 63432i bk15: 86a 63696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0916634
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63995 n_nop=61472 n_act=283 n_pre=267 n_req=1155 n_rd=1636 n_write=337 bw_util=0.06166
n_activity=17339 dram_eff=0.2276
bk0: 94a 62915i bk1: 88a 62720i bk2: 108a 62631i bk3: 114a 62657i bk4: 76a 63005i bk5: 116a 62708i bk6: 104a 62785i bk7: 116a 62731i bk8: 124a 62590i bk9: 150a 62371i bk10: 102a 63206i bk11: 94a 63236i bk12: 78a 63555i bk13: 96a 63373i bk14: 94a 63312i bk15: 82a 63382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0966325
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63995 n_nop=61477 n_act=280 n_pre=264 n_req=1153 n_rd=1640 n_write=334 bw_util=0.06169
n_activity=17843 dram_eff=0.2213
bk0: 90a 62865i bk1: 118a 62574i bk2: 90a 63051i bk3: 108a 62776i bk4: 108a 62722i bk5: 96a 62787i bk6: 124a 62663i bk7: 98a 63084i bk8: 140a 62490i bk9: 130a 62492i bk10: 114a 63119i bk11: 84a 63301i bk12: 92a 63362i bk13: 90a 63458i bk14: 84a 63554i bk15: 74a 63527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0809438
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63995 n_nop=61484 n_act=281 n_pre=265 n_req=1145 n_rd=1638 n_write=327 bw_util=0.06141
n_activity=17099 dram_eff=0.2298
bk0: 94a 63040i bk1: 100a 62834i bk2: 110a 62683i bk3: 100a 62827i bk4: 94a 62853i bk5: 108a 62729i bk6: 140a 62426i bk7: 110a 62790i bk8: 120a 62581i bk9: 118a 62658i bk10: 106a 63134i bk11: 90a 63168i bk12: 84a 63511i bk13: 84a 63513i bk14: 90a 63570i bk15: 90a 63486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0874287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2210, Miss = 386, Miss_rate = 0.175, Pending_hits = 13, Reservation_fails = 342
L2_cache_bank[1]: Access = 2272, Miss = 417, Miss_rate = 0.184, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 2227, Miss = 393, Miss_rate = 0.176, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 2092, Miss = 401, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 2134, Miss = 395, Miss_rate = 0.185, Pending_hits = 6, Reservation_fails = 83
L2_cache_bank[5]: Access = 2267, Miss = 408, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2139, Miss = 390, Miss_rate = 0.182, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 2148, Miss = 428, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 7062, Miss = 421, Miss_rate = 0.060, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2206, Miss = 399, Miss_rate = 0.181, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 2227, Miss = 419, Miss_rate = 0.188, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 2178, Miss = 400, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31162
L2_total_cache_misses = 4857
L2_total_cache_miss_rate = 0.1559
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2922
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1929
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=83472
icnt_total_pkts_simt_to_mem=49242
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.0373
	minimum = 6
	maximum = 476
Network latency average = 36.5863
	minimum = 6
	maximum = 365
Slowest packet = 11346
Flit latency average = 29.4294
	minimum = 6
	maximum = 364
Slowest flit = 115841
Fragmentation average = 0.0456315
	minimum = 0
	maximum = 212
Injected packet rate average = 0.0734624
	minimum = 0.0441466 (at node 12)
	maximum = 0.229812 (at node 23)
Accepted packet rate average = 0.0734624
	minimum = 0.0441466 (at node 12)
	maximum = 0.229812 (at node 23)
Injected flit rate average = 0.153526
	minimum = 0.0717069 (at node 12)
	maximum = 0.364075 (at node 23)
Accepted flit rate average= 0.153526
	minimum = 0.101019 (at node 18)
	maximum = 0.426059 (at node 23)
Injected packet length average = 2.08986
Accepted packet length average = 2.08986
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5292 (4 samples)
	minimum = 6 (4 samples)
	maximum = 140.5 (4 samples)
Network latency average = 15.4051 (4 samples)
	minimum = 6 (4 samples)
	maximum = 109.25 (4 samples)
Flit latency average = 12.5735 (4 samples)
	minimum = 6 (4 samples)
	maximum = 107.25 (4 samples)
Fragmentation average = 0.0114079 (4 samples)
	minimum = 0 (4 samples)
	maximum = 53 (4 samples)
Injected packet rate average = 0.0272333 (4 samples)
	minimum = 0.0161775 (4 samples)
	maximum = 0.0804148 (4 samples)
Accepted packet rate average = 0.0272333 (4 samples)
	minimum = 0.0161775 (4 samples)
	maximum = 0.0804148 (4 samples)
Injected flit rate average = 0.0603507 (4 samples)
	minimum = 0.0240083 (4 samples)
	maximum = 0.146694 (4 samples)
Accepted flit rate average = 0.0603507 (4 samples)
	minimum = 0.0344607 (4 samples)
	maximum = 0.156005 (4 samples)
Injected packet size average = 2.21606 (4 samples)
Accepted packet size average = 2.21606 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 54 sec (114 sec)
gpgpu_simulation_rate = 63530 (inst/sec)
gpgpu_simulation_rate = 425 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403870 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,48484)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,48484)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,48484)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,48484)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,48484)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,48484)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,48484)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(6,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(18,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(46,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 48984  inst.: 7571253 (ipc=657.6) sim_rate=65269 (inst/sec) elapsed = 0:0:01:56 / Sun Jun  5 01:59:49 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(72,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 49484  inst.: 7673061 (ipc=430.6) sim_rate=65025 (inst/sec) elapsed = 0:0:01:58 / Sun Jun  5 01:59:51 2016
GPGPU-Sim uArch: cycles simulated: 49984  inst.: 7697910 (ipc=303.6) sim_rate=64688 (inst/sec) elapsed = 0:0:01:59 / Sun Jun  5 01:59:52 2016
GPGPU-Sim uArch: cycles simulated: 50484  inst.: 7702184 (ipc=229.9) sim_rate=63654 (inst/sec) elapsed = 0:0:02:01 / Sun Jun  5 01:59:54 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(63,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 50984  inst.: 7713417 (ipc=188.4) sim_rate=63224 (inst/sec) elapsed = 0:0:02:02 / Sun Jun  5 01:59:55 2016
GPGPU-Sim uArch: cycles simulated: 51484  inst.: 7719432 (ipc=159.0) sim_rate=62253 (inst/sec) elapsed = 0:0:02:04 / Sun Jun  5 01:59:57 2016
GPGPU-Sim uArch: cycles simulated: 51984  inst.: 7723014 (ipc=137.3) sim_rate=61784 (inst/sec) elapsed = 0:0:02:05 / Sun Jun  5 01:59:58 2016
GPGPU-Sim uArch: cycles simulated: 52484  inst.: 7728657 (ipc=121.6) sim_rate=61338 (inst/sec) elapsed = 0:0:02:06 / Sun Jun  5 01:59:59 2016
GPGPU-Sim uArch: cycles simulated: 52984  inst.: 7731518 (ipc=108.7) sim_rate=60402 (inst/sec) elapsed = 0:0:02:08 / Sun Jun  5 02:00:01 2016
GPGPU-Sim uArch: cycles simulated: 53484  inst.: 7736771 (ipc=98.9) sim_rate=59974 (inst/sec) elapsed = 0:0:02:09 / Sun Jun  5 02:00:02 2016
GPGPU-Sim uArch: cycles simulated: 53984  inst.: 7741670 (ipc=90.8) sim_rate=59096 (inst/sec) elapsed = 0:0:02:11 / Sun Jun  5 02:00:04 2016
GPGPU-Sim uArch: cycles simulated: 54484  inst.: 7746280 (ipc=84.0) sim_rate=58683 (inst/sec) elapsed = 0:0:02:12 / Sun Jun  5 02:00:05 2016
GPGPU-Sim uArch: cycles simulated: 54984  inst.: 7750125 (ipc=78.1) sim_rate=58271 (inst/sec) elapsed = 0:0:02:13 / Sun Jun  5 02:00:06 2016
GPGPU-Sim uArch: cycles simulated: 55484  inst.: 7753860 (ipc=73.1) sim_rate=57436 (inst/sec) elapsed = 0:0:02:15 / Sun Jun  5 02:00:08 2016
GPGPU-Sim uArch: cycles simulated: 55984  inst.: 7756450 (ipc=68.5) sim_rate=57032 (inst/sec) elapsed = 0:0:02:16 / Sun Jun  5 02:00:09 2016
GPGPU-Sim uArch: cycles simulated: 56484  inst.: 7759509 (ipc=64.6) sim_rate=56638 (inst/sec) elapsed = 0:0:02:17 / Sun Jun  5 02:00:10 2016
GPGPU-Sim uArch: cycles simulated: 56984  inst.: 7763952 (ipc=61.4) sim_rate=55855 (inst/sec) elapsed = 0:0:02:19 / Sun Jun  5 02:00:12 2016
GPGPU-Sim uArch: cycles simulated: 57484  inst.: 7768407 (ipc=58.4) sim_rate=55488 (inst/sec) elapsed = 0:0:02:20 / Sun Jun  5 02:00:13 2016
GPGPU-Sim uArch: cycles simulated: 57984  inst.: 7771487 (ipc=55.7) sim_rate=55116 (inst/sec) elapsed = 0:0:02:21 / Sun Jun  5 02:00:14 2016
GPGPU-Sim uArch: cycles simulated: 58484  inst.: 7775447 (ipc=53.3) sim_rate=54756 (inst/sec) elapsed = 0:0:02:22 / Sun Jun  5 02:00:15 2016
GPGPU-Sim uArch: cycles simulated: 58984  inst.: 7779136 (ipc=51.1) sim_rate=54021 (inst/sec) elapsed = 0:0:02:24 / Sun Jun  5 02:00:17 2016
GPGPU-Sim uArch: cycles simulated: 59484  inst.: 7782962 (ipc=49.1) sim_rate=53675 (inst/sec) elapsed = 0:0:02:25 / Sun Jun  5 02:00:18 2016
GPGPU-Sim uArch: cycles simulated: 59984  inst.: 7786852 (ipc=47.3) sim_rate=53334 (inst/sec) elapsed = 0:0:02:26 / Sun Jun  5 02:00:19 2016
GPGPU-Sim uArch: cycles simulated: 60484  inst.: 7790356 (ipc=45.7) sim_rate=52995 (inst/sec) elapsed = 0:0:02:27 / Sun Jun  5 02:00:20 2016
GPGPU-Sim uArch: cycles simulated: 60984  inst.: 7794492 (ipc=44.2) sim_rate=52312 (inst/sec) elapsed = 0:0:02:29 / Sun Jun  5 02:00:22 2016
GPGPU-Sim uArch: cycles simulated: 61484  inst.: 7798963 (ipc=42.8) sim_rate=51993 (inst/sec) elapsed = 0:0:02:30 / Sun Jun  5 02:00:23 2016
GPGPU-Sim uArch: cycles simulated: 61984  inst.: 7802268 (ipc=41.5) sim_rate=51670 (inst/sec) elapsed = 0:0:02:31 / Sun Jun  5 02:00:24 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(75,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 62484  inst.: 7805805 (ipc=40.2) sim_rate=51353 (inst/sec) elapsed = 0:0:02:32 / Sun Jun  5 02:00:25 2016
GPGPU-Sim uArch: cycles simulated: 62984  inst.: 7810712 (ipc=39.2) sim_rate=50718 (inst/sec) elapsed = 0:0:02:34 / Sun Jun  5 02:00:27 2016
GPGPU-Sim uArch: cycles simulated: 63484  inst.: 7814527 (ipc=38.1) sim_rate=50416 (inst/sec) elapsed = 0:0:02:35 / Sun Jun  5 02:00:28 2016
GPGPU-Sim uArch: cycles simulated: 63984  inst.: 7818387 (ipc=37.2) sim_rate=50117 (inst/sec) elapsed = 0:0:02:36 / Sun Jun  5 02:00:29 2016
GPGPU-Sim uArch: cycles simulated: 64484  inst.: 7822104 (ipc=36.2) sim_rate=49822 (inst/sec) elapsed = 0:0:02:37 / Sun Jun  5 02:00:30 2016
GPGPU-Sim uArch: cycles simulated: 64984  inst.: 7824716 (ipc=35.3) sim_rate=49212 (inst/sec) elapsed = 0:0:02:39 / Sun Jun  5 02:00:32 2016
GPGPU-Sim uArch: cycles simulated: 65484  inst.: 7829274 (ipc=34.5) sim_rate=48932 (inst/sec) elapsed = 0:0:02:40 / Sun Jun  5 02:00:33 2016
GPGPU-Sim uArch: cycles simulated: 65984  inst.: 7833467 (ipc=33.8) sim_rate=48655 (inst/sec) elapsed = 0:0:02:41 / Sun Jun  5 02:00:34 2016
GPGPU-Sim uArch: cycles simulated: 66484  inst.: 7836546 (ipc=33.0) sim_rate=48373 (inst/sec) elapsed = 0:0:02:42 / Sun Jun  5 02:00:35 2016
GPGPU-Sim uArch: cycles simulated: 66984  inst.: 7842294 (ipc=32.4) sim_rate=47818 (inst/sec) elapsed = 0:0:02:44 / Sun Jun  5 02:00:37 2016
GPGPU-Sim uArch: cycles simulated: 67484  inst.: 7846417 (ipc=31.8) sim_rate=47554 (inst/sec) elapsed = 0:0:02:45 / Sun Jun  5 02:00:38 2016
GPGPU-Sim uArch: cycles simulated: 67984  inst.: 7849553 (ipc=31.1) sim_rate=47286 (inst/sec) elapsed = 0:0:02:46 / Sun Jun  5 02:00:39 2016
GPGPU-Sim uArch: cycles simulated: 68484  inst.: 7854593 (ipc=30.6) sim_rate=47033 (inst/sec) elapsed = 0:0:02:47 / Sun Jun  5 02:00:40 2016
GPGPU-Sim uArch: cycles simulated: 68984  inst.: 7857882 (ipc=30.0) sim_rate=46773 (inst/sec) elapsed = 0:0:02:48 / Sun Jun  5 02:00:41 2016
GPGPU-Sim uArch: cycles simulated: 69484  inst.: 7862318 (ipc=29.5) sim_rate=46522 (inst/sec) elapsed = 0:0:02:49 / Sun Jun  5 02:00:42 2016
GPGPU-Sim uArch: cycles simulated: 69984  inst.: 7867383 (ipc=29.1) sim_rate=46008 (inst/sec) elapsed = 0:0:02:51 / Sun Jun  5 02:00:44 2016
GPGPU-Sim uArch: cycles simulated: 70484  inst.: 7875199 (ipc=28.8) sim_rate=45786 (inst/sec) elapsed = 0:0:02:52 / Sun Jun  5 02:00:45 2016
GPGPU-Sim uArch: cycles simulated: 70984  inst.: 7880746 (ipc=28.4) sim_rate=45553 (inst/sec) elapsed = 0:0:02:53 / Sun Jun  5 02:00:46 2016
GPGPU-Sim uArch: cycles simulated: 71484  inst.: 7887337 (ipc=28.0) sim_rate=45070 (inst/sec) elapsed = 0:0:02:55 / Sun Jun  5 02:00:48 2016
GPGPU-Sim uArch: cycles simulated: 71984  inst.: 7893051 (ipc=27.7) sim_rate=44846 (inst/sec) elapsed = 0:0:02:56 / Sun Jun  5 02:00:49 2016
GPGPU-Sim uArch: cycles simulated: 72484  inst.: 7896573 (ipc=27.3) sim_rate=44613 (inst/sec) elapsed = 0:0:02:57 / Sun Jun  5 02:00:50 2016
GPGPU-Sim uArch: cycles simulated: 72984  inst.: 7899981 (ipc=26.8) sim_rate=44381 (inst/sec) elapsed = 0:0:02:58 / Sun Jun  5 02:00:51 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(28,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 73484  inst.: 7906574 (ipc=26.6) sim_rate=44170 (inst/sec) elapsed = 0:0:02:59 / Sun Jun  5 02:00:52 2016
GPGPU-Sim uArch: cycles simulated: 73984  inst.: 7921406 (ipc=26.6) sim_rate=44007 (inst/sec) elapsed = 0:0:03:00 / Sun Jun  5 02:00:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25688,48484), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25689,48484)
GPGPU-Sim uArch: cycles simulated: 74484  inst.: 7928152 (ipc=26.4) sim_rate=43801 (inst/sec) elapsed = 0:0:03:01 / Sun Jun  5 02:00:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26053,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26054,48484)
GPGPU-Sim uArch: cycles simulated: 74984  inst.: 7940220 (ipc=26.3) sim_rate=43389 (inst/sec) elapsed = 0:0:03:03 / Sun Jun  5 02:00:56 2016
GPGPU-Sim uArch: cycles simulated: 75484  inst.: 7950861 (ipc=26.2) sim_rate=43211 (inst/sec) elapsed = 0:0:03:04 / Sun Jun  5 02:00:57 2016
GPGPU-Sim uArch: cycles simulated: 75984  inst.: 7956190 (ipc=26.0) sim_rate=43006 (inst/sec) elapsed = 0:0:03:05 / Sun Jun  5 02:00:58 2016
GPGPU-Sim uArch: cycles simulated: 76484  inst.: 7963994 (ipc=25.8) sim_rate=42817 (inst/sec) elapsed = 0:0:03:06 / Sun Jun  5 02:00:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28121,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28122,48484)
GPGPU-Sim uArch: cycles simulated: 76984  inst.: 7972123 (ipc=25.6) sim_rate=42404 (inst/sec) elapsed = 0:0:03:08 / Sun Jun  5 02:01:01 2016
GPGPU-Sim uArch: cycles simulated: 77484  inst.: 7985288 (ipc=25.6) sim_rate=42250 (inst/sec) elapsed = 0:0:03:09 / Sun Jun  5 02:01:02 2016
GPGPU-Sim uArch: cycles simulated: 77984  inst.: 7995346 (ipc=25.5) sim_rate=42080 (inst/sec) elapsed = 0:0:03:10 / Sun Jun  5 02:01:03 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(71,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29607,48484), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29608,48484)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29629,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29630,48484)
GPGPU-Sim uArch: cycles simulated: 78484  inst.: 8010528 (ipc=25.6) sim_rate=41939 (inst/sec) elapsed = 0:0:03:11 / Sun Jun  5 02:01:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30377,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30378,48484)
GPGPU-Sim uArch: cycles simulated: 78984  inst.: 8020885 (ipc=25.5) sim_rate=41775 (inst/sec) elapsed = 0:0:03:12 / Sun Jun  5 02:01:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30752,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30753,48484)
GPGPU-Sim uArch: cycles simulated: 79484  inst.: 8031577 (ipc=25.5) sim_rate=41399 (inst/sec) elapsed = 0:0:03:14 / Sun Jun  5 02:01:07 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31239,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31240,48484)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31345,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31346,48484)
GPGPU-Sim uArch: cycles simulated: 79984  inst.: 8043754 (ipc=25.4) sim_rate=41250 (inst/sec) elapsed = 0:0:03:15 / Sun Jun  5 02:01:08 2016
GPGPU-Sim uArch: cycles simulated: 80484  inst.: 8052347 (ipc=25.3) sim_rate=41083 (inst/sec) elapsed = 0:0:03:16 / Sun Jun  5 02:01:09 2016
GPGPU-Sim uArch: cycles simulated: 80984  inst.: 8059634 (ipc=25.1) sim_rate=40911 (inst/sec) elapsed = 0:0:03:17 / Sun Jun  5 02:01:10 2016
GPGPU-Sim uArch: cycles simulated: 81484  inst.: 8067481 (ipc=25.0) sim_rate=40744 (inst/sec) elapsed = 0:0:03:18 / Sun Jun  5 02:01:11 2016
GPGPU-Sim uArch: cycles simulated: 81984  inst.: 8080901 (ipc=25.0) sim_rate=40607 (inst/sec) elapsed = 0:0:03:19 / Sun Jun  5 02:01:12 2016
GPGPU-Sim uArch: cycles simulated: 82484  inst.: 8086129 (ipc=24.8) sim_rate=40430 (inst/sec) elapsed = 0:0:03:20 / Sun Jun  5 02:01:13 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34197,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34198,48484)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34226,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34227,48484)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(82,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 82984  inst.: 8094951 (ipc=24.7) sim_rate=40074 (inst/sec) elapsed = 0:0:03:22 / Sun Jun  5 02:01:15 2016
GPGPU-Sim uArch: cycles simulated: 83484  inst.: 8103417 (ipc=24.6) sim_rate=39918 (inst/sec) elapsed = 0:0:03:23 / Sun Jun  5 02:01:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35467,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35468,48484)
GPGPU-Sim uArch: cycles simulated: 83984  inst.: 8111189 (ipc=24.5) sim_rate=39760 (inst/sec) elapsed = 0:0:03:24 / Sun Jun  5 02:01:17 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35720,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35721,48484)
GPGPU-Sim uArch: cycles simulated: 84484  inst.: 8117778 (ipc=24.3) sim_rate=39598 (inst/sec) elapsed = 0:0:03:25 / Sun Jun  5 02:01:18 2016
GPGPU-Sim uArch: cycles simulated: 84984  inst.: 8124410 (ipc=24.2) sim_rate=39438 (inst/sec) elapsed = 0:0:03:26 / Sun Jun  5 02:01:19 2016
GPGPU-Sim uArch: cycles simulated: 85484  inst.: 8129668 (ipc=24.0) sim_rate=39273 (inst/sec) elapsed = 0:0:03:27 / Sun Jun  5 02:01:20 2016
GPGPU-Sim uArch: cycles simulated: 85984  inst.: 8136043 (ipc=23.8) sim_rate=39115 (inst/sec) elapsed = 0:0:03:28 / Sun Jun  5 02:01:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37728,48484), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37729,48484)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37902,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37903,48484)
GPGPU-Sim uArch: cycles simulated: 86484  inst.: 8142395 (ipc=23.7) sim_rate=38958 (inst/sec) elapsed = 0:0:03:29 / Sun Jun  5 02:01:22 2016
GPGPU-Sim uArch: cycles simulated: 86984  inst.: 8148953 (ipc=23.5) sim_rate=38804 (inst/sec) elapsed = 0:0:03:30 / Sun Jun  5 02:01:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38823,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38824,48484)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38914,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38915,48484)
GPGPU-Sim uArch: cycles simulated: 87484  inst.: 8156328 (ipc=23.4) sim_rate=38473 (inst/sec) elapsed = 0:0:03:32 / Sun Jun  5 02:01:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39186,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39187,48484)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39445,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39446,48484)
GPGPU-Sim uArch: cycles simulated: 87984  inst.: 8164535 (ipc=23.3) sim_rate=38331 (inst/sec) elapsed = 0:0:03:33 / Sun Jun  5 02:01:26 2016
GPGPU-Sim uArch: cycles simulated: 88484  inst.: 8178379 (ipc=23.4) sim_rate=38216 (inst/sec) elapsed = 0:0:03:34 / Sun Jun  5 02:01:27 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40163,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(40164,48484)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40234,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(40235,48484)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(97,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 88984  inst.: 8192466 (ipc=23.5) sim_rate=38104 (inst/sec) elapsed = 0:0:03:35 / Sun Jun  5 02:01:28 2016
GPGPU-Sim uArch: cycles simulated: 89484  inst.: 8199023 (ipc=23.3) sim_rate=37958 (inst/sec) elapsed = 0:0:03:36 / Sun Jun  5 02:01:29 2016
GPGPU-Sim uArch: cycles simulated: 89984  inst.: 8205454 (ipc=23.2) sim_rate=37813 (inst/sec) elapsed = 0:0:03:37 / Sun Jun  5 02:01:30 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41527,48484), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(41528,48484)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41593,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(41594,48484)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41990,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(41991,48484)
GPGPU-Sim uArch: cycles simulated: 90484  inst.: 8220812 (ipc=23.3) sim_rate=37710 (inst/sec) elapsed = 0:0:03:38 / Sun Jun  5 02:01:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42057,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42058,48484)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42108,48484), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42109,48484)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (42237,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(42238,48484)
GPGPU-Sim uArch: cycles simulated: 90984  inst.: 8230374 (ipc=23.2) sim_rate=37410 (inst/sec) elapsed = 0:0:03:40 / Sun Jun  5 02:01:33 2016
GPGPU-Sim uArch: cycles simulated: 91484  inst.: 8244404 (ipc=23.3) sim_rate=37304 (inst/sec) elapsed = 0:0:03:41 / Sun Jun  5 02:01:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43443,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(43444,48484)
GPGPU-Sim uArch: cycles simulated: 91984  inst.: 8253514 (ipc=23.2) sim_rate=37177 (inst/sec) elapsed = 0:0:03:42 / Sun Jun  5 02:01:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43505,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(43506,48484)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43743,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43744,48484)
GPGPU-Sim uArch: cycles simulated: 92484  inst.: 8263980 (ipc=23.2) sim_rate=37058 (inst/sec) elapsed = 0:0:03:43 / Sun Jun  5 02:01:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44002,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44003,48484)
GPGPU-Sim uArch: cycles simulated: 92984  inst.: 8273321 (ipc=23.2) sim_rate=36934 (inst/sec) elapsed = 0:0:03:44 / Sun Jun  5 02:01:37 2016
GPGPU-Sim uArch: cycles simulated: 93484  inst.: 8278864 (ipc=23.0) sim_rate=36794 (inst/sec) elapsed = 0:0:03:45 / Sun Jun  5 02:01:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (45141,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(45142,48484)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(121,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 93984  inst.: 8284198 (ipc=22.9) sim_rate=36655 (inst/sec) elapsed = 0:0:03:46 / Sun Jun  5 02:01:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (45737,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(45738,48484)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45804,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45805,48484)
GPGPU-Sim uArch: cycles simulated: 94484  inst.: 8290066 (ipc=22.8) sim_rate=36359 (inst/sec) elapsed = 0:0:03:48 / Sun Jun  5 02:01:41 2016
GPGPU-Sim uArch: cycles simulated: 94984  inst.: 8300801 (ipc=22.8) sim_rate=36248 (inst/sec) elapsed = 0:0:03:49 / Sun Jun  5 02:01:42 2016
GPGPU-Sim uArch: cycles simulated: 95484  inst.: 8306186 (ipc=22.6) sim_rate=36113 (inst/sec) elapsed = 0:0:03:50 / Sun Jun  5 02:01:43 2016
GPGPU-Sim uArch: cycles simulated: 95984  inst.: 8311094 (ipc=22.5) sim_rate=35978 (inst/sec) elapsed = 0:0:03:51 / Sun Jun  5 02:01:44 2016
GPGPU-Sim uArch: cycles simulated: 96484  inst.: 8319649 (ipc=22.4) sim_rate=35860 (inst/sec) elapsed = 0:0:03:52 / Sun Jun  5 02:01:45 2016
GPGPU-Sim uArch: cycles simulated: 96984  inst.: 8325185 (ipc=22.3) sim_rate=35730 (inst/sec) elapsed = 0:0:03:53 / Sun Jun  5 02:01:46 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (48860,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(48861,48484)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (48868,48484), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(48869,48484)
GPGPU-Sim uArch: cycles simulated: 97484  inst.: 8330246 (ipc=22.2) sim_rate=35599 (inst/sec) elapsed = 0:0:03:54 / Sun Jun  5 02:01:47 2016
GPGPU-Sim uArch: cycles simulated: 97984  inst.: 8337169 (ipc=22.1) sim_rate=35477 (inst/sec) elapsed = 0:0:03:55 / Sun Jun  5 02:01:48 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (49834,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(49835,48484)
GPGPU-Sim uArch: cycles simulated: 98484  inst.: 8344376 (ipc=22.0) sim_rate=35208 (inst/sec) elapsed = 0:0:03:57 / Sun Jun  5 02:01:50 2016
GPGPU-Sim uArch: cycles simulated: 98984  inst.: 8351907 (ipc=22.0) sim_rate=35092 (inst/sec) elapsed = 0:0:03:58 / Sun Jun  5 02:01:51 2016
GPGPU-Sim uArch: cycles simulated: 99484  inst.: 8357083 (ipc=21.9) sim_rate=34966 (inst/sec) elapsed = 0:0:03:59 / Sun Jun  5 02:01:52 2016
GPGPU-Sim uArch: cycles simulated: 99984  inst.: 8363282 (ipc=21.8) sim_rate=34847 (inst/sec) elapsed = 0:0:04:00 / Sun Jun  5 02:01:53 2016
GPGPU-Sim uArch: cycles simulated: 100484  inst.: 8368474 (ipc=21.7) sim_rate=34723 (inst/sec) elapsed = 0:0:04:01 / Sun Jun  5 02:01:54 2016
GPGPU-Sim uArch: cycles simulated: 100984  inst.: 8372886 (ipc=21.5) sim_rate=34598 (inst/sec) elapsed = 0:0:04:02 / Sun Jun  5 02:01:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (52833,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(52834,48484)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(127,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 101484  inst.: 8379814 (ipc=21.5) sim_rate=34484 (inst/sec) elapsed = 0:0:04:03 / Sun Jun  5 02:01:56 2016
GPGPU-Sim uArch: cycles simulated: 101984  inst.: 8386772 (ipc=21.4) sim_rate=34231 (inst/sec) elapsed = 0:0:04:05 / Sun Jun  5 02:01:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (53856,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(53857,48484)
GPGPU-Sim uArch: cycles simulated: 102484  inst.: 8391100 (ipc=21.3) sim_rate=34110 (inst/sec) elapsed = 0:0:04:06 / Sun Jun  5 02:01:59 2016
GPGPU-Sim uArch: cycles simulated: 102984  inst.: 8397952 (ipc=21.2) sim_rate=33999 (inst/sec) elapsed = 0:0:04:07 / Sun Jun  5 02:02:00 2016
GPGPU-Sim uArch: cycles simulated: 103484  inst.: 8404185 (ipc=21.1) sim_rate=33887 (inst/sec) elapsed = 0:0:04:08 / Sun Jun  5 02:02:01 2016
GPGPU-Sim uArch: cycles simulated: 103984  inst.: 8409644 (ipc=21.0) sim_rate=33773 (inst/sec) elapsed = 0:0:04:09 / Sun Jun  5 02:02:02 2016
GPGPU-Sim uArch: cycles simulated: 104484  inst.: 8413910 (ipc=20.9) sim_rate=33655 (inst/sec) elapsed = 0:0:04:10 / Sun Jun  5 02:02:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (56471,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(56472,48484)
GPGPU-Sim uArch: cycles simulated: 104984  inst.: 8418351 (ipc=20.8) sim_rate=33539 (inst/sec) elapsed = 0:0:04:11 / Sun Jun  5 02:02:04 2016
GPGPU-Sim uArch: cycles simulated: 105484  inst.: 8423188 (ipc=20.7) sim_rate=33425 (inst/sec) elapsed = 0:0:04:12 / Sun Jun  5 02:02:05 2016
GPGPU-Sim uArch: cycles simulated: 105984  inst.: 8432168 (ipc=20.7) sim_rate=33197 (inst/sec) elapsed = 0:0:04:14 / Sun Jun  5 02:02:07 2016
GPGPU-Sim uArch: cycles simulated: 106484  inst.: 8438679 (ipc=20.6) sim_rate=33092 (inst/sec) elapsed = 0:0:04:15 / Sun Jun  5 02:02:08 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58494,48484), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58495,48484)
GPGPU-Sim uArch: cycles simulated: 106984  inst.: 8445176 (ipc=20.6) sim_rate=32988 (inst/sec) elapsed = 0:0:04:16 / Sun Jun  5 02:02:09 2016
GPGPU-Sim uArch: cycles simulated: 107484  inst.: 8454201 (ipc=20.5) sim_rate=32895 (inst/sec) elapsed = 0:0:04:17 / Sun Jun  5 02:02:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (59352,48484), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(59353,48484)
GPGPU-Sim uArch: cycles simulated: 107984  inst.: 8464634 (ipc=20.5) sim_rate=32808 (inst/sec) elapsed = 0:0:04:18 / Sun Jun  5 02:02:11 2016
GPGPU-Sim uArch: cycles simulated: 108484  inst.: 8472868 (ipc=20.5) sim_rate=32713 (inst/sec) elapsed = 0:0:04:19 / Sun Jun  5 02:02:12 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(116,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 108984  inst.: 8484323 (ipc=20.5) sim_rate=32632 (inst/sec) elapsed = 0:0:04:20 / Sun Jun  5 02:02:13 2016
GPGPU-Sim uArch: cycles simulated: 109484  inst.: 8492118 (ipc=20.5) sim_rate=32536 (inst/sec) elapsed = 0:0:04:21 / Sun Jun  5 02:02:14 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (61338,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(61339,48484)
GPGPU-Sim uArch: cycles simulated: 109984  inst.: 8502854 (ipc=20.5) sim_rate=32330 (inst/sec) elapsed = 0:0:04:23 / Sun Jun  5 02:02:16 2016
GPGPU-Sim uArch: cycles simulated: 110484  inst.: 8511666 (ipc=20.5) sim_rate=32241 (inst/sec) elapsed = 0:0:04:24 / Sun Jun  5 02:02:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (62328,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(62329,48484)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (62429,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(62430,48484)
GPGPU-Sim uArch: cycles simulated: 110984  inst.: 8517576 (ipc=20.4) sim_rate=32141 (inst/sec) elapsed = 0:0:04:25 / Sun Jun  5 02:02:18 2016
GPGPU-Sim uArch: cycles simulated: 111484  inst.: 8526615 (ipc=20.4) sim_rate=32054 (inst/sec) elapsed = 0:0:04:26 / Sun Jun  5 02:02:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (63030,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(63031,48484)
GPGPU-Sim uArch: cycles simulated: 111984  inst.: 8534716 (ipc=20.4) sim_rate=31965 (inst/sec) elapsed = 0:0:04:27 / Sun Jun  5 02:02:20 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (63561,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(63562,48484)
GPGPU-Sim uArch: cycles simulated: 112484  inst.: 8547661 (ipc=20.4) sim_rate=31894 (inst/sec) elapsed = 0:0:04:28 / Sun Jun  5 02:02:21 2016
GPGPU-Sim uArch: cycles simulated: 112984  inst.: 8559854 (ipc=20.4) sim_rate=31821 (inst/sec) elapsed = 0:0:04:29 / Sun Jun  5 02:02:22 2016
GPGPU-Sim uArch: cycles simulated: 113484  inst.: 8567108 (ipc=20.4) sim_rate=31612 (inst/sec) elapsed = 0:0:04:31 / Sun Jun  5 02:02:24 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(34,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (65485,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(65486,48484)
GPGPU-Sim uArch: cycles simulated: 113984  inst.: 8571857 (ipc=20.3) sim_rate=31514 (inst/sec) elapsed = 0:0:04:32 / Sun Jun  5 02:02:25 2016
GPGPU-Sim uArch: cycles simulated: 114484  inst.: 8578894 (ipc=20.2) sim_rate=31424 (inst/sec) elapsed = 0:0:04:33 / Sun Jun  5 02:02:26 2016
GPGPU-Sim uArch: cycles simulated: 114984  inst.: 8586511 (ipc=20.2) sim_rate=31337 (inst/sec) elapsed = 0:0:04:34 / Sun Jun  5 02:02:27 2016
GPGPU-Sim uArch: cycles simulated: 115484  inst.: 8592368 (ipc=20.1) sim_rate=31244 (inst/sec) elapsed = 0:0:04:35 / Sun Jun  5 02:02:28 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (67346,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(67347,48484)
GPGPU-Sim uArch: cycles simulated: 115984  inst.: 8597082 (ipc=20.1) sim_rate=31148 (inst/sec) elapsed = 0:0:04:36 / Sun Jun  5 02:02:29 2016
GPGPU-Sim uArch: cycles simulated: 116484  inst.: 8601938 (ipc=20.0) sim_rate=31053 (inst/sec) elapsed = 0:0:04:37 / Sun Jun  5 02:02:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (68240,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(68241,48484)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (68478,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(68479,48484)
GPGPU-Sim uArch: cycles simulated: 116984  inst.: 8614351 (ipc=20.0) sim_rate=30986 (inst/sec) elapsed = 0:0:04:38 / Sun Jun  5 02:02:31 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (68668,48484), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(68669,48484)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (68702,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(68703,48484)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (68778,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(68779,48484)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (68782,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(68783,48484)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (68835,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(68836,48484)
GPGPU-Sim uArch: cycles simulated: 117484  inst.: 8627328 (ipc=20.1) sim_rate=30922 (inst/sec) elapsed = 0:0:04:39 / Sun Jun  5 02:02:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (69362,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(69363,48484)
GPGPU-Sim uArch: cycles simulated: 117984  inst.: 8640396 (ipc=20.1) sim_rate=30748 (inst/sec) elapsed = 0:0:04:41 / Sun Jun  5 02:02:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (69794,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(69795,48484)
GPGPU-Sim uArch: cycles simulated: 118484  inst.: 8649270 (ipc=20.1) sim_rate=30671 (inst/sec) elapsed = 0:0:04:42 / Sun Jun  5 02:02:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (70272,48484), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(70273,48484)
GPGPU-Sim uArch: cycles simulated: 118984  inst.: 8658497 (ipc=20.1) sim_rate=30595 (inst/sec) elapsed = 0:0:04:43 / Sun Jun  5 02:02:36 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(133,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 119484  inst.: 8669926 (ipc=20.1) sim_rate=30527 (inst/sec) elapsed = 0:0:04:44 / Sun Jun  5 02:02:37 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (71425,48484), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(71426,48484)
GPGPU-Sim uArch: cycles simulated: 119984  inst.: 8681143 (ipc=20.1) sim_rate=30460 (inst/sec) elapsed = 0:0:04:45 / Sun Jun  5 02:02:38 2016
GPGPU-Sim uArch: cycles simulated: 120484  inst.: 8693503 (ipc=20.2) sim_rate=30396 (inst/sec) elapsed = 0:0:04:46 / Sun Jun  5 02:02:39 2016
GPGPU-Sim uArch: cycles simulated: 120984  inst.: 8701510 (ipc=20.1) sim_rate=30213 (inst/sec) elapsed = 0:0:04:48 / Sun Jun  5 02:02:41 2016
GPGPU-Sim uArch: cycles simulated: 121484  inst.: 8712218 (ipc=20.1) sim_rate=30146 (inst/sec) elapsed = 0:0:04:49 / Sun Jun  5 02:02:42 2016
GPGPU-Sim uArch: cycles simulated: 121984  inst.: 8717830 (ipc=20.1) sim_rate=30061 (inst/sec) elapsed = 0:0:04:50 / Sun Jun  5 02:02:43 2016
GPGPU-Sim uArch: cycles simulated: 122484  inst.: 8724051 (ipc=20.0) sim_rate=29979 (inst/sec) elapsed = 0:0:04:51 / Sun Jun  5 02:02:44 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (74047,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(74048,48484)
GPGPU-Sim uArch: cycles simulated: 122984  inst.: 8730202 (ipc=20.0) sim_rate=29897 (inst/sec) elapsed = 0:0:04:52 / Sun Jun  5 02:02:45 2016
GPGPU-Sim uArch: cycles simulated: 123484  inst.: 8736688 (ipc=19.9) sim_rate=29818 (inst/sec) elapsed = 0:0:04:53 / Sun Jun  5 02:02:46 2016
GPGPU-Sim uArch: cycles simulated: 123984  inst.: 8741137 (ipc=19.9) sim_rate=29731 (inst/sec) elapsed = 0:0:04:54 / Sun Jun  5 02:02:47 2016
GPGPU-Sim uArch: cycles simulated: 124484  inst.: 8746753 (ipc=19.8) sim_rate=29549 (inst/sec) elapsed = 0:0:04:56 / Sun Jun  5 02:02:49 2016
GPGPU-Sim uArch: cycles simulated: 124984  inst.: 8756463 (ipc=19.8) sim_rate=29483 (inst/sec) elapsed = 0:0:04:57 / Sun Jun  5 02:02:50 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(131,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 125484  inst.: 8762745 (ipc=19.7) sim_rate=29405 (inst/sec) elapsed = 0:0:04:58 / Sun Jun  5 02:02:51 2016
GPGPU-Sim uArch: cycles simulated: 125984  inst.: 8767949 (ipc=19.7) sim_rate=29324 (inst/sec) elapsed = 0:0:04:59 / Sun Jun  5 02:02:52 2016
GPGPU-Sim uArch: cycles simulated: 126484  inst.: 8775454 (ipc=19.7) sim_rate=29251 (inst/sec) elapsed = 0:0:05:00 / Sun Jun  5 02:02:53 2016
GPGPU-Sim uArch: cycles simulated: 126984  inst.: 8781610 (ipc=19.6) sim_rate=29174 (inst/sec) elapsed = 0:0:05:01 / Sun Jun  5 02:02:54 2016
GPGPU-Sim uArch: cycles simulated: 127484  inst.: 8786843 (ipc=19.5) sim_rate=29095 (inst/sec) elapsed = 0:0:05:02 / Sun Jun  5 02:02:55 2016
GPGPU-Sim uArch: cycles simulated: 127984  inst.: 8791711 (ipc=19.5) sim_rate=29015 (inst/sec) elapsed = 0:0:05:03 / Sun Jun  5 02:02:56 2016
GPGPU-Sim uArch: cycles simulated: 128484  inst.: 8798904 (ipc=19.5) sim_rate=28943 (inst/sec) elapsed = 0:0:05:04 / Sun Jun  5 02:02:57 2016
GPGPU-Sim uArch: cycles simulated: 128984  inst.: 8807100 (ipc=19.4) sim_rate=28781 (inst/sec) elapsed = 0:0:05:06 / Sun Jun  5 02:02:59 2016
GPGPU-Sim uArch: cycles simulated: 129484  inst.: 8812639 (ipc=19.4) sim_rate=28705 (inst/sec) elapsed = 0:0:05:07 / Sun Jun  5 02:03:00 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (81239,48484), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(81240,48484)
GPGPU-Sim uArch: cycles simulated: 129984  inst.: 8819477 (ipc=19.4) sim_rate=28634 (inst/sec) elapsed = 0:0:05:08 / Sun Jun  5 02:03:01 2016
GPGPU-Sim uArch: cycles simulated: 130484  inst.: 8826722 (ipc=19.3) sim_rate=28565 (inst/sec) elapsed = 0:0:05:09 / Sun Jun  5 02:03:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (82247,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(82248,48484)
GPGPU-Sim uArch: cycles simulated: 130984  inst.: 8839283 (ipc=19.4) sim_rate=28513 (inst/sec) elapsed = 0:0:05:10 / Sun Jun  5 02:03:03 2016
GPGPU-Sim uArch: cycles simulated: 131484  inst.: 8846844 (ipc=19.3) sim_rate=28446 (inst/sec) elapsed = 0:0:05:11 / Sun Jun  5 02:03:04 2016
GPGPU-Sim uArch: cycles simulated: 131984  inst.: 8852310 (ipc=19.3) sim_rate=28372 (inst/sec) elapsed = 0:0:05:12 / Sun Jun  5 02:03:05 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(144,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 132484  inst.: 8859844 (ipc=19.3) sim_rate=28306 (inst/sec) elapsed = 0:0:05:13 / Sun Jun  5 02:03:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (84056,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(84057,48484)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (84100,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(84101,48484)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (84364,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(84365,48484)
GPGPU-Sim uArch: cycles simulated: 132984  inst.: 8870033 (ipc=19.3) sim_rate=28248 (inst/sec) elapsed = 0:0:05:14 / Sun Jun  5 02:03:07 2016
GPGPU-Sim uArch: cycles simulated: 133484  inst.: 8878999 (ipc=19.3) sim_rate=28098 (inst/sec) elapsed = 0:0:05:16 / Sun Jun  5 02:03:09 2016
GPGPU-Sim uArch: cycles simulated: 133984  inst.: 8888615 (ipc=19.3) sim_rate=28039 (inst/sec) elapsed = 0:0:05:17 / Sun Jun  5 02:03:10 2016
GPGPU-Sim uArch: cycles simulated: 134484  inst.: 8893870 (ipc=19.2) sim_rate=27968 (inst/sec) elapsed = 0:0:05:18 / Sun Jun  5 02:03:11 2016
GPGPU-Sim uArch: cycles simulated: 134984  inst.: 8903407 (ipc=19.2) sim_rate=27910 (inst/sec) elapsed = 0:0:05:19 / Sun Jun  5 02:03:12 2016
GPGPU-Sim uArch: cycles simulated: 135484  inst.: 8910204 (ipc=19.2) sim_rate=27844 (inst/sec) elapsed = 0:0:05:20 / Sun Jun  5 02:03:13 2016
GPGPU-Sim uArch: cycles simulated: 135984  inst.: 8915895 (ipc=19.1) sim_rate=27775 (inst/sec) elapsed = 0:0:05:21 / Sun Jun  5 02:03:14 2016
GPGPU-Sim uArch: cycles simulated: 136484  inst.: 8920596 (ipc=19.1) sim_rate=27703 (inst/sec) elapsed = 0:0:05:22 / Sun Jun  5 02:03:15 2016
GPGPU-Sim uArch: cycles simulated: 136984  inst.: 8926355 (ipc=19.0) sim_rate=27635 (inst/sec) elapsed = 0:0:05:23 / Sun Jun  5 02:03:16 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (88512,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(88513,48484)
GPGPU-Sim uArch: cycles simulated: 137484  inst.: 8935345 (ipc=19.0) sim_rate=27493 (inst/sec) elapsed = 0:0:05:25 / Sun Jun  5 02:03:18 2016
GPGPU-Sim uArch: cycles simulated: 137984  inst.: 8949346 (ipc=19.1) sim_rate=27451 (inst/sec) elapsed = 0:0:05:26 / Sun Jun  5 02:03:19 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(156,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 138484  inst.: 8955524 (ipc=19.0) sim_rate=27386 (inst/sec) elapsed = 0:0:05:27 / Sun Jun  5 02:03:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (90400,48484), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(90401,48484)
GPGPU-Sim uArch: cycles simulated: 138984  inst.: 8960926 (ipc=19.0) sim_rate=27319 (inst/sec) elapsed = 0:0:05:28 / Sun Jun  5 02:03:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (90676,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(90677,48484)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (90723,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(90724,48484)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (90784,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(90785,48484)
GPGPU-Sim uArch: cycles simulated: 139484  inst.: 8968039 (ipc=19.0) sim_rate=27258 (inst/sec) elapsed = 0:0:05:29 / Sun Jun  5 02:03:22 2016
GPGPU-Sim uArch: cycles simulated: 139984  inst.: 8978533 (ipc=19.0) sim_rate=27207 (inst/sec) elapsed = 0:0:05:30 / Sun Jun  5 02:03:23 2016
GPGPU-Sim uArch: cycles simulated: 140484  inst.: 8988252 (ipc=19.0) sim_rate=27154 (inst/sec) elapsed = 0:0:05:31 / Sun Jun  5 02:03:24 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (92493,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(92494,48484)
GPGPU-Sim uArch: cycles simulated: 140984  inst.: 8997630 (ipc=19.0) sim_rate=27101 (inst/sec) elapsed = 0:0:05:32 / Sun Jun  5 02:03:25 2016
GPGPU-Sim uArch: cycles simulated: 141484  inst.: 9008691 (ipc=19.0) sim_rate=27053 (inst/sec) elapsed = 0:0:05:33 / Sun Jun  5 02:03:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (93372,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(93373,48484)
GPGPU-Sim uArch: cycles simulated: 141984  inst.: 9015454 (ipc=19.0) sim_rate=26992 (inst/sec) elapsed = 0:0:05:34 / Sun Jun  5 02:03:27 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (93515,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(93516,48484)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (93581,48484), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(93582,48484)
GPGPU-Sim uArch: cycles simulated: 142484  inst.: 9028620 (ipc=19.0) sim_rate=26951 (inst/sec) elapsed = 0:0:05:35 / Sun Jun  5 02:03:28 2016
GPGPU-Sim uArch: cycles simulated: 142984  inst.: 9041518 (ipc=19.0) sim_rate=26829 (inst/sec) elapsed = 0:0:05:37 / Sun Jun  5 02:03:30 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(157,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 143484  inst.: 9048075 (ipc=19.0) sim_rate=26769 (inst/sec) elapsed = 0:0:05:38 / Sun Jun  5 02:03:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (95205,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(95206,48484)
GPGPU-Sim uArch: cycles simulated: 143984  inst.: 9054552 (ipc=19.0) sim_rate=26709 (inst/sec) elapsed = 0:0:05:39 / Sun Jun  5 02:03:32 2016
GPGPU-Sim uArch: cycles simulated: 144484  inst.: 9065626 (ipc=19.0) sim_rate=26663 (inst/sec) elapsed = 0:0:05:40 / Sun Jun  5 02:03:33 2016
GPGPU-Sim uArch: cycles simulated: 144984  inst.: 9074707 (ipc=19.0) sim_rate=26612 (inst/sec) elapsed = 0:0:05:41 / Sun Jun  5 02:03:34 2016
GPGPU-Sim uArch: cycles simulated: 145484  inst.: 9085810 (ipc=19.0) sim_rate=26566 (inst/sec) elapsed = 0:0:05:42 / Sun Jun  5 02:03:35 2016
GPGPU-Sim uArch: cycles simulated: 145984  inst.: 9093506 (ipc=19.0) sim_rate=26511 (inst/sec) elapsed = 0:0:05:43 / Sun Jun  5 02:03:36 2016
GPGPU-Sim uArch: cycles simulated: 146484  inst.: 9098369 (ipc=18.9) sim_rate=26448 (inst/sec) elapsed = 0:0:05:44 / Sun Jun  5 02:03:37 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (98328,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(98329,48484)
GPGPU-Sim uArch: cycles simulated: 146984  inst.: 9102835 (ipc=18.9) sim_rate=26385 (inst/sec) elapsed = 0:0:05:45 / Sun Jun  5 02:03:38 2016
GPGPU-Sim uArch: cycles simulated: 147484  inst.: 9114367 (ipc=18.9) sim_rate=26342 (inst/sec) elapsed = 0:0:05:46 / Sun Jun  5 02:03:39 2016
GPGPU-Sim uArch: cycles simulated: 147984  inst.: 9122876 (ipc=18.9) sim_rate=26290 (inst/sec) elapsed = 0:0:05:47 / Sun Jun  5 02:03:40 2016
GPGPU-Sim uArch: cycles simulated: 148484  inst.: 9127973 (ipc=18.9) sim_rate=26229 (inst/sec) elapsed = 0:0:05:48 / Sun Jun  5 02:03:41 2016
GPGPU-Sim uArch: cycles simulated: 148984  inst.: 9134973 (ipc=18.8) sim_rate=26099 (inst/sec) elapsed = 0:0:05:50 / Sun Jun  5 02:03:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (100699,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(100700,48484)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(163,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 149484  inst.: 9142493 (ipc=18.8) sim_rate=26046 (inst/sec) elapsed = 0:0:05:51 / Sun Jun  5 02:03:44 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (101161,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(101162,48484)
GPGPU-Sim uArch: cycles simulated: 149984  inst.: 9151981 (ipc=18.8) sim_rate=25999 (inst/sec) elapsed = 0:0:05:52 / Sun Jun  5 02:03:45 2016
GPGPU-Sim uArch: cycles simulated: 150484  inst.: 9159074 (ipc=18.8) sim_rate=25946 (inst/sec) elapsed = 0:0:05:53 / Sun Jun  5 02:03:46 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (102297,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(102298,48484)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (102306,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(102307,48484)
GPGPU-Sim uArch: cycles simulated: 150984  inst.: 9166475 (ipc=18.8) sim_rate=25893 (inst/sec) elapsed = 0:0:05:54 / Sun Jun  5 02:03:47 2016
GPGPU-Sim uArch: cycles simulated: 151484  inst.: 9175232 (ipc=18.8) sim_rate=25845 (inst/sec) elapsed = 0:0:05:55 / Sun Jun  5 02:03:48 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (103350,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(103351,48484)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (103359,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(103360,48484)
GPGPU-Sim uArch: cycles simulated: 151984  inst.: 9185317 (ipc=18.8) sim_rate=25801 (inst/sec) elapsed = 0:0:05:56 / Sun Jun  5 02:03:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (103806,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(103807,48484)
GPGPU-Sim uArch: cycles simulated: 152484  inst.: 9199209 (ipc=18.8) sim_rate=25768 (inst/sec) elapsed = 0:0:05:57 / Sun Jun  5 02:03:50 2016
GPGPU-Sim uArch: cycles simulated: 152984  inst.: 9207997 (ipc=18.8) sim_rate=25720 (inst/sec) elapsed = 0:0:05:58 / Sun Jun  5 02:03:51 2016
GPGPU-Sim uArch: cycles simulated: 153484  inst.: 9214643 (ipc=18.8) sim_rate=25667 (inst/sec) elapsed = 0:0:05:59 / Sun Jun  5 02:03:52 2016
GPGPU-Sim uArch: cycles simulated: 153984  inst.: 9222061 (ipc=18.8) sim_rate=25616 (inst/sec) elapsed = 0:0:06:00 / Sun Jun  5 02:03:53 2016
GPGPU-Sim uArch: cycles simulated: 154484  inst.: 9228021 (ipc=18.7) sim_rate=25562 (inst/sec) elapsed = 0:0:06:01 / Sun Jun  5 02:03:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (106325,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(106326,48484)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(174,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 154984  inst.: 9238098 (ipc=18.7) sim_rate=25519 (inst/sec) elapsed = 0:0:06:02 / Sun Jun  5 02:03:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (106695,48484), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(106696,48484)
GPGPU-Sim uArch: cycles simulated: 155484  inst.: 9251513 (ipc=18.8) sim_rate=25416 (inst/sec) elapsed = 0:0:06:04 / Sun Jun  5 02:03:57 2016
GPGPU-Sim uArch: cycles simulated: 155984  inst.: 9259700 (ipc=18.8) sim_rate=25369 (inst/sec) elapsed = 0:0:06:05 / Sun Jun  5 02:03:58 2016
GPGPU-Sim uArch: cycles simulated: 156484  inst.: 9269674 (ipc=18.8) sim_rate=25326 (inst/sec) elapsed = 0:0:06:06 / Sun Jun  5 02:03:59 2016
GPGPU-Sim uArch: cycles simulated: 156984  inst.: 9276522 (ipc=18.7) sim_rate=25276 (inst/sec) elapsed = 0:0:06:07 / Sun Jun  5 02:04:00 2016
GPGPU-Sim uArch: cycles simulated: 157484  inst.: 9281178 (ipc=18.7) sim_rate=25220 (inst/sec) elapsed = 0:0:06:08 / Sun Jun  5 02:04:01 2016
GPGPU-Sim uArch: cycles simulated: 157984  inst.: 9286760 (ipc=18.7) sim_rate=25167 (inst/sec) elapsed = 0:0:06:09 / Sun Jun  5 02:04:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (109555,48484), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(109556,48484)
GPGPU-Sim uArch: cycles simulated: 158484  inst.: 9292391 (ipc=18.6) sim_rate=25114 (inst/sec) elapsed = 0:0:06:10 / Sun Jun  5 02:04:03 2016
GPGPU-Sim uArch: cycles simulated: 158984  inst.: 9298499 (ipc=18.6) sim_rate=25063 (inst/sec) elapsed = 0:0:06:11 / Sun Jun  5 02:04:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (110627,48484), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(110628,48484)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (110767,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(110768,48484)
GPGPU-Sim uArch: cycles simulated: 159484  inst.: 9305906 (ipc=18.6) sim_rate=25015 (inst/sec) elapsed = 0:0:06:12 / Sun Jun  5 02:04:05 2016
GPGPU-Sim uArch: cycles simulated: 159984  inst.: 9317422 (ipc=18.6) sim_rate=24979 (inst/sec) elapsed = 0:0:06:13 / Sun Jun  5 02:04:06 2016
GPGPU-Sim uArch: cycles simulated: 160484  inst.: 9323915 (ipc=18.6) sim_rate=24930 (inst/sec) elapsed = 0:0:06:14 / Sun Jun  5 02:04:07 2016
GPGPU-Sim uArch: cycles simulated: 160984  inst.: 9331139 (ipc=18.6) sim_rate=24883 (inst/sec) elapsed = 0:0:06:15 / Sun Jun  5 02:04:08 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(96,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 161484  inst.: 9336604 (ipc=18.5) sim_rate=24831 (inst/sec) elapsed = 0:0:06:16 / Sun Jun  5 02:04:09 2016
GPGPU-Sim uArch: cycles simulated: 161984  inst.: 9341511 (ipc=18.5) sim_rate=24778 (inst/sec) elapsed = 0:0:06:17 / Sun Jun  5 02:04:10 2016
GPGPU-Sim uArch: cycles simulated: 162484  inst.: 9349241 (ipc=18.5) sim_rate=24668 (inst/sec) elapsed = 0:0:06:19 / Sun Jun  5 02:04:12 2016
GPGPU-Sim uArch: cycles simulated: 162984  inst.: 9354320 (ipc=18.4) sim_rate=24616 (inst/sec) elapsed = 0:0:06:20 / Sun Jun  5 02:04:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (114767,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(114768,48484)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114909,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(114910,48484)
GPGPU-Sim uArch: cycles simulated: 163484  inst.: 9361334 (ipc=18.4) sim_rate=24570 (inst/sec) elapsed = 0:0:06:21 / Sun Jun  5 02:04:14 2016
GPGPU-Sim uArch: cycles simulated: 163984  inst.: 9368348 (ipc=18.4) sim_rate=24524 (inst/sec) elapsed = 0:0:06:22 / Sun Jun  5 02:04:15 2016
GPGPU-Sim uArch: cycles simulated: 164484  inst.: 9376411 (ipc=18.4) sim_rate=24481 (inst/sec) elapsed = 0:0:06:23 / Sun Jun  5 02:04:16 2016
GPGPU-Sim uArch: cycles simulated: 164984  inst.: 9382730 (ipc=18.4) sim_rate=24434 (inst/sec) elapsed = 0:0:06:24 / Sun Jun  5 02:04:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (116741,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(116742,48484)
GPGPU-Sim uArch: cycles simulated: 165484  inst.: 9388304 (ipc=18.3) sim_rate=24385 (inst/sec) elapsed = 0:0:06:25 / Sun Jun  5 02:04:18 2016
GPGPU-Sim uArch: cycles simulated: 165984  inst.: 9395246 (ipc=18.3) sim_rate=24277 (inst/sec) elapsed = 0:0:06:27 / Sun Jun  5 02:04:20 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (117730,48484), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(117731,48484)
GPGPU-Sim uArch: cycles simulated: 166484  inst.: 9400429 (ipc=18.3) sim_rate=24227 (inst/sec) elapsed = 0:0:06:28 / Sun Jun  5 02:04:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (118495,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(118496,48484)
GPGPU-Sim uArch: cycles simulated: 166984  inst.: 9406015 (ipc=18.3) sim_rate=24179 (inst/sec) elapsed = 0:0:06:29 / Sun Jun  5 02:04:22 2016
GPGPU-Sim uArch: cycles simulated: 167484  inst.: 9413745 (ipc=18.2) sim_rate=24137 (inst/sec) elapsed = 0:0:06:30 / Sun Jun  5 02:04:23 2016
GPGPU-Sim uArch: cycles simulated: 167984  inst.: 9422369 (ipc=18.2) sim_rate=24098 (inst/sec) elapsed = 0:0:06:31 / Sun Jun  5 02:04:24 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(182,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 168484  inst.: 9429747 (ipc=18.2) sim_rate=24055 (inst/sec) elapsed = 0:0:06:32 / Sun Jun  5 02:04:25 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (120425,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(120426,48484)
GPGPU-Sim uArch: cycles simulated: 168984  inst.: 9436036 (ipc=18.2) sim_rate=23949 (inst/sec) elapsed = 0:0:06:34 / Sun Jun  5 02:04:27 2016
GPGPU-Sim uArch: cycles simulated: 169484  inst.: 9444883 (ipc=18.2) sim_rate=23911 (inst/sec) elapsed = 0:0:06:35 / Sun Jun  5 02:04:28 2016
GPGPU-Sim uArch: cycles simulated: 169984  inst.: 9453743 (ipc=18.2) sim_rate=23873 (inst/sec) elapsed = 0:0:06:36 / Sun Jun  5 02:04:29 2016
GPGPU-Sim uArch: cycles simulated: 170484  inst.: 9464192 (ipc=18.2) sim_rate=23839 (inst/sec) elapsed = 0:0:06:37 / Sun Jun  5 02:04:30 2016
GPGPU-Sim uArch: cycles simulated: 170984  inst.: 9471224 (ipc=18.2) sim_rate=23797 (inst/sec) elapsed = 0:0:06:38 / Sun Jun  5 02:04:31 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (122777,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(122778,48484)
GPGPU-Sim uArch: cycles simulated: 171484  inst.: 9477555 (ipc=18.2) sim_rate=23753 (inst/sec) elapsed = 0:0:06:39 / Sun Jun  5 02:04:32 2016
GPGPU-Sim uArch: cycles simulated: 171984  inst.: 9484949 (ipc=18.2) sim_rate=23712 (inst/sec) elapsed = 0:0:06:40 / Sun Jun  5 02:04:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (123961,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(123962,48484)
GPGPU-Sim uArch: cycles simulated: 172484  inst.: 9492063 (ipc=18.1) sim_rate=23612 (inst/sec) elapsed = 0:0:06:42 / Sun Jun  5 02:04:35 2016
GPGPU-Sim uArch: cycles simulated: 172984  inst.: 9502442 (ipc=18.2) sim_rate=23579 (inst/sec) elapsed = 0:0:06:43 / Sun Jun  5 02:04:36 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124557,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(124558,48484)
GPGPU-Sim uArch: cycles simulated: 173484  inst.: 9509308 (ipc=18.1) sim_rate=23537 (inst/sec) elapsed = 0:0:06:44 / Sun Jun  5 02:04:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (125121,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(125122,48484)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (125381,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(125382,48484)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(179,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 173984  inst.: 9522708 (ipc=18.2) sim_rate=23512 (inst/sec) elapsed = 0:0:06:45 / Sun Jun  5 02:04:38 2016
GPGPU-Sim uArch: cycles simulated: 174484  inst.: 9531300 (ipc=18.2) sim_rate=23476 (inst/sec) elapsed = 0:0:06:46 / Sun Jun  5 02:04:39 2016
GPGPU-Sim uArch: cycles simulated: 174984  inst.: 9537561 (ipc=18.1) sim_rate=23433 (inst/sec) elapsed = 0:0:06:47 / Sun Jun  5 02:04:40 2016
GPGPU-Sim uArch: cycles simulated: 175484  inst.: 9542869 (ipc=18.1) sim_rate=23389 (inst/sec) elapsed = 0:0:06:48 / Sun Jun  5 02:04:41 2016
GPGPU-Sim uArch: cycles simulated: 175984  inst.: 9551056 (ipc=18.1) sim_rate=23352 (inst/sec) elapsed = 0:0:06:49 / Sun Jun  5 02:04:42 2016
GPGPU-Sim uArch: cycles simulated: 176484  inst.: 9556741 (ipc=18.1) sim_rate=23309 (inst/sec) elapsed = 0:0:06:50 / Sun Jun  5 02:04:43 2016
GPGPU-Sim uArch: cycles simulated: 176984  inst.: 9564515 (ipc=18.1) sim_rate=23271 (inst/sec) elapsed = 0:0:06:51 / Sun Jun  5 02:04:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (128690,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(128691,48484)
GPGPU-Sim uArch: cycles simulated: 177484  inst.: 9573599 (ipc=18.1) sim_rate=23236 (inst/sec) elapsed = 0:0:06:52 / Sun Jun  5 02:04:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (129195,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(129196,48484)
GPGPU-Sim uArch: cycles simulated: 177984  inst.: 9580454 (ipc=18.1) sim_rate=23141 (inst/sec) elapsed = 0:0:06:54 / Sun Jun  5 02:04:47 2016
GPGPU-Sim uArch: cycles simulated: 178484  inst.: 9587232 (ipc=18.0) sim_rate=23101 (inst/sec) elapsed = 0:0:06:55 / Sun Jun  5 02:04:48 2016
GPGPU-Sim uArch: cycles simulated: 178984  inst.: 9594317 (ipc=18.0) sim_rate=23063 (inst/sec) elapsed = 0:0:06:56 / Sun Jun  5 02:04:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (130886,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(130887,48484)
GPGPU-Sim uArch: cycles simulated: 179484  inst.: 9601955 (ipc=18.0) sim_rate=23026 (inst/sec) elapsed = 0:0:06:57 / Sun Jun  5 02:04:50 2016
GPGPU-Sim uArch: cycles simulated: 179984  inst.: 9610135 (ipc=18.0) sim_rate=22990 (inst/sec) elapsed = 0:0:06:58 / Sun Jun  5 02:04:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (131583,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(131584,48484)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(169,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 180484  inst.: 9623275 (ipc=18.0) sim_rate=22967 (inst/sec) elapsed = 0:0:06:59 / Sun Jun  5 02:04:52 2016
GPGPU-Sim uArch: cycles simulated: 180984  inst.: 9631451 (ipc=18.0) sim_rate=22932 (inst/sec) elapsed = 0:0:07:00 / Sun Jun  5 02:04:53 2016
GPGPU-Sim uArch: cycles simulated: 181484  inst.: 9643696 (ipc=18.1) sim_rate=22906 (inst/sec) elapsed = 0:0:07:01 / Sun Jun  5 02:04:54 2016
GPGPU-Sim uArch: cycles simulated: 181984  inst.: 9651124 (ipc=18.0) sim_rate=22869 (inst/sec) elapsed = 0:0:07:02 / Sun Jun  5 02:04:55 2016
GPGPU-Sim uArch: cycles simulated: 182484  inst.: 9656835 (ipc=18.0) sim_rate=22829 (inst/sec) elapsed = 0:0:07:03 / Sun Jun  5 02:04:56 2016
GPGPU-Sim uArch: cycles simulated: 182984  inst.: 9661580 (ipc=18.0) sim_rate=22786 (inst/sec) elapsed = 0:0:07:04 / Sun Jun  5 02:04:57 2016
GPGPU-Sim uArch: cycles simulated: 183484  inst.: 9666335 (ipc=18.0) sim_rate=22690 (inst/sec) elapsed = 0:0:07:06 / Sun Jun  5 02:04:59 2016
GPGPU-Sim uArch: cycles simulated: 183984  inst.: 9671312 (ipc=17.9) sim_rate=22649 (inst/sec) elapsed = 0:0:07:07 / Sun Jun  5 02:05:00 2016
GPGPU-Sim uArch: cycles simulated: 184484  inst.: 9676740 (ipc=17.9) sim_rate=22609 (inst/sec) elapsed = 0:0:07:08 / Sun Jun  5 02:05:01 2016
GPGPU-Sim uArch: cycles simulated: 184984  inst.: 9682470 (ipc=17.9) sim_rate=22569 (inst/sec) elapsed = 0:0:07:09 / Sun Jun  5 02:05:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (136866,48484), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(136867,48484)
GPGPU-Sim uArch: cycles simulated: 185484  inst.: 9688227 (ipc=17.9) sim_rate=22530 (inst/sec) elapsed = 0:0:07:10 / Sun Jun  5 02:05:03 2016
GPGPU-Sim uArch: cycles simulated: 185984  inst.: 9694721 (ipc=17.8) sim_rate=22493 (inst/sec) elapsed = 0:0:07:11 / Sun Jun  5 02:05:04 2016
GPGPU-Sim uArch: cycles simulated: 186484  inst.: 9701506 (ipc=17.8) sim_rate=22457 (inst/sec) elapsed = 0:0:07:12 / Sun Jun  5 02:05:05 2016
GPGPU-Sim uArch: cycles simulated: 186984  inst.: 9706187 (ipc=17.8) sim_rate=22416 (inst/sec) elapsed = 0:0:07:13 / Sun Jun  5 02:05:06 2016
GPGPU-Sim uArch: cycles simulated: 187484  inst.: 9710908 (ipc=17.8) sim_rate=22375 (inst/sec) elapsed = 0:0:07:14 / Sun Jun  5 02:05:07 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(139,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 187984  inst.: 9718279 (ipc=17.7) sim_rate=22289 (inst/sec) elapsed = 0:0:07:16 / Sun Jun  5 02:05:09 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (139504,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(139505,48484)
GPGPU-Sim uArch: cycles simulated: 188484  inst.: 9733344 (ipc=17.8) sim_rate=22273 (inst/sec) elapsed = 0:0:07:17 / Sun Jun  5 02:05:10 2016
GPGPU-Sim uArch: cycles simulated: 188984  inst.: 9739244 (ipc=17.8) sim_rate=22235 (inst/sec) elapsed = 0:0:07:18 / Sun Jun  5 02:05:11 2016
GPGPU-Sim uArch: cycles simulated: 189484  inst.: 9743837 (ipc=17.7) sim_rate=22195 (inst/sec) elapsed = 0:0:07:19 / Sun Jun  5 02:05:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (141024,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(141025,48484)
GPGPU-Sim uArch: cycles simulated: 189984  inst.: 9754088 (ipc=17.8) sim_rate=22168 (inst/sec) elapsed = 0:0:07:20 / Sun Jun  5 02:05:13 2016
GPGPU-Sim uArch: cycles simulated: 190484  inst.: 9760728 (ipc=17.7) sim_rate=22133 (inst/sec) elapsed = 0:0:07:21 / Sun Jun  5 02:05:14 2016
GPGPU-Sim uArch: cycles simulated: 190984  inst.: 9767242 (ipc=17.7) sim_rate=22047 (inst/sec) elapsed = 0:0:07:23 / Sun Jun  5 02:05:16 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (142574,48484), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(142575,48484)
GPGPU-Sim uArch: cycles simulated: 191484  inst.: 9772967 (ipc=17.7) sim_rate=22011 (inst/sec) elapsed = 0:0:07:24 / Sun Jun  5 02:05:17 2016
GPGPU-Sim uArch: cycles simulated: 191984  inst.: 9781009 (ipc=17.7) sim_rate=21979 (inst/sec) elapsed = 0:0:07:25 / Sun Jun  5 02:05:18 2016
GPGPU-Sim uArch: cycles simulated: 192484  inst.: 9787326 (ipc=17.7) sim_rate=21944 (inst/sec) elapsed = 0:0:07:26 / Sun Jun  5 02:05:19 2016
GPGPU-Sim uArch: cycles simulated: 192984  inst.: 9793929 (ipc=17.7) sim_rate=21910 (inst/sec) elapsed = 0:0:07:27 / Sun Jun  5 02:05:20 2016
GPGPU-Sim uArch: cycles simulated: 193484  inst.: 9799102 (ipc=17.6) sim_rate=21872 (inst/sec) elapsed = 0:0:07:28 / Sun Jun  5 02:05:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (145090,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(145091,48484)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(193,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 193984  inst.: 9809990 (ipc=17.6) sim_rate=21848 (inst/sec) elapsed = 0:0:07:29 / Sun Jun  5 02:05:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (145807,48484), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(145808,48484)
GPGPU-Sim uArch: cycles simulated: 194484  inst.: 9815760 (ipc=17.6) sim_rate=21812 (inst/sec) elapsed = 0:0:07:30 / Sun Jun  5 02:05:23 2016
GPGPU-Sim uArch: cycles simulated: 194984  inst.: 9823007 (ipc=17.6) sim_rate=21780 (inst/sec) elapsed = 0:0:07:31 / Sun Jun  5 02:05:24 2016
GPGPU-Sim uArch: cycles simulated: 195484  inst.: 9831491 (ipc=17.6) sim_rate=21751 (inst/sec) elapsed = 0:0:07:32 / Sun Jun  5 02:05:25 2016
GPGPU-Sim uArch: cycles simulated: 195984  inst.: 9837332 (ipc=17.6) sim_rate=21715 (inst/sec) elapsed = 0:0:07:33 / Sun Jun  5 02:05:26 2016
GPGPU-Sim uArch: cycles simulated: 196484  inst.: 9845549 (ipc=17.6) sim_rate=21686 (inst/sec) elapsed = 0:0:07:34 / Sun Jun  5 02:05:27 2016
GPGPU-Sim uArch: cycles simulated: 196984  inst.: 9851515 (ipc=17.6) sim_rate=21651 (inst/sec) elapsed = 0:0:07:35 / Sun Jun  5 02:05:28 2016
GPGPU-Sim uArch: cycles simulated: 197484  inst.: 9859477 (ipc=17.6) sim_rate=21574 (inst/sec) elapsed = 0:0:07:37 / Sun Jun  5 02:05:30 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (149353,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(149354,48484)
GPGPU-Sim uArch: cycles simulated: 197984  inst.: 9866740 (ipc=17.6) sim_rate=21543 (inst/sec) elapsed = 0:0:07:38 / Sun Jun  5 02:05:31 2016
GPGPU-Sim uArch: cycles simulated: 198484  inst.: 9872925 (ipc=17.5) sim_rate=21509 (inst/sec) elapsed = 0:0:07:39 / Sun Jun  5 02:05:32 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (150250,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(150251,48484)
GPGPU-Sim uArch: cycles simulated: 198984  inst.: 9881044 (ipc=17.5) sim_rate=21480 (inst/sec) elapsed = 0:0:07:40 / Sun Jun  5 02:05:33 2016
GPGPU-Sim uArch: cycles simulated: 199484  inst.: 9889515 (ipc=17.5) sim_rate=21452 (inst/sec) elapsed = 0:0:07:41 / Sun Jun  5 02:05:34 2016
GPGPU-Sim uArch: cycles simulated: 199984  inst.: 9895330 (ipc=17.5) sim_rate=21418 (inst/sec) elapsed = 0:0:07:42 / Sun Jun  5 02:05:35 2016
GPGPU-Sim uArch: cycles simulated: 200484  inst.: 9901468 (ipc=17.5) sim_rate=21385 (inst/sec) elapsed = 0:0:07:43 / Sun Jun  5 02:05:36 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(129,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 200984  inst.: 9907987 (ipc=17.5) sim_rate=21353 (inst/sec) elapsed = 0:0:07:44 / Sun Jun  5 02:05:37 2016
GPGPU-Sim uArch: cycles simulated: 201484  inst.: 9914732 (ipc=17.5) sim_rate=21322 (inst/sec) elapsed = 0:0:07:45 / Sun Jun  5 02:05:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (153251,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(153252,48484)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (153414,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(153415,48484)
GPGPU-Sim uArch: cycles simulated: 201984  inst.: 9921086 (ipc=17.5) sim_rate=21289 (inst/sec) elapsed = 0:0:07:46 / Sun Jun  5 02:05:39 2016
GPGPU-Sim uArch: cycles simulated: 202484  inst.: 9928030 (ipc=17.4) sim_rate=21259 (inst/sec) elapsed = 0:0:07:47 / Sun Jun  5 02:05:40 2016
GPGPU-Sim uArch: cycles simulated: 202984  inst.: 9935989 (ipc=17.4) sim_rate=21185 (inst/sec) elapsed = 0:0:07:49 / Sun Jun  5 02:05:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (154592,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(154593,48484)
GPGPU-Sim uArch: cycles simulated: 203484  inst.: 9946442 (ipc=17.4) sim_rate=21162 (inst/sec) elapsed = 0:0:07:50 / Sun Jun  5 02:05:43 2016
GPGPU-Sim uArch: cycles simulated: 203984  inst.: 9954988 (ipc=17.4) sim_rate=21135 (inst/sec) elapsed = 0:0:07:51 / Sun Jun  5 02:05:44 2016
GPGPU-Sim uArch: cycles simulated: 204484  inst.: 9961251 (ipc=17.4) sim_rate=21104 (inst/sec) elapsed = 0:0:07:52 / Sun Jun  5 02:05:45 2016
GPGPU-Sim uArch: cycles simulated: 204984  inst.: 9966853 (ipc=17.4) sim_rate=21071 (inst/sec) elapsed = 0:0:07:53 / Sun Jun  5 02:05:46 2016
GPGPU-Sim uArch: cycles simulated: 205484  inst.: 9972670 (ipc=17.4) sim_rate=21039 (inst/sec) elapsed = 0:0:07:54 / Sun Jun  5 02:05:47 2016
GPGPU-Sim uArch: cycles simulated: 205984  inst.: 9978999 (ipc=17.4) sim_rate=21008 (inst/sec) elapsed = 0:0:07:55 / Sun Jun  5 02:05:48 2016
GPGPU-Sim uArch: cycles simulated: 206484  inst.: 9988974 (ipc=17.4) sim_rate=20985 (inst/sec) elapsed = 0:0:07:56 / Sun Jun  5 02:05:49 2016
GPGPU-Sim uArch: cycles simulated: 206984  inst.: 9995371 (ipc=17.4) sim_rate=20954 (inst/sec) elapsed = 0:0:07:57 / Sun Jun  5 02:05:50 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(166,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 207484  inst.: 10003753 (ipc=17.4) sim_rate=20884 (inst/sec) elapsed = 0:0:07:59 / Sun Jun  5 02:05:52 2016
GPGPU-Sim uArch: cycles simulated: 207984  inst.: 10014729 (ipc=17.4) sim_rate=20864 (inst/sec) elapsed = 0:0:08:00 / Sun Jun  5 02:05:53 2016
GPGPU-Sim uArch: cycles simulated: 208484  inst.: 10020689 (ipc=17.4) sim_rate=20833 (inst/sec) elapsed = 0:0:08:01 / Sun Jun  5 02:05:54 2016
GPGPU-Sim uArch: cycles simulated: 208984  inst.: 10026194 (ipc=17.3) sim_rate=20801 (inst/sec) elapsed = 0:0:08:02 / Sun Jun  5 02:05:55 2016
GPGPU-Sim uArch: cycles simulated: 209484  inst.: 10036894 (ipc=17.4) sim_rate=20780 (inst/sec) elapsed = 0:0:08:03 / Sun Jun  5 02:05:56 2016
GPGPU-Sim uArch: cycles simulated: 209984  inst.: 10044012 (ipc=17.3) sim_rate=20752 (inst/sec) elapsed = 0:0:08:04 / Sun Jun  5 02:05:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (161590,48484), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(161591,48484)
GPGPU-Sim uArch: cycles simulated: 210484  inst.: 10052666 (ipc=17.3) sim_rate=20727 (inst/sec) elapsed = 0:0:08:05 / Sun Jun  5 02:05:58 2016
GPGPU-Sim uArch: cycles simulated: 210984  inst.: 10061178 (ipc=17.3) sim_rate=20702 (inst/sec) elapsed = 0:0:08:06 / Sun Jun  5 02:05:59 2016
GPGPU-Sim uArch: cycles simulated: 211484  inst.: 10069284 (ipc=17.3) sim_rate=20676 (inst/sec) elapsed = 0:0:08:07 / Sun Jun  5 02:06:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (163075,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(163076,48484)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (163233,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(163234,48484)
GPGPU-Sim uArch: cycles simulated: 211984  inst.: 10076006 (ipc=17.3) sim_rate=20647 (inst/sec) elapsed = 0:0:08:08 / Sun Jun  5 02:06:01 2016
GPGPU-Sim uArch: cycles simulated: 212484  inst.: 10085091 (ipc=17.3) sim_rate=20623 (inst/sec) elapsed = 0:0:08:09 / Sun Jun  5 02:06:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (164379,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(164380,48484)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(207,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 212984  inst.: 10095152 (ipc=17.3) sim_rate=20602 (inst/sec) elapsed = 0:0:08:10 / Sun Jun  5 02:06:03 2016
GPGPU-Sim uArch: cycles simulated: 213484  inst.: 10103195 (ipc=17.3) sim_rate=20576 (inst/sec) elapsed = 0:0:08:11 / Sun Jun  5 02:06:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (165276,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(165277,48484)
GPGPU-Sim uArch: cycles simulated: 213984  inst.: 10112912 (ipc=17.3) sim_rate=20513 (inst/sec) elapsed = 0:0:08:13 / Sun Jun  5 02:06:06 2016
GPGPU-Sim uArch: cycles simulated: 214484  inst.: 10121966 (ipc=17.3) sim_rate=20489 (inst/sec) elapsed = 0:0:08:14 / Sun Jun  5 02:06:07 2016
GPGPU-Sim uArch: cycles simulated: 214984  inst.: 10129536 (ipc=17.3) sim_rate=20463 (inst/sec) elapsed = 0:0:08:15 / Sun Jun  5 02:06:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (166942,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(166943,48484)
GPGPU-Sim uArch: cycles simulated: 215484  inst.: 10135436 (ipc=17.3) sim_rate=20434 (inst/sec) elapsed = 0:0:08:16 / Sun Jun  5 02:06:09 2016
GPGPU-Sim uArch: cycles simulated: 215984  inst.: 10143376 (ipc=17.3) sim_rate=20409 (inst/sec) elapsed = 0:0:08:17 / Sun Jun  5 02:06:10 2016
GPGPU-Sim uArch: cycles simulated: 216484  inst.: 10149526 (ipc=17.3) sim_rate=20380 (inst/sec) elapsed = 0:0:08:18 / Sun Jun  5 02:06:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (168463,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(168464,48484)
GPGPU-Sim uArch: cycles simulated: 216984  inst.: 10155105 (ipc=17.3) sim_rate=20350 (inst/sec) elapsed = 0:0:08:19 / Sun Jun  5 02:06:12 2016
GPGPU-Sim uArch: cycles simulated: 217484  inst.: 10164004 (ipc=17.3) sim_rate=20328 (inst/sec) elapsed = 0:0:08:20 / Sun Jun  5 02:06:13 2016
GPGPU-Sim uArch: cycles simulated: 217984  inst.: 10171794 (ipc=17.3) sim_rate=20302 (inst/sec) elapsed = 0:0:08:21 / Sun Jun  5 02:06:14 2016
GPGPU-Sim uArch: cycles simulated: 218484  inst.: 10178250 (ipc=17.3) sim_rate=20275 (inst/sec) elapsed = 0:0:08:22 / Sun Jun  5 02:06:15 2016
GPGPU-Sim uArch: cycles simulated: 218984  inst.: 10184103 (ipc=17.3) sim_rate=20246 (inst/sec) elapsed = 0:0:08:23 / Sun Jun  5 02:06:16 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(143,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 219484  inst.: 10190204 (ipc=17.2) sim_rate=20218 (inst/sec) elapsed = 0:0:08:24 / Sun Jun  5 02:06:17 2016
GPGPU-Sim uArch: cycles simulated: 219984  inst.: 10193298 (ipc=17.2) sim_rate=20184 (inst/sec) elapsed = 0:0:08:25 / Sun Jun  5 02:06:18 2016
GPGPU-Sim uArch: cycles simulated: 220484  inst.: 10199278 (ipc=17.2) sim_rate=20156 (inst/sec) elapsed = 0:0:08:26 / Sun Jun  5 02:06:19 2016
GPGPU-Sim uArch: cycles simulated: 220984  inst.: 10204553 (ipc=17.2) sim_rate=20127 (inst/sec) elapsed = 0:0:08:27 / Sun Jun  5 02:06:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (172870,48484), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(172871,48484)
GPGPU-Sim uArch: cycles simulated: 221484  inst.: 10210448 (ipc=17.2) sim_rate=20059 (inst/sec) elapsed = 0:0:08:29 / Sun Jun  5 02:06:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (173126,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(173127,48484)
GPGPU-Sim uArch: cycles simulated: 221984  inst.: 10218942 (ipc=17.2) sim_rate=20037 (inst/sec) elapsed = 0:0:08:30 / Sun Jun  5 02:06:23 2016
GPGPU-Sim uArch: cycles simulated: 222484  inst.: 10227656 (ipc=17.2) sim_rate=20014 (inst/sec) elapsed = 0:0:08:31 / Sun Jun  5 02:06:24 2016
GPGPU-Sim uArch: cycles simulated: 222984  inst.: 10236545 (ipc=17.2) sim_rate=19954 (inst/sec) elapsed = 0:0:08:33 / Sun Jun  5 02:06:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (174809,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(174810,48484)
GPGPU-Sim uArch: cycles simulated: 223484  inst.: 10243706 (ipc=17.2) sim_rate=19929 (inst/sec) elapsed = 0:0:08:34 / Sun Jun  5 02:06:27 2016
GPGPU-Sim uArch: cycles simulated: 223984  inst.: 10251680 (ipc=17.1) sim_rate=19867 (inst/sec) elapsed = 0:0:08:36 / Sun Jun  5 02:06:29 2016
GPGPU-Sim uArch: cycles simulated: 224484  inst.: 10258980 (ipc=17.1) sim_rate=19804 (inst/sec) elapsed = 0:0:08:38 / Sun Jun  5 02:06:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (176407,48484), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(176408,48484)
GPGPU-Sim uArch: cycles simulated: 224984  inst.: 10265135 (ipc=17.1) sim_rate=19740 (inst/sec) elapsed = 0:0:08:40 / Sun Jun  5 02:06:33 2016
GPGPU-Sim uArch: cycles simulated: 225484  inst.: 10271620 (ipc=17.1) sim_rate=19677 (inst/sec) elapsed = 0:0:08:42 / Sun Jun  5 02:06:35 2016
GPGPU-Sim uArch: cycles simulated: 225984  inst.: 10278624 (ipc=17.1) sim_rate=19578 (inst/sec) elapsed = 0:0:08:45 / Sun Jun  5 02:06:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (177785,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(177786,48484)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(187,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 226484  inst.: 10288497 (ipc=17.1) sim_rate=19522 (inst/sec) elapsed = 0:0:08:47 / Sun Jun  5 02:06:40 2016
GPGPU-Sim uArch: cycles simulated: 226984  inst.: 10296102 (ipc=17.1) sim_rate=19463 (inst/sec) elapsed = 0:0:08:49 / Sun Jun  5 02:06:42 2016
GPGPU-Sim uArch: cycles simulated: 227484  inst.: 10303616 (ipc=17.1) sim_rate=19404 (inst/sec) elapsed = 0:0:08:51 / Sun Jun  5 02:06:44 2016
GPGPU-Sim uArch: cycles simulated: 227984  inst.: 10310233 (ipc=17.1) sim_rate=19343 (inst/sec) elapsed = 0:0:08:53 / Sun Jun  5 02:06:46 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (179590,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(179591,48484)
GPGPU-Sim uArch: cycles simulated: 228484  inst.: 10318415 (ipc=17.1) sim_rate=19250 (inst/sec) elapsed = 0:0:08:56 / Sun Jun  5 02:06:49 2016
GPGPU-Sim uArch: cycles simulated: 228984  inst.: 10329151 (ipc=17.1) sim_rate=19199 (inst/sec) elapsed = 0:0:08:58 / Sun Jun  5 02:06:51 2016
GPGPU-Sim uArch: cycles simulated: 229484  inst.: 10339586 (ipc=17.1) sim_rate=19147 (inst/sec) elapsed = 0:0:09:00 / Sun Jun  5 02:06:53 2016
GPGPU-Sim uArch: cycles simulated: 229984  inst.: 10346810 (ipc=17.1) sim_rate=19125 (inst/sec) elapsed = 0:0:09:01 / Sun Jun  5 02:06:54 2016
GPGPU-Sim uArch: cycles simulated: 230484  inst.: 10352832 (ipc=17.1) sim_rate=19065 (inst/sec) elapsed = 0:0:09:03 / Sun Jun  5 02:06:56 2016
GPGPU-Sim uArch: cycles simulated: 230984  inst.: 10360974 (ipc=17.1) sim_rate=19045 (inst/sec) elapsed = 0:0:09:04 / Sun Jun  5 02:06:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (182722,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(182723,48484)
GPGPU-Sim uArch: cycles simulated: 231484  inst.: 10372467 (ipc=17.1) sim_rate=18997 (inst/sec) elapsed = 0:0:09:06 / Sun Jun  5 02:06:59 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(156,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 231984  inst.: 10380652 (ipc=17.1) sim_rate=18942 (inst/sec) elapsed = 0:0:09:08 / Sun Jun  5 02:07:01 2016
GPGPU-Sim uArch: cycles simulated: 232484  inst.: 10388929 (ipc=17.1) sim_rate=18923 (inst/sec) elapsed = 0:0:09:09 / Sun Jun  5 02:07:02 2016
GPGPU-Sim uArch: cycles simulated: 232984  inst.: 10393828 (ipc=17.1) sim_rate=18863 (inst/sec) elapsed = 0:0:09:11 / Sun Jun  5 02:07:04 2016
GPGPU-Sim uArch: cycles simulated: 233484  inst.: 10400364 (ipc=17.1) sim_rate=18841 (inst/sec) elapsed = 0:0:09:12 / Sun Jun  5 02:07:05 2016
GPGPU-Sim uArch: cycles simulated: 233984  inst.: 10408282 (ipc=17.1) sim_rate=18787 (inst/sec) elapsed = 0:0:09:14 / Sun Jun  5 02:07:07 2016
GPGPU-Sim uArch: cycles simulated: 234484  inst.: 10414241 (ipc=17.1) sim_rate=18764 (inst/sec) elapsed = 0:0:09:15 / Sun Jun  5 02:07:08 2016
GPGPU-Sim uArch: cycles simulated: 234984  inst.: 10421454 (ipc=17.0) sim_rate=18709 (inst/sec) elapsed = 0:0:09:17 / Sun Jun  5 02:07:10 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (186584,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(186585,48484)
GPGPU-Sim uArch: cycles simulated: 235484  inst.: 10432718 (ipc=17.1) sim_rate=18663 (inst/sec) elapsed = 0:0:09:19 / Sun Jun  5 02:07:12 2016
GPGPU-Sim uArch: cycles simulated: 235984  inst.: 10440456 (ipc=17.1) sim_rate=18643 (inst/sec) elapsed = 0:0:09:20 / Sun Jun  5 02:07:13 2016
GPGPU-Sim uArch: cycles simulated: 236484  inst.: 10446374 (ipc=17.0) sim_rate=18587 (inst/sec) elapsed = 0:0:09:22 / Sun Jun  5 02:07:15 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (188191,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(188192,48484)
GPGPU-Sim uArch: cycles simulated: 236984  inst.: 10452981 (ipc=17.0) sim_rate=18533 (inst/sec) elapsed = 0:0:09:24 / Sun Jun  5 02:07:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (188696,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(188697,48484)
GPGPU-Sim uArch: cycles simulated: 237484  inst.: 10464170 (ipc=17.0) sim_rate=18487 (inst/sec) elapsed = 0:0:09:26 / Sun Jun  5 02:07:19 2016
GPGPU-Sim uArch: cycles simulated: 237984  inst.: 10472743 (ipc=17.0) sim_rate=18437 (inst/sec) elapsed = 0:0:09:28 / Sun Jun  5 02:07:21 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(163,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (189942,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(189943,48484)
GPGPU-Sim uArch: cycles simulated: 238484  inst.: 10480707 (ipc=17.0) sim_rate=18387 (inst/sec) elapsed = 0:0:09:30 / Sun Jun  5 02:07:23 2016
GPGPU-Sim uArch: cycles simulated: 238984  inst.: 10489256 (ipc=17.0) sim_rate=18337 (inst/sec) elapsed = 0:0:09:32 / Sun Jun  5 02:07:25 2016
GPGPU-Sim uArch: cycles simulated: 239484  inst.: 10496471 (ipc=17.0) sim_rate=18318 (inst/sec) elapsed = 0:0:09:33 / Sun Jun  5 02:07:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (191003,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(191004,48484)
GPGPU-Sim uArch: cycles simulated: 239984  inst.: 10501628 (ipc=17.0) sim_rate=18263 (inst/sec) elapsed = 0:0:09:35 / Sun Jun  5 02:07:28 2016
GPGPU-Sim uArch: cycles simulated: 240484  inst.: 10508402 (ipc=17.0) sim_rate=18212 (inst/sec) elapsed = 0:0:09:37 / Sun Jun  5 02:07:30 2016
GPGPU-Sim uArch: cycles simulated: 240984  inst.: 10515815 (ipc=17.0) sim_rate=18162 (inst/sec) elapsed = 0:0:09:39 / Sun Jun  5 02:07:32 2016
GPGPU-Sim uArch: cycles simulated: 241484  inst.: 10522479 (ipc=17.0) sim_rate=18110 (inst/sec) elapsed = 0:0:09:41 / Sun Jun  5 02:07:34 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (193201,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(193202,48484)
GPGPU-Sim uArch: cycles simulated: 241984  inst.: 10530263 (ipc=17.0) sim_rate=18031 (inst/sec) elapsed = 0:0:09:44 / Sun Jun  5 02:07:37 2016
GPGPU-Sim uArch: cycles simulated: 242484  inst.: 10538512 (ipc=17.0) sim_rate=17983 (inst/sec) elapsed = 0:0:09:46 / Sun Jun  5 02:07:39 2016
GPGPU-Sim uArch: cycles simulated: 242984  inst.: 10544895 (ipc=17.0) sim_rate=17933 (inst/sec) elapsed = 0:0:09:48 / Sun Jun  5 02:07:41 2016
GPGPU-Sim uArch: cycles simulated: 243484  inst.: 10550411 (ipc=17.0) sim_rate=17882 (inst/sec) elapsed = 0:0:09:50 / Sun Jun  5 02:07:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (195231,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(195232,48484)
GPGPU-Sim uArch: cycles simulated: 243984  inst.: 10556955 (ipc=17.0) sim_rate=17832 (inst/sec) elapsed = 0:0:09:52 / Sun Jun  5 02:07:45 2016
GPGPU-Sim uArch: cycles simulated: 244484  inst.: 10563304 (ipc=16.9) sim_rate=17783 (inst/sec) elapsed = 0:0:09:54 / Sun Jun  5 02:07:47 2016
GPGPU-Sim uArch: cycles simulated: 244984  inst.: 10570884 (ipc=16.9) sim_rate=17736 (inst/sec) elapsed = 0:0:09:56 / Sun Jun  5 02:07:49 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(221,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (196763,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(196764,48484)
GPGPU-Sim uArch: cycles simulated: 245484  inst.: 10578919 (ipc=16.9) sim_rate=17690 (inst/sec) elapsed = 0:0:09:58 / Sun Jun  5 02:07:51 2016
GPGPU-Sim uArch: cycles simulated: 245984  inst.: 10583989 (ipc=16.9) sim_rate=17639 (inst/sec) elapsed = 0:0:10:00 / Sun Jun  5 02:07:53 2016
GPGPU-Sim uArch: cycles simulated: 246484  inst.: 10592375 (ipc=16.9) sim_rate=17595 (inst/sec) elapsed = 0:0:10:02 / Sun Jun  5 02:07:55 2016
GPGPU-Sim uArch: cycles simulated: 246984  inst.: 10603347 (ipc=16.9) sim_rate=17526 (inst/sec) elapsed = 0:0:10:05 / Sun Jun  5 02:07:58 2016
GPGPU-Sim uArch: cycles simulated: 247484  inst.: 10615561 (ipc=17.0) sim_rate=17488 (inst/sec) elapsed = 0:0:10:07 / Sun Jun  5 02:08:00 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (199019,48484), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(199020,48484)
GPGPU-Sim uArch: cycles simulated: 247984  inst.: 10626089 (ipc=17.0) sim_rate=17448 (inst/sec) elapsed = 0:0:10:09 / Sun Jun  5 02:08:02 2016
GPGPU-Sim uArch: cycles simulated: 248484  inst.: 10632407 (ipc=16.9) sim_rate=17401 (inst/sec) elapsed = 0:0:10:11 / Sun Jun  5 02:08:04 2016
GPGPU-Sim uArch: cycles simulated: 248984  inst.: 10638373 (ipc=16.9) sim_rate=17354 (inst/sec) elapsed = 0:0:10:13 / Sun Jun  5 02:08:06 2016
GPGPU-Sim uArch: cycles simulated: 249484  inst.: 10646401 (ipc=16.9) sim_rate=17311 (inst/sec) elapsed = 0:0:10:15 / Sun Jun  5 02:08:08 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (201024,48484), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(201025,48484)
GPGPU-Sim uArch: cycles simulated: 249984  inst.: 10655056 (ipc=16.9) sim_rate=17269 (inst/sec) elapsed = 0:0:10:17 / Sun Jun  5 02:08:10 2016
GPGPU-Sim uArch: cycles simulated: 250484  inst.: 10662622 (ipc=16.9) sim_rate=17253 (inst/sec) elapsed = 0:0:10:18 / Sun Jun  5 02:08:11 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(226,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 250984  inst.: 10668448 (ipc=16.9) sim_rate=17207 (inst/sec) elapsed = 0:0:10:20 / Sun Jun  5 02:08:13 2016
GPGPU-Sim uArch: cycles simulated: 251484  inst.: 10677094 (ipc=16.9) sim_rate=17165 (inst/sec) elapsed = 0:0:10:22 / Sun Jun  5 02:08:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (203173,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(203174,48484)
GPGPU-Sim uArch: cycles simulated: 251984  inst.: 10686111 (ipc=16.9) sim_rate=17125 (inst/sec) elapsed = 0:0:10:24 / Sun Jun  5 02:08:17 2016
GPGPU-Sim uArch: cycles simulated: 252484  inst.: 10693739 (ipc=16.9) sim_rate=17082 (inst/sec) elapsed = 0:0:10:26 / Sun Jun  5 02:08:19 2016
GPGPU-Sim uArch: cycles simulated: 252984  inst.: 10699517 (ipc=16.9) sim_rate=17037 (inst/sec) elapsed = 0:0:10:28 / Sun Jun  5 02:08:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (204953,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(204954,48484)
GPGPU-Sim uArch: cycles simulated: 253484  inst.: 10707374 (ipc=16.9) sim_rate=16995 (inst/sec) elapsed = 0:0:10:30 / Sun Jun  5 02:08:23 2016
GPGPU-Sim uArch: cycles simulated: 253984  inst.: 10714865 (ipc=16.9) sim_rate=16980 (inst/sec) elapsed = 0:0:10:31 / Sun Jun  5 02:08:24 2016
GPGPU-Sim uArch: cycles simulated: 254484  inst.: 10721106 (ipc=16.9) sim_rate=16936 (inst/sec) elapsed = 0:0:10:33 / Sun Jun  5 02:08:26 2016
GPGPU-Sim uArch: cycles simulated: 254984  inst.: 10728505 (ipc=16.9) sim_rate=16895 (inst/sec) elapsed = 0:0:10:35 / Sun Jun  5 02:08:28 2016
GPGPU-Sim uArch: cycles simulated: 255484  inst.: 10733708 (ipc=16.9) sim_rate=16876 (inst/sec) elapsed = 0:0:10:36 / Sun Jun  5 02:08:29 2016
GPGPU-Sim uArch: cycles simulated: 255984  inst.: 10739668 (ipc=16.9) sim_rate=16833 (inst/sec) elapsed = 0:0:10:38 / Sun Jun  5 02:08:31 2016
GPGPU-Sim uArch: cycles simulated: 256484  inst.: 10745914 (ipc=16.8) sim_rate=16790 (inst/sec) elapsed = 0:0:10:40 / Sun Jun  5 02:08:33 2016
GPGPU-Sim uArch: cycles simulated: 256984  inst.: 10753502 (ipc=16.8) sim_rate=16750 (inst/sec) elapsed = 0:0:10:42 / Sun Jun  5 02:08:35 2016
GPGPU-Sim uArch: cycles simulated: 257484  inst.: 10761091 (ipc=16.8) sim_rate=16709 (inst/sec) elapsed = 0:0:10:44 / Sun Jun  5 02:08:37 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(172,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (209246,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(209247,48484)
GPGPU-Sim uArch: cycles simulated: 257984  inst.: 10767954 (ipc=16.8) sim_rate=16668 (inst/sec) elapsed = 0:0:10:46 / Sun Jun  5 02:08:39 2016
GPGPU-Sim uArch: cycles simulated: 258484  inst.: 10774004 (ipc=16.8) sim_rate=16626 (inst/sec) elapsed = 0:0:10:48 / Sun Jun  5 02:08:41 2016
GPGPU-Sim uArch: cycles simulated: 258984  inst.: 10781170 (ipc=16.8) sim_rate=16586 (inst/sec) elapsed = 0:0:10:50 / Sun Jun  5 02:08:43 2016
GPGPU-Sim uArch: cycles simulated: 259484  inst.: 10788505 (ipc=16.8) sim_rate=16546 (inst/sec) elapsed = 0:0:10:52 / Sun Jun  5 02:08:45 2016
GPGPU-Sim uArch: cycles simulated: 259984  inst.: 10796724 (ipc=16.8) sim_rate=16508 (inst/sec) elapsed = 0:0:10:54 / Sun Jun  5 02:08:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (211912,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(211913,48484)
GPGPU-Sim uArch: cycles simulated: 260484  inst.: 10803630 (ipc=16.8) sim_rate=16468 (inst/sec) elapsed = 0:0:10:56 / Sun Jun  5 02:08:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (212371,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(212372,48484)
GPGPU-Sim uArch: cycles simulated: 260984  inst.: 10813216 (ipc=16.8) sim_rate=16433 (inst/sec) elapsed = 0:0:10:58 / Sun Jun  5 02:08:51 2016
GPGPU-Sim uArch: cycles simulated: 261484  inst.: 10822416 (ipc=16.8) sim_rate=16397 (inst/sec) elapsed = 0:0:11:00 / Sun Jun  5 02:08:53 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (213234,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(213235,48484)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (213304,48484), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(213305,48484)
GPGPU-Sim uArch: cycles simulated: 261984  inst.: 10830550 (ipc=16.8) sim_rate=16360 (inst/sec) elapsed = 0:0:11:02 / Sun Jun  5 02:08:55 2016
GPGPU-Sim uArch: cycles simulated: 262484  inst.: 10843907 (ipc=16.8) sim_rate=16331 (inst/sec) elapsed = 0:0:11:04 / Sun Jun  5 02:08:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (214191,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(214192,48484)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (214470,48484), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(214471,48484)
GPGPU-Sim uArch: cycles simulated: 262984  inst.: 10855625 (ipc=16.8) sim_rate=16299 (inst/sec) elapsed = 0:0:11:06 / Sun Jun  5 02:08:59 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(232,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 263484  inst.: 10864172 (ipc=16.8) sim_rate=16263 (inst/sec) elapsed = 0:0:11:08 / Sun Jun  5 02:09:01 2016
GPGPU-Sim uArch: cycles simulated: 263984  inst.: 10874026 (ipc=16.9) sim_rate=16229 (inst/sec) elapsed = 0:0:11:10 / Sun Jun  5 02:09:03 2016
GPGPU-Sim uArch: cycles simulated: 264484  inst.: 10892034 (ipc=16.9) sim_rate=16208 (inst/sec) elapsed = 0:0:11:12 / Sun Jun  5 02:09:05 2016
GPGPU-Sim uArch: cycles simulated: 264984  inst.: 10903441 (ipc=16.9) sim_rate=16177 (inst/sec) elapsed = 0:0:11:14 / Sun Jun  5 02:09:07 2016
GPGPU-Sim uArch: cycles simulated: 265484  inst.: 10911703 (ipc=16.9) sim_rate=16141 (inst/sec) elapsed = 0:0:11:16 / Sun Jun  5 02:09:09 2016
GPGPU-Sim uArch: cycles simulated: 265984  inst.: 10917196 (ipc=16.9) sim_rate=16102 (inst/sec) elapsed = 0:0:11:18 / Sun Jun  5 02:09:11 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (217603,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(217604,48484)
GPGPU-Sim uArch: cycles simulated: 266484  inst.: 10923327 (ipc=16.9) sim_rate=16063 (inst/sec) elapsed = 0:0:11:20 / Sun Jun  5 02:09:13 2016
GPGPU-Sim uArch: cycles simulated: 266984  inst.: 10928512 (ipc=16.9) sim_rate=16024 (inst/sec) elapsed = 0:0:11:22 / Sun Jun  5 02:09:15 2016
GPGPU-Sim uArch: cycles simulated: 267484  inst.: 10935205 (ipc=16.9) sim_rate=16010 (inst/sec) elapsed = 0:0:11:23 / Sun Jun  5 02:09:16 2016
GPGPU-Sim uArch: cycles simulated: 267984  inst.: 10943915 (ipc=16.9) sim_rate=15976 (inst/sec) elapsed = 0:0:11:25 / Sun Jun  5 02:09:18 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(161,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 268484  inst.: 10955147 (ipc=16.9) sim_rate=15969 (inst/sec) elapsed = 0:0:11:26 / Sun Jun  5 02:09:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (220061,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(220062,48484)
GPGPU-Sim uArch: cycles simulated: 268984  inst.: 10964562 (ipc=16.9) sim_rate=15936 (inst/sec) elapsed = 0:0:11:28 / Sun Jun  5 02:09:21 2016
GPGPU-Sim uArch: cycles simulated: 269484  inst.: 10971468 (ipc=16.9) sim_rate=15923 (inst/sec) elapsed = 0:0:11:29 / Sun Jun  5 02:09:22 2016
GPGPU-Sim uArch: cycles simulated: 269984  inst.: 10980618 (ipc=16.9) sim_rate=15890 (inst/sec) elapsed = 0:0:11:31 / Sun Jun  5 02:09:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (221691,48484), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(221692,48484)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (221763,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(221764,48484)
GPGPU-Sim uArch: cycles simulated: 270484  inst.: 10988427 (ipc=16.9) sim_rate=15856 (inst/sec) elapsed = 0:0:11:33 / Sun Jun  5 02:09:26 2016
GPGPU-Sim uArch: cycles simulated: 270984  inst.: 10997329 (ipc=16.9) sim_rate=15823 (inst/sec) elapsed = 0:0:11:35 / Sun Jun  5 02:09:28 2016
GPGPU-Sim uArch: cycles simulated: 271484  inst.: 11003762 (ipc=16.9) sim_rate=15787 (inst/sec) elapsed = 0:0:11:37 / Sun Jun  5 02:09:30 2016
GPGPU-Sim uArch: cycles simulated: 271984  inst.: 11011790 (ipc=16.9) sim_rate=15776 (inst/sec) elapsed = 0:0:11:38 / Sun Jun  5 02:09:31 2016
GPGPU-Sim uArch: cycles simulated: 272484  inst.: 11020483 (ipc=16.9) sim_rate=15743 (inst/sec) elapsed = 0:0:11:40 / Sun Jun  5 02:09:33 2016
GPGPU-Sim uArch: cycles simulated: 272984  inst.: 11028062 (ipc=16.9) sim_rate=15709 (inst/sec) elapsed = 0:0:11:42 / Sun Jun  5 02:09:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (224804,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(224805,48484)
GPGPU-Sim uArch: cycles simulated: 273484  inst.: 11034063 (ipc=16.9) sim_rate=15673 (inst/sec) elapsed = 0:0:11:44 / Sun Jun  5 02:09:37 2016
GPGPU-Sim uArch: cycles simulated: 273984  inst.: 11044430 (ipc=16.9) sim_rate=15643 (inst/sec) elapsed = 0:0:11:46 / Sun Jun  5 02:09:39 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(175,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 274484  inst.: 11052708 (ipc=16.9) sim_rate=15611 (inst/sec) elapsed = 0:0:11:48 / Sun Jun  5 02:09:41 2016
GPGPU-Sim uArch: cycles simulated: 274984  inst.: 11060783 (ipc=16.9) sim_rate=15578 (inst/sec) elapsed = 0:0:11:50 / Sun Jun  5 02:09:43 2016
GPGPU-Sim uArch: cycles simulated: 275484  inst.: 11066207 (ipc=16.8) sim_rate=15542 (inst/sec) elapsed = 0:0:11:52 / Sun Jun  5 02:09:45 2016
GPGPU-Sim uArch: cycles simulated: 275984  inst.: 11073102 (ipc=16.8) sim_rate=15508 (inst/sec) elapsed = 0:0:11:54 / Sun Jun  5 02:09:47 2016
GPGPU-Sim uArch: cycles simulated: 276484  inst.: 11079080 (ipc=16.8) sim_rate=15451 (inst/sec) elapsed = 0:0:11:57 / Sun Jun  5 02:09:50 2016
GPGPU-Sim uArch: cycles simulated: 276984  inst.: 11087006 (ipc=16.8) sim_rate=15420 (inst/sec) elapsed = 0:0:11:59 / Sun Jun  5 02:09:52 2016
GPGPU-Sim uArch: cycles simulated: 277484  inst.: 11092986 (ipc=16.8) sim_rate=15385 (inst/sec) elapsed = 0:0:12:01 / Sun Jun  5 02:09:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (229244,48484), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(229245,48484)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (229276,48484), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(229277,48484)
GPGPU-Sim uArch: cycles simulated: 277984  inst.: 11102038 (ipc=16.8) sim_rate=15355 (inst/sec) elapsed = 0:0:12:03 / Sun Jun  5 02:09:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (229829,48484), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(229830,48484)
GPGPU-Sim uArch: cycles simulated: 278484  inst.: 11118111 (ipc=16.9) sim_rate=15335 (inst/sec) elapsed = 0:0:12:05 / Sun Jun  5 02:09:58 2016
GPGPU-Sim uArch: cycles simulated: 278984  inst.: 11128056 (ipc=16.9) sim_rate=15285 (inst/sec) elapsed = 0:0:12:08 / Sun Jun  5 02:10:01 2016
GPGPU-Sim uArch: cycles simulated: 279484  inst.: 11138592 (ipc=16.9) sim_rate=15258 (inst/sec) elapsed = 0:0:12:10 / Sun Jun  5 02:10:03 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(236,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 279984  inst.: 11146377 (ipc=16.9) sim_rate=15227 (inst/sec) elapsed = 0:0:12:12 / Sun Jun  5 02:10:05 2016
GPGPU-Sim uArch: cycles simulated: 280484  inst.: 11155518 (ipc=16.9) sim_rate=15198 (inst/sec) elapsed = 0:0:12:14 / Sun Jun  5 02:10:07 2016
GPGPU-Sim uArch: cycles simulated: 280984  inst.: 11164389 (ipc=16.9) sim_rate=15169 (inst/sec) elapsed = 0:0:12:16 / Sun Jun  5 02:10:09 2016
GPGPU-Sim uArch: cycles simulated: 281484  inst.: 11173084 (ipc=16.9) sim_rate=15139 (inst/sec) elapsed = 0:0:12:18 / Sun Jun  5 02:10:11 2016
GPGPU-Sim uArch: cycles simulated: 281984  inst.: 11178558 (ipc=16.9) sim_rate=15106 (inst/sec) elapsed = 0:0:12:20 / Sun Jun  5 02:10:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (233848,48484), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(233849,48484)
GPGPU-Sim uArch: cycles simulated: 282484  inst.: 11185975 (ipc=16.9) sim_rate=15075 (inst/sec) elapsed = 0:0:12:22 / Sun Jun  5 02:10:15 2016
GPGPU-Sim uArch: cycles simulated: 282984  inst.: 11193298 (ipc=16.8) sim_rate=15044 (inst/sec) elapsed = 0:0:12:24 / Sun Jun  5 02:10:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (234864,48484), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(234865,48484)
GPGPU-Sim uArch: cycles simulated: 283484  inst.: 11202206 (ipc=16.9) sim_rate=15016 (inst/sec) elapsed = 0:0:12:26 / Sun Jun  5 02:10:19 2016
GPGPU-Sim uArch: cycles simulated: 283984  inst.: 11207476 (ipc=16.8) sim_rate=14983 (inst/sec) elapsed = 0:0:12:28 / Sun Jun  5 02:10:21 2016
GPGPU-Sim uArch: cycles simulated: 284484  inst.: 11215835 (ipc=16.8) sim_rate=14954 (inst/sec) elapsed = 0:0:12:30 / Sun Jun  5 02:10:23 2016
GPGPU-Sim uArch: cycles simulated: 284984  inst.: 11224224 (ipc=16.8) sim_rate=14925 (inst/sec) elapsed = 0:0:12:32 / Sun Jun  5 02:10:25 2016
GPGPU-Sim uArch: cycles simulated: 285484  inst.: 11231838 (ipc=16.8) sim_rate=14896 (inst/sec) elapsed = 0:0:12:34 / Sun Jun  5 02:10:27 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(246,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 285984  inst.: 11241486 (ipc=16.8) sim_rate=14869 (inst/sec) elapsed = 0:0:12:36 / Sun Jun  5 02:10:29 2016
GPGPU-Sim uArch: cycles simulated: 286484  inst.: 11252089 (ipc=16.8) sim_rate=14844 (inst/sec) elapsed = 0:0:12:38 / Sun Jun  5 02:10:31 2016
GPGPU-Sim uArch: cycles simulated: 286984  inst.: 11261178 (ipc=16.9) sim_rate=14817 (inst/sec) elapsed = 0:0:12:40 / Sun Jun  5 02:10:33 2016
GPGPU-Sim uArch: cycles simulated: 287484  inst.: 11267658 (ipc=16.8) sim_rate=14786 (inst/sec) elapsed = 0:0:12:42 / Sun Jun  5 02:10:35 2016
GPGPU-Sim uArch: cycles simulated: 287984  inst.: 11274816 (ipc=16.8) sim_rate=14757 (inst/sec) elapsed = 0:0:12:44 / Sun Jun  5 02:10:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (239885,48484), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(239886,48484)
GPGPU-Sim uArch: cycles simulated: 288484  inst.: 11280444 (ipc=16.8) sim_rate=14726 (inst/sec) elapsed = 0:0:12:46 / Sun Jun  5 02:10:39 2016
GPGPU-Sim uArch: cycles simulated: 288984  inst.: 11291288 (ipc=16.8) sim_rate=14702 (inst/sec) elapsed = 0:0:12:48 / Sun Jun  5 02:10:41 2016
GPGPU-Sim uArch: cycles simulated: 289484  inst.: 11303199 (ipc=16.8) sim_rate=14679 (inst/sec) elapsed = 0:0:12:50 / Sun Jun  5 02:10:43 2016
GPGPU-Sim uArch: cycles simulated: 289984  inst.: 11310071 (ipc=16.8) sim_rate=14650 (inst/sec) elapsed = 0:0:12:52 / Sun Jun  5 02:10:45 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (241819,48484), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(241820,48484)
GPGPU-Sim uArch: cycles simulated: 290484  inst.: 11319136 (ipc=16.8) sim_rate=14624 (inst/sec) elapsed = 0:0:12:54 / Sun Jun  5 02:10:47 2016
GPGPU-Sim uArch: cycles simulated: 290984  inst.: 11328445 (ipc=16.8) sim_rate=14598 (inst/sec) elapsed = 0:0:12:56 / Sun Jun  5 02:10:49 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(177,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 291484  inst.: 11336052 (ipc=16.8) sim_rate=14570 (inst/sec) elapsed = 0:0:12:58 / Sun Jun  5 02:10:51 2016
GPGPU-Sim uArch: cycles simulated: 291984  inst.: 11342866 (ipc=16.8) sim_rate=14542 (inst/sec) elapsed = 0:0:13:00 / Sun Jun  5 02:10:53 2016
GPGPU-Sim uArch: cycles simulated: 292484  inst.: 11348540 (ipc=16.8) sim_rate=14512 (inst/sec) elapsed = 0:0:13:02 / Sun Jun  5 02:10:55 2016
GPGPU-Sim uArch: cycles simulated: 292984  inst.: 11354368 (ipc=16.8) sim_rate=14482 (inst/sec) elapsed = 0:0:13:04 / Sun Jun  5 02:10:57 2016
GPGPU-Sim uArch: cycles simulated: 293484  inst.: 11361060 (ipc=16.8) sim_rate=14435 (inst/sec) elapsed = 0:0:13:07 / Sun Jun  5 02:11:00 2016
GPGPU-Sim uArch: cycles simulated: 293984  inst.: 11368687 (ipc=16.8) sim_rate=14408 (inst/sec) elapsed = 0:0:13:09 / Sun Jun  5 02:11:02 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (245682,48484), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(245683,48484)
GPGPU-Sim uArch: cycles simulated: 294484  inst.: 11375419 (ipc=16.8) sim_rate=14381 (inst/sec) elapsed = 0:0:13:11 / Sun Jun  5 02:11:04 2016
GPGPU-Sim uArch: cycles simulated: 294984  inst.: 11382848 (ipc=16.8) sim_rate=14372 (inst/sec) elapsed = 0:0:13:12 / Sun Jun  5 02:11:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (246569,48484), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(246570,48484)
GPGPU-Sim uArch: cycles simulated: 295484  inst.: 11392027 (ipc=16.8) sim_rate=14347 (inst/sec) elapsed = 0:0:13:14 / Sun Jun  5 02:11:07 2016
GPGPU-Sim uArch: cycles simulated: 295984  inst.: 11400405 (ipc=16.8) sim_rate=14340 (inst/sec) elapsed = 0:0:13:15 / Sun Jun  5 02:11:08 2016
GPGPU-Sim uArch: cycles simulated: 296484  inst.: 11411603 (ipc=16.8) sim_rate=14318 (inst/sec) elapsed = 0:0:13:17 / Sun Jun  5 02:11:10 2016
GPGPU-Sim uArch: cycles simulated: 296984  inst.: 11425559 (ipc=16.8) sim_rate=14317 (inst/sec) elapsed = 0:0:13:18 / Sun Jun  5 02:11:11 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(208,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 297484  inst.: 11435151 (ipc=16.8) sim_rate=14293 (inst/sec) elapsed = 0:0:13:20 / Sun Jun  5 02:11:13 2016
GPGPU-Sim uArch: cycles simulated: 297984  inst.: 11441119 (ipc=16.8) sim_rate=14265 (inst/sec) elapsed = 0:0:13:22 / Sun Jun  5 02:11:15 2016
GPGPU-Sim uArch: cycles simulated: 298484  inst.: 11449314 (ipc=16.8) sim_rate=14240 (inst/sec) elapsed = 0:0:13:24 / Sun Jun  5 02:11:17 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (250309,48484), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(250310,48484)
GPGPU-Sim uArch: cycles simulated: 298984  inst.: 11457693 (ipc=16.8) sim_rate=14215 (inst/sec) elapsed = 0:0:13:26 / Sun Jun  5 02:11:19 2016
GPGPU-Sim uArch: cycles simulated: 299484  inst.: 11467734 (ipc=16.8) sim_rate=14210 (inst/sec) elapsed = 0:0:13:27 / Sun Jun  5 02:11:20 2016
GPGPU-Sim uArch: cycles simulated: 299984  inst.: 11477238 (ipc=16.8) sim_rate=14186 (inst/sec) elapsed = 0:0:13:29 / Sun Jun  5 02:11:22 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (251953,48484), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(251954,48484)
GPGPU-Sim uArch: cycles simulated: 300484  inst.: 11482560 (ipc=16.8) sim_rate=14158 (inst/sec) elapsed = 0:0:13:31 / Sun Jun  5 02:11:24 2016
GPGPU-Sim uArch: cycles simulated: 300984  inst.: 11489891 (ipc=16.8) sim_rate=14132 (inst/sec) elapsed = 0:0:13:33 / Sun Jun  5 02:11:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (252846,48484), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(252847,48484)
GPGPU-Sim uArch: cycles simulated: 301484  inst.: 11498032 (ipc=16.8) sim_rate=14108 (inst/sec) elapsed = 0:0:13:35 / Sun Jun  5 02:11:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (253134,48484), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(253135,48484)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (253392,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 301984  inst.: 11508732 (ipc=16.8) sim_rate=14086 (inst/sec) elapsed = 0:0:13:37 / Sun Jun  5 02:11:30 2016
GPGPU-Sim uArch: cycles simulated: 302484  inst.: 11516336 (ipc=16.8) sim_rate=14061 (inst/sec) elapsed = 0:0:13:39 / Sun Jun  5 02:11:32 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(205,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 302984  inst.: 11525590 (ipc=16.8) sim_rate=14038 (inst/sec) elapsed = 0:0:13:41 / Sun Jun  5 02:11:34 2016
GPGPU-Sim uArch: cycles simulated: 303484  inst.: 11536401 (ipc=16.8) sim_rate=14017 (inst/sec) elapsed = 0:0:13:43 / Sun Jun  5 02:11:36 2016
GPGPU-Sim uArch: cycles simulated: 303984  inst.: 11544910 (ipc=16.8) sim_rate=13993 (inst/sec) elapsed = 0:0:13:45 / Sun Jun  5 02:11:38 2016
GPGPU-Sim uArch: cycles simulated: 304484  inst.: 11552704 (ipc=16.8) sim_rate=13969 (inst/sec) elapsed = 0:0:13:47 / Sun Jun  5 02:11:40 2016
GPGPU-Sim uArch: cycles simulated: 304984  inst.: 11558759 (ipc=16.8) sim_rate=13943 (inst/sec) elapsed = 0:0:13:49 / Sun Jun  5 02:11:42 2016
GPGPU-Sim uArch: cycles simulated: 305484  inst.: 11565802 (ipc=16.8) sim_rate=13917 (inst/sec) elapsed = 0:0:13:51 / Sun Jun  5 02:11:44 2016
GPGPU-Sim uArch: cycles simulated: 305984  inst.: 11583631 (ipc=16.9) sim_rate=13905 (inst/sec) elapsed = 0:0:13:53 / Sun Jun  5 02:11:46 2016
GPGPU-Sim uArch: cycles simulated: 306484  inst.: 11596095 (ipc=16.9) sim_rate=13887 (inst/sec) elapsed = 0:0:13:55 / Sun Jun  5 02:11:48 2016
GPGPU-Sim uArch: cycles simulated: 306984  inst.: 11604451 (ipc=16.9) sim_rate=13864 (inst/sec) elapsed = 0:0:13:57 / Sun Jun  5 02:11:50 2016
GPGPU-Sim uArch: cycles simulated: 307484  inst.: 11611508 (ipc=16.9) sim_rate=13839 (inst/sec) elapsed = 0:0:13:59 / Sun Jun  5 02:11:52 2016
GPGPU-Sim uArch: cycles simulated: 307984  inst.: 11617345 (ipc=16.9) sim_rate=13813 (inst/sec) elapsed = 0:0:14:01 / Sun Jun  5 02:11:54 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(199,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (259776,48484), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (259910,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 308484  inst.: 11624788 (ipc=16.9) sim_rate=13789 (inst/sec) elapsed = 0:0:14:03 / Sun Jun  5 02:11:56 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (260175,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 308984  inst.: 11632346 (ipc=16.9) sim_rate=13782 (inst/sec) elapsed = 0:0:14:04 / Sun Jun  5 02:11:57 2016
GPGPU-Sim uArch: cycles simulated: 309484  inst.: 11638501 (ipc=16.8) sim_rate=13757 (inst/sec) elapsed = 0:0:14:06 / Sun Jun  5 02:11:59 2016
GPGPU-Sim uArch: cycles simulated: 309984  inst.: 11645246 (ipc=16.8) sim_rate=13732 (inst/sec) elapsed = 0:0:14:08 / Sun Jun  5 02:12:01 2016
GPGPU-Sim uArch: cycles simulated: 310484  inst.: 11658294 (ipc=16.9) sim_rate=13715 (inst/sec) elapsed = 0:0:14:10 / Sun Jun  5 02:12:03 2016
GPGPU-Sim uArch: cycles simulated: 310984  inst.: 11669210 (ipc=16.9) sim_rate=13696 (inst/sec) elapsed = 0:0:14:12 / Sun Jun  5 02:12:05 2016
GPGPU-Sim uArch: cycles simulated: 311484  inst.: 11678182 (ipc=16.9) sim_rate=13674 (inst/sec) elapsed = 0:0:14:14 / Sun Jun  5 02:12:07 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (263401,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 311984  inst.: 11684646 (ipc=16.9) sim_rate=13650 (inst/sec) elapsed = 0:0:14:16 / Sun Jun  5 02:12:09 2016
GPGPU-Sim uArch: cycles simulated: 312484  inst.: 11691812 (ipc=16.9) sim_rate=13626 (inst/sec) elapsed = 0:0:14:18 / Sun Jun  5 02:12:11 2016
GPGPU-Sim uArch: cycles simulated: 312984  inst.: 11699518 (ipc=16.9) sim_rate=13604 (inst/sec) elapsed = 0:0:14:20 / Sun Jun  5 02:12:13 2016
GPGPU-Sim uArch: cycles simulated: 313484  inst.: 11705618 (ipc=16.8) sim_rate=13579 (inst/sec) elapsed = 0:0:14:22 / Sun Jun  5 02:12:15 2016
GPGPU-Sim uArch: cycles simulated: 313984  inst.: 11712711 (ipc=16.8) sim_rate=13556 (inst/sec) elapsed = 0:0:14:24 / Sun Jun  5 02:12:17 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(248,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 314484  inst.: 11719798 (ipc=16.8) sim_rate=13533 (inst/sec) elapsed = 0:0:14:26 / Sun Jun  5 02:12:19 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (266143,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 314984  inst.: 11726948 (ipc=16.8) sim_rate=13510 (inst/sec) elapsed = 0:0:14:28 / Sun Jun  5 02:12:21 2016
GPGPU-Sim uArch: cycles simulated: 315484  inst.: 11733063 (ipc=16.8) sim_rate=13486 (inst/sec) elapsed = 0:0:14:30 / Sun Jun  5 02:12:23 2016
GPGPU-Sim uArch: cycles simulated: 315984  inst.: 11739161 (ipc=16.8) sim_rate=13462 (inst/sec) elapsed = 0:0:14:32 / Sun Jun  5 02:12:25 2016
GPGPU-Sim uArch: cycles simulated: 316484  inst.: 11745023 (ipc=16.8) sim_rate=13438 (inst/sec) elapsed = 0:0:14:34 / Sun Jun  5 02:12:27 2016
GPGPU-Sim uArch: cycles simulated: 316984  inst.: 11751710 (ipc=16.8) sim_rate=13430 (inst/sec) elapsed = 0:0:14:35 / Sun Jun  5 02:12:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (268733,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 317484  inst.: 11759198 (ipc=16.8) sim_rate=13408 (inst/sec) elapsed = 0:0:14:37 / Sun Jun  5 02:12:30 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (269187,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 317984  inst.: 11772035 (ipc=16.8) sim_rate=13392 (inst/sec) elapsed = 0:0:14:39 / Sun Jun  5 02:12:32 2016
GPGPU-Sim uArch: cycles simulated: 318484  inst.: 11782174 (ipc=16.8) sim_rate=13373 (inst/sec) elapsed = 0:0:14:41 / Sun Jun  5 02:12:34 2016
GPGPU-Sim uArch: cycles simulated: 318984  inst.: 11789762 (ipc=16.8) sim_rate=13351 (inst/sec) elapsed = 0:0:14:43 / Sun Jun  5 02:12:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (270606,48484), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (270619,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 319484  inst.: 11799308 (ipc=16.8) sim_rate=13332 (inst/sec) elapsed = 0:0:14:45 / Sun Jun  5 02:12:38 2016
GPGPU-Sim uArch: cycles simulated: 319984  inst.: 11807390 (ipc=16.8) sim_rate=13311 (inst/sec) elapsed = 0:0:14:47 / Sun Jun  5 02:12:40 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(188,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (271908,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 320484  inst.: 11814237 (ipc=16.8) sim_rate=13289 (inst/sec) elapsed = 0:0:14:49 / Sun Jun  5 02:12:42 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (272164,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 320984  inst.: 11829838 (ipc=16.8) sim_rate=13277 (inst/sec) elapsed = 0:0:14:51 / Sun Jun  5 02:12:44 2016
GPGPU-Sim uArch: cycles simulated: 321484  inst.: 11837804 (ipc=16.8) sim_rate=13256 (inst/sec) elapsed = 0:0:14:53 / Sun Jun  5 02:12:46 2016
GPGPU-Sim uArch: cycles simulated: 321984  inst.: 11844813 (ipc=16.8) sim_rate=13234 (inst/sec) elapsed = 0:0:14:55 / Sun Jun  5 02:12:48 2016
GPGPU-Sim uArch: cycles simulated: 322484  inst.: 11850214 (ipc=16.8) sim_rate=13210 (inst/sec) elapsed = 0:0:14:57 / Sun Jun  5 02:12:50 2016
GPGPU-Sim uArch: cycles simulated: 322984  inst.: 11856236 (ipc=16.8) sim_rate=13188 (inst/sec) elapsed = 0:0:14:59 / Sun Jun  5 02:12:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (274702,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 323484  inst.: 11866755 (ipc=16.8) sim_rate=13170 (inst/sec) elapsed = 0:0:15:01 / Sun Jun  5 02:12:54 2016
GPGPU-Sim uArch: cycles simulated: 323984  inst.: 11874257 (ipc=16.8) sim_rate=13149 (inst/sec) elapsed = 0:0:15:03 / Sun Jun  5 02:12:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (275509,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 324484  inst.: 11881364 (ipc=16.8) sim_rate=13128 (inst/sec) elapsed = 0:0:15:05 / Sun Jun  5 02:12:58 2016
GPGPU-Sim uArch: cycles simulated: 324984  inst.: 11888108 (ipc=16.8) sim_rate=13121 (inst/sec) elapsed = 0:0:15:06 / Sun Jun  5 02:12:59 2016
GPGPU-Sim uArch: cycles simulated: 325484  inst.: 11894676 (ipc=16.8) sim_rate=13099 (inst/sec) elapsed = 0:0:15:08 / Sun Jun  5 02:13:01 2016
GPGPU-Sim uArch: cycles simulated: 325984  inst.: 11901256 (ipc=16.8) sim_rate=13078 (inst/sec) elapsed = 0:0:15:10 / Sun Jun  5 02:13:03 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(207,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 326484  inst.: 11907147 (ipc=16.8) sim_rate=13056 (inst/sec) elapsed = 0:0:15:12 / Sun Jun  5 02:13:05 2016
GPGPU-Sim uArch: cycles simulated: 326984  inst.: 11917004 (ipc=16.8) sim_rate=13038 (inst/sec) elapsed = 0:0:15:14 / Sun Jun  5 02:13:07 2016
GPGPU-Sim uArch: cycles simulated: 327484  inst.: 11924979 (ipc=16.8) sim_rate=13018 (inst/sec) elapsed = 0:0:15:16 / Sun Jun  5 02:13:09 2016
GPGPU-Sim uArch: cycles simulated: 327984  inst.: 11933318 (ipc=16.8) sim_rate=12999 (inst/sec) elapsed = 0:0:15:18 / Sun Jun  5 02:13:11 2016
GPGPU-Sim uArch: cycles simulated: 328484  inst.: 11939367 (ipc=16.8) sim_rate=12991 (inst/sec) elapsed = 0:0:15:19 / Sun Jun  5 02:13:12 2016
GPGPU-Sim uArch: cycles simulated: 328984  inst.: 11946723 (ipc=16.8) sim_rate=12971 (inst/sec) elapsed = 0:0:15:21 / Sun Jun  5 02:13:14 2016
GPGPU-Sim uArch: cycles simulated: 329484  inst.: 11953825 (ipc=16.8) sim_rate=12951 (inst/sec) elapsed = 0:0:15:23 / Sun Jun  5 02:13:16 2016
GPGPU-Sim uArch: cycles simulated: 329984  inst.: 11961503 (ipc=16.8) sim_rate=12931 (inst/sec) elapsed = 0:0:15:25 / Sun Jun  5 02:13:18 2016
GPGPU-Sim uArch: cycles simulated: 330484  inst.: 11974140 (ipc=16.8) sim_rate=12917 (inst/sec) elapsed = 0:0:15:27 / Sun Jun  5 02:13:20 2016
GPGPU-Sim uArch: cycles simulated: 330984  inst.: 11982160 (ipc=16.8) sim_rate=12897 (inst/sec) elapsed = 0:0:15:29 / Sun Jun  5 02:13:22 2016
GPGPU-Sim uArch: cycles simulated: 331484  inst.: 11989195 (ipc=16.8) sim_rate=12891 (inst/sec) elapsed = 0:0:15:30 / Sun Jun  5 02:13:23 2016
GPGPU-Sim uArch: cycles simulated: 331984  inst.: 11995865 (ipc=16.8) sim_rate=12871 (inst/sec) elapsed = 0:0:15:32 / Sun Jun  5 02:13:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (283640,48484), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (283819,48484), 4 CTAs running
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(206,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (283949,48484), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (283961,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 332484  inst.: 12004683 (ipc=16.8) sim_rate=12852 (inst/sec) elapsed = 0:0:15:34 / Sun Jun  5 02:13:27 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (284281,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 332984  inst.: 12013180 (ipc=16.8) sim_rate=12834 (inst/sec) elapsed = 0:0:15:36 / Sun Jun  5 02:13:29 2016
GPGPU-Sim uArch: cycles simulated: 333484  inst.: 12018804 (ipc=16.8) sim_rate=12813 (inst/sec) elapsed = 0:0:15:38 / Sun Jun  5 02:13:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (285485,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 333984  inst.: 12026331 (ipc=16.8) sim_rate=12793 (inst/sec) elapsed = 0:0:15:40 / Sun Jun  5 02:13:33 2016
GPGPU-Sim uArch: cycles simulated: 334484  inst.: 12032306 (ipc=16.7) sim_rate=12786 (inst/sec) elapsed = 0:0:15:41 / Sun Jun  5 02:13:34 2016
GPGPU-Sim uArch: cycles simulated: 334984  inst.: 12038322 (ipc=16.7) sim_rate=12765 (inst/sec) elapsed = 0:0:15:43 / Sun Jun  5 02:13:36 2016
GPGPU-Sim uArch: cycles simulated: 335484  inst.: 12044287 (ipc=16.7) sim_rate=12745 (inst/sec) elapsed = 0:0:15:45 / Sun Jun  5 02:13:38 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (287090,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 335984  inst.: 12050494 (ipc=16.7) sim_rate=12724 (inst/sec) elapsed = 0:0:15:47 / Sun Jun  5 02:13:40 2016
GPGPU-Sim uArch: cycles simulated: 336484  inst.: 12056767 (ipc=16.7) sim_rate=12704 (inst/sec) elapsed = 0:0:15:49 / Sun Jun  5 02:13:42 2016
GPGPU-Sim uArch: cycles simulated: 336984  inst.: 12064341 (ipc=16.7) sim_rate=12685 (inst/sec) elapsed = 0:0:15:51 / Sun Jun  5 02:13:44 2016
GPGPU-Sim uArch: cycles simulated: 337484  inst.: 12077602 (ipc=16.7) sim_rate=12673 (inst/sec) elapsed = 0:0:15:53 / Sun Jun  5 02:13:46 2016
GPGPU-Sim uArch: cycles simulated: 337984  inst.: 12089537 (ipc=16.7) sim_rate=12672 (inst/sec) elapsed = 0:0:15:54 / Sun Jun  5 02:13:47 2016
GPGPU-Sim uArch: cycles simulated: 338484  inst.: 12096552 (ipc=16.7) sim_rate=12653 (inst/sec) elapsed = 0:0:15:56 / Sun Jun  5 02:13:49 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(229,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (290409,48484), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 338984  inst.: 12103182 (ipc=16.7) sim_rate=12633 (inst/sec) elapsed = 0:0:15:58 / Sun Jun  5 02:13:51 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (290528,48484), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (290726,48484), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (290902,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 339484  inst.: 12111113 (ipc=16.7) sim_rate=12615 (inst/sec) elapsed = 0:0:16:00 / Sun Jun  5 02:13:53 2016
GPGPU-Sim uArch: cycles simulated: 339984  inst.: 12117214 (ipc=16.7) sim_rate=12595 (inst/sec) elapsed = 0:0:16:02 / Sun Jun  5 02:13:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (291786,48484), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (291924,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 340484  inst.: 12124343 (ipc=16.7) sim_rate=12577 (inst/sec) elapsed = 0:0:16:04 / Sun Jun  5 02:13:57 2016
GPGPU-Sim uArch: cycles simulated: 340984  inst.: 12133269 (ipc=16.7) sim_rate=12573 (inst/sec) elapsed = 0:0:16:05 / Sun Jun  5 02:13:58 2016
GPGPU-Sim uArch: cycles simulated: 341484  inst.: 12141216 (ipc=16.7) sim_rate=12555 (inst/sec) elapsed = 0:0:16:07 / Sun Jun  5 02:14:00 2016
GPGPU-Sim uArch: cycles simulated: 341984  inst.: 12150957 (ipc=16.7) sim_rate=12539 (inst/sec) elapsed = 0:0:16:09 / Sun Jun  5 02:14:02 2016
GPGPU-Sim uArch: cycles simulated: 342484  inst.: 12158970 (ipc=16.7) sim_rate=12522 (inst/sec) elapsed = 0:0:16:11 / Sun Jun  5 02:14:04 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (294375,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 342984  inst.: 12165656 (ipc=16.7) sim_rate=12503 (inst/sec) elapsed = 0:0:16:13 / Sun Jun  5 02:14:06 2016
GPGPU-Sim uArch: cycles simulated: 343484  inst.: 12174669 (ipc=16.7) sim_rate=12486 (inst/sec) elapsed = 0:0:16:15 / Sun Jun  5 02:14:08 2016
GPGPU-Sim uArch: cycles simulated: 343984  inst.: 12181896 (ipc=16.7) sim_rate=12481 (inst/sec) elapsed = 0:0:16:16 / Sun Jun  5 02:14:09 2016
GPGPU-Sim uArch: cycles simulated: 344484  inst.: 12187268 (ipc=16.7) sim_rate=12461 (inst/sec) elapsed = 0:0:16:18 / Sun Jun  5 02:14:11 2016
GPGPU-Sim uArch: cycles simulated: 344984  inst.: 12193216 (ipc=16.7) sim_rate=12442 (inst/sec) elapsed = 0:0:16:20 / Sun Jun  5 02:14:13 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(208,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (296697,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 345484  inst.: 12200674 (ipc=16.7) sim_rate=12424 (inst/sec) elapsed = 0:0:16:22 / Sun Jun  5 02:14:15 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (297101,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 345984  inst.: 12208643 (ipc=16.7) sim_rate=12407 (inst/sec) elapsed = 0:0:16:24 / Sun Jun  5 02:14:17 2016
GPGPU-Sim uArch: cycles simulated: 346484  inst.: 12216166 (ipc=16.7) sim_rate=12402 (inst/sec) elapsed = 0:0:16:25 / Sun Jun  5 02:14:18 2016
GPGPU-Sim uArch: cycles simulated: 346984  inst.: 12222046 (ipc=16.7) sim_rate=12383 (inst/sec) elapsed = 0:0:16:27 / Sun Jun  5 02:14:20 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (298574,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 347484  inst.: 12229393 (ipc=16.7) sim_rate=12365 (inst/sec) elapsed = 0:0:16:29 / Sun Jun  5 02:14:22 2016
GPGPU-Sim uArch: cycles simulated: 347984  inst.: 12237199 (ipc=16.7) sim_rate=12348 (inst/sec) elapsed = 0:0:16:31 / Sun Jun  5 02:14:24 2016
GPGPU-Sim uArch: cycles simulated: 348484  inst.: 12244363 (ipc=16.7) sim_rate=12343 (inst/sec) elapsed = 0:0:16:32 / Sun Jun  5 02:14:25 2016
GPGPU-Sim uArch: cycles simulated: 348984  inst.: 12251829 (ipc=16.7) sim_rate=12325 (inst/sec) elapsed = 0:0:16:34 / Sun Jun  5 02:14:27 2016
GPGPU-Sim uArch: cycles simulated: 349484  inst.: 12259618 (ipc=16.7) sim_rate=12308 (inst/sec) elapsed = 0:0:16:36 / Sun Jun  5 02:14:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (301058,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 349984  inst.: 12266688 (ipc=16.7) sim_rate=12291 (inst/sec) elapsed = 0:0:16:38 / Sun Jun  5 02:14:31 2016
GPGPU-Sim uArch: cycles simulated: 350484  inst.: 12272971 (ipc=16.7) sim_rate=12272 (inst/sec) elapsed = 0:0:16:40 / Sun Jun  5 02:14:33 2016
GPGPU-Sim uArch: cycles simulated: 350984  inst.: 12278441 (ipc=16.6) sim_rate=12253 (inst/sec) elapsed = 0:0:16:42 / Sun Jun  5 02:14:35 2016
GPGPU-Sim uArch: cycles simulated: 351484  inst.: 12284296 (ipc=16.6) sim_rate=12235 (inst/sec) elapsed = 0:0:16:44 / Sun Jun  5 02:14:37 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(196,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 351984  inst.: 12290889 (ipc=16.6) sim_rate=12229 (inst/sec) elapsed = 0:0:16:45 / Sun Jun  5 02:14:38 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (303840,48484), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (303979,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 352484  inst.: 12296639 (ipc=16.6) sim_rate=12211 (inst/sec) elapsed = 0:0:16:47 / Sun Jun  5 02:14:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (304165,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 352984  inst.: 12301706 (ipc=16.6) sim_rate=12191 (inst/sec) elapsed = 0:0:16:49 / Sun Jun  5 02:14:42 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (304923,48484), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 353484  inst.: 12307792 (ipc=16.6) sim_rate=12173 (inst/sec) elapsed = 0:0:16:51 / Sun Jun  5 02:14:44 2016
GPGPU-Sim uArch: cycles simulated: 353984  inst.: 12313604 (ipc=16.6) sim_rate=12167 (inst/sec) elapsed = 0:0:16:52 / Sun Jun  5 02:14:45 2016
GPGPU-Sim uArch: cycles simulated: 354484  inst.: 12320192 (ipc=16.6) sim_rate=12150 (inst/sec) elapsed = 0:0:16:54 / Sun Jun  5 02:14:47 2016
GPGPU-Sim uArch: cycles simulated: 354984  inst.: 12326362 (ipc=16.6) sim_rate=12132 (inst/sec) elapsed = 0:0:16:56 / Sun Jun  5 02:14:49 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (306555,48484), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (306787,48484), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (306859,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 355484  inst.: 12333280 (ipc=16.6) sim_rate=12115 (inst/sec) elapsed = 0:0:16:58 / Sun Jun  5 02:14:51 2016
GPGPU-Sim uArch: cycles simulated: 355984  inst.: 12340363 (ipc=16.6) sim_rate=12110 (inst/sec) elapsed = 0:0:16:59 / Sun Jun  5 02:14:52 2016
GPGPU-Sim uArch: cycles simulated: 356484  inst.: 12346630 (ipc=16.6) sim_rate=12092 (inst/sec) elapsed = 0:0:17:01 / Sun Jun  5 02:14:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (308223,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 356984  inst.: 12351838 (ipc=16.6) sim_rate=12074 (inst/sec) elapsed = 0:0:17:03 / Sun Jun  5 02:14:56 2016
GPGPU-Sim uArch: cycles simulated: 357484  inst.: 12358824 (ipc=16.6) sim_rate=12057 (inst/sec) elapsed = 0:0:17:05 / Sun Jun  5 02:14:58 2016
GPGPU-Sim uArch: cycles simulated: 357984  inst.: 12366007 (ipc=16.6) sim_rate=12052 (inst/sec) elapsed = 0:0:17:06 / Sun Jun  5 02:14:59 2016
GPGPU-Sim uArch: cycles simulated: 358484  inst.: 12372460 (ipc=16.5) sim_rate=12035 (inst/sec) elapsed = 0:0:17:08 / Sun Jun  5 02:15:01 2016
GPGPU-Sim uArch: cycles simulated: 358984  inst.: 12378924 (ipc=16.5) sim_rate=12018 (inst/sec) elapsed = 0:0:17:10 / Sun Jun  5 02:15:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (310537,48484), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(224,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 359484  inst.: 12387716 (ipc=16.5) sim_rate=12003 (inst/sec) elapsed = 0:0:17:12 / Sun Jun  5 02:15:05 2016
GPGPU-Sim uArch: cycles simulated: 359984  inst.: 12394788 (ipc=16.5) sim_rate=11998 (inst/sec) elapsed = 0:0:17:13 / Sun Jun  5 02:15:06 2016
GPGPU-Sim uArch: cycles simulated: 360484  inst.: 12400986 (ipc=16.5) sim_rate=11981 (inst/sec) elapsed = 0:0:17:15 / Sun Jun  5 02:15:08 2016
GPGPU-Sim uArch: cycles simulated: 360984  inst.: 12406755 (ipc=16.5) sim_rate=11964 (inst/sec) elapsed = 0:0:17:17 / Sun Jun  5 02:15:10 2016
GPGPU-Sim uArch: cycles simulated: 361484  inst.: 12415683 (ipc=16.5) sim_rate=11949 (inst/sec) elapsed = 0:0:17:19 / Sun Jun  5 02:15:12 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (313354,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 361984  inst.: 12421856 (ipc=16.5) sim_rate=11944 (inst/sec) elapsed = 0:0:17:20 / Sun Jun  5 02:15:13 2016
GPGPU-Sim uArch: cycles simulated: 362484  inst.: 12428166 (ipc=16.5) sim_rate=11927 (inst/sec) elapsed = 0:0:17:22 / Sun Jun  5 02:15:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (314355,48484), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 362984  inst.: 12434195 (ipc=16.5) sim_rate=11921 (inst/sec) elapsed = 0:0:17:23 / Sun Jun  5 02:15:16 2016
GPGPU-Sim uArch: cycles simulated: 363484  inst.: 12441788 (ipc=16.5) sim_rate=11906 (inst/sec) elapsed = 0:0:17:25 / Sun Jun  5 02:15:18 2016
GPGPU-Sim uArch: cycles simulated: 363984  inst.: 12448253 (ipc=16.5) sim_rate=11889 (inst/sec) elapsed = 0:0:17:27 / Sun Jun  5 02:15:20 2016
GPGPU-Sim uArch: cycles simulated: 364484  inst.: 12453739 (ipc=16.5) sim_rate=11883 (inst/sec) elapsed = 0:0:17:28 / Sun Jun  5 02:15:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (316430,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 364984  inst.: 12460003 (ipc=16.5) sim_rate=11866 (inst/sec) elapsed = 0:0:17:30 / Sun Jun  5 02:15:23 2016
GPGPU-Sim uArch: cycles simulated: 365484  inst.: 12467330 (ipc=16.5) sim_rate=11851 (inst/sec) elapsed = 0:0:17:32 / Sun Jun  5 02:15:25 2016
GPGPU-Sim uArch: cycles simulated: 365984  inst.: 12472932 (ipc=16.5) sim_rate=11845 (inst/sec) elapsed = 0:0:17:33 / Sun Jun  5 02:15:26 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (317532,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 366484  inst.: 12479037 (ipc=16.5) sim_rate=11828 (inst/sec) elapsed = 0:0:17:35 / Sun Jun  5 02:15:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (318010,48484), 2 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(247,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (318246,48484), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 366984  inst.: 12486705 (ipc=16.5) sim_rate=11824 (inst/sec) elapsed = 0:0:17:36 / Sun Jun  5 02:15:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (318911,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 367484  inst.: 12493000 (ipc=16.5) sim_rate=11808 (inst/sec) elapsed = 0:0:17:38 / Sun Jun  5 02:15:31 2016
GPGPU-Sim uArch: cycles simulated: 367984  inst.: 12498072 (ipc=16.4) sim_rate=11801 (inst/sec) elapsed = 0:0:17:39 / Sun Jun  5 02:15:32 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (319740,48484), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 368484  inst.: 12503482 (ipc=16.4) sim_rate=11784 (inst/sec) elapsed = 0:0:17:41 / Sun Jun  5 02:15:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (320185,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 368984  inst.: 12509532 (ipc=16.4) sim_rate=11779 (inst/sec) elapsed = 0:0:17:42 / Sun Jun  5 02:15:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (320530,48484), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (320890,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 369484  inst.: 12514353 (ipc=16.4) sim_rate=11761 (inst/sec) elapsed = 0:0:17:44 / Sun Jun  5 02:15:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (321108,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 369984  inst.: 12520420 (ipc=16.4) sim_rate=11756 (inst/sec) elapsed = 0:0:17:45 / Sun Jun  5 02:15:38 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (321782,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 370484  inst.: 12527754 (ipc=16.4) sim_rate=11741 (inst/sec) elapsed = 0:0:17:47 / Sun Jun  5 02:15:40 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (322005,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 370984  inst.: 12534306 (ipc=16.4) sim_rate=11736 (inst/sec) elapsed = 0:0:17:48 / Sun Jun  5 02:15:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (322982,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 371484  inst.: 12539239 (ipc=16.4) sim_rate=11729 (inst/sec) elapsed = 0:0:17:49 / Sun Jun  5 02:15:42 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (323097,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 371984  inst.: 12545109 (ipc=16.4) sim_rate=11713 (inst/sec) elapsed = 0:0:17:51 / Sun Jun  5 02:15:44 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (323930,48484), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 372484  inst.: 12551235 (ipc=16.4) sim_rate=11708 (inst/sec) elapsed = 0:0:17:52 / Sun Jun  5 02:15:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (324254,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 372984  inst.: 12557526 (ipc=16.4) sim_rate=11692 (inst/sec) elapsed = 0:0:17:54 / Sun Jun  5 02:15:47 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (324723,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 373484  inst.: 12563297 (ipc=16.4) sim_rate=11686 (inst/sec) elapsed = 0:0:17:55 / Sun Jun  5 02:15:48 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (325427,48484), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 373984  inst.: 12568896 (ipc=16.4) sim_rate=11670 (inst/sec) elapsed = 0:0:17:57 / Sun Jun  5 02:15:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (325808,48484), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 374484  inst.: 12574070 (ipc=16.4) sim_rate=11664 (inst/sec) elapsed = 0:0:17:58 / Sun Jun  5 02:15:51 2016
GPGPU-Sim uArch: cycles simulated: 374984  inst.: 12578311 (ipc=16.3) sim_rate=11657 (inst/sec) elapsed = 0:0:17:59 / Sun Jun  5 02:15:52 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(254,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (326597,48484), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (326793,48484), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (326951,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 375484  inst.: 12584578 (ipc=16.3) sim_rate=11652 (inst/sec) elapsed = 0:0:18:00 / Sun Jun  5 02:15:53 2016
GPGPU-Sim uArch: cycles simulated: 375984  inst.: 12589071 (ipc=16.3) sim_rate=11635 (inst/sec) elapsed = 0:0:18:02 / Sun Jun  5 02:15:55 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (327683,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 376484  inst.: 12593655 (ipc=16.3) sim_rate=11628 (inst/sec) elapsed = 0:0:18:03 / Sun Jun  5 02:15:56 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (328144,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 376984  inst.: 12598329 (ipc=16.3) sim_rate=11622 (inst/sec) elapsed = 0:0:18:04 / Sun Jun  5 02:15:57 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (328511,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (328743,48484), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 377484  inst.: 12603111 (ipc=16.3) sim_rate=11615 (inst/sec) elapsed = 0:0:18:05 / Sun Jun  5 02:15:58 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (329237,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (329491,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 377984  inst.: 12606811 (ipc=16.3) sim_rate=11608 (inst/sec) elapsed = 0:0:18:06 / Sun Jun  5 02:15:59 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (329633,48484), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (329753,48484), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (329766,48484), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 378484  inst.: 12611335 (ipc=16.3) sim_rate=11601 (inst/sec) elapsed = 0:0:18:07 / Sun Jun  5 02:16:00 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (330001,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 378984  inst.: 12615329 (ipc=16.3) sim_rate=11594 (inst/sec) elapsed = 0:0:18:08 / Sun Jun  5 02:16:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (330891,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 379484  inst.: 12619463 (ipc=16.2) sim_rate=11588 (inst/sec) elapsed = 0:0:18:09 / Sun Jun  5 02:16:02 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (331748,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 380484  inst.: 12627617 (ipc=16.2) sim_rate=11584 (inst/sec) elapsed = 0:0:18:10 / Sun Jun  5 02:16:03 2016
GPGPU-Sim uArch: cycles simulated: 380984  inst.: 12630831 (ipc=16.2) sim_rate=11577 (inst/sec) elapsed = 0:0:18:11 / Sun Jun  5 02:16:04 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (332983,48484), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 381484  inst.: 12633666 (ipc=16.2) sim_rate=11569 (inst/sec) elapsed = 0:0:18:12 / Sun Jun  5 02:16:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (333303,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (333564,48484), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (333788,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 382484  inst.: 12640049 (ipc=16.2) sim_rate=11564 (inst/sec) elapsed = 0:0:18:13 / Sun Jun  5 02:16:06 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (334056,48484), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 382984  inst.: 12642539 (ipc=16.1) sim_rate=11556 (inst/sec) elapsed = 0:0:18:14 / Sun Jun  5 02:16:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (335294,48484), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 383984  inst.: 12646336 (ipc=16.1) sim_rate=11549 (inst/sec) elapsed = 0:0:18:15 / Sun Jun  5 02:16:08 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (335925,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 384984  inst.: 12647900 (ipc=16.1) sim_rate=11540 (inst/sec) elapsed = 0:0:18:16 / Sun Jun  5 02:16:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (336567,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (336592,48484), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (336616,48484), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (337081,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (337228,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (338136,48484), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 338137
gpu_sim_insn = 5405958
gpu_ipc =      15.9875
gpu_tot_sim_cycle = 386621
gpu_tot_sim_insn = 12648405
gpu_tot_ipc =      32.7153
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 791341
gpu_stall_icnt2sh    = 2066124
gpu_total_sim_rate=11540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 509995
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 43530, Miss = 35391, Miss_rate = 0.813, Pending_hits = 2581, Reservation_fails = 295637
	L1D_cache_core[1]: Access = 44520, Miss = 36408, Miss_rate = 0.818, Pending_hits = 2689, Reservation_fails = 298943
	L1D_cache_core[2]: Access = 44083, Miss = 36077, Miss_rate = 0.818, Pending_hits = 2656, Reservation_fails = 301713
	L1D_cache_core[3]: Access = 44444, Miss = 36261, Miss_rate = 0.816, Pending_hits = 2706, Reservation_fails = 300652
	L1D_cache_core[4]: Access = 45024, Miss = 36397, Miss_rate = 0.808, Pending_hits = 2711, Reservation_fails = 298281
	L1D_cache_core[5]: Access = 42450, Miss = 34055, Miss_rate = 0.802, Pending_hits = 2499, Reservation_fails = 285050
	L1D_cache_core[6]: Access = 42944, Miss = 34677, Miss_rate = 0.807, Pending_hits = 2547, Reservation_fails = 293798
	L1D_cache_core[7]: Access = 44312, Miss = 36206, Miss_rate = 0.817, Pending_hits = 2660, Reservation_fails = 298648
	L1D_cache_core[8]: Access = 45614, Miss = 37073, Miss_rate = 0.813, Pending_hits = 2812, Reservation_fails = 303173
	L1D_cache_core[9]: Access = 43605, Miss = 35644, Miss_rate = 0.817, Pending_hits = 2543, Reservation_fails = 296464
	L1D_cache_core[10]: Access = 43088, Miss = 34962, Miss_rate = 0.811, Pending_hits = 2596, Reservation_fails = 296168
	L1D_cache_core[11]: Access = 43199, Miss = 35286, Miss_rate = 0.817, Pending_hits = 2640, Reservation_fails = 291132
	L1D_cache_core[12]: Access = 42122, Miss = 34300, Miss_rate = 0.814, Pending_hits = 2541, Reservation_fails = 285687
	L1D_cache_core[13]: Access = 41984, Miss = 34184, Miss_rate = 0.814, Pending_hits = 2553, Reservation_fails = 287472
	L1D_cache_core[14]: Access = 41480, Miss = 33555, Miss_rate = 0.809, Pending_hits = 2488, Reservation_fails = 282386
	L1D_total_cache_accesses = 652399
	L1D_total_cache_misses = 530476
	L1D_total_cache_miss_rate = 0.8131
	L1D_total_cache_pending_hits = 39222
	L1D_total_cache_reservation_fails = 4415204
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0067
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 264123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2693564
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 266353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1721640
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 508522
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1504, 1478, 1386, 1558, 1576, 1426, 1376, 1242, 1434, 1538, 1370, 1372, 1610, 1276, 1506, 1488, 1610, 1546, 1648, 1650, 1374, 1420, 1516, 1388, 1114, 1210, 1486, 1574, 930, 1550, 1186, 1234, 824, 1228, 1268, 1102, 1492, 1420, 1276, 1262, 1068, 968, 998, 1230, 1262, 1182, 1022, 1038, 
gpgpu_n_tot_thrd_icount = 30419200
gpgpu_n_tot_w_icount = 950600
gpgpu_n_stall_shd_mem = 4843611
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 264123
gpgpu_n_mem_write_global = 268258
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1169381
gpgpu_n_store_insn = 408711
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4840191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7609757	W0_Idle:849704	W0_Scoreboard:1635711	W1:210472	W2:90440	W3:58124	W4:39738	W5:30168	W6:24748	W7:19620	W8:19110	W9:17326	W10:17004	W11:15494	W12:12748	W13:12750	W14:11236	W15:10092	W16:9024	W17:8310	W18:7330	W19:7056	W20:6564	W21:5990	W22:5502	W23:5782	W24:5220	W25:4730	W26:3758	W27:2390	W28:1704	W29:958	W30:462	W31:30	W32:286720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2112984 {8:264123,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10744336 {40:268076,72:54,136:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35920728 {136:264123,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2146064 {8:268258,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 302 
maxdqlatency = 0 
maxmflatency = 1047 
averagemflatency = 385 
max_icnt2mem_latency = 793 
max_icnt2sh_latency = 386489 
mrq_lat_table:19718 	1729 	546 	1681 	2038 	358 	105 	53 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	69104 	383868 	79421 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27061 	12258 	35686 	186425 	129047 	140538 	1456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21057 	113168 	120005 	9854 	54 	0 	0 	2 	8 	31 	595 	8183 	18811 	44628 	102324 	93676 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	706 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        24        23        20        26        30        23        29        28        31        20        28        27        26        21        30 
dram[1]:        26        31        24        19        22        20        22        20        19        23        20        23        25        23        23        22 
dram[2]:        28        27        30        22        25        32        32        32        22        23        22        26        22        22        22        21 
dram[3]:        23        34        18        18        37        29        30        26        26        22        20        22        27        41        27        18 
dram[4]:        30        29        17        22        29        25        22        19        27        32        24        23        34        28        38        37 
dram[5]:        27        15        30        20        26        22        20        32        27        23        22        24        25        25        22        32 
maximum service time to same row:
dram[0]:     44635     78503     53103     47653     44131     45989     32863     37897     46441     72344     64467     82963     83374     76483     46802     93697 
dram[1]:     63984     73138     24313     32672     44862     81456     50193     62222     49238    104406     85925     86087     33570     54425     43280     74415 
dram[2]:     40092     72079     74029     52124     17139     46597     44216     48758     44994     60279     62371     99611     59925     22300     52263     66535 
dram[3]:     40058    112169     71028     25667     55027     61785     40710     46043     32388     58658     55556     67272     74188     56682     46872     19622 
dram[4]:     51843     85775     24854     20914     63066     45928     36869     54679     42678     50299     41981     75544     76827     66972     89984     61913 
dram[5]:     54375     36773     50116     57884     32419     22840     83540     54538     57913     73772     43102     75027     59701     73923     79051    110694 
average row accesses per activate:
dram[0]:  3.594203  3.229885  4.406250  3.753086  4.279412  4.173913  3.534653  3.917647  4.686567  3.987500  3.916667  3.461539  7.391304  4.526316  6.592593  7.863636 
dram[1]:  3.759036  3.973684  3.753086  3.505618  3.356436  3.855422  3.398058  3.032520  3.324324  3.339623  3.985294  3.606061  3.920000  4.428571  5.447369  6.000000 
dram[2]:  3.697368  3.376471  4.380952  3.702703  3.645570  4.050000  4.289474  3.939024  3.586957  3.435644  3.535211  3.087500  5.558824  4.391304  6.964286  7.269231 
dram[3]:  3.855263  3.582278  4.042253  3.670732  5.207547  5.033333  5.064516  4.368421  3.576923  3.750000  3.800000  3.259259  4.020833  5.027027  5.105263  4.369565 
dram[4]:  5.377358  3.757143  4.467742  4.307693  4.913793  5.357143  3.666667  4.135135  4.506494  4.416667  4.129032  4.200000  3.770833  4.857143  8.086957  6.769231 
dram[5]:  4.014286  3.422222  3.153061  3.073684  3.704545  3.510417  4.421052  4.760000  3.443396  3.200000  3.567164  3.877193  4.750000  4.609756  5.027778  5.677419 
average row locality = 26229/6540 = 4.010550
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       189       204       220       230       230       221       276       254       245       246       200       201       170       168       178       173 
dram[1]:       223       217       223       223       254       242       264       282       273       269       222       208       193       182       206       202 
dram[2]:       213       218       212       206       218       242       251       247       253       266       220       215       189       194       194       187 
dram[3]:       221       214       217       228       206       226       245       252       284       277       224       232       184       186       193       199 
dram[4]:       211       205       216       212       227       225       265       234       270       248       224       199       175       168       185       176 
dram[5]:       216       225       237       223       241       249       256       266       282       278       215       201       190       185       180       174 
total reads: 21259
bank skew: 284/168 = 1.69
chip skew: 3683/3405 = 1.08
number of total write accesses:
dram[0]:        59        77        62        74        61        67        81        79        69        73        35        24         0         4         0         0 
dram[1]:        89        85        81        89        85        78        86        91        96        85        49        30         3         4         1         2 
dram[2]:        68        69        64        68        70        82        75        76        77        81        31        32         0         8         1         2 
dram[3]:        72        69        70        73        70        76        69        80        88        83        23        32         9         0         1         2 
dram[4]:        74        58        61        68        58        75        87        72        77        70        32        32         6         2         1         0 
dram[5]:        65        83        72        69        85        88        80        91        83        90        24        20         0         4         1         2 
total reads: 4970
min_bank_accesses = 0!
chip skew: 954/765 = 1.25
average mf latency per bank:
dram[0]:       4697      4295      4481      4066      4051      3979      3295      3412      3755      3842     10936     11606     17462     17874     20219     20598
dram[1]:       3958      4251      4094      4261      3779      4011      3636      3358      3457      3665      9658     11615     15924     17447     18418     18788
dram[2]:       4361      4304      4349      4505      4091      3767      3641      3681      3842      3707     10524     11130     16886     15636     18875     19523
dram[3]:       4233      4429      4407      4251      4258      3942      3938      3608      3474      3435     10919     10438     16470     17118     19390     18692
dram[4]:       5392      4715      5701      4447      5413      4124      4377      3839      4505      3865     59477     12198     21797     18559     25309     20953
dram[5]:       4514      4144      4274      4644      3764      3866      3544      3558      3354      3553     11785     12974     16628     17608     20698     21735
maximum mf latency per bank:
dram[0]:        758       773       824       805       869       813       860       923       772       748       898       839       875       801       863       972
dram[1]:        805       865       843       827       851       818       849       955       906       974       872       901       833       841       846       860
dram[2]:        855       797       832       831       972       822      1010       966       878       855       872       825       796       878       908       815
dram[3]:        844       804       797       897       830       831       988       957       836       835       866       849       881       839       847       841
dram[4]:        991       904      1007       874       980       803       946       989       934       828      1024       863       946       845      1028       918
dram[5]:        865       838       892       845       894       852       988      1047       842       950       800       887       919       925       921       880

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510335 n_nop=500559 n_act=1006 n_pre=990 n_req=4170 n_rd=6810 n_write=970 bw_util=0.03049
n_activity=67907 dram_eff=0.2291
bk0: 378a 506899i bk1: 408a 506385i bk2: 440a 506889i bk3: 460a 506469i bk4: 460a 506581i bk5: 442a 506454i bk6: 552a 505528i bk7: 508a 505602i bk8: 490a 506307i bk9: 492a 505931i bk10: 400a 507340i bk11: 402a 507138i bk12: 340a 508533i bk13: 336a 508301i bk14: 356a 508423i bk15: 346a 508695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0441494
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510335 n_nop=499232 n_act=1254 n_pre=1238 n_req=4637 n_rd=7366 n_write=1245 bw_util=0.03375
n_activity=78274 dram_eff=0.22
bk0: 446a 506331i bk1: 434a 506409i bk2: 446a 506287i bk3: 446a 506024i bk4: 508a 505211i bk5: 484a 505991i bk6: 528a 505318i bk7: 564a 504487i bk8: 546a 504901i bk9: 538a 505234i bk10: 444a 506899i bk11: 416a 507080i bk12: 386a 507881i bk13: 364a 508200i bk14: 412a 508129i bk15: 404a 508374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0412376
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510335 n_nop=500090 n_act=1093 n_pre=1077 n_req=4329 n_rd=7050 n_write=1025 bw_util=0.03165
n_activity=69349 dram_eff=0.2329
bk0: 426a 506683i bk1: 436a 506300i bk2: 424a 506666i bk3: 412a 506288i bk4: 436a 506266i bk5: 484a 505553i bk6: 502a 505517i bk7: 494a 505651i bk8: 506a 505719i bk9: 532a 505032i bk10: 440a 506922i bk11: 430a 506413i bk12: 378a 508248i bk13: 388a 507866i bk14: 388a 508375i bk15: 374a 508576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0548855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510335 n_nop=499984 n_act=1074 n_pre=1058 n_req=4405 n_rd=7176 n_write=1043 bw_util=0.03221
n_activity=72309 dram_eff=0.2273
bk0: 442a 506526i bk1: 428a 506383i bk2: 434a 506572i bk3: 456a 506215i bk4: 412a 506954i bk5: 452a 506589i bk6: 490a 506548i bk7: 504a 506163i bk8: 568a 505217i bk9: 554a 505455i bk10: 448a 507247i bk11: 464a 506625i bk12: 368a 507946i bk13: 372a 508307i bk14: 386a 508242i bk15: 398a 508134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0348712
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510335 n_nop=500626 n_act=932 n_pre=916 n_req=4213 n_rd=6880 n_write=981 bw_util=0.03081
n_activity=68242 dram_eff=0.2304
bk0: 422a 506784i bk1: 410a 506902i bk2: 432a 507074i bk3: 424a 506788i bk4: 454a 507038i bk5: 450a 506730i bk6: 530a 505414i bk7: 468a 506203i bk8: 540a 506015i bk9: 496a 506380i bk10: 448a 507064i bk11: 398a 507274i bk12: 350a 507956i bk13: 336a 508458i bk14: 370a 508683i bk15: 352a 508559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0401932
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510335 n_nop=499645 n_act=1181 n_pre=1165 n_req=4475 n_rd=7236 n_write=1108 bw_util=0.0327
n_activity=74652 dram_eff=0.2235
bk0: 432a 506831i bk1: 450a 505709i bk2: 474a 505868i bk3: 446a 505678i bk4: 482a 505958i bk5: 498a 505537i bk6: 512a 505999i bk7: 532a 505683i bk8: 564a 505196i bk9: 556a 504948i bk10: 430a 507112i bk11: 402a 507286i bk12: 380a 508187i bk13: 370a 508074i bk14: 360a 508369i bk15: 348a 508696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0446177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41489, Miss = 1708, Miss_rate = 0.041, Pending_hits = 16, Reservation_fails = 429
L2_cache_bank[1]: Access = 41815, Miss = 1697, Miss_rate = 0.041, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 42208, Miss = 1858, Miss_rate = 0.044, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[3]: Access = 42730, Miss = 1825, Miss_rate = 0.043, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[4]: Access = 41828, Miss = 1750, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 105
L2_cache_bank[5]: Access = 42331, Miss = 1775, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 117
L2_cache_bank[6]: Access = 42421, Miss = 1774, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[7]: Access = 42544, Miss = 1814, Miss_rate = 0.043, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 66781, Miss = 1773, Miss_rate = 0.027, Pending_hits = 7, Reservation_fails = 111
L2_cache_bank[9]: Access = 42318, Miss = 1667, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[10]: Access = 43055, Miss = 1817, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 42951, Miss = 1801, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 20
L2_total_cache_accesses = 532471
L2_total_cache_misses = 21259
L2_total_cache_miss_rate = 0.0399
L2_total_cache_pending_hits = 119
L2_total_cache_reservation_fails = 783
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 246331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 357
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264690
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.271
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1589293
icnt_total_pkts_simt_to_mem=801167
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.1555
	minimum = 6
	maximum = 690
Network latency average = 38.2893
	minimum = 6
	maximum = 560
Slowest packet = 69315
Flit latency average = 29.116
	minimum = 6
	maximum = 560
Slowest flit = 229504
Fragmentation average = 0.0994696
	minimum = 0
	maximum = 357
Injected packet rate average = 0.109819
	minimum = 0.0935272 (at node 5)
	maximum = 0.176612 (at node 23)
Accepted packet rate average = 0.109819
	minimum = 0.0935272 (at node 5)
	maximum = 0.176612 (at node 23)
Injected flit rate average = 0.247297
	minimum = 0.140626 (at node 5)
	maximum = 0.416822 (at node 23)
Accepted flit rate average= 0.247297
	minimum = 0.172341 (at node 15)
	maximum = 0.310055 (at node 8)
Injected packet length average = 2.25185
Accepted packet length average = 2.25185
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.4544 (5 samples)
	minimum = 6 (5 samples)
	maximum = 250.4 (5 samples)
Network latency average = 19.982 (5 samples)
	minimum = 6 (5 samples)
	maximum = 199.4 (5 samples)
Flit latency average = 15.882 (5 samples)
	minimum = 6 (5 samples)
	maximum = 197.8 (5 samples)
Fragmentation average = 0.0290202 (5 samples)
	minimum = 0 (5 samples)
	maximum = 113.8 (5 samples)
Injected packet rate average = 0.0437505 (5 samples)
	minimum = 0.0316474 (5 samples)
	maximum = 0.0996542 (5 samples)
Accepted packet rate average = 0.0437505 (5 samples)
	minimum = 0.0316474 (5 samples)
	maximum = 0.0996542 (5 samples)
Injected flit rate average = 0.09774 (5 samples)
	minimum = 0.0473319 (5 samples)
	maximum = 0.20072 (5 samples)
Accepted flit rate average = 0.09774 (5 samples)
	minimum = 0.0620368 (5 samples)
	maximum = 0.186815 (5 samples)
Injected packet size average = 2.23403 (5 samples)
Accepted packet size average = 2.23403 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 16 sec (1096 sec)
gpgpu_simulation_rate = 11540 (inst/sec)
gpgpu_simulation_rate = 352 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403870 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,386621)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,386621)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,386621)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,386621)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,386621)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,386621)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,386621)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(21,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(20,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(35,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(27,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 387121  inst.: 13002279 (ipc=707.7) sim_rate=11809 (inst/sec) elapsed = 0:0:18:21 / Sun Jun  5 02:16:14 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(59,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 387621  inst.: 13061306 (ipc=412.9) sim_rate=11830 (inst/sec) elapsed = 0:0:18:24 / Sun Jun  5 02:16:17 2016
GPGPU-Sim uArch: cycles simulated: 388121  inst.: 13104918 (ipc=304.3) sim_rate=11838 (inst/sec) elapsed = 0:0:18:27 / Sun Jun  5 02:16:20 2016
GPGPU-Sim uArch: cycles simulated: 388621  inst.: 13110368 (ipc=231.0) sim_rate=11821 (inst/sec) elapsed = 0:0:18:29 / Sun Jun  5 02:16:22 2016
GPGPU-Sim uArch: cycles simulated: 389121  inst.: 13113934 (ipc=186.2) sim_rate=11803 (inst/sec) elapsed = 0:0:18:31 / Sun Jun  5 02:16:24 2016
GPGPU-Sim uArch: cycles simulated: 389621  inst.: 13117645 (ipc=156.4) sim_rate=11785 (inst/sec) elapsed = 0:0:18:33 / Sun Jun  5 02:16:26 2016
GPGPU-Sim uArch: cycles simulated: 390121  inst.: 13122131 (ipc=135.4) sim_rate=11768 (inst/sec) elapsed = 0:0:18:35 / Sun Jun  5 02:16:28 2016
GPGPU-Sim uArch: cycles simulated: 390621  inst.: 13127275 (ipc=119.7) sim_rate=11741 (inst/sec) elapsed = 0:0:18:38 / Sun Jun  5 02:16:31 2016
GPGPU-Sim uArch: cycles simulated: 391121  inst.: 13133269 (ipc=107.7) sim_rate=11726 (inst/sec) elapsed = 0:0:18:40 / Sun Jun  5 02:16:33 2016
GPGPU-Sim uArch: cycles simulated: 391621  inst.: 13140267 (ipc=98.4) sim_rate=11721 (inst/sec) elapsed = 0:0:18:41 / Sun Jun  5 02:16:34 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(36,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 392121  inst.: 13146698 (ipc=90.6) sim_rate=11706 (inst/sec) elapsed = 0:0:18:43 / Sun Jun  5 02:16:36 2016
GPGPU-Sim uArch: cycles simulated: 392621  inst.: 13155009 (ipc=84.4) sim_rate=11703 (inst/sec) elapsed = 0:0:18:44 / Sun Jun  5 02:16:37 2016
GPGPU-Sim uArch: cycles simulated: 393121  inst.: 13163313 (ipc=79.2) sim_rate=11700 (inst/sec) elapsed = 0:0:18:45 / Sun Jun  5 02:16:38 2016
GPGPU-Sim uArch: cycles simulated: 393621  inst.: 13169566 (ipc=74.5) sim_rate=11695 (inst/sec) elapsed = 0:0:18:46 / Sun Jun  5 02:16:39 2016
GPGPU-Sim uArch: cycles simulated: 394121  inst.: 13176023 (ipc=70.3) sim_rate=11680 (inst/sec) elapsed = 0:0:18:48 / Sun Jun  5 02:16:41 2016
GPGPU-Sim uArch: cycles simulated: 394621  inst.: 13181590 (ipc=66.6) sim_rate=11675 (inst/sec) elapsed = 0:0:18:49 / Sun Jun  5 02:16:42 2016
GPGPU-Sim uArch: cycles simulated: 395121  inst.: 13186962 (ipc=63.4) sim_rate=11669 (inst/sec) elapsed = 0:0:18:50 / Sun Jun  5 02:16:43 2016
GPGPU-Sim uArch: cycles simulated: 395621  inst.: 13193709 (ipc=60.6) sim_rate=11665 (inst/sec) elapsed = 0:0:18:51 / Sun Jun  5 02:16:44 2016
GPGPU-Sim uArch: cycles simulated: 396121  inst.: 13200153 (ipc=58.1) sim_rate=11650 (inst/sec) elapsed = 0:0:18:53 / Sun Jun  5 02:16:46 2016
GPGPU-Sim uArch: cycles simulated: 396621  inst.: 13207414 (ipc=55.9) sim_rate=11646 (inst/sec) elapsed = 0:0:18:54 / Sun Jun  5 02:16:47 2016
GPGPU-Sim uArch: cycles simulated: 397121  inst.: 13215461 (ipc=54.0) sim_rate=11643 (inst/sec) elapsed = 0:0:18:55 / Sun Jun  5 02:16:48 2016
GPGPU-Sim uArch: cycles simulated: 397621  inst.: 13222493 (ipc=52.2) sim_rate=11639 (inst/sec) elapsed = 0:0:18:56 / Sun Jun  5 02:16:49 2016
GPGPU-Sim uArch: cycles simulated: 398121  inst.: 13228323 (ipc=50.4) sim_rate=11624 (inst/sec) elapsed = 0:0:18:58 / Sun Jun  5 02:16:51 2016
GPGPU-Sim uArch: cycles simulated: 398621  inst.: 13236973 (ipc=49.0) sim_rate=11621 (inst/sec) elapsed = 0:0:18:59 / Sun Jun  5 02:16:52 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(24,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 399121  inst.: 13241485 (ipc=47.4) sim_rate=11615 (inst/sec) elapsed = 0:0:19:00 / Sun Jun  5 02:16:53 2016
GPGPU-Sim uArch: cycles simulated: 399621  inst.: 13247465 (ipc=46.1) sim_rate=11600 (inst/sec) elapsed = 0:0:19:02 / Sun Jun  5 02:16:55 2016
GPGPU-Sim uArch: cycles simulated: 400121  inst.: 13255196 (ipc=44.9) sim_rate=11596 (inst/sec) elapsed = 0:0:19:03 / Sun Jun  5 02:16:56 2016
GPGPU-Sim uArch: cycles simulated: 400621  inst.: 13262508 (ipc=43.9) sim_rate=11593 (inst/sec) elapsed = 0:0:19:04 / Sun Jun  5 02:16:57 2016
GPGPU-Sim uArch: cycles simulated: 401121  inst.: 13269110 (ipc=42.8) sim_rate=11588 (inst/sec) elapsed = 0:0:19:05 / Sun Jun  5 02:16:58 2016
GPGPU-Sim uArch: cycles simulated: 401621  inst.: 13274921 (ipc=41.8) sim_rate=11573 (inst/sec) elapsed = 0:0:19:07 / Sun Jun  5 02:17:00 2016
GPGPU-Sim uArch: cycles simulated: 402121  inst.: 13281859 (ipc=40.9) sim_rate=11569 (inst/sec) elapsed = 0:0:19:08 / Sun Jun  5 02:17:01 2016
GPGPU-Sim uArch: cycles simulated: 402621  inst.: 13287833 (ipc=40.0) sim_rate=11564 (inst/sec) elapsed = 0:0:19:09 / Sun Jun  5 02:17:02 2016
GPGPU-Sim uArch: cycles simulated: 403121  inst.: 13294626 (ipc=39.2) sim_rate=11550 (inst/sec) elapsed = 0:0:19:11 / Sun Jun  5 02:17:04 2016
GPGPU-Sim uArch: cycles simulated: 403621  inst.: 13301572 (ipc=38.4) sim_rate=11536 (inst/sec) elapsed = 0:0:19:13 / Sun Jun  5 02:17:06 2016
GPGPU-Sim uArch: cycles simulated: 404121  inst.: 13308089 (ipc=37.7) sim_rate=11522 (inst/sec) elapsed = 0:0:19:15 / Sun Jun  5 02:17:08 2016
GPGPU-Sim uArch: cycles simulated: 404621  inst.: 13314298 (ipc=37.0) sim_rate=11517 (inst/sec) elapsed = 0:0:19:16 / Sun Jun  5 02:17:09 2016
GPGPU-Sim uArch: cycles simulated: 405121  inst.: 13321337 (ipc=36.4) sim_rate=11503 (inst/sec) elapsed = 0:0:19:18 / Sun Jun  5 02:17:11 2016
GPGPU-Sim uArch: cycles simulated: 405621  inst.: 13326714 (ipc=35.7) sim_rate=11488 (inst/sec) elapsed = 0:0:19:20 / Sun Jun  5 02:17:13 2016
GPGPU-Sim uArch: cycles simulated: 406121  inst.: 13332804 (ipc=35.1) sim_rate=11474 (inst/sec) elapsed = 0:0:19:22 / Sun Jun  5 02:17:15 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(39,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 406621  inst.: 13339552 (ipc=34.6) sim_rate=11469 (inst/sec) elapsed = 0:0:19:23 / Sun Jun  5 02:17:16 2016
GPGPU-Sim uArch: cycles simulated: 407121  inst.: 13345270 (ipc=34.0) sim_rate=11455 (inst/sec) elapsed = 0:0:19:25 / Sun Jun  5 02:17:18 2016
GPGPU-Sim uArch: cycles simulated: 407621  inst.: 13351957 (ipc=33.5) sim_rate=11451 (inst/sec) elapsed = 0:0:19:26 / Sun Jun  5 02:17:19 2016
GPGPU-Sim uArch: cycles simulated: 408121  inst.: 13358211 (ipc=33.0) sim_rate=11436 (inst/sec) elapsed = 0:0:19:28 / Sun Jun  5 02:17:21 2016
GPGPU-Sim uArch: cycles simulated: 408621  inst.: 13364980 (ipc=32.6) sim_rate=11423 (inst/sec) elapsed = 0:0:19:30 / Sun Jun  5 02:17:23 2016
GPGPU-Sim uArch: cycles simulated: 409121  inst.: 13369809 (ipc=32.1) sim_rate=11417 (inst/sec) elapsed = 0:0:19:31 / Sun Jun  5 02:17:24 2016
GPGPU-Sim uArch: cycles simulated: 409621  inst.: 13376240 (ipc=31.6) sim_rate=11403 (inst/sec) elapsed = 0:0:19:33 / Sun Jun  5 02:17:26 2016
GPGPU-Sim uArch: cycles simulated: 410121  inst.: 13381052 (ipc=31.2) sim_rate=11397 (inst/sec) elapsed = 0:0:19:34 / Sun Jun  5 02:17:27 2016
GPGPU-Sim uArch: cycles simulated: 410621  inst.: 13387485 (ipc=30.8) sim_rate=11383 (inst/sec) elapsed = 0:0:19:36 / Sun Jun  5 02:17:29 2016
GPGPU-Sim uArch: cycles simulated: 411121  inst.: 13393261 (ipc=30.4) sim_rate=11379 (inst/sec) elapsed = 0:0:19:37 / Sun Jun  5 02:17:30 2016
GPGPU-Sim uArch: cycles simulated: 411621  inst.: 13398603 (ipc=30.0) sim_rate=11364 (inst/sec) elapsed = 0:0:19:39 / Sun Jun  5 02:17:32 2016
GPGPU-Sim uArch: cycles simulated: 412121  inst.: 13403840 (ipc=29.6) sim_rate=11349 (inst/sec) elapsed = 0:0:19:41 / Sun Jun  5 02:17:34 2016
GPGPU-Sim uArch: cycles simulated: 412621  inst.: 13409459 (ipc=29.3) sim_rate=11344 (inst/sec) elapsed = 0:0:19:42 / Sun Jun  5 02:17:35 2016
GPGPU-Sim uArch: cycles simulated: 413121  inst.: 13415493 (ipc=28.9) sim_rate=11330 (inst/sec) elapsed = 0:0:19:44 / Sun Jun  5 02:17:37 2016
GPGPU-Sim uArch: cycles simulated: 413621  inst.: 13420852 (ipc=28.6) sim_rate=11325 (inst/sec) elapsed = 0:0:19:45 / Sun Jun  5 02:17:38 2016
GPGPU-Sim uArch: cycles simulated: 414121  inst.: 13426019 (ipc=28.3) sim_rate=11310 (inst/sec) elapsed = 0:0:19:47 / Sun Jun  5 02:17:40 2016
GPGPU-Sim uArch: cycles simulated: 414621  inst.: 13431337 (ipc=28.0) sim_rate=11296 (inst/sec) elapsed = 0:0:19:49 / Sun Jun  5 02:17:42 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(2,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 415121  inst.: 13437119 (ipc=27.7) sim_rate=11291 (inst/sec) elapsed = 0:0:19:50 / Sun Jun  5 02:17:43 2016
GPGPU-Sim uArch: cycles simulated: 415621  inst.: 13442319 (ipc=27.4) sim_rate=11277 (inst/sec) elapsed = 0:0:19:52 / Sun Jun  5 02:17:45 2016
GPGPU-Sim uArch: cycles simulated: 416121  inst.: 13448260 (ipc=27.1) sim_rate=11263 (inst/sec) elapsed = 0:0:19:54 / Sun Jun  5 02:17:47 2016
GPGPU-Sim uArch: cycles simulated: 416621  inst.: 13455097 (ipc=26.9) sim_rate=11250 (inst/sec) elapsed = 0:0:19:56 / Sun Jun  5 02:17:49 2016
GPGPU-Sim uArch: cycles simulated: 417121  inst.: 13461181 (ipc=26.6) sim_rate=11236 (inst/sec) elapsed = 0:0:19:58 / Sun Jun  5 02:17:51 2016
GPGPU-Sim uArch: cycles simulated: 417621  inst.: 13466977 (ipc=26.4) sim_rate=11222 (inst/sec) elapsed = 0:0:20:00 / Sun Jun  5 02:17:53 2016
GPGPU-Sim uArch: cycles simulated: 418121  inst.: 13471833 (ipc=26.1) sim_rate=11207 (inst/sec) elapsed = 0:0:20:02 / Sun Jun  5 02:17:55 2016
GPGPU-Sim uArch: cycles simulated: 418621  inst.: 13476707 (ipc=25.9) sim_rate=11183 (inst/sec) elapsed = 0:0:20:05 / Sun Jun  5 02:17:58 2016
GPGPU-Sim uArch: cycles simulated: 419121  inst.: 13481273 (ipc=25.6) sim_rate=11169 (inst/sec) elapsed = 0:0:20:07 / Sun Jun  5 02:18:00 2016
GPGPU-Sim uArch: cycles simulated: 419621  inst.: 13488158 (ipc=25.4) sim_rate=11156 (inst/sec) elapsed = 0:0:20:09 / Sun Jun  5 02:18:02 2016
GPGPU-Sim uArch: cycles simulated: 420121  inst.: 13494002 (ipc=25.2) sim_rate=11142 (inst/sec) elapsed = 0:0:20:11 / Sun Jun  5 02:18:04 2016
GPGPU-Sim uArch: cycles simulated: 420621  inst.: 13500908 (ipc=25.1) sim_rate=11121 (inst/sec) elapsed = 0:0:20:14 / Sun Jun  5 02:18:07 2016
GPGPU-Sim uArch: cycles simulated: 421121  inst.: 13506932 (ipc=24.9) sim_rate=11116 (inst/sec) elapsed = 0:0:20:15 / Sun Jun  5 02:18:08 2016
GPGPU-Sim uArch: cycles simulated: 421621  inst.: 13512201 (ipc=24.7) sim_rate=11102 (inst/sec) elapsed = 0:0:20:17 / Sun Jun  5 02:18:10 2016
GPGPU-Sim uArch: cycles simulated: 422121  inst.: 13517081 (ipc=24.5) sim_rate=11097 (inst/sec) elapsed = 0:0:20:18 / Sun Jun  5 02:18:11 2016
GPGPU-Sim uArch: cycles simulated: 422621  inst.: 13522471 (ipc=24.3) sim_rate=11083 (inst/sec) elapsed = 0:0:20:20 / Sun Jun  5 02:18:13 2016
GPGPU-Sim uArch: cycles simulated: 423121  inst.: 13528524 (ipc=24.1) sim_rate=11070 (inst/sec) elapsed = 0:0:20:22 / Sun Jun  5 02:18:15 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(37,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 423621  inst.: 13535026 (ipc=24.0) sim_rate=11067 (inst/sec) elapsed = 0:0:20:23 / Sun Jun  5 02:18:16 2016
GPGPU-Sim uArch: cycles simulated: 424121  inst.: 13540571 (ipc=23.8) sim_rate=11053 (inst/sec) elapsed = 0:0:20:25 / Sun Jun  5 02:18:18 2016
GPGPU-Sim uArch: cycles simulated: 424621  inst.: 13546572 (ipc=23.6) sim_rate=11049 (inst/sec) elapsed = 0:0:20:26 / Sun Jun  5 02:18:19 2016
GPGPU-Sim uArch: cycles simulated: 425121  inst.: 13552168 (ipc=23.5) sim_rate=11035 (inst/sec) elapsed = 0:0:20:28 / Sun Jun  5 02:18:21 2016
GPGPU-Sim uArch: cycles simulated: 425621  inst.: 13559018 (ipc=23.3) sim_rate=11023 (inst/sec) elapsed = 0:0:20:30 / Sun Jun  5 02:18:23 2016
GPGPU-Sim uArch: cycles simulated: 426121  inst.: 13565098 (ipc=23.2) sim_rate=11019 (inst/sec) elapsed = 0:0:20:31 / Sun Jun  5 02:18:24 2016
GPGPU-Sim uArch: cycles simulated: 426621  inst.: 13570338 (ipc=23.0) sim_rate=11005 (inst/sec) elapsed = 0:0:20:33 / Sun Jun  5 02:18:26 2016
GPGPU-Sim uArch: cycles simulated: 427121  inst.: 13576082 (ipc=22.9) sim_rate=10992 (inst/sec) elapsed = 0:0:20:35 / Sun Jun  5 02:18:28 2016
GPGPU-Sim uArch: cycles simulated: 427621  inst.: 13582405 (ipc=22.8) sim_rate=10989 (inst/sec) elapsed = 0:0:20:36 / Sun Jun  5 02:18:29 2016
GPGPU-Sim uArch: cycles simulated: 428121  inst.: 13589952 (ipc=22.7) sim_rate=10977 (inst/sec) elapsed = 0:0:20:38 / Sun Jun  5 02:18:31 2016
GPGPU-Sim uArch: cycles simulated: 428621  inst.: 13595443 (ipc=22.5) sim_rate=10964 (inst/sec) elapsed = 0:0:20:40 / Sun Jun  5 02:18:33 2016
GPGPU-Sim uArch: cycles simulated: 429121  inst.: 13601595 (ipc=22.4) sim_rate=10960 (inst/sec) elapsed = 0:0:20:41 / Sun Jun  5 02:18:34 2016
GPGPU-Sim uArch: cycles simulated: 429621  inst.: 13607430 (ipc=22.3) sim_rate=10938 (inst/sec) elapsed = 0:0:20:44 / Sun Jun  5 02:18:37 2016
GPGPU-Sim uArch: cycles simulated: 430121  inst.: 13614479 (ipc=22.2) sim_rate=10926 (inst/sec) elapsed = 0:0:20:46 / Sun Jun  5 02:18:39 2016
GPGPU-Sim uArch: cycles simulated: 430621  inst.: 13621124 (ipc=22.1) sim_rate=10914 (inst/sec) elapsed = 0:0:20:48 / Sun Jun  5 02:18:41 2016
GPGPU-Sim uArch: cycles simulated: 431121  inst.: 13626350 (ipc=22.0) sim_rate=10901 (inst/sec) elapsed = 0:0:20:50 / Sun Jun  5 02:18:43 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(30,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 431621  inst.: 13633868 (ipc=21.9) sim_rate=10889 (inst/sec) elapsed = 0:0:20:52 / Sun Jun  5 02:18:45 2016
GPGPU-Sim uArch: cycles simulated: 432121  inst.: 13641633 (ipc=21.8) sim_rate=10869 (inst/sec) elapsed = 0:0:20:55 / Sun Jun  5 02:18:48 2016
GPGPU-Sim uArch: cycles simulated: 432621  inst.: 13647321 (ipc=21.7) sim_rate=10857 (inst/sec) elapsed = 0:0:20:57 / Sun Jun  5 02:18:50 2016
GPGPU-Sim uArch: cycles simulated: 433121  inst.: 13655022 (ipc=21.6) sim_rate=10845 (inst/sec) elapsed = 0:0:20:59 / Sun Jun  5 02:18:52 2016
GPGPU-Sim uArch: cycles simulated: 433621  inst.: 13661955 (ipc=21.6) sim_rate=10825 (inst/sec) elapsed = 0:0:21:02 / Sun Jun  5 02:18:55 2016
GPGPU-Sim uArch: cycles simulated: 434121  inst.: 13667380 (ipc=21.5) sim_rate=10812 (inst/sec) elapsed = 0:0:21:04 / Sun Jun  5 02:18:57 2016
GPGPU-Sim uArch: cycles simulated: 434621  inst.: 13673639 (ipc=21.4) sim_rate=10800 (inst/sec) elapsed = 0:0:21:06 / Sun Jun  5 02:18:59 2016
GPGPU-Sim uArch: cycles simulated: 435121  inst.: 13680292 (ipc=21.3) sim_rate=10780 (inst/sec) elapsed = 0:0:21:09 / Sun Jun  5 02:19:02 2016
GPGPU-Sim uArch: cycles simulated: 435621  inst.: 13687547 (ipc=21.2) sim_rate=10769 (inst/sec) elapsed = 0:0:21:11 / Sun Jun  5 02:19:04 2016
GPGPU-Sim uArch: cycles simulated: 436121  inst.: 13693352 (ipc=21.1) sim_rate=10756 (inst/sec) elapsed = 0:0:21:13 / Sun Jun  5 02:19:06 2016
GPGPU-Sim uArch: cycles simulated: 436621  inst.: 13702558 (ipc=21.1) sim_rate=10738 (inst/sec) elapsed = 0:0:21:16 / Sun Jun  5 02:19:09 2016
GPGPU-Sim uArch: cycles simulated: 437121  inst.: 13713793 (ipc=21.1) sim_rate=10730 (inst/sec) elapsed = 0:0:21:18 / Sun Jun  5 02:19:11 2016
GPGPU-Sim uArch: cycles simulated: 437621  inst.: 13721776 (ipc=21.0) sim_rate=10720 (inst/sec) elapsed = 0:0:21:20 / Sun Jun  5 02:19:13 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(70,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 438121  inst.: 13728147 (ipc=21.0) sim_rate=10700 (inst/sec) elapsed = 0:0:21:23 / Sun Jun  5 02:19:16 2016
GPGPU-Sim uArch: cycles simulated: 438621  inst.: 13735839 (ipc=20.9) sim_rate=10689 (inst/sec) elapsed = 0:0:21:25 / Sun Jun  5 02:19:18 2016
GPGPU-Sim uArch: cycles simulated: 439121  inst.: 13745528 (ipc=20.9) sim_rate=10680 (inst/sec) elapsed = 0:0:21:27 / Sun Jun  5 02:19:20 2016
GPGPU-Sim uArch: cycles simulated: 439621  inst.: 13753221 (ipc=20.8) sim_rate=10669 (inst/sec) elapsed = 0:0:21:29 / Sun Jun  5 02:19:22 2016
GPGPU-Sim uArch: cycles simulated: 440121  inst.: 13760360 (ipc=20.8) sim_rate=10650 (inst/sec) elapsed = 0:0:21:32 / Sun Jun  5 02:19:25 2016
GPGPU-Sim uArch: cycles simulated: 440621  inst.: 13767279 (ipc=20.7) sim_rate=10639 (inst/sec) elapsed = 0:0:21:34 / Sun Jun  5 02:19:27 2016
GPGPU-Sim uArch: cycles simulated: 441121  inst.: 13774171 (ipc=20.7) sim_rate=10628 (inst/sec) elapsed = 0:0:21:36 / Sun Jun  5 02:19:29 2016
GPGPU-Sim uArch: cycles simulated: 441621  inst.: 13782133 (ipc=20.6) sim_rate=10617 (inst/sec) elapsed = 0:0:21:38 / Sun Jun  5 02:19:31 2016
GPGPU-Sim uArch: cycles simulated: 442121  inst.: 13791167 (ipc=20.6) sim_rate=10600 (inst/sec) elapsed = 0:0:21:41 / Sun Jun  5 02:19:34 2016
GPGPU-Sim uArch: cycles simulated: 442621  inst.: 13799638 (ipc=20.6) sim_rate=10590 (inst/sec) elapsed = 0:0:21:43 / Sun Jun  5 02:19:36 2016
GPGPU-Sim uArch: cycles simulated: 443121  inst.: 13808085 (ipc=20.5) sim_rate=10580 (inst/sec) elapsed = 0:0:21:45 / Sun Jun  5 02:19:38 2016
GPGPU-Sim uArch: cycles simulated: 443621  inst.: 13815528 (ipc=20.5) sim_rate=10570 (inst/sec) elapsed = 0:0:21:47 / Sun Jun  5 02:19:40 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(38,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 444121  inst.: 13825493 (ipc=20.5) sim_rate=10553 (inst/sec) elapsed = 0:0:21:50 / Sun Jun  5 02:19:43 2016
GPGPU-Sim uArch: cycles simulated: 444621  inst.: 13833073 (ipc=20.4) sim_rate=10543 (inst/sec) elapsed = 0:0:21:52 / Sun Jun  5 02:19:45 2016
GPGPU-Sim uArch: cycles simulated: 445121  inst.: 13842021 (ipc=20.4) sim_rate=10534 (inst/sec) elapsed = 0:0:21:54 / Sun Jun  5 02:19:47 2016
GPGPU-Sim uArch: cycles simulated: 445621  inst.: 13851034 (ipc=20.4) sim_rate=10517 (inst/sec) elapsed = 0:0:21:57 / Sun Jun  5 02:19:50 2016
GPGPU-Sim uArch: cycles simulated: 446121  inst.: 13859684 (ipc=20.4) sim_rate=10507 (inst/sec) elapsed = 0:0:21:59 / Sun Jun  5 02:19:52 2016
GPGPU-Sim uArch: cycles simulated: 446621  inst.: 13870469 (ipc=20.4) sim_rate=10499 (inst/sec) elapsed = 0:0:22:01 / Sun Jun  5 02:19:54 2016
GPGPU-Sim uArch: cycles simulated: 447121  inst.: 13878009 (ipc=20.3) sim_rate=10489 (inst/sec) elapsed = 0:0:22:03 / Sun Jun  5 02:19:56 2016
GPGPU-Sim uArch: cycles simulated: 447621  inst.: 13884575 (ipc=20.3) sim_rate=10478 (inst/sec) elapsed = 0:0:22:05 / Sun Jun  5 02:19:58 2016
GPGPU-Sim uArch: cycles simulated: 448121  inst.: 13890569 (ipc=20.2) sim_rate=10475 (inst/sec) elapsed = 0:0:22:06 / Sun Jun  5 02:19:59 2016
GPGPU-Sim uArch: cycles simulated: 448621  inst.: 13897966 (ipc=20.2) sim_rate=10465 (inst/sec) elapsed = 0:0:22:08 / Sun Jun  5 02:20:01 2016
GPGPU-Sim uArch: cycles simulated: 449121  inst.: 13906832 (ipc=20.1) sim_rate=10464 (inst/sec) elapsed = 0:0:22:09 / Sun Jun  5 02:20:02 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(52,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 449621  inst.: 13915611 (ipc=20.1) sim_rate=10455 (inst/sec) elapsed = 0:0:22:11 / Sun Jun  5 02:20:04 2016
GPGPU-Sim uArch: cycles simulated: 450121  inst.: 13923285 (ipc=20.1) sim_rate=10452 (inst/sec) elapsed = 0:0:22:12 / Sun Jun  5 02:20:05 2016
GPGPU-Sim uArch: cycles simulated: 450621  inst.: 13931599 (ipc=20.0) sim_rate=10443 (inst/sec) elapsed = 0:0:22:14 / Sun Jun  5 02:20:07 2016
GPGPU-Sim uArch: cycles simulated: 451121  inst.: 13943390 (ipc=20.1) sim_rate=10444 (inst/sec) elapsed = 0:0:22:15 / Sun Jun  5 02:20:08 2016
GPGPU-Sim uArch: cycles simulated: 451621  inst.: 13954468 (ipc=20.1) sim_rate=10437 (inst/sec) elapsed = 0:0:22:17 / Sun Jun  5 02:20:10 2016
GPGPU-Sim uArch: cycles simulated: 452121  inst.: 13962624 (ipc=20.1) sim_rate=10435 (inst/sec) elapsed = 0:0:22:18 / Sun Jun  5 02:20:11 2016
GPGPU-Sim uArch: cycles simulated: 452621  inst.: 13969667 (ipc=20.0) sim_rate=10425 (inst/sec) elapsed = 0:0:22:20 / Sun Jun  5 02:20:13 2016
GPGPU-Sim uArch: cycles simulated: 453121  inst.: 13978410 (ipc=20.0) sim_rate=10423 (inst/sec) elapsed = 0:0:22:21 / Sun Jun  5 02:20:14 2016
GPGPU-Sim uArch: cycles simulated: 453621  inst.: 13988473 (ipc=20.0) sim_rate=10415 (inst/sec) elapsed = 0:0:22:23 / Sun Jun  5 02:20:16 2016
GPGPU-Sim uArch: cycles simulated: 454121  inst.: 13998503 (ipc=20.0) sim_rate=10415 (inst/sec) elapsed = 0:0:22:24 / Sun Jun  5 02:20:17 2016
GPGPU-Sim uArch: cycles simulated: 454621  inst.: 14007163 (ipc=20.0) sim_rate=10406 (inst/sec) elapsed = 0:0:22:26 / Sun Jun  5 02:20:19 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(35,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 455121  inst.: 14014730 (ipc=19.9) sim_rate=10396 (inst/sec) elapsed = 0:0:22:28 / Sun Jun  5 02:20:21 2016
GPGPU-Sim uArch: cycles simulated: 455621  inst.: 14020892 (ipc=19.9) sim_rate=10393 (inst/sec) elapsed = 0:0:22:29 / Sun Jun  5 02:20:22 2016
GPGPU-Sim uArch: cycles simulated: 456121  inst.: 14027222 (ipc=19.8) sim_rate=10382 (inst/sec) elapsed = 0:0:22:31 / Sun Jun  5 02:20:24 2016
GPGPU-Sim uArch: cycles simulated: 456621  inst.: 14034346 (ipc=19.8) sim_rate=10372 (inst/sec) elapsed = 0:0:22:33 / Sun Jun  5 02:20:26 2016
GPGPU-Sim uArch: cycles simulated: 457121  inst.: 14042910 (ipc=19.8) sim_rate=10363 (inst/sec) elapsed = 0:0:22:35 / Sun Jun  5 02:20:28 2016
GPGPU-Sim uArch: cycles simulated: 457621  inst.: 14051484 (ipc=19.8) sim_rate=10362 (inst/sec) elapsed = 0:0:22:36 / Sun Jun  5 02:20:29 2016
GPGPU-Sim uArch: cycles simulated: 458121  inst.: 14059735 (ipc=19.7) sim_rate=10353 (inst/sec) elapsed = 0:0:22:38 / Sun Jun  5 02:20:31 2016
GPGPU-Sim uArch: cycles simulated: 458621  inst.: 14068868 (ipc=19.7) sim_rate=10344 (inst/sec) elapsed = 0:0:22:40 / Sun Jun  5 02:20:33 2016
GPGPU-Sim uArch: cycles simulated: 459121  inst.: 14076070 (ipc=19.7) sim_rate=10342 (inst/sec) elapsed = 0:0:22:41 / Sun Jun  5 02:20:34 2016
GPGPU-Sim uArch: cycles simulated: 459621  inst.: 14083532 (ipc=19.7) sim_rate=10332 (inst/sec) elapsed = 0:0:22:43 / Sun Jun  5 02:20:36 2016
GPGPU-Sim uArch: cycles simulated: 460121  inst.: 14090153 (ipc=19.6) sim_rate=10322 (inst/sec) elapsed = 0:0:22:45 / Sun Jun  5 02:20:38 2016
GPGPU-Sim uArch: cycles simulated: 460621  inst.: 14096095 (ipc=19.6) sim_rate=10319 (inst/sec) elapsed = 0:0:22:46 / Sun Jun  5 02:20:39 2016
GPGPU-Sim uArch: cycles simulated: 461121  inst.: 14102511 (ipc=19.5) sim_rate=10308 (inst/sec) elapsed = 0:0:22:48 / Sun Jun  5 02:20:41 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(47,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 461621  inst.: 14109885 (ipc=19.5) sim_rate=10299 (inst/sec) elapsed = 0:0:22:50 / Sun Jun  5 02:20:43 2016
GPGPU-Sim uArch: cycles simulated: 462121  inst.: 14119021 (ipc=19.5) sim_rate=10298 (inst/sec) elapsed = 0:0:22:51 / Sun Jun  5 02:20:44 2016
GPGPU-Sim uArch: cycles simulated: 462621  inst.: 14126610 (ipc=19.5) sim_rate=10288 (inst/sec) elapsed = 0:0:22:53 / Sun Jun  5 02:20:46 2016
GPGPU-Sim uArch: cycles simulated: 463121  inst.: 14136354 (ipc=19.5) sim_rate=10288 (inst/sec) elapsed = 0:0:22:54 / Sun Jun  5 02:20:47 2016
GPGPU-Sim uArch: cycles simulated: 463621  inst.: 14143752 (ipc=19.4) sim_rate=10278 (inst/sec) elapsed = 0:0:22:56 / Sun Jun  5 02:20:49 2016
GPGPU-Sim uArch: cycles simulated: 464121  inst.: 14153335 (ipc=19.4) sim_rate=10278 (inst/sec) elapsed = 0:0:22:57 / Sun Jun  5 02:20:50 2016
GPGPU-Sim uArch: cycles simulated: 464621  inst.: 14162141 (ipc=19.4) sim_rate=10269 (inst/sec) elapsed = 0:0:22:59 / Sun Jun  5 02:20:52 2016
GPGPU-Sim uArch: cycles simulated: 465121  inst.: 14169695 (ipc=19.4) sim_rate=10267 (inst/sec) elapsed = 0:0:23:00 / Sun Jun  5 02:20:53 2016
GPGPU-Sim uArch: cycles simulated: 465621  inst.: 14176848 (ipc=19.3) sim_rate=10265 (inst/sec) elapsed = 0:0:23:01 / Sun Jun  5 02:20:54 2016
GPGPU-Sim uArch: cycles simulated: 466121  inst.: 14183796 (ipc=19.3) sim_rate=10255 (inst/sec) elapsed = 0:0:23:03 / Sun Jun  5 02:20:56 2016
GPGPU-Sim uArch: cycles simulated: 466621  inst.: 14191024 (ipc=19.3) sim_rate=10253 (inst/sec) elapsed = 0:0:23:04 / Sun Jun  5 02:20:57 2016
GPGPU-Sim uArch: cycles simulated: 467121  inst.: 14197999 (ipc=19.2) sim_rate=10243 (inst/sec) elapsed = 0:0:23:06 / Sun Jun  5 02:20:59 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(77,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 467621  inst.: 14205809 (ipc=19.2) sim_rate=10242 (inst/sec) elapsed = 0:0:23:07 / Sun Jun  5 02:21:00 2016
GPGPU-Sim uArch: cycles simulated: 468121  inst.: 14213102 (ipc=19.2) sim_rate=10232 (inst/sec) elapsed = 0:0:23:09 / Sun Jun  5 02:21:02 2016
GPGPU-Sim uArch: cycles simulated: 468621  inst.: 14219886 (ipc=19.2) sim_rate=10230 (inst/sec) elapsed = 0:0:23:10 / Sun Jun  5 02:21:03 2016
GPGPU-Sim uArch: cycles simulated: 469121  inst.: 14228616 (ipc=19.2) sim_rate=10221 (inst/sec) elapsed = 0:0:23:12 / Sun Jun  5 02:21:05 2016
GPGPU-Sim uArch: cycles simulated: 469621  inst.: 14235089 (ipc=19.1) sim_rate=10219 (inst/sec) elapsed = 0:0:23:13 / Sun Jun  5 02:21:06 2016
GPGPU-Sim uArch: cycles simulated: 470121  inst.: 14239403 (ipc=19.1) sim_rate=10214 (inst/sec) elapsed = 0:0:23:14 / Sun Jun  5 02:21:07 2016
GPGPU-Sim uArch: cycles simulated: 470621  inst.: 14244497 (ipc=19.0) sim_rate=10203 (inst/sec) elapsed = 0:0:23:16 / Sun Jun  5 02:21:09 2016
GPGPU-Sim uArch: cycles simulated: 471121  inst.: 14251168 (ipc=19.0) sim_rate=10201 (inst/sec) elapsed = 0:0:23:17 / Sun Jun  5 02:21:10 2016
GPGPU-Sim uArch: cycles simulated: 471621  inst.: 14255895 (ipc=18.9) sim_rate=10190 (inst/sec) elapsed = 0:0:23:19 / Sun Jun  5 02:21:12 2016
GPGPU-Sim uArch: cycles simulated: 472121  inst.: 14261290 (ipc=18.9) sim_rate=10186 (inst/sec) elapsed = 0:0:23:20 / Sun Jun  5 02:21:13 2016
GPGPU-Sim uArch: cycles simulated: 472621  inst.: 14267367 (ipc=18.8) sim_rate=10176 (inst/sec) elapsed = 0:0:23:22 / Sun Jun  5 02:21:15 2016
GPGPU-Sim uArch: cycles simulated: 473121  inst.: 14273032 (ipc=18.8) sim_rate=10173 (inst/sec) elapsed = 0:0:23:23 / Sun Jun  5 02:21:16 2016
GPGPU-Sim uArch: cycles simulated: 473621  inst.: 14280822 (ipc=18.8) sim_rate=10171 (inst/sec) elapsed = 0:0:23:24 / Sun Jun  5 02:21:17 2016
GPGPU-Sim uArch: cycles simulated: 474121  inst.: 14287205 (ipc=18.7) sim_rate=10161 (inst/sec) elapsed = 0:0:23:26 / Sun Jun  5 02:21:19 2016
GPGPU-Sim uArch: cycles simulated: 474621  inst.: 14292812 (ipc=18.7) sim_rate=10151 (inst/sec) elapsed = 0:0:23:28 / Sun Jun  5 02:21:21 2016
GPGPU-Sim uArch: cycles simulated: 475121  inst.: 14298904 (ipc=18.6) sim_rate=10148 (inst/sec) elapsed = 0:0:23:29 / Sun Jun  5 02:21:22 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(77,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 475621  inst.: 14304331 (ipc=18.6) sim_rate=10137 (inst/sec) elapsed = 0:0:23:31 / Sun Jun  5 02:21:24 2016
GPGPU-Sim uArch: cycles simulated: 476121  inst.: 14310778 (ipc=18.6) sim_rate=10135 (inst/sec) elapsed = 0:0:23:32 / Sun Jun  5 02:21:25 2016
GPGPU-Sim uArch: cycles simulated: 476621  inst.: 14317093 (ipc=18.5) sim_rate=10125 (inst/sec) elapsed = 0:0:23:34 / Sun Jun  5 02:21:27 2016
GPGPU-Sim uArch: cycles simulated: 477121  inst.: 14323442 (ipc=18.5) sim_rate=10122 (inst/sec) elapsed = 0:0:23:35 / Sun Jun  5 02:21:28 2016
GPGPU-Sim uArch: cycles simulated: 477621  inst.: 14329228 (ipc=18.5) sim_rate=10112 (inst/sec) elapsed = 0:0:23:37 / Sun Jun  5 02:21:30 2016
GPGPU-Sim uArch: cycles simulated: 478121  inst.: 14335448 (ipc=18.4) sim_rate=10109 (inst/sec) elapsed = 0:0:23:38 / Sun Jun  5 02:21:31 2016
GPGPU-Sim uArch: cycles simulated: 478621  inst.: 14341185 (ipc=18.4) sim_rate=10099 (inst/sec) elapsed = 0:0:23:40 / Sun Jun  5 02:21:33 2016
GPGPU-Sim uArch: cycles simulated: 479121  inst.: 14348848 (ipc=18.4) sim_rate=10097 (inst/sec) elapsed = 0:0:23:41 / Sun Jun  5 02:21:34 2016
GPGPU-Sim uArch: cycles simulated: 479621  inst.: 14354744 (ipc=18.3) sim_rate=10087 (inst/sec) elapsed = 0:0:23:43 / Sun Jun  5 02:21:36 2016
GPGPU-Sim uArch: cycles simulated: 480121  inst.: 14360992 (ipc=18.3) sim_rate=10084 (inst/sec) elapsed = 0:0:23:44 / Sun Jun  5 02:21:37 2016
GPGPU-Sim uArch: cycles simulated: 480621  inst.: 14367496 (ipc=18.3) sim_rate=10082 (inst/sec) elapsed = 0:0:23:45 / Sun Jun  5 02:21:38 2016
GPGPU-Sim uArch: cycles simulated: 481121  inst.: 14373331 (ipc=18.3) sim_rate=10072 (inst/sec) elapsed = 0:0:23:47 / Sun Jun  5 02:21:40 2016
GPGPU-Sim uArch: cycles simulated: 481621  inst.: 14379469 (ipc=18.2) sim_rate=10069 (inst/sec) elapsed = 0:0:23:48 / Sun Jun  5 02:21:41 2016
GPGPU-Sim uArch: cycles simulated: 482121  inst.: 14385608 (ipc=18.2) sim_rate=10059 (inst/sec) elapsed = 0:0:23:50 / Sun Jun  5 02:21:43 2016
GPGPU-Sim uArch: cycles simulated: 482621  inst.: 14392139 (ipc=18.2) sim_rate=10050 (inst/sec) elapsed = 0:0:23:52 / Sun Jun  5 02:21:45 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(29,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 483121  inst.: 14397678 (ipc=18.1) sim_rate=10040 (inst/sec) elapsed = 0:0:23:54 / Sun Jun  5 02:21:47 2016
GPGPU-Sim uArch: cycles simulated: 483621  inst.: 14404593 (ipc=18.1) sim_rate=10031 (inst/sec) elapsed = 0:0:23:56 / Sun Jun  5 02:21:49 2016
GPGPU-Sim uArch: cycles simulated: 484121  inst.: 14411159 (ipc=18.1) sim_rate=10028 (inst/sec) elapsed = 0:0:23:57 / Sun Jun  5 02:21:50 2016
GPGPU-Sim uArch: cycles simulated: 484621  inst.: 14417159 (ipc=18.0) sim_rate=10018 (inst/sec) elapsed = 0:0:23:59 / Sun Jun  5 02:21:52 2016
GPGPU-Sim uArch: cycles simulated: 485121  inst.: 14423930 (ipc=18.0) sim_rate=10016 (inst/sec) elapsed = 0:0:24:00 / Sun Jun  5 02:21:53 2016
GPGPU-Sim uArch: cycles simulated: 485621  inst.: 14430329 (ipc=18.0) sim_rate=10007 (inst/sec) elapsed = 0:0:24:02 / Sun Jun  5 02:21:55 2016
GPGPU-Sim uArch: cycles simulated: 486121  inst.: 14437943 (ipc=18.0) sim_rate=9998 (inst/sec) elapsed = 0:0:24:04 / Sun Jun  5 02:21:57 2016
GPGPU-Sim uArch: cycles simulated: 486621  inst.: 14443512 (ipc=18.0) sim_rate=9995 (inst/sec) elapsed = 0:0:24:05 / Sun Jun  5 02:21:58 2016
GPGPU-Sim uArch: cycles simulated: 487121  inst.: 14449698 (ipc=17.9) sim_rate=9985 (inst/sec) elapsed = 0:0:24:07 / Sun Jun  5 02:22:00 2016
GPGPU-Sim uArch: cycles simulated: 487621  inst.: 14458930 (ipc=17.9) sim_rate=9985 (inst/sec) elapsed = 0:0:24:08 / Sun Jun  5 02:22:01 2016
GPGPU-Sim uArch: cycles simulated: 488121  inst.: 14465695 (ipc=17.9) sim_rate=9976 (inst/sec) elapsed = 0:0:24:10 / Sun Jun  5 02:22:03 2016
GPGPU-Sim uArch: cycles simulated: 488621  inst.: 14471165 (ipc=17.9) sim_rate=9966 (inst/sec) elapsed = 0:0:24:12 / Sun Jun  5 02:22:05 2016
GPGPU-Sim uArch: cycles simulated: 489121  inst.: 14476641 (ipc=17.8) sim_rate=9956 (inst/sec) elapsed = 0:0:24:14 / Sun Jun  5 02:22:07 2016
GPGPU-Sim uArch: cycles simulated: 489621  inst.: 14483132 (ipc=17.8) sim_rate=9947 (inst/sec) elapsed = 0:0:24:16 / Sun Jun  5 02:22:09 2016
GPGPU-Sim uArch: cycles simulated: 490121  inst.: 14489322 (ipc=17.8) sim_rate=9944 (inst/sec) elapsed = 0:0:24:17 / Sun Jun  5 02:22:10 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(88,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 490621  inst.: 14496200 (ipc=17.8) sim_rate=9942 (inst/sec) elapsed = 0:0:24:18 / Sun Jun  5 02:22:11 2016
GPGPU-Sim uArch: cycles simulated: 491121  inst.: 14505163 (ipc=17.8) sim_rate=9935 (inst/sec) elapsed = 0:0:24:20 / Sun Jun  5 02:22:13 2016
GPGPU-Sim uArch: cycles simulated: 491621  inst.: 14515587 (ipc=17.8) sim_rate=9935 (inst/sec) elapsed = 0:0:24:21 / Sun Jun  5 02:22:14 2016
GPGPU-Sim uArch: cycles simulated: 492121  inst.: 14521542 (ipc=17.8) sim_rate=9932 (inst/sec) elapsed = 0:0:24:22 / Sun Jun  5 02:22:15 2016
GPGPU-Sim uArch: cycles simulated: 492621  inst.: 14527325 (ipc=17.7) sim_rate=9923 (inst/sec) elapsed = 0:0:24:24 / Sun Jun  5 02:22:17 2016
GPGPU-Sim uArch: cycles simulated: 493121  inst.: 14533013 (ipc=17.7) sim_rate=9920 (inst/sec) elapsed = 0:0:24:25 / Sun Jun  5 02:22:18 2016
GPGPU-Sim uArch: cycles simulated: 493621  inst.: 14539052 (ipc=17.7) sim_rate=9910 (inst/sec) elapsed = 0:0:24:27 / Sun Jun  5 02:22:20 2016
GPGPU-Sim uArch: cycles simulated: 494121  inst.: 14544658 (ipc=17.6) sim_rate=9907 (inst/sec) elapsed = 0:0:24:28 / Sun Jun  5 02:22:21 2016
GPGPU-Sim uArch: cycles simulated: 494621  inst.: 14550818 (ipc=17.6) sim_rate=9905 (inst/sec) elapsed = 0:0:24:29 / Sun Jun  5 02:22:22 2016
GPGPU-Sim uArch: cycles simulated: 495121  inst.: 14558551 (ipc=17.6) sim_rate=9897 (inst/sec) elapsed = 0:0:24:31 / Sun Jun  5 02:22:24 2016
GPGPU-Sim uArch: cycles simulated: 495621  inst.: 14568551 (ipc=17.6) sim_rate=9897 (inst/sec) elapsed = 0:0:24:32 / Sun Jun  5 02:22:25 2016
GPGPU-Sim uArch: cycles simulated: 496121  inst.: 14574970 (ipc=17.6) sim_rate=9888 (inst/sec) elapsed = 0:0:24:34 / Sun Jun  5 02:22:27 2016
GPGPU-Sim uArch: cycles simulated: 496621  inst.: 14581748 (ipc=17.6) sim_rate=9879 (inst/sec) elapsed = 0:0:24:36 / Sun Jun  5 02:22:29 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(38,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 497121  inst.: 14589639 (ipc=17.6) sim_rate=9877 (inst/sec) elapsed = 0:0:24:37 / Sun Jun  5 02:22:30 2016
GPGPU-Sim uArch: cycles simulated: 497621  inst.: 14600675 (ipc=17.6) sim_rate=9871 (inst/sec) elapsed = 0:0:24:39 / Sun Jun  5 02:22:32 2016
GPGPU-Sim uArch: cycles simulated: 498121  inst.: 14609474 (ipc=17.6) sim_rate=9871 (inst/sec) elapsed = 0:0:24:40 / Sun Jun  5 02:22:33 2016
GPGPU-Sim uArch: cycles simulated: 498621  inst.: 14618869 (ipc=17.6) sim_rate=9864 (inst/sec) elapsed = 0:0:24:42 / Sun Jun  5 02:22:35 2016
GPGPU-Sim uArch: cycles simulated: 499121  inst.: 14625802 (ipc=17.6) sim_rate=9862 (inst/sec) elapsed = 0:0:24:43 / Sun Jun  5 02:22:36 2016
GPGPU-Sim uArch: cycles simulated: 499621  inst.: 14631945 (ipc=17.6) sim_rate=9859 (inst/sec) elapsed = 0:0:24:44 / Sun Jun  5 02:22:37 2016
GPGPU-Sim uArch: cycles simulated: 500121  inst.: 14640265 (ipc=17.5) sim_rate=9852 (inst/sec) elapsed = 0:0:24:46 / Sun Jun  5 02:22:39 2016
GPGPU-Sim uArch: cycles simulated: 500621  inst.: 14656408 (ipc=17.6) sim_rate=9856 (inst/sec) elapsed = 0:0:24:47 / Sun Jun  5 02:22:40 2016
GPGPU-Sim uArch: cycles simulated: 501121  inst.: 14673033 (ipc=17.7) sim_rate=9854 (inst/sec) elapsed = 0:0:24:49 / Sun Jun  5 02:22:42 2016
GPGPU-Sim uArch: cycles simulated: 501621  inst.: 14681703 (ipc=17.7) sim_rate=9853 (inst/sec) elapsed = 0:0:24:50 / Sun Jun  5 02:22:43 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(26,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 502121  inst.: 14688008 (ipc=17.7) sim_rate=9851 (inst/sec) elapsed = 0:0:24:51 / Sun Jun  5 02:22:44 2016
GPGPU-Sim uArch: cycles simulated: 502621  inst.: 14696819 (ipc=17.7) sim_rate=9843 (inst/sec) elapsed = 0:0:24:53 / Sun Jun  5 02:22:46 2016
GPGPU-Sim uArch: cycles simulated: 503121  inst.: 14706512 (ipc=17.7) sim_rate=9843 (inst/sec) elapsed = 0:0:24:54 / Sun Jun  5 02:22:47 2016
GPGPU-Sim uArch: cycles simulated: 503621  inst.: 14724245 (ipc=17.7) sim_rate=9842 (inst/sec) elapsed = 0:0:24:56 / Sun Jun  5 02:22:49 2016
GPGPU-Sim uArch: cycles simulated: 504121  inst.: 14737330 (ipc=17.8) sim_rate=9844 (inst/sec) elapsed = 0:0:24:57 / Sun Jun  5 02:22:50 2016
GPGPU-Sim uArch: cycles simulated: 504621  inst.: 14745446 (ipc=17.8) sim_rate=9843 (inst/sec) elapsed = 0:0:24:58 / Sun Jun  5 02:22:51 2016
GPGPU-Sim uArch: cycles simulated: 505121  inst.: 14753037 (ipc=17.8) sim_rate=9835 (inst/sec) elapsed = 0:0:25:00 / Sun Jun  5 02:22:53 2016
GPGPU-Sim uArch: cycles simulated: 505621  inst.: 14762130 (ipc=17.8) sim_rate=9834 (inst/sec) elapsed = 0:0:25:01 / Sun Jun  5 02:22:54 2016
GPGPU-Sim uArch: cycles simulated: 506121  inst.: 14770991 (ipc=17.8) sim_rate=9834 (inst/sec) elapsed = 0:0:25:02 / Sun Jun  5 02:22:55 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(39,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 506621  inst.: 14779933 (ipc=17.8) sim_rate=9827 (inst/sec) elapsed = 0:0:25:04 / Sun Jun  5 02:22:57 2016
GPGPU-Sim uArch: cycles simulated: 507121  inst.: 14786200 (ipc=17.7) sim_rate=9824 (inst/sec) elapsed = 0:0:25:05 / Sun Jun  5 02:22:58 2016
GPGPU-Sim uArch: cycles simulated: 507621  inst.: 14793458 (ipc=17.7) sim_rate=9823 (inst/sec) elapsed = 0:0:25:06 / Sun Jun  5 02:22:59 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (121199,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(121200,386621)
GPGPU-Sim uArch: cycles simulated: 508121  inst.: 14802714 (ipc=17.7) sim_rate=9816 (inst/sec) elapsed = 0:0:25:08 / Sun Jun  5 02:23:01 2016
GPGPU-Sim uArch: cycles simulated: 508621  inst.: 14813714 (ipc=17.7) sim_rate=9816 (inst/sec) elapsed = 0:0:25:09 / Sun Jun  5 02:23:02 2016
GPGPU-Sim uArch: cycles simulated: 509121  inst.: 14827310 (ipc=17.8) sim_rate=9812 (inst/sec) elapsed = 0:0:25:11 / Sun Jun  5 02:23:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (122889,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(122890,386621)
GPGPU-Sim uArch: cycles simulated: 509621  inst.: 14838810 (ipc=17.8) sim_rate=9814 (inst/sec) elapsed = 0:0:25:12 / Sun Jun  5 02:23:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (123230,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(123231,386621)
GPGPU-Sim uArch: cycles simulated: 510121  inst.: 14847261 (ipc=17.8) sim_rate=9813 (inst/sec) elapsed = 0:0:25:13 / Sun Jun  5 02:23:06 2016
GPGPU-Sim uArch: cycles simulated: 510621  inst.: 14857168 (ipc=17.8) sim_rate=9806 (inst/sec) elapsed = 0:0:25:15 / Sun Jun  5 02:23:08 2016
GPGPU-Sim uArch: cycles simulated: 511121  inst.: 14868004 (ipc=17.8) sim_rate=9807 (inst/sec) elapsed = 0:0:25:16 / Sun Jun  5 02:23:09 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(40,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 511621  inst.: 14878944 (ipc=17.8) sim_rate=9801 (inst/sec) elapsed = 0:0:25:18 / Sun Jun  5 02:23:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (125396,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(125397,386621)
GPGPU-Sim uArch: cycles simulated: 512121  inst.: 14887969 (ipc=17.8) sim_rate=9794 (inst/sec) elapsed = 0:0:25:20 / Sun Jun  5 02:23:13 2016
GPGPU-Sim uArch: cycles simulated: 512621  inst.: 14897752 (ipc=17.9) sim_rate=9794 (inst/sec) elapsed = 0:0:25:21 / Sun Jun  5 02:23:14 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (126340,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(126341,386621)
GPGPU-Sim uArch: cycles simulated: 513121  inst.: 14908574 (ipc=17.9) sim_rate=9788 (inst/sec) elapsed = 0:0:25:23 / Sun Jun  5 02:23:16 2016
GPGPU-Sim uArch: cycles simulated: 513621  inst.: 14920855 (ipc=17.9) sim_rate=9784 (inst/sec) elapsed = 0:0:25:25 / Sun Jun  5 02:23:18 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (127391,386621), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(127392,386621)
GPGPU-Sim uArch: cycles simulated: 514121  inst.: 14928315 (ipc=17.9) sim_rate=9782 (inst/sec) elapsed = 0:0:25:26 / Sun Jun  5 02:23:19 2016
GPGPU-Sim uArch: cycles simulated: 514621  inst.: 14942114 (ipc=17.9) sim_rate=9778 (inst/sec) elapsed = 0:0:25:28 / Sun Jun  5 02:23:21 2016
GPGPU-Sim uArch: cycles simulated: 515121  inst.: 14953883 (ipc=17.9) sim_rate=9780 (inst/sec) elapsed = 0:0:25:29 / Sun Jun  5 02:23:22 2016
GPGPU-Sim uArch: cycles simulated: 515621  inst.: 14963018 (ipc=17.9) sim_rate=9779 (inst/sec) elapsed = 0:0:25:30 / Sun Jun  5 02:23:23 2016
GPGPU-Sim uArch: cycles simulated: 516121  inst.: 14970848 (ipc=17.9) sim_rate=9772 (inst/sec) elapsed = 0:0:25:32 / Sun Jun  5 02:23:25 2016
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(53,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (129653,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(129654,386621)
GPGPU-Sim uArch: cycles simulated: 516621  inst.: 14977229 (ipc=17.9) sim_rate=9769 (inst/sec) elapsed = 0:0:25:33 / Sun Jun  5 02:23:26 2016
GPGPU-Sim uArch: cycles simulated: 517121  inst.: 14988760 (ipc=17.9) sim_rate=9771 (inst/sec) elapsed = 0:0:25:34 / Sun Jun  5 02:23:27 2016
GPGPU-Sim uArch: cycles simulated: 517621  inst.: 14997563 (ipc=17.9) sim_rate=9764 (inst/sec) elapsed = 0:0:25:36 / Sun Jun  5 02:23:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (131077,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(131078,386621)
GPGPU-Sim uArch: cycles simulated: 518121  inst.: 15006243 (ipc=17.9) sim_rate=9763 (inst/sec) elapsed = 0:0:25:37 / Sun Jun  5 02:23:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (131777,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(131778,386621)
GPGPU-Sim uArch: cycles simulated: 518621  inst.: 15016057 (ipc=17.9) sim_rate=9763 (inst/sec) elapsed = 0:0:25:38 / Sun Jun  5 02:23:31 2016
GPGPU-Sim uArch: cycles simulated: 519121  inst.: 15028933 (ipc=18.0) sim_rate=9759 (inst/sec) elapsed = 0:0:25:40 / Sun Jun  5 02:23:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (132573,386621), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(132574,386621)
GPGPU-Sim uArch: cycles simulated: 519621  inst.: 15039092 (ipc=18.0) sim_rate=9759 (inst/sec) elapsed = 0:0:25:41 / Sun Jun  5 02:23:34 2016
GPGPU-Sim uArch: cycles simulated: 520121  inst.: 15046641 (ipc=18.0) sim_rate=9751 (inst/sec) elapsed = 0:0:25:43 / Sun Jun  5 02:23:36 2016
GPGPU-Sim uArch: cycles simulated: 520621  inst.: 15055007 (ipc=18.0) sim_rate=9750 (inst/sec) elapsed = 0:0:25:44 / Sun Jun  5 02:23:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (134035,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(134036,386621)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (134489,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(134490,386621)
GPGPU-Sim uArch: cycles simulated: 521121  inst.: 15064156 (ipc=18.0) sim_rate=9743 (inst/sec) elapsed = 0:0:25:46 / Sun Jun  5 02:23:39 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(101,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (134889,386621), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(134890,386621)
GPGPU-Sim uArch: cycles simulated: 521621  inst.: 15076840 (ipc=18.0) sim_rate=9745 (inst/sec) elapsed = 0:0:25:47 / Sun Jun  5 02:23:40 2016
GPGPU-Sim uArch: cycles simulated: 522121  inst.: 15088510 (ipc=18.0) sim_rate=9747 (inst/sec) elapsed = 0:0:25:48 / Sun Jun  5 02:23:41 2016
GPGPU-Sim uArch: cycles simulated: 522621  inst.: 15097050 (ipc=18.0) sim_rate=9740 (inst/sec) elapsed = 0:0:25:50 / Sun Jun  5 02:23:43 2016
GPGPU-Sim uArch: cycles simulated: 523121  inst.: 15104193 (ipc=18.0) sim_rate=9738 (inst/sec) elapsed = 0:0:25:51 / Sun Jun  5 02:23:44 2016
GPGPU-Sim uArch: cycles simulated: 523621  inst.: 15112832 (ipc=18.0) sim_rate=9737 (inst/sec) elapsed = 0:0:25:52 / Sun Jun  5 02:23:45 2016
GPGPU-Sim uArch: cycles simulated: 524121  inst.: 15119551 (ipc=18.0) sim_rate=9729 (inst/sec) elapsed = 0:0:25:54 / Sun Jun  5 02:23:47 2016
GPGPU-Sim uArch: cycles simulated: 524621  inst.: 15125695 (ipc=18.0) sim_rate=9727 (inst/sec) elapsed = 0:0:25:55 / Sun Jun  5 02:23:48 2016
GPGPU-Sim uArch: cycles simulated: 525121  inst.: 15132788 (ipc=17.9) sim_rate=9725 (inst/sec) elapsed = 0:0:25:56 / Sun Jun  5 02:23:49 2016
GPGPU-Sim uArch: cycles simulated: 525621  inst.: 15145075 (ipc=18.0) sim_rate=9720 (inst/sec) elapsed = 0:0:25:58 / Sun Jun  5 02:23:51 2016
GPGPU-Sim uArch: cycles simulated: 526121  inst.: 15152815 (ipc=18.0) sim_rate=9719 (inst/sec) elapsed = 0:0:25:59 / Sun Jun  5 02:23:52 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (139976,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(139977,386621)
GPGPU-Sim uArch: cycles simulated: 526621  inst.: 15159731 (ipc=17.9) sim_rate=9711 (inst/sec) elapsed = 0:0:26:01 / Sun Jun  5 02:23:54 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(52,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 527121  inst.: 15169150 (ipc=17.9) sim_rate=9711 (inst/sec) elapsed = 0:0:26:02 / Sun Jun  5 02:23:55 2016
GPGPU-Sim uArch: cycles simulated: 527621  inst.: 15175411 (ipc=17.9) sim_rate=9702 (inst/sec) elapsed = 0:0:26:04 / Sun Jun  5 02:23:57 2016
GPGPU-Sim uArch: cycles simulated: 528121  inst.: 15182730 (ipc=17.9) sim_rate=9701 (inst/sec) elapsed = 0:0:26:05 / Sun Jun  5 02:23:58 2016
GPGPU-Sim uArch: cycles simulated: 528621  inst.: 15188906 (ipc=17.9) sim_rate=9699 (inst/sec) elapsed = 0:0:26:06 / Sun Jun  5 02:23:59 2016
GPGPU-Sim uArch: cycles simulated: 529121  inst.: 15194071 (ipc=17.9) sim_rate=9690 (inst/sec) elapsed = 0:0:26:08 / Sun Jun  5 02:24:01 2016
GPGPU-Sim uArch: cycles simulated: 529621  inst.: 15200611 (ipc=17.8) sim_rate=9688 (inst/sec) elapsed = 0:0:26:09 / Sun Jun  5 02:24:02 2016
GPGPU-Sim uArch: cycles simulated: 530121  inst.: 15207270 (ipc=17.8) sim_rate=9679 (inst/sec) elapsed = 0:0:26:11 / Sun Jun  5 02:24:04 2016
GPGPU-Sim uArch: cycles simulated: 530621  inst.: 15213458 (ipc=17.8) sim_rate=9677 (inst/sec) elapsed = 0:0:26:12 / Sun Jun  5 02:24:05 2016
GPGPU-Sim uArch: cycles simulated: 531121  inst.: 15221141 (ipc=17.8) sim_rate=9670 (inst/sec) elapsed = 0:0:26:14 / Sun Jun  5 02:24:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (144554,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(144555,386621)
GPGPU-Sim uArch: cycles simulated: 531621  inst.: 15231144 (ipc=17.8) sim_rate=9664 (inst/sec) elapsed = 0:0:26:16 / Sun Jun  5 02:24:09 2016
GPGPU-Sim uArch: cycles simulated: 532121  inst.: 15240937 (ipc=17.8) sim_rate=9664 (inst/sec) elapsed = 0:0:26:17 / Sun Jun  5 02:24:10 2016
GPGPU-Sim uArch: cycles simulated: 532621  inst.: 15248073 (ipc=17.8) sim_rate=9662 (inst/sec) elapsed = 0:0:26:18 / Sun Jun  5 02:24:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (146414,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(146415,386621)
GPGPU-Sim uArch: cycles simulated: 533121  inst.: 15253948 (ipc=17.8) sim_rate=9654 (inst/sec) elapsed = 0:0:26:20 / Sun Jun  5 02:24:13 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(64,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 533621  inst.: 15264346 (ipc=17.8) sim_rate=9654 (inst/sec) elapsed = 0:0:26:21 / Sun Jun  5 02:24:14 2016
GPGPU-Sim uArch: cycles simulated: 534121  inst.: 15273671 (ipc=17.8) sim_rate=9648 (inst/sec) elapsed = 0:0:26:23 / Sun Jun  5 02:24:16 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (147647,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(147648,386621)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (147699,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(147700,386621)
GPGPU-Sim uArch: cycles simulated: 534621  inst.: 15282939 (ipc=17.8) sim_rate=9642 (inst/sec) elapsed = 0:0:26:25 / Sun Jun  5 02:24:18 2016
GPGPU-Sim uArch: cycles simulated: 535121  inst.: 15292266 (ipc=17.8) sim_rate=9635 (inst/sec) elapsed = 0:0:26:27 / Sun Jun  5 02:24:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (148753,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(148754,386621)
GPGPU-Sim uArch: cycles simulated: 535621  inst.: 15301159 (ipc=17.8) sim_rate=9629 (inst/sec) elapsed = 0:0:26:29 / Sun Jun  5 02:24:22 2016
GPGPU-Sim uArch: cycles simulated: 536121  inst.: 15308129 (ipc=17.8) sim_rate=9621 (inst/sec) elapsed = 0:0:26:31 / Sun Jun  5 02:24:24 2016
GPGPU-Sim uArch: cycles simulated: 536621  inst.: 15317788 (ipc=17.8) sim_rate=9621 (inst/sec) elapsed = 0:0:26:32 / Sun Jun  5 02:24:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (150349,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(150350,386621)
GPGPU-Sim uArch: cycles simulated: 537121  inst.: 15326437 (ipc=17.8) sim_rate=9615 (inst/sec) elapsed = 0:0:26:34 / Sun Jun  5 02:24:27 2016
GPGPU-Sim uArch: cycles simulated: 537621  inst.: 15336112 (ipc=17.8) sim_rate=9609 (inst/sec) elapsed = 0:0:26:36 / Sun Jun  5 02:24:29 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (151429,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(151430,386621)
GPGPU-Sim uArch: cycles simulated: 538121  inst.: 15344743 (ipc=17.8) sim_rate=9608 (inst/sec) elapsed = 0:0:26:37 / Sun Jun  5 02:24:30 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (151856,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(151857,386621)
GPGPU-Sim uArch: cycles simulated: 538621  inst.: 15354495 (ipc=17.8) sim_rate=9602 (inst/sec) elapsed = 0:0:26:39 / Sun Jun  5 02:24:32 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(96,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 539121  inst.: 15371394 (ipc=17.9) sim_rate=9601 (inst/sec) elapsed = 0:0:26:41 / Sun Jun  5 02:24:34 2016
GPGPU-Sim uArch: cycles simulated: 539621  inst.: 15380734 (ipc=17.9) sim_rate=9594 (inst/sec) elapsed = 0:0:26:43 / Sun Jun  5 02:24:36 2016
GPGPU-Sim uArch: cycles simulated: 540121  inst.: 15389397 (ipc=17.9) sim_rate=9588 (inst/sec) elapsed = 0:0:26:45 / Sun Jun  5 02:24:38 2016
GPGPU-Sim uArch: cycles simulated: 540621  inst.: 15395901 (ipc=17.8) sim_rate=9580 (inst/sec) elapsed = 0:0:26:47 / Sun Jun  5 02:24:40 2016
GPGPU-Sim uArch: cycles simulated: 541121  inst.: 15403408 (ipc=17.8) sim_rate=9573 (inst/sec) elapsed = 0:0:26:49 / Sun Jun  5 02:24:42 2016
GPGPU-Sim uArch: cycles simulated: 541621  inst.: 15411628 (ipc=17.8) sim_rate=9566 (inst/sec) elapsed = 0:0:26:51 / Sun Jun  5 02:24:44 2016
GPGPU-Sim uArch: cycles simulated: 542121  inst.: 15419447 (ipc=17.8) sim_rate=9565 (inst/sec) elapsed = 0:0:26:52 / Sun Jun  5 02:24:45 2016
GPGPU-Sim uArch: cycles simulated: 542621  inst.: 15426032 (ipc=17.8) sim_rate=9557 (inst/sec) elapsed = 0:0:26:54 / Sun Jun  5 02:24:47 2016
GPGPU-Sim uArch: cycles simulated: 543121  inst.: 15433337 (ipc=17.8) sim_rate=9556 (inst/sec) elapsed = 0:0:26:55 / Sun Jun  5 02:24:48 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (156840,386621), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(156841,386621)
GPGPU-Sim uArch: cycles simulated: 543621  inst.: 15443283 (ipc=17.8) sim_rate=9550 (inst/sec) elapsed = 0:0:26:57 / Sun Jun  5 02:24:50 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (157016,386621), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(157017,386621)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (157122,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(157123,386621)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (157372,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(157373,386621)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(113,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 544121  inst.: 15453873 (ipc=17.8) sim_rate=9545 (inst/sec) elapsed = 0:0:26:59 / Sun Jun  5 02:24:52 2016
GPGPU-Sim uArch: cycles simulated: 544621  inst.: 15465849 (ipc=17.8) sim_rate=9540 (inst/sec) elapsed = 0:0:27:01 / Sun Jun  5 02:24:54 2016
GPGPU-Sim uArch: cycles simulated: 545121  inst.: 15474546 (ipc=17.8) sim_rate=9534 (inst/sec) elapsed = 0:0:27:03 / Sun Jun  5 02:24:56 2016
GPGPU-Sim uArch: cycles simulated: 545621  inst.: 15483070 (ipc=17.8) sim_rate=9533 (inst/sec) elapsed = 0:0:27:04 / Sun Jun  5 02:24:57 2016
GPGPU-Sim uArch: cycles simulated: 546121  inst.: 15492412 (ipc=17.8) sim_rate=9527 (inst/sec) elapsed = 0:0:27:06 / Sun Jun  5 02:24:59 2016
GPGPU-Sim uArch: cycles simulated: 546621  inst.: 15498848 (ipc=17.8) sim_rate=9520 (inst/sec) elapsed = 0:0:27:08 / Sun Jun  5 02:25:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (160054,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(160055,386621)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (160126,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(160127,386621)
GPGPU-Sim uArch: cycles simulated: 547121  inst.: 15507087 (ipc=17.8) sim_rate=9513 (inst/sec) elapsed = 0:0:27:10 / Sun Jun  5 02:25:03 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (160721,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(160722,386621)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (160882,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(160883,386621)
GPGPU-Sim uArch: cycles simulated: 547621  inst.: 15516139 (ipc=17.8) sim_rate=9513 (inst/sec) elapsed = 0:0:27:11 / Sun Jun  5 02:25:04 2016
GPGPU-Sim uArch: cycles simulated: 548121  inst.: 15527151 (ipc=17.8) sim_rate=9508 (inst/sec) elapsed = 0:0:27:13 / Sun Jun  5 02:25:06 2016
GPGPU-Sim uArch: cycles simulated: 548621  inst.: 15537748 (ipc=17.8) sim_rate=9497 (inst/sec) elapsed = 0:0:27:16 / Sun Jun  5 02:25:09 2016
GPGPU-Sim uArch: cycles simulated: 549121  inst.: 15547188 (ipc=17.8) sim_rate=9491 (inst/sec) elapsed = 0:0:27:18 / Sun Jun  5 02:25:11 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(69,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (162599,386621), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(162600,386621)
GPGPU-Sim uArch: cycles simulated: 549621  inst.: 15554858 (ipc=17.8) sim_rate=9484 (inst/sec) elapsed = 0:0:27:20 / Sun Jun  5 02:25:13 2016
GPGPU-Sim uArch: cycles simulated: 550121  inst.: 15562157 (ipc=17.8) sim_rate=9477 (inst/sec) elapsed = 0:0:27:22 / Sun Jun  5 02:25:15 2016
GPGPU-Sim uArch: cycles simulated: 550621  inst.: 15568332 (ipc=17.8) sim_rate=9475 (inst/sec) elapsed = 0:0:27:23 / Sun Jun  5 02:25:16 2016
GPGPU-Sim uArch: cycles simulated: 551121  inst.: 15575909 (ipc=17.8) sim_rate=9468 (inst/sec) elapsed = 0:0:27:25 / Sun Jun  5 02:25:18 2016
GPGPU-Sim uArch: cycles simulated: 551621  inst.: 15583129 (ipc=17.8) sim_rate=9461 (inst/sec) elapsed = 0:0:27:27 / Sun Jun  5 02:25:20 2016
GPGPU-Sim uArch: cycles simulated: 552121  inst.: 15591492 (ipc=17.8) sim_rate=9455 (inst/sec) elapsed = 0:0:27:29 / Sun Jun  5 02:25:22 2016
GPGPU-Sim uArch: cycles simulated: 552621  inst.: 15597868 (ipc=17.8) sim_rate=9447 (inst/sec) elapsed = 0:0:27:31 / Sun Jun  5 02:25:24 2016
GPGPU-Sim uArch: cycles simulated: 553121  inst.: 15604502 (ipc=17.8) sim_rate=9440 (inst/sec) elapsed = 0:0:27:33 / Sun Jun  5 02:25:26 2016
GPGPU-Sim uArch: cycles simulated: 553621  inst.: 15611366 (ipc=17.7) sim_rate=9427 (inst/sec) elapsed = 0:0:27:36 / Sun Jun  5 02:25:29 2016
GPGPU-Sim uArch: cycles simulated: 554121  inst.: 15617394 (ipc=17.7) sim_rate=9419 (inst/sec) elapsed = 0:0:27:38 / Sun Jun  5 02:25:31 2016
GPGPU-Sim uArch: cycles simulated: 554621  inst.: 15624831 (ipc=17.7) sim_rate=9412 (inst/sec) elapsed = 0:0:27:40 / Sun Jun  5 02:25:33 2016
GPGPU-Sim uArch: cycles simulated: 555121  inst.: 15635049 (ipc=17.7) sim_rate=9413 (inst/sec) elapsed = 0:0:27:41 / Sun Jun  5 02:25:34 2016
GPGPU-Sim uArch: cycles simulated: 555621  inst.: 15643549 (ipc=17.7) sim_rate=9406 (inst/sec) elapsed = 0:0:27:43 / Sun Jun  5 02:25:36 2016
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(110,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 556121  inst.: 15649639 (ipc=17.7) sim_rate=9404 (inst/sec) elapsed = 0:0:27:44 / Sun Jun  5 02:25:37 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (169713,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(169714,386621)
GPGPU-Sim uArch: cycles simulated: 556621  inst.: 15655854 (ipc=17.7) sim_rate=9397 (inst/sec) elapsed = 0:0:27:46 / Sun Jun  5 02:25:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (170100,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(170101,386621)
GPGPU-Sim uArch: cycles simulated: 557121  inst.: 15666186 (ipc=17.7) sim_rate=9392 (inst/sec) elapsed = 0:0:27:48 / Sun Jun  5 02:25:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (170912,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(170913,386621)
GPGPU-Sim uArch: cycles simulated: 557621  inst.: 15673682 (ipc=17.7) sim_rate=9391 (inst/sec) elapsed = 0:0:27:49 / Sun Jun  5 02:25:42 2016
GPGPU-Sim uArch: cycles simulated: 558121  inst.: 15682470 (ipc=17.7) sim_rate=9385 (inst/sec) elapsed = 0:0:27:51 / Sun Jun  5 02:25:44 2016
GPGPU-Sim uArch: cycles simulated: 558621  inst.: 15693167 (ipc=17.7) sim_rate=9385 (inst/sec) elapsed = 0:0:27:52 / Sun Jun  5 02:25:45 2016
GPGPU-Sim uArch: cycles simulated: 559121  inst.: 15700402 (ipc=17.7) sim_rate=9378 (inst/sec) elapsed = 0:0:27:54 / Sun Jun  5 02:25:47 2016
GPGPU-Sim uArch: cycles simulated: 559621  inst.: 15708385 (ipc=17.7) sim_rate=9372 (inst/sec) elapsed = 0:0:27:56 / Sun Jun  5 02:25:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (173392,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(173393,386621)
GPGPU-Sim uArch: cycles simulated: 560121  inst.: 15716212 (ipc=17.7) sim_rate=9371 (inst/sec) elapsed = 0:0:27:57 / Sun Jun  5 02:25:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (173833,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(173834,386621)
GPGPU-Sim uArch: cycles simulated: 560621  inst.: 15728764 (ipc=17.7) sim_rate=9367 (inst/sec) elapsed = 0:0:27:59 / Sun Jun  5 02:25:52 2016
GPGPU-Sim uArch: cycles simulated: 561121  inst.: 15737711 (ipc=17.7) sim_rate=9362 (inst/sec) elapsed = 0:0:28:01 / Sun Jun  5 02:25:54 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(125,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 561621  inst.: 15749228 (ipc=17.7) sim_rate=9363 (inst/sec) elapsed = 0:0:28:02 / Sun Jun  5 02:25:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (175229,386621), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(175230,386621)
GPGPU-Sim uArch: cycles simulated: 562121  inst.: 15758324 (ipc=17.7) sim_rate=9357 (inst/sec) elapsed = 0:0:28:04 / Sun Jun  5 02:25:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (175710,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(175711,386621)
GPGPU-Sim uArch: cycles simulated: 562621  inst.: 15766910 (ipc=17.7) sim_rate=9357 (inst/sec) elapsed = 0:0:28:05 / Sun Jun  5 02:25:58 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (176104,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(176105,386621)
GPGPU-Sim uArch: cycles simulated: 563121  inst.: 15777372 (ipc=17.7) sim_rate=9352 (inst/sec) elapsed = 0:0:28:07 / Sun Jun  5 02:26:00 2016
GPGPU-Sim uArch: cycles simulated: 563621  inst.: 15786775 (ipc=17.7) sim_rate=9352 (inst/sec) elapsed = 0:0:28:08 / Sun Jun  5 02:26:01 2016
GPGPU-Sim uArch: cycles simulated: 564121  inst.: 15799836 (ipc=17.8) sim_rate=9349 (inst/sec) elapsed = 0:0:28:10 / Sun Jun  5 02:26:03 2016
GPGPU-Sim uArch: cycles simulated: 564621  inst.: 15815084 (ipc=17.8) sim_rate=9346 (inst/sec) elapsed = 0:0:28:12 / Sun Jun  5 02:26:05 2016
GPGPU-Sim uArch: cycles simulated: 565121  inst.: 15824473 (ipc=17.8) sim_rate=9341 (inst/sec) elapsed = 0:0:28:14 / Sun Jun  5 02:26:07 2016
GPGPU-Sim uArch: cycles simulated: 565621  inst.: 15831940 (ipc=17.8) sim_rate=9340 (inst/sec) elapsed = 0:0:28:15 / Sun Jun  5 02:26:08 2016
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(66,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (179497,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(179498,386621)
GPGPU-Sim uArch: cycles simulated: 566121  inst.: 15837345 (ipc=17.8) sim_rate=9332 (inst/sec) elapsed = 0:0:28:17 / Sun Jun  5 02:26:10 2016
GPGPU-Sim uArch: cycles simulated: 566621  inst.: 15846311 (ipc=17.8) sim_rate=9326 (inst/sec) elapsed = 0:0:28:19 / Sun Jun  5 02:26:12 2016
GPGPU-Sim uArch: cycles simulated: 567121  inst.: 15858681 (ipc=17.8) sim_rate=9328 (inst/sec) elapsed = 0:0:28:20 / Sun Jun  5 02:26:13 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (180661,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(180662,386621)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (180916,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(180917,386621)
GPGPU-Sim uArch: cycles simulated: 567621  inst.: 15868211 (ipc=17.8) sim_rate=9323 (inst/sec) elapsed = 0:0:28:22 / Sun Jun  5 02:26:15 2016
GPGPU-Sim uArch: cycles simulated: 568121  inst.: 15880735 (ipc=17.8) sim_rate=9319 (inst/sec) elapsed = 0:0:28:24 / Sun Jun  5 02:26:17 2016
GPGPU-Sim uArch: cycles simulated: 568621  inst.: 15890081 (ipc=17.8) sim_rate=9314 (inst/sec) elapsed = 0:0:28:26 / Sun Jun  5 02:26:19 2016
GPGPU-Sim uArch: cycles simulated: 569121  inst.: 15898807 (ipc=17.8) sim_rate=9308 (inst/sec) elapsed = 0:0:28:28 / Sun Jun  5 02:26:21 2016
GPGPU-Sim uArch: cycles simulated: 569621  inst.: 15905530 (ipc=17.8) sim_rate=9301 (inst/sec) elapsed = 0:0:28:30 / Sun Jun  5 02:26:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (183018,386621), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(183019,386621)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (183314,386621), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(183315,386621)
GPGPU-Sim uArch: cycles simulated: 570121  inst.: 15913301 (ipc=17.8) sim_rate=9295 (inst/sec) elapsed = 0:0:28:32 / Sun Jun  5 02:26:25 2016
GPGPU-Sim uArch: cycles simulated: 570621  inst.: 15922450 (ipc=17.8) sim_rate=9295 (inst/sec) elapsed = 0:0:28:33 / Sun Jun  5 02:26:26 2016
GPGPU-Sim uArch: cycles simulated: 571121  inst.: 15931708 (ipc=17.8) sim_rate=9289 (inst/sec) elapsed = 0:0:28:35 / Sun Jun  5 02:26:28 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(121,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 571621  inst.: 15939920 (ipc=17.8) sim_rate=9283 (inst/sec) elapsed = 0:0:28:37 / Sun Jun  5 02:26:30 2016
GPGPU-Sim uArch: cycles simulated: 572121  inst.: 15949684 (ipc=17.8) sim_rate=9283 (inst/sec) elapsed = 0:0:28:38 / Sun Jun  5 02:26:31 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (185651,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(185652,386621)
GPGPU-Sim uArch: cycles simulated: 572621  inst.: 15958972 (ipc=17.8) sim_rate=9278 (inst/sec) elapsed = 0:0:28:40 / Sun Jun  5 02:26:33 2016
GPGPU-Sim uArch: cycles simulated: 573121  inst.: 15967500 (ipc=17.8) sim_rate=9278 (inst/sec) elapsed = 0:0:28:41 / Sun Jun  5 02:26:34 2016
GPGPU-Sim uArch: cycles simulated: 573621  inst.: 15973349 (ipc=17.8) sim_rate=9270 (inst/sec) elapsed = 0:0:28:43 / Sun Jun  5 02:26:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (187473,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(187474,386621)
GPGPU-Sim uArch: cycles simulated: 574121  inst.: 15979959 (ipc=17.8) sim_rate=9269 (inst/sec) elapsed = 0:0:28:44 / Sun Jun  5 02:26:37 2016
GPGPU-Sim uArch: cycles simulated: 574621  inst.: 15991661 (ipc=17.8) sim_rate=9265 (inst/sec) elapsed = 0:0:28:46 / Sun Jun  5 02:26:39 2016
GPGPU-Sim uArch: cycles simulated: 575121  inst.: 16004001 (ipc=17.8) sim_rate=9261 (inst/sec) elapsed = 0:0:28:48 / Sun Jun  5 02:26:41 2016
GPGPU-Sim uArch: cycles simulated: 575621  inst.: 16015318 (ipc=17.8) sim_rate=9262 (inst/sec) elapsed = 0:0:28:49 / Sun Jun  5 02:26:42 2016
GPGPU-Sim uArch: cycles simulated: 576121  inst.: 16022718 (ipc=17.8) sim_rate=9256 (inst/sec) elapsed = 0:0:28:51 / Sun Jun  5 02:26:44 2016
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(87,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 576621  inst.: 16030140 (ipc=17.8) sim_rate=9255 (inst/sec) elapsed = 0:0:28:52 / Sun Jun  5 02:26:45 2016
GPGPU-Sim uArch: cycles simulated: 577121  inst.: 16036945 (ipc=17.8) sim_rate=9248 (inst/sec) elapsed = 0:0:28:54 / Sun Jun  5 02:26:47 2016
GPGPU-Sim uArch: cycles simulated: 577621  inst.: 16044153 (ipc=17.8) sim_rate=9247 (inst/sec) elapsed = 0:0:28:55 / Sun Jun  5 02:26:48 2016
GPGPU-Sim uArch: cycles simulated: 578121  inst.: 16052704 (ipc=17.8) sim_rate=9241 (inst/sec) elapsed = 0:0:28:57 / Sun Jun  5 02:26:50 2016
GPGPU-Sim uArch: cycles simulated: 578621  inst.: 16059217 (ipc=17.8) sim_rate=9240 (inst/sec) elapsed = 0:0:28:58 / Sun Jun  5 02:26:51 2016
GPGPU-Sim uArch: cycles simulated: 579121  inst.: 16066169 (ipc=17.8) sim_rate=9233 (inst/sec) elapsed = 0:0:29:00 / Sun Jun  5 02:26:53 2016
GPGPU-Sim uArch: cycles simulated: 579621  inst.: 16073557 (ipc=17.7) sim_rate=9232 (inst/sec) elapsed = 0:0:29:01 / Sun Jun  5 02:26:54 2016
GPGPU-Sim uArch: cycles simulated: 580121  inst.: 16084039 (ipc=17.8) sim_rate=9227 (inst/sec) elapsed = 0:0:29:03 / Sun Jun  5 02:26:56 2016
GPGPU-Sim uArch: cycles simulated: 580621  inst.: 16095547 (ipc=17.8) sim_rate=9223 (inst/sec) elapsed = 0:0:29:05 / Sun Jun  5 02:26:58 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (194014,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(194015,386621)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (194079,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(194080,386621)
GPGPU-Sim uArch: cycles simulated: 581121  inst.: 16111730 (ipc=17.8) sim_rate=9227 (inst/sec) elapsed = 0:0:29:06 / Sun Jun  5 02:26:59 2016
GPGPU-Sim uArch: cycles simulated: 581621  inst.: 16123056 (ipc=17.8) sim_rate=9223 (inst/sec) elapsed = 0:0:29:08 / Sun Jun  5 02:27:01 2016
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(76,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (195271,386621), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(195272,386621)
GPGPU-Sim uArch: cycles simulated: 582121  inst.: 16132078 (ipc=17.8) sim_rate=9218 (inst/sec) elapsed = 0:0:29:10 / Sun Jun  5 02:27:03 2016
GPGPU-Sim uArch: cycles simulated: 582621  inst.: 16141535 (ipc=17.8) sim_rate=9213 (inst/sec) elapsed = 0:0:29:12 / Sun Jun  5 02:27:05 2016
GPGPU-Sim uArch: cycles simulated: 583121  inst.: 16155759 (ipc=17.8) sim_rate=9216 (inst/sec) elapsed = 0:0:29:13 / Sun Jun  5 02:27:06 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (196987,386621), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(196988,386621)
GPGPU-Sim uArch: cycles simulated: 583621  inst.: 16165536 (ipc=17.9) sim_rate=9211 (inst/sec) elapsed = 0:0:29:15 / Sun Jun  5 02:27:08 2016
GPGPU-Sim uArch: cycles simulated: 584121  inst.: 16174365 (ipc=17.9) sim_rate=9205 (inst/sec) elapsed = 0:0:29:17 / Sun Jun  5 02:27:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (197562,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(197563,386621)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (197847,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(197848,386621)
GPGPU-Sim uArch: cycles simulated: 584621  inst.: 16184298 (ipc=17.9) sim_rate=9200 (inst/sec) elapsed = 0:0:29:19 / Sun Jun  5 02:27:12 2016
GPGPU-Sim uArch: cycles simulated: 585121  inst.: 16195704 (ipc=17.9) sim_rate=9196 (inst/sec) elapsed = 0:0:29:21 / Sun Jun  5 02:27:14 2016
GPGPU-Sim uArch: cycles simulated: 585621  inst.: 16213371 (ipc=17.9) sim_rate=9196 (inst/sec) elapsed = 0:0:29:23 / Sun Jun  5 02:27:16 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(141,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 586121  inst.: 16223745 (ipc=17.9) sim_rate=9197 (inst/sec) elapsed = 0:0:29:24 / Sun Jun  5 02:27:17 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (199879,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(199880,386621)
GPGPU-Sim uArch: cycles simulated: 586621  inst.: 16231536 (ipc=17.9) sim_rate=9191 (inst/sec) elapsed = 0:0:29:26 / Sun Jun  5 02:27:19 2016
GPGPU-Sim uArch: cycles simulated: 587121  inst.: 16240754 (ipc=17.9) sim_rate=9191 (inst/sec) elapsed = 0:0:29:27 / Sun Jun  5 02:27:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (200602,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(200603,386621)
GPGPU-Sim uArch: cycles simulated: 587621  inst.: 16253454 (ipc=17.9) sim_rate=9193 (inst/sec) elapsed = 0:0:29:28 / Sun Jun  5 02:27:21 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (201275,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(201276,386621)
GPGPU-Sim uArch: cycles simulated: 588121  inst.: 16265477 (ipc=18.0) sim_rate=9189 (inst/sec) elapsed = 0:0:29:30 / Sun Jun  5 02:27:23 2016
GPGPU-Sim uArch: cycles simulated: 588621  inst.: 16275273 (ipc=18.0) sim_rate=9189 (inst/sec) elapsed = 0:0:29:31 / Sun Jun  5 02:27:24 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (202233,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(202234,386621)
GPGPU-Sim uArch: cycles simulated: 589121  inst.: 16284362 (ipc=18.0) sim_rate=9184 (inst/sec) elapsed = 0:0:29:33 / Sun Jun  5 02:27:26 2016
GPGPU-Sim uArch: cycles simulated: 589621  inst.: 16294846 (ipc=18.0) sim_rate=9185 (inst/sec) elapsed = 0:0:29:34 / Sun Jun  5 02:27:27 2016
GPGPU-Sim uArch: cycles simulated: 590121  inst.: 16301417 (ipc=18.0) sim_rate=9183 (inst/sec) elapsed = 0:0:29:35 / Sun Jun  5 02:27:28 2016
GPGPU-Sim uArch: cycles simulated: 590621  inst.: 16309374 (ipc=17.9) sim_rate=9178 (inst/sec) elapsed = 0:0:29:37 / Sun Jun  5 02:27:30 2016
GPGPU-Sim uArch: cycles simulated: 591121  inst.: 16316887 (ipc=17.9) sim_rate=9177 (inst/sec) elapsed = 0:0:29:38 / Sun Jun  5 02:27:31 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(138,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 591621  inst.: 16324210 (ipc=17.9) sim_rate=9170 (inst/sec) elapsed = 0:0:29:40 / Sun Jun  5 02:27:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (205115,386621), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(205116,386621)
GPGPU-Sim uArch: cycles simulated: 592121  inst.: 16333365 (ipc=17.9) sim_rate=9170 (inst/sec) elapsed = 0:0:29:41 / Sun Jun  5 02:27:34 2016
GPGPU-Sim uArch: cycles simulated: 592621  inst.: 16344130 (ipc=17.9) sim_rate=9166 (inst/sec) elapsed = 0:0:29:43 / Sun Jun  5 02:27:36 2016
GPGPU-Sim uArch: cycles simulated: 593121  inst.: 16351007 (ipc=17.9) sim_rate=9165 (inst/sec) elapsed = 0:0:29:44 / Sun Jun  5 02:27:37 2016
GPGPU-Sim uArch: cycles simulated: 593621  inst.: 16358048 (ipc=17.9) sim_rate=9164 (inst/sec) elapsed = 0:0:29:45 / Sun Jun  5 02:27:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (207249,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(207250,386621)
GPGPU-Sim uArch: cycles simulated: 594121  inst.: 16367463 (ipc=17.9) sim_rate=9159 (inst/sec) elapsed = 0:0:29:47 / Sun Jun  5 02:27:40 2016
GPGPU-Sim uArch: cycles simulated: 594621  inst.: 16375435 (ipc=17.9) sim_rate=9158 (inst/sec) elapsed = 0:0:29:48 / Sun Jun  5 02:27:41 2016
GPGPU-Sim uArch: cycles simulated: 595121  inst.: 16385549 (ipc=17.9) sim_rate=9159 (inst/sec) elapsed = 0:0:29:49 / Sun Jun  5 02:27:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (208972,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(208973,386621)
GPGPU-Sim uArch: cycles simulated: 595621  inst.: 16396954 (ipc=17.9) sim_rate=9155 (inst/sec) elapsed = 0:0:29:51 / Sun Jun  5 02:27:44 2016
GPGPU-Sim uArch: cycles simulated: 596121  inst.: 16408037 (ipc=17.9) sim_rate=9156 (inst/sec) elapsed = 0:0:29:52 / Sun Jun  5 02:27:45 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(143,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 596621  inst.: 16415419 (ipc=17.9) sim_rate=9150 (inst/sec) elapsed = 0:0:29:54 / Sun Jun  5 02:27:47 2016
GPGPU-Sim uArch: cycles simulated: 597121  inst.: 16422310 (ipc=17.9) sim_rate=9148 (inst/sec) elapsed = 0:0:29:55 / Sun Jun  5 02:27:48 2016
GPGPU-Sim uArch: cycles simulated: 597621  inst.: 16431144 (ipc=17.9) sim_rate=9148 (inst/sec) elapsed = 0:0:29:56 / Sun Jun  5 02:27:49 2016
GPGPU-Sim uArch: cycles simulated: 598121  inst.: 16439799 (ipc=17.9) sim_rate=9148 (inst/sec) elapsed = 0:0:29:57 / Sun Jun  5 02:27:50 2016
GPGPU-Sim uArch: cycles simulated: 598621  inst.: 16446900 (ipc=17.9) sim_rate=9142 (inst/sec) elapsed = 0:0:29:59 / Sun Jun  5 02:27:52 2016
GPGPU-Sim uArch: cycles simulated: 599121  inst.: 16454754 (ipc=17.9) sim_rate=9141 (inst/sec) elapsed = 0:0:30:00 / Sun Jun  5 02:27:53 2016
GPGPU-Sim uArch: cycles simulated: 599621  inst.: 16460629 (ipc=17.9) sim_rate=9139 (inst/sec) elapsed = 0:0:30:01 / Sun Jun  5 02:27:54 2016
GPGPU-Sim uArch: cycles simulated: 600121  inst.: 16472366 (ipc=17.9) sim_rate=9136 (inst/sec) elapsed = 0:0:30:03 / Sun Jun  5 02:27:56 2016
GPGPU-Sim uArch: cycles simulated: 600621  inst.: 16481214 (ipc=17.9) sim_rate=9135 (inst/sec) elapsed = 0:0:30:04 / Sun Jun  5 02:27:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (214229,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(214230,386621)
GPGPU-Sim uArch: cycles simulated: 601121  inst.: 16489857 (ipc=17.9) sim_rate=9130 (inst/sec) elapsed = 0:0:30:06 / Sun Jun  5 02:27:59 2016
GPGPU-Sim uArch: cycles simulated: 601621  inst.: 16499308 (ipc=17.9) sim_rate=9130 (inst/sec) elapsed = 0:0:30:07 / Sun Jun  5 02:28:00 2016
GPGPU-Sim uArch: cycles simulated: 602121  inst.: 16506682 (ipc=17.9) sim_rate=9124 (inst/sec) elapsed = 0:0:30:09 / Sun Jun  5 02:28:02 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(77,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 602621  inst.: 16514314 (ipc=17.9) sim_rate=9123 (inst/sec) elapsed = 0:0:30:10 / Sun Jun  5 02:28:03 2016
GPGPU-Sim uArch: cycles simulated: 603121  inst.: 16520987 (ipc=17.9) sim_rate=9122 (inst/sec) elapsed = 0:0:30:11 / Sun Jun  5 02:28:04 2016
GPGPU-Sim uArch: cycles simulated: 603621  inst.: 16531349 (ipc=17.9) sim_rate=9123 (inst/sec) elapsed = 0:0:30:12 / Sun Jun  5 02:28:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (217110,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(217111,386621)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (217195,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(217196,386621)
GPGPU-Sim uArch: cycles simulated: 604121  inst.: 16542031 (ipc=17.9) sim_rate=9124 (inst/sec) elapsed = 0:0:30:13 / Sun Jun  5 02:28:06 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (217721,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(217722,386621)
GPGPU-Sim uArch: cycles simulated: 604621  inst.: 16552713 (ipc=17.9) sim_rate=9119 (inst/sec) elapsed = 0:0:30:15 / Sun Jun  5 02:28:08 2016
GPGPU-Sim uArch: cycles simulated: 605121  inst.: 16563317 (ipc=17.9) sim_rate=9120 (inst/sec) elapsed = 0:0:30:16 / Sun Jun  5 02:28:09 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (218642,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(218643,386621)
GPGPU-Sim uArch: cycles simulated: 605621  inst.: 16571592 (ipc=17.9) sim_rate=9115 (inst/sec) elapsed = 0:0:30:18 / Sun Jun  5 02:28:11 2016
GPGPU-Sim uArch: cycles simulated: 606121  inst.: 16584020 (ipc=17.9) sim_rate=9117 (inst/sec) elapsed = 0:0:30:19 / Sun Jun  5 02:28:12 2016
GPGPU-Sim uArch: cycles simulated: 606621  inst.: 16591981 (ipc=17.9) sim_rate=9116 (inst/sec) elapsed = 0:0:30:20 / Sun Jun  5 02:28:13 2016
GPGPU-Sim uArch: cycles simulated: 607121  inst.: 16599043 (ipc=17.9) sim_rate=9110 (inst/sec) elapsed = 0:0:30:22 / Sun Jun  5 02:28:15 2016
GPGPU-Sim uArch: cycles simulated: 607621  inst.: 16606201 (ipc=17.9) sim_rate=9109 (inst/sec) elapsed = 0:0:30:23 / Sun Jun  5 02:28:16 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(96,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 608121  inst.: 16612317 (ipc=17.9) sim_rate=9107 (inst/sec) elapsed = 0:0:30:24 / Sun Jun  5 02:28:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (221523,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(221524,386621)
GPGPU-Sim uArch: cycles simulated: 608621  inst.: 16619137 (ipc=17.9) sim_rate=9106 (inst/sec) elapsed = 0:0:30:25 / Sun Jun  5 02:28:18 2016
GPGPU-Sim uArch: cycles simulated: 609121  inst.: 16634123 (ipc=17.9) sim_rate=9104 (inst/sec) elapsed = 0:0:30:27 / Sun Jun  5 02:28:20 2016
GPGPU-Sim uArch: cycles simulated: 609621  inst.: 16643436 (ipc=17.9) sim_rate=9104 (inst/sec) elapsed = 0:0:30:28 / Sun Jun  5 02:28:21 2016
GPGPU-Sim uArch: cycles simulated: 610121  inst.: 16649066 (ipc=17.9) sim_rate=9102 (inst/sec) elapsed = 0:0:30:29 / Sun Jun  5 02:28:22 2016
GPGPU-Sim uArch: cycles simulated: 610621  inst.: 16655885 (ipc=17.9) sim_rate=9096 (inst/sec) elapsed = 0:0:30:31 / Sun Jun  5 02:28:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (224489,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(224490,386621)
GPGPU-Sim uArch: cycles simulated: 611121  inst.: 16663088 (ipc=17.9) sim_rate=9095 (inst/sec) elapsed = 0:0:30:32 / Sun Jun  5 02:28:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (224906,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(224907,386621)
GPGPU-Sim uArch: cycles simulated: 611621  inst.: 16671600 (ipc=17.9) sim_rate=9095 (inst/sec) elapsed = 0:0:30:33 / Sun Jun  5 02:28:26 2016
GPGPU-Sim uArch: cycles simulated: 612121  inst.: 16680659 (ipc=17.9) sim_rate=9090 (inst/sec) elapsed = 0:0:30:35 / Sun Jun  5 02:28:28 2016
GPGPU-Sim uArch: cycles simulated: 612621  inst.: 16697397 (ipc=17.9) sim_rate=9094 (inst/sec) elapsed = 0:0:30:36 / Sun Jun  5 02:28:29 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(123,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 613121  inst.: 16711940 (ipc=17.9) sim_rate=9097 (inst/sec) elapsed = 0:0:30:37 / Sun Jun  5 02:28:30 2016
GPGPU-Sim uArch: cycles simulated: 613621  inst.: 16721094 (ipc=17.9) sim_rate=9092 (inst/sec) elapsed = 0:0:30:39 / Sun Jun  5 02:28:32 2016
GPGPU-Sim uArch: cycles simulated: 614121  inst.: 16729595 (ipc=17.9) sim_rate=9092 (inst/sec) elapsed = 0:0:30:40 / Sun Jun  5 02:28:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (227559,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(227560,386621)
GPGPU-Sim uArch: cycles simulated: 614621  inst.: 16738408 (ipc=17.9) sim_rate=9087 (inst/sec) elapsed = 0:0:30:42 / Sun Jun  5 02:28:35 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (228146,386621), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(228147,386621)
GPGPU-Sim uArch: cycles simulated: 615121  inst.: 16748968 (ipc=17.9) sim_rate=9087 (inst/sec) elapsed = 0:0:30:43 / Sun Jun  5 02:28:36 2016
GPGPU-Sim uArch: cycles simulated: 615621  inst.: 16762357 (ipc=18.0) sim_rate=9090 (inst/sec) elapsed = 0:0:30:44 / Sun Jun  5 02:28:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (229174,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(229175,386621)
GPGPU-Sim uArch: cycles simulated: 616121  inst.: 16770355 (ipc=18.0) sim_rate=9089 (inst/sec) elapsed = 0:0:30:45 / Sun Jun  5 02:28:38 2016
GPGPU-Sim uArch: cycles simulated: 616621  inst.: 16779325 (ipc=18.0) sim_rate=9084 (inst/sec) elapsed = 0:0:30:47 / Sun Jun  5 02:28:40 2016
GPGPU-Sim uArch: cycles simulated: 617121  inst.: 16787830 (ipc=18.0) sim_rate=9084 (inst/sec) elapsed = 0:0:30:48 / Sun Jun  5 02:28:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (230863,386621), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(230864,386621)
GPGPU-Sim uArch: cycles simulated: 617621  inst.: 16794920 (ipc=18.0) sim_rate=9083 (inst/sec) elapsed = 0:0:30:49 / Sun Jun  5 02:28:42 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(118,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 618121  inst.: 16804645 (ipc=18.0) sim_rate=9078 (inst/sec) elapsed = 0:0:30:51 / Sun Jun  5 02:28:44 2016
GPGPU-Sim uArch: cycles simulated: 618621  inst.: 16812305 (ipc=17.9) sim_rate=9077 (inst/sec) elapsed = 0:0:30:52 / Sun Jun  5 02:28:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (232026,386621), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(232027,386621)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (232280,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(232281,386621)
GPGPU-Sim uArch: cycles simulated: 619121  inst.: 16823177 (ipc=18.0) sim_rate=9078 (inst/sec) elapsed = 0:0:30:53 / Sun Jun  5 02:28:46 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (232569,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(232570,386621)
GPGPU-Sim uArch: cycles simulated: 619621  inst.: 16832458 (ipc=18.0) sim_rate=9074 (inst/sec) elapsed = 0:0:30:55 / Sun Jun  5 02:28:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (233356,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(233357,386621)
GPGPU-Sim uArch: cycles simulated: 620121  inst.: 16845008 (ipc=18.0) sim_rate=9075 (inst/sec) elapsed = 0:0:30:56 / Sun Jun  5 02:28:49 2016
GPGPU-Sim uArch: cycles simulated: 620621  inst.: 16856592 (ipc=18.0) sim_rate=9077 (inst/sec) elapsed = 0:0:30:57 / Sun Jun  5 02:28:50 2016
GPGPU-Sim uArch: cycles simulated: 621121  inst.: 16864645 (ipc=18.0) sim_rate=9071 (inst/sec) elapsed = 0:0:30:59 / Sun Jun  5 02:28:52 2016
GPGPU-Sim uArch: cycles simulated: 621621  inst.: 16875230 (ipc=18.0) sim_rate=9072 (inst/sec) elapsed = 0:0:31:00 / Sun Jun  5 02:28:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (235283,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(235284,386621)
GPGPU-Sim uArch: cycles simulated: 622121  inst.: 16893360 (ipc=18.0) sim_rate=9072 (inst/sec) elapsed = 0:0:31:02 / Sun Jun  5 02:28:55 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(107,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 622621  inst.: 16905006 (ipc=18.0) sim_rate=9074 (inst/sec) elapsed = 0:0:31:03 / Sun Jun  5 02:28:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (236371,386621), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(236372,386621)
GPGPU-Sim uArch: cycles simulated: 623121  inst.: 16915636 (ipc=18.0) sim_rate=9070 (inst/sec) elapsed = 0:0:31:05 / Sun Jun  5 02:28:58 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (236603,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(236604,386621)
GPGPU-Sim uArch: cycles simulated: 623621  inst.: 16923615 (ipc=18.0) sim_rate=9069 (inst/sec) elapsed = 0:0:31:06 / Sun Jun  5 02:28:59 2016
GPGPU-Sim uArch: cycles simulated: 624121  inst.: 16933511 (ipc=18.0) sim_rate=9069 (inst/sec) elapsed = 0:0:31:07 / Sun Jun  5 02:29:00 2016
GPGPU-Sim uArch: cycles simulated: 624621  inst.: 16943430 (ipc=18.0) sim_rate=9070 (inst/sec) elapsed = 0:0:31:08 / Sun Jun  5 02:29:01 2016
GPGPU-Sim uArch: cycles simulated: 625121  inst.: 16952228 (ipc=18.0) sim_rate=9065 (inst/sec) elapsed = 0:0:31:10 / Sun Jun  5 02:29:03 2016
GPGPU-Sim uArch: cycles simulated: 625621  inst.: 16963690 (ipc=18.1) sim_rate=9066 (inst/sec) elapsed = 0:0:31:11 / Sun Jun  5 02:29:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (239343,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(239344,386621)
GPGPU-Sim uArch: cycles simulated: 626121  inst.: 16974502 (ipc=18.1) sim_rate=9067 (inst/sec) elapsed = 0:0:31:12 / Sun Jun  5 02:29:05 2016
GPGPU-Sim uArch: cycles simulated: 626621  inst.: 16981829 (ipc=18.1) sim_rate=9066 (inst/sec) elapsed = 0:0:31:13 / Sun Jun  5 02:29:06 2016
GPGPU-Sim uArch: cycles simulated: 627121  inst.: 16989694 (ipc=18.1) sim_rate=9061 (inst/sec) elapsed = 0:0:31:15 / Sun Jun  5 02:29:08 2016
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(157,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 627621  inst.: 17000473 (ipc=18.1) sim_rate=9057 (inst/sec) elapsed = 0:0:31:17 / Sun Jun  5 02:29:10 2016
GPGPU-Sim uArch: cycles simulated: 628121  inst.: 17009132 (ipc=18.1) sim_rate=9057 (inst/sec) elapsed = 0:0:31:18 / Sun Jun  5 02:29:11 2016
GPGPU-Sim uArch: cycles simulated: 628621  inst.: 17016380 (ipc=18.0) sim_rate=9056 (inst/sec) elapsed = 0:0:31:19 / Sun Jun  5 02:29:12 2016
GPGPU-Sim uArch: cycles simulated: 629121  inst.: 17022789 (ipc=18.0) sim_rate=9054 (inst/sec) elapsed = 0:0:31:20 / Sun Jun  5 02:29:13 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (242957,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(242958,386621)
GPGPU-Sim uArch: cycles simulated: 629621  inst.: 17029466 (ipc=18.0) sim_rate=9048 (inst/sec) elapsed = 0:0:31:22 / Sun Jun  5 02:29:15 2016
GPGPU-Sim uArch: cycles simulated: 630121  inst.: 17038167 (ipc=18.0) sim_rate=9048 (inst/sec) elapsed = 0:0:31:23 / Sun Jun  5 02:29:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (243833,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(243834,386621)
GPGPU-Sim uArch: cycles simulated: 630621  inst.: 17046035 (ipc=18.0) sim_rate=9047 (inst/sec) elapsed = 0:0:31:24 / Sun Jun  5 02:29:17 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (244499,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(244500,386621)
GPGPU-Sim uArch: cycles simulated: 631121  inst.: 17058980 (ipc=18.0) sim_rate=9045 (inst/sec) elapsed = 0:0:31:26 / Sun Jun  5 02:29:19 2016
GPGPU-Sim uArch: cycles simulated: 631621  inst.: 17068862 (ipc=18.0) sim_rate=9045 (inst/sec) elapsed = 0:0:31:27 / Sun Jun  5 02:29:20 2016
GPGPU-Sim uArch: cycles simulated: 632121  inst.: 17079603 (ipc=18.0) sim_rate=9046 (inst/sec) elapsed = 0:0:31:28 / Sun Jun  5 02:29:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (245888,386621), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(245889,386621)
GPGPU-Sim uArch: cycles simulated: 632621  inst.: 17086551 (ipc=18.0) sim_rate=9040 (inst/sec) elapsed = 0:0:31:30 / Sun Jun  5 02:29:23 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(104,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 633121  inst.: 17097504 (ipc=18.0) sim_rate=9041 (inst/sec) elapsed = 0:0:31:31 / Sun Jun  5 02:29:24 2016
GPGPU-Sim uArch: cycles simulated: 633621  inst.: 17107493 (ipc=18.1) sim_rate=9042 (inst/sec) elapsed = 0:0:31:32 / Sun Jun  5 02:29:25 2016
GPGPU-Sim uArch: cycles simulated: 634121  inst.: 17116434 (ipc=18.1) sim_rate=9037 (inst/sec) elapsed = 0:0:31:34 / Sun Jun  5 02:29:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (247765,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(247766,386621)
GPGPU-Sim uArch: cycles simulated: 634621  inst.: 17122927 (ipc=18.0) sim_rate=9035 (inst/sec) elapsed = 0:0:31:35 / Sun Jun  5 02:29:28 2016
GPGPU-Sim uArch: cycles simulated: 635121  inst.: 17130035 (ipc=18.0) sim_rate=9034 (inst/sec) elapsed = 0:0:31:36 / Sun Jun  5 02:29:29 2016
GPGPU-Sim uArch: cycles simulated: 635621  inst.: 17139896 (ipc=18.0) sim_rate=9035 (inst/sec) elapsed = 0:0:31:37 / Sun Jun  5 02:29:30 2016
GPGPU-Sim uArch: cycles simulated: 636121  inst.: 17148971 (ipc=18.0) sim_rate=9030 (inst/sec) elapsed = 0:0:31:39 / Sun Jun  5 02:29:32 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (249720,386621), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(249721,386621)
GPGPU-Sim uArch: cycles simulated: 636621  inst.: 17158458 (ipc=18.0) sim_rate=9030 (inst/sec) elapsed = 0:0:31:40 / Sun Jun  5 02:29:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (250434,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(250435,386621)
GPGPU-Sim uArch: cycles simulated: 637121  inst.: 17167137 (ipc=18.0) sim_rate=9030 (inst/sec) elapsed = 0:0:31:41 / Sun Jun  5 02:29:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (250680,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(250681,386621)
GPGPU-Sim uArch: cycles simulated: 637621  inst.: 17181287 (ipc=18.1) sim_rate=9028 (inst/sec) elapsed = 0:0:31:43 / Sun Jun  5 02:29:36 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(125,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 638121  inst.: 17194585 (ipc=18.1) sim_rate=9030 (inst/sec) elapsed = 0:0:31:44 / Sun Jun  5 02:29:37 2016
GPGPU-Sim uArch: cycles simulated: 638621  inst.: 17209925 (ipc=18.1) sim_rate=9034 (inst/sec) elapsed = 0:0:31:45 / Sun Jun  5 02:29:38 2016
GPGPU-Sim uArch: cycles simulated: 639121  inst.: 17218290 (ipc=18.1) sim_rate=9028 (inst/sec) elapsed = 0:0:31:47 / Sun Jun  5 02:29:40 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (252851,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(252852,386621)
GPGPU-Sim uArch: cycles simulated: 639621  inst.: 17226581 (ipc=18.1) sim_rate=9028 (inst/sec) elapsed = 0:0:31:48 / Sun Jun  5 02:29:41 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (253154,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(253155,386621)
GPGPU-Sim uArch: cycles simulated: 640121  inst.: 17237937 (ipc=18.1) sim_rate=9029 (inst/sec) elapsed = 0:0:31:49 / Sun Jun  5 02:29:42 2016
GPGPU-Sim uArch: cycles simulated: 640621  inst.: 17245299 (ipc=18.1) sim_rate=9024 (inst/sec) elapsed = 0:0:31:51 / Sun Jun  5 02:29:44 2016
GPGPU-Sim uArch: cycles simulated: 641121  inst.: 17252890 (ipc=18.1) sim_rate=9023 (inst/sec) elapsed = 0:0:31:52 / Sun Jun  5 02:29:45 2016
GPGPU-Sim uArch: cycles simulated: 641621  inst.: 17260302 (ipc=18.1) sim_rate=9022 (inst/sec) elapsed = 0:0:31:53 / Sun Jun  5 02:29:46 2016
GPGPU-Sim uArch: cycles simulated: 642121  inst.: 17269239 (ipc=18.1) sim_rate=9017 (inst/sec) elapsed = 0:0:31:55 / Sun Jun  5 02:29:48 2016
GPGPU-Sim uArch: cycles simulated: 642621  inst.: 17278115 (ipc=18.1) sim_rate=9017 (inst/sec) elapsed = 0:0:31:56 / Sun Jun  5 02:29:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (256098,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(256099,386621)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(179,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 643121  inst.: 17289584 (ipc=18.1) sim_rate=9014 (inst/sec) elapsed = 0:0:31:58 / Sun Jun  5 02:29:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (256527,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(256528,386621)
GPGPU-Sim uArch: cycles simulated: 643621  inst.: 17295752 (ipc=18.1) sim_rate=9012 (inst/sec) elapsed = 0:0:31:59 / Sun Jun  5 02:29:52 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (257144,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(257145,386621)
GPGPU-Sim uArch: cycles simulated: 644121  inst.: 17303671 (ipc=18.1) sim_rate=9012 (inst/sec) elapsed = 0:0:32:00 / Sun Jun  5 02:29:53 2016
GPGPU-Sim uArch: cycles simulated: 644621  inst.: 17310556 (ipc=18.1) sim_rate=9011 (inst/sec) elapsed = 0:0:32:01 / Sun Jun  5 02:29:54 2016
GPGPU-Sim uArch: cycles simulated: 645121  inst.: 17320370 (ipc=18.1) sim_rate=9006 (inst/sec) elapsed = 0:0:32:03 / Sun Jun  5 02:29:56 2016
GPGPU-Sim uArch: cycles simulated: 645621  inst.: 17328548 (ipc=18.1) sim_rate=9006 (inst/sec) elapsed = 0:0:32:04 / Sun Jun  5 02:29:57 2016
GPGPU-Sim uArch: cycles simulated: 646121  inst.: 17337588 (ipc=18.1) sim_rate=9006 (inst/sec) elapsed = 0:0:32:05 / Sun Jun  5 02:29:58 2016
GPGPU-Sim uArch: cycles simulated: 646621  inst.: 17345084 (ipc=18.1) sim_rate=9001 (inst/sec) elapsed = 0:0:32:07 / Sun Jun  5 02:30:00 2016
GPGPU-Sim uArch: cycles simulated: 647121  inst.: 17353161 (ipc=18.1) sim_rate=8995 (inst/sec) elapsed = 0:0:32:09 / Sun Jun  5 02:30:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (260923,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(260924,386621)
GPGPU-Sim uArch: cycles simulated: 647621  inst.: 17362435 (ipc=18.1) sim_rate=8996 (inst/sec) elapsed = 0:0:32:10 / Sun Jun  5 02:30:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (261227,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(261228,386621)
GPGPU-Sim uArch: cycles simulated: 648121  inst.: 17371341 (ipc=18.1) sim_rate=8991 (inst/sec) elapsed = 0:0:32:12 / Sun Jun  5 02:30:05 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (261698,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(261699,386621)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(183,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 648621  inst.: 17383031 (ipc=18.1) sim_rate=8992 (inst/sec) elapsed = 0:0:32:13 / Sun Jun  5 02:30:06 2016
GPGPU-Sim uArch: cycles simulated: 649121  inst.: 17391920 (ipc=18.1) sim_rate=8992 (inst/sec) elapsed = 0:0:32:14 / Sun Jun  5 02:30:07 2016
GPGPU-Sim uArch: cycles simulated: 649621  inst.: 17401525 (ipc=18.1) sim_rate=8988 (inst/sec) elapsed = 0:0:32:16 / Sun Jun  5 02:30:09 2016
GPGPU-Sim uArch: cycles simulated: 650121  inst.: 17411847 (ipc=18.1) sim_rate=8989 (inst/sec) elapsed = 0:0:32:17 / Sun Jun  5 02:30:10 2016
GPGPU-Sim uArch: cycles simulated: 650621  inst.: 17418609 (ipc=18.1) sim_rate=8987 (inst/sec) elapsed = 0:0:32:18 / Sun Jun  5 02:30:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (264257,386621), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(264258,386621)
GPGPU-Sim uArch: cycles simulated: 651121  inst.: 17426373 (ipc=18.1) sim_rate=8982 (inst/sec) elapsed = 0:0:32:20 / Sun Jun  5 02:30:13 2016
GPGPU-Sim uArch: cycles simulated: 651621  inst.: 17436119 (ipc=18.1) sim_rate=8983 (inst/sec) elapsed = 0:0:32:21 / Sun Jun  5 02:30:14 2016
GPGPU-Sim uArch: cycles simulated: 652121  inst.: 17442257 (ipc=18.1) sim_rate=8976 (inst/sec) elapsed = 0:0:32:23 / Sun Jun  5 02:30:16 2016
GPGPU-Sim uArch: cycles simulated: 652621  inst.: 17450597 (ipc=18.1) sim_rate=8976 (inst/sec) elapsed = 0:0:32:24 / Sun Jun  5 02:30:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (266204,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(266205,386621)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (266341,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(266342,386621)
GPGPU-Sim uArch: cycles simulated: 653121  inst.: 17457542 (ipc=18.0) sim_rate=8970 (inst/sec) elapsed = 0:0:32:26 / Sun Jun  5 02:30:19 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (266843,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(266844,386621)
GPGPU-Sim uArch: cycles simulated: 653621  inst.: 17469947 (ipc=18.1) sim_rate=8972 (inst/sec) elapsed = 0:0:32:27 / Sun Jun  5 02:30:20 2016
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(110,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (267325,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(267326,386621)
GPGPU-Sim uArch: cycles simulated: 654121  inst.: 17479317 (ipc=18.1) sim_rate=8968 (inst/sec) elapsed = 0:0:32:29 / Sun Jun  5 02:30:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (267832,386621), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(267833,386621)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (267890,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(267891,386621)
GPGPU-Sim uArch: cycles simulated: 654621  inst.: 17489244 (ipc=18.1) sim_rate=8968 (inst/sec) elapsed = 0:0:32:30 / Sun Jun  5 02:30:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (268032,386621), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(268033,386621)
GPGPU-Sim uArch: cycles simulated: 655121  inst.: 17497767 (ipc=18.1) sim_rate=8968 (inst/sec) elapsed = 0:0:32:31 / Sun Jun  5 02:30:24 2016
GPGPU-Sim uArch: cycles simulated: 655621  inst.: 17512004 (ipc=18.1) sim_rate=8966 (inst/sec) elapsed = 0:0:32:33 / Sun Jun  5 02:30:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (269115,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(269116,386621)
GPGPU-Sim uArch: cycles simulated: 656121  inst.: 17524025 (ipc=18.1) sim_rate=8968 (inst/sec) elapsed = 0:0:32:34 / Sun Jun  5 02:30:27 2016
GPGPU-Sim uArch: cycles simulated: 656621  inst.: 17538048 (ipc=18.1) sim_rate=8970 (inst/sec) elapsed = 0:0:32:35 / Sun Jun  5 02:30:28 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (270425,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(270426,386621)
GPGPU-Sim uArch: cycles simulated: 657121  inst.: 17548285 (ipc=18.1) sim_rate=8966 (inst/sec) elapsed = 0:0:32:37 / Sun Jun  5 02:30:30 2016
GPGPU-Sim uArch: cycles simulated: 657621  inst.: 17558885 (ipc=18.1) sim_rate=8967 (inst/sec) elapsed = 0:0:32:38 / Sun Jun  5 02:30:31 2016
GPGPU-Sim uArch: cycles simulated: 658121  inst.: 17564922 (ipc=18.1) sim_rate=8966 (inst/sec) elapsed = 0:0:32:39 / Sun Jun  5 02:30:32 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(175,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 658621  inst.: 17575945 (ipc=18.1) sim_rate=8967 (inst/sec) elapsed = 0:0:32:40 / Sun Jun  5 02:30:33 2016
GPGPU-Sim uArch: cycles simulated: 659121  inst.: 17583084 (ipc=18.1) sim_rate=8961 (inst/sec) elapsed = 0:0:32:42 / Sun Jun  5 02:30:35 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (272854,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(272855,386621)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (272869,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(272870,386621)
GPGPU-Sim uArch: cycles simulated: 659621  inst.: 17588103 (ipc=18.1) sim_rate=8959 (inst/sec) elapsed = 0:0:32:43 / Sun Jun  5 02:30:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (273388,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(273389,386621)
GPGPU-Sim uArch: cycles simulated: 660121  inst.: 17594729 (ipc=18.1) sim_rate=8958 (inst/sec) elapsed = 0:0:32:44 / Sun Jun  5 02:30:37 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (273852,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(273853,386621)
GPGPU-Sim uArch: cycles simulated: 660621  inst.: 17605632 (ipc=18.1) sim_rate=8955 (inst/sec) elapsed = 0:0:32:46 / Sun Jun  5 02:30:39 2016
GPGPU-Sim uArch: cycles simulated: 661121  inst.: 17614711 (ipc=18.1) sim_rate=8955 (inst/sec) elapsed = 0:0:32:47 / Sun Jun  5 02:30:40 2016
GPGPU-Sim uArch: cycles simulated: 661621  inst.: 17622813 (ipc=18.1) sim_rate=8950 (inst/sec) elapsed = 0:0:32:49 / Sun Jun  5 02:30:42 2016
GPGPU-Sim uArch: cycles simulated: 662121  inst.: 17630637 (ipc=18.1) sim_rate=8949 (inst/sec) elapsed = 0:0:32:50 / Sun Jun  5 02:30:43 2016
GPGPU-Sim uArch: cycles simulated: 662621  inst.: 17637574 (ipc=18.1) sim_rate=8944 (inst/sec) elapsed = 0:0:32:52 / Sun Jun  5 02:30:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (276033,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(276034,386621)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (276080,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(276081,386621)
GPGPU-Sim uArch: cycles simulated: 663121  inst.: 17644417 (ipc=18.1) sim_rate=8942 (inst/sec) elapsed = 0:0:32:53 / Sun Jun  5 02:30:46 2016
GPGPU-Sim uArch: cycles simulated: 663621  inst.: 17653841 (ipc=18.1) sim_rate=8938 (inst/sec) elapsed = 0:0:32:55 / Sun Jun  5 02:30:48 2016
GPGPU-Sim uArch: cycles simulated: 664121  inst.: 17662502 (ipc=18.1) sim_rate=8933 (inst/sec) elapsed = 0:0:32:57 / Sun Jun  5 02:30:50 2016
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(164,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 664621  inst.: 17670836 (ipc=18.1) sim_rate=8933 (inst/sec) elapsed = 0:0:32:58 / Sun Jun  5 02:30:51 2016
GPGPU-Sim uArch: cycles simulated: 665121  inst.: 17676176 (ipc=18.1) sim_rate=8927 (inst/sec) elapsed = 0:0:33:00 / Sun Jun  5 02:30:53 2016
GPGPU-Sim uArch: cycles simulated: 665621  inst.: 17683424 (ipc=18.0) sim_rate=8922 (inst/sec) elapsed = 0:0:33:02 / Sun Jun  5 02:30:55 2016
GPGPU-Sim uArch: cycles simulated: 666121  inst.: 17691870 (ipc=18.0) sim_rate=8921 (inst/sec) elapsed = 0:0:33:03 / Sun Jun  5 02:30:56 2016
GPGPU-Sim uArch: cycles simulated: 666621  inst.: 17703209 (ipc=18.1) sim_rate=8918 (inst/sec) elapsed = 0:0:33:05 / Sun Jun  5 02:30:58 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (280495,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(280496,386621)
GPGPU-Sim uArch: cycles simulated: 667121  inst.: 17710908 (ipc=18.0) sim_rate=8917 (inst/sec) elapsed = 0:0:33:06 / Sun Jun  5 02:30:59 2016
GPGPU-Sim uArch: cycles simulated: 667621  inst.: 17720702 (ipc=18.1) sim_rate=8913 (inst/sec) elapsed = 0:0:33:08 / Sun Jun  5 02:31:01 2016
GPGPU-Sim uArch: cycles simulated: 668121  inst.: 17725906 (ipc=18.0) sim_rate=8911 (inst/sec) elapsed = 0:0:33:09 / Sun Jun  5 02:31:02 2016
GPGPU-Sim uArch: cycles simulated: 668621  inst.: 17732237 (ipc=18.0) sim_rate=8906 (inst/sec) elapsed = 0:0:33:11 / Sun Jun  5 02:31:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (282219,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(282220,386621)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (282318,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(282319,386621)
GPGPU-Sim uArch: cycles simulated: 669121  inst.: 17742924 (ipc=18.0) sim_rate=8902 (inst/sec) elapsed = 0:0:33:13 / Sun Jun  5 02:31:06 2016
GPGPU-Sim uArch: cycles simulated: 669621  inst.: 17753504 (ipc=18.0) sim_rate=8903 (inst/sec) elapsed = 0:0:33:14 / Sun Jun  5 02:31:07 2016
GPGPU-Sim uArch: cycles simulated: 670121  inst.: 17761758 (ipc=18.0) sim_rate=8898 (inst/sec) elapsed = 0:0:33:16 / Sun Jun  5 02:31:09 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (283777,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(283778,386621)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(142,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 670621  inst.: 17768224 (ipc=18.0) sim_rate=8897 (inst/sec) elapsed = 0:0:33:17 / Sun Jun  5 02:31:10 2016
GPGPU-Sim uArch: cycles simulated: 671121  inst.: 17776232 (ipc=18.0) sim_rate=8892 (inst/sec) elapsed = 0:0:33:19 / Sun Jun  5 02:31:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (284520,386621), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(284521,386621)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (284784,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(284785,386621)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (284881,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(284882,386621)
GPGPU-Sim uArch: cycles simulated: 671621  inst.: 17787873 (ipc=18.0) sim_rate=8889 (inst/sec) elapsed = 0:0:33:21 / Sun Jun  5 02:31:14 2016
GPGPU-Sim uArch: cycles simulated: 672121  inst.: 17797141 (ipc=18.0) sim_rate=8889 (inst/sec) elapsed = 0:0:33:22 / Sun Jun  5 02:31:15 2016
GPGPU-Sim uArch: cycles simulated: 672621  inst.: 17807487 (ipc=18.0) sim_rate=8885 (inst/sec) elapsed = 0:0:33:24 / Sun Jun  5 02:31:17 2016
GPGPU-Sim uArch: cycles simulated: 673121  inst.: 17819498 (ipc=18.0) sim_rate=8887 (inst/sec) elapsed = 0:0:33:25 / Sun Jun  5 02:31:18 2016
GPGPU-Sim uArch: cycles simulated: 673621  inst.: 17826303 (ipc=18.0) sim_rate=8882 (inst/sec) elapsed = 0:0:33:27 / Sun Jun  5 02:31:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (287076,386621), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(287077,386621)
GPGPU-Sim uArch: cycles simulated: 674121  inst.: 17832670 (ipc=18.0) sim_rate=8880 (inst/sec) elapsed = 0:0:33:28 / Sun Jun  5 02:31:21 2016
GPGPU-Sim uArch: cycles simulated: 674621  inst.: 17841049 (ipc=18.0) sim_rate=8880 (inst/sec) elapsed = 0:0:33:29 / Sun Jun  5 02:31:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (288054,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(288055,386621)
GPGPU-Sim uArch: cycles simulated: 675121  inst.: 17847451 (ipc=18.0) sim_rate=8874 (inst/sec) elapsed = 0:0:33:31 / Sun Jun  5 02:31:24 2016
GPGPU-Sim uArch: cycles simulated: 675621  inst.: 17855601 (ipc=18.0) sim_rate=8874 (inst/sec) elapsed = 0:0:33:32 / Sun Jun  5 02:31:25 2016
GPGPU-Sim uArch: cycles simulated: 676121  inst.: 17861835 (ipc=18.0) sim_rate=8868 (inst/sec) elapsed = 0:0:33:34 / Sun Jun  5 02:31:27 2016
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(200,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (289915,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(289916,386621)
GPGPU-Sim uArch: cycles simulated: 676621  inst.: 17869856 (ipc=18.0) sim_rate=8868 (inst/sec) elapsed = 0:0:33:35 / Sun Jun  5 02:31:28 2016
GPGPU-Sim uArch: cycles simulated: 677121  inst.: 17880659 (ipc=18.0) sim_rate=8869 (inst/sec) elapsed = 0:0:33:36 / Sun Jun  5 02:31:29 2016
GPGPU-Sim uArch: cycles simulated: 677621  inst.: 17896659 (ipc=18.0) sim_rate=8868 (inst/sec) elapsed = 0:0:33:38 / Sun Jun  5 02:31:31 2016
GPGPU-Sim uArch: cycles simulated: 678121  inst.: 17910648 (ipc=18.1) sim_rate=8871 (inst/sec) elapsed = 0:0:33:39 / Sun Jun  5 02:31:32 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (291561,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(291562,386621)
GPGPU-Sim uArch: cycles simulated: 678621  inst.: 17919531 (ipc=18.1) sim_rate=8866 (inst/sec) elapsed = 0:0:33:41 / Sun Jun  5 02:31:34 2016
GPGPU-Sim uArch: cycles simulated: 679121  inst.: 17927932 (ipc=18.0) sim_rate=8866 (inst/sec) elapsed = 0:0:33:42 / Sun Jun  5 02:31:35 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (292894,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(292895,386621)
GPGPU-Sim uArch: cycles simulated: 679621  inst.: 17939668 (ipc=18.1) sim_rate=8863 (inst/sec) elapsed = 0:0:33:44 / Sun Jun  5 02:31:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (293488,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(293489,386621)
GPGPU-Sim uArch: cycles simulated: 680121  inst.: 17953963 (ipc=18.1) sim_rate=8866 (inst/sec) elapsed = 0:0:33:45 / Sun Jun  5 02:31:38 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(162,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 680621  inst.: 17963168 (ipc=18.1) sim_rate=8866 (inst/sec) elapsed = 0:0:33:46 / Sun Jun  5 02:31:39 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (294453,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(294454,386621)
GPGPU-Sim uArch: cycles simulated: 681121  inst.: 17973605 (ipc=18.1) sim_rate=8862 (inst/sec) elapsed = 0:0:33:48 / Sun Jun  5 02:31:41 2016
GPGPU-Sim uArch: cycles simulated: 681621  inst.: 17983499 (ipc=18.1) sim_rate=8858 (inst/sec) elapsed = 0:0:33:50 / Sun Jun  5 02:31:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (295408,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(295409,386621)
GPGPU-Sim uArch: cycles simulated: 682121  inst.: 17991570 (ipc=18.1) sim_rate=8854 (inst/sec) elapsed = 0:0:33:52 / Sun Jun  5 02:31:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (295964,386621), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(295965,386621)
GPGPU-Sim uArch: cycles simulated: 682621  inst.: 17999742 (ipc=18.1) sim_rate=8853 (inst/sec) elapsed = 0:0:33:53 / Sun Jun  5 02:31:46 2016
GPGPU-Sim uArch: cycles simulated: 683121  inst.: 18012289 (ipc=18.1) sim_rate=8851 (inst/sec) elapsed = 0:0:33:55 / Sun Jun  5 02:31:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (296641,386621), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(296642,386621)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (296829,386621), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(296830,386621)
GPGPU-Sim uArch: cycles simulated: 683621  inst.: 18022404 (ipc=18.1) sim_rate=8851 (inst/sec) elapsed = 0:0:33:56 / Sun Jun  5 02:31:49 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (297012,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(297013,386621)
GPGPU-Sim uArch: cycles simulated: 684121  inst.: 18037517 (ipc=18.1) sim_rate=8850 (inst/sec) elapsed = 0:0:33:58 / Sun Jun  5 02:31:51 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (297827,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(297828,386621)
GPGPU-Sim uArch: cycles simulated: 684621  inst.: 18048677 (ipc=18.1) sim_rate=8851 (inst/sec) elapsed = 0:0:33:59 / Sun Jun  5 02:31:52 2016
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(213,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 685121  inst.: 18060342 (ipc=18.1) sim_rate=8848 (inst/sec) elapsed = 0:0:34:01 / Sun Jun  5 02:31:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (298715,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(298716,386621)
GPGPU-Sim uArch: cycles simulated: 685621  inst.: 18067596 (ipc=18.1) sim_rate=8843 (inst/sec) elapsed = 0:0:34:03 / Sun Jun  5 02:31:56 2016
GPGPU-Sim uArch: cycles simulated: 686121  inst.: 18076168 (ipc=18.1) sim_rate=8843 (inst/sec) elapsed = 0:0:34:04 / Sun Jun  5 02:31:57 2016
GPGPU-Sim uArch: cycles simulated: 686621  inst.: 18083652 (ipc=18.1) sim_rate=8842 (inst/sec) elapsed = 0:0:34:05 / Sun Jun  5 02:31:58 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (300421,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(300422,386621)
GPGPU-Sim uArch: cycles simulated: 687121  inst.: 18094783 (ipc=18.1) sim_rate=8843 (inst/sec) elapsed = 0:0:34:06 / Sun Jun  5 02:31:59 2016
GPGPU-Sim uArch: cycles simulated: 687621  inst.: 18101435 (ipc=18.1) sim_rate=8838 (inst/sec) elapsed = 0:0:34:08 / Sun Jun  5 02:32:01 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (301143,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(301144,386621)
GPGPU-Sim uArch: cycles simulated: 688121  inst.: 18112325 (ipc=18.1) sim_rate=8839 (inst/sec) elapsed = 0:0:34:09 / Sun Jun  5 02:32:02 2016
GPGPU-Sim uArch: cycles simulated: 688621  inst.: 18119700 (ipc=18.1) sim_rate=8838 (inst/sec) elapsed = 0:0:34:10 / Sun Jun  5 02:32:03 2016
GPGPU-Sim uArch: cycles simulated: 689121  inst.: 18128174 (ipc=18.1) sim_rate=8838 (inst/sec) elapsed = 0:0:34:11 / Sun Jun  5 02:32:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (302849,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(302850,386621)
GPGPU-Sim uArch: cycles simulated: 689621  inst.: 18134433 (ipc=18.1) sim_rate=8833 (inst/sec) elapsed = 0:0:34:13 / Sun Jun  5 02:32:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (303170,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(303171,386621)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (303200,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(303201,386621)
GPGPU-Sim uArch: cycles simulated: 690121  inst.: 18145516 (ipc=18.1) sim_rate=8834 (inst/sec) elapsed = 0:0:34:14 / Sun Jun  5 02:32:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (303906,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(303907,386621)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(226,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 690621  inst.: 18153426 (ipc=18.1) sim_rate=8829 (inst/sec) elapsed = 0:0:34:16 / Sun Jun  5 02:32:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (304234,386621), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(304235,386621)
GPGPU-Sim uArch: cycles simulated: 691121  inst.: 18166406 (ipc=18.1) sim_rate=8827 (inst/sec) elapsed = 0:0:34:18 / Sun Jun  5 02:32:11 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (304508,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(304509,386621)
GPGPU-Sim uArch: cycles simulated: 691621  inst.: 18175169 (ipc=18.1) sim_rate=8827 (inst/sec) elapsed = 0:0:34:19 / Sun Jun  5 02:32:12 2016
GPGPU-Sim uArch: cycles simulated: 692121  inst.: 18193175 (ipc=18.1) sim_rate=8827 (inst/sec) elapsed = 0:0:34:21 / Sun Jun  5 02:32:14 2016
GPGPU-Sim uArch: cycles simulated: 692621  inst.: 18204682 (ipc=18.2) sim_rate=8828 (inst/sec) elapsed = 0:0:34:22 / Sun Jun  5 02:32:15 2016
GPGPU-Sim uArch: cycles simulated: 693121  inst.: 18214348 (ipc=18.2) sim_rate=8829 (inst/sec) elapsed = 0:0:34:23 / Sun Jun  5 02:32:16 2016
GPGPU-Sim uArch: cycles simulated: 693621  inst.: 18220733 (ipc=18.2) sim_rate=8823 (inst/sec) elapsed = 0:0:34:25 / Sun Jun  5 02:32:18 2016
GPGPU-Sim uArch: cycles simulated: 694121  inst.: 18230949 (ipc=18.2) sim_rate=8824 (inst/sec) elapsed = 0:0:34:26 / Sun Jun  5 02:32:19 2016
GPGPU-Sim uArch: cycles simulated: 694621  inst.: 18242793 (ipc=18.2) sim_rate=8821 (inst/sec) elapsed = 0:0:34:28 / Sun Jun  5 02:32:21 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(188,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 695121  inst.: 18252007 (ipc=18.2) sim_rate=8817 (inst/sec) elapsed = 0:0:34:30 / Sun Jun  5 02:32:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (308849,386621), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(308850,386621)
GPGPU-Sim uArch: cycles simulated: 695621  inst.: 18265862 (ipc=18.2) sim_rate=8819 (inst/sec) elapsed = 0:0:34:31 / Sun Jun  5 02:32:24 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (309143,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(309144,386621)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (309455,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(309456,386621)
GPGPU-Sim uArch: cycles simulated: 696121  inst.: 18282897 (ipc=18.2) sim_rate=8819 (inst/sec) elapsed = 0:0:34:33 / Sun Jun  5 02:32:26 2016
GPGPU-Sim uArch: cycles simulated: 696621  inst.: 18295590 (ipc=18.2) sim_rate=8821 (inst/sec) elapsed = 0:0:34:34 / Sun Jun  5 02:32:27 2016
GPGPU-Sim uArch: cycles simulated: 697121  inst.: 18304963 (ipc=18.2) sim_rate=8821 (inst/sec) elapsed = 0:0:34:35 / Sun Jun  5 02:32:28 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (310791,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(310792,386621)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (310945,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(310946,386621)
GPGPU-Sim uArch: cycles simulated: 697621  inst.: 18312452 (ipc=18.2) sim_rate=8816 (inst/sec) elapsed = 0:0:34:37 / Sun Jun  5 02:32:30 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (311253,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(311254,386621)
GPGPU-Sim uArch: cycles simulated: 698121  inst.: 18325595 (ipc=18.2) sim_rate=8818 (inst/sec) elapsed = 0:0:34:38 / Sun Jun  5 02:32:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (311725,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(311726,386621)
GPGPU-Sim uArch: cycles simulated: 698621  inst.: 18340316 (ipc=18.2) sim_rate=8817 (inst/sec) elapsed = 0:0:34:40 / Sun Jun  5 02:32:33 2016
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(224,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (312256,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(312257,386621)
GPGPU-Sim uArch: cycles simulated: 699121  inst.: 18354858 (ipc=18.3) sim_rate=8820 (inst/sec) elapsed = 0:0:34:41 / Sun Jun  5 02:32:34 2016
GPGPU-Sim uArch: cycles simulated: 699621  inst.: 18364448 (ipc=18.3) sim_rate=8816 (inst/sec) elapsed = 0:0:34:43 / Sun Jun  5 02:32:36 2016
GPGPU-Sim uArch: cycles simulated: 700121  inst.: 18377722 (ipc=18.3) sim_rate=8818 (inst/sec) elapsed = 0:0:34:44 / Sun Jun  5 02:32:37 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (313671,386621), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(313672,386621)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (313934,386621), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(313935,386621)
GPGPU-Sim uArch: cycles simulated: 700621  inst.: 18387300 (ipc=18.3) sim_rate=8818 (inst/sec) elapsed = 0:0:34:45 / Sun Jun  5 02:32:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (314402,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(314403,386621)
GPGPU-Sim uArch: cycles simulated: 701121  inst.: 18400054 (ipc=18.3) sim_rate=8816 (inst/sec) elapsed = 0:0:34:47 / Sun Jun  5 02:32:40 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (314923,386621), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(314924,386621)
GPGPU-Sim uArch: cycles simulated: 701621  inst.: 18411784 (ipc=18.3) sim_rate=8817 (inst/sec) elapsed = 0:0:34:48 / Sun Jun  5 02:32:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (315495,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(315496,386621)
GPGPU-Sim uArch: cycles simulated: 702121  inst.: 18424410 (ipc=18.3) sim_rate=8819 (inst/sec) elapsed = 0:0:34:49 / Sun Jun  5 02:32:42 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (315569,386621), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(315570,386621)
GPGPU-Sim uArch: cycles simulated: 702621  inst.: 18438441 (ipc=18.3) sim_rate=8818 (inst/sec) elapsed = 0:0:34:51 / Sun Jun  5 02:32:44 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(221,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (316310,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(316311,386621)
GPGPU-Sim uArch: cycles simulated: 703121  inst.: 18451613 (ipc=18.3) sim_rate=8820 (inst/sec) elapsed = 0:0:34:52 / Sun Jun  5 02:32:45 2016
GPGPU-Sim uArch: cycles simulated: 703621  inst.: 18462826 (ipc=18.3) sim_rate=8817 (inst/sec) elapsed = 0:0:34:54 / Sun Jun  5 02:32:47 2016
GPGPU-Sim uArch: cycles simulated: 704121  inst.: 18473907 (ipc=18.3) sim_rate=8818 (inst/sec) elapsed = 0:0:34:55 / Sun Jun  5 02:32:48 2016
GPGPU-Sim uArch: cycles simulated: 704621  inst.: 18481435 (ipc=18.3) sim_rate=8817 (inst/sec) elapsed = 0:0:34:56 / Sun Jun  5 02:32:49 2016
GPGPU-Sim uArch: cycles simulated: 705121  inst.: 18494647 (ipc=18.4) sim_rate=8815 (inst/sec) elapsed = 0:0:34:58 / Sun Jun  5 02:32:51 2016
GPGPU-Sim uArch: cycles simulated: 705621  inst.: 18507345 (ipc=18.4) sim_rate=8817 (inst/sec) elapsed = 0:0:34:59 / Sun Jun  5 02:32:52 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (319257,386621), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(319258,386621)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (319451,386621), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(319452,386621)
GPGPU-Sim uArch: cycles simulated: 706121  inst.: 18524729 (ipc=18.4) sim_rate=8821 (inst/sec) elapsed = 0:0:35:00 / Sun Jun  5 02:32:53 2016
GPGPU-Sim uArch: cycles simulated: 706621  inst.: 18537796 (ipc=18.4) sim_rate=8819 (inst/sec) elapsed = 0:0:35:02 / Sun Jun  5 02:32:55 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(175,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (320388,386621), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(320389,386621)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (320424,386621), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(320425,386621)
GPGPU-Sim uArch: cycles simulated: 707121  inst.: 18550734 (ipc=18.4) sim_rate=8821 (inst/sec) elapsed = 0:0:35:03 / Sun Jun  5 02:32:56 2016
GPGPU-Sim uArch: cycles simulated: 707621  inst.: 18559807 (ipc=18.4) sim_rate=8821 (inst/sec) elapsed = 0:0:35:04 / Sun Jun  5 02:32:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (321018,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(321019,386621)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (321267,386621), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(321268,386621)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (321436,386621), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(321437,386621)
GPGPU-Sim uArch: cycles simulated: 708121  inst.: 18569987 (ipc=18.4) sim_rate=8817 (inst/sec) elapsed = 0:0:35:06 / Sun Jun  5 02:32:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (321647,386621), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(321648,386621)
GPGPU-Sim uArch: cycles simulated: 708621  inst.: 18583591 (ipc=18.4) sim_rate=8819 (inst/sec) elapsed = 0:0:35:07 / Sun Jun  5 02:33:00 2016
GPGPU-Sim uArch: cycles simulated: 709121  inst.: 18593624 (ipc=18.4) sim_rate=8820 (inst/sec) elapsed = 0:0:35:08 / Sun Jun  5 02:33:01 2016
GPGPU-Sim uArch: cycles simulated: 709621  inst.: 18602597 (ipc=18.4) sim_rate=8820 (inst/sec) elapsed = 0:0:35:09 / Sun Jun  5 02:33:02 2016
GPGPU-Sim uArch: cycles simulated: 710121  inst.: 18609718 (ipc=18.4) sim_rate=8815 (inst/sec) elapsed = 0:0:35:11 / Sun Jun  5 02:33:04 2016
GPGPU-Sim uArch: cycles simulated: 710621  inst.: 18617122 (ipc=18.4) sim_rate=8814 (inst/sec) elapsed = 0:0:35:12 / Sun Jun  5 02:33:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (324134,386621), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(324135,386621)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (324165,386621), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(324166,386621)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (324310,386621), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(324311,386621)
GPGPU-Sim uArch: cycles simulated: 711121  inst.: 18629083 (ipc=18.4) sim_rate=8816 (inst/sec) elapsed = 0:0:35:13 / Sun Jun  5 02:33:06 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(255,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (324998,386621), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 711621  inst.: 18643144 (ipc=18.4) sim_rate=8818 (inst/sec) elapsed = 0:0:35:14 / Sun Jun  5 02:33:07 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (325354,386621), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 712121  inst.: 18653952 (ipc=18.5) sim_rate=8815 (inst/sec) elapsed = 0:0:35:16 / Sun Jun  5 02:33:09 2016
GPGPU-Sim uArch: cycles simulated: 712621  inst.: 18661751 (ipc=18.4) sim_rate=8815 (inst/sec) elapsed = 0:0:35:17 / Sun Jun  5 02:33:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (326063,386621), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (326433,386621), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 713121  inst.: 18677176 (ipc=18.5) sim_rate=8818 (inst/sec) elapsed = 0:0:35:18 / Sun Jun  5 02:33:11 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (326988,386621), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 713621  inst.: 18690341 (ipc=18.5) sim_rate=8816 (inst/sec) elapsed = 0:0:35:20 / Sun Jun  5 02:33:13 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (327375,386621), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 714121  inst.: 18696462 (ipc=18.5) sim_rate=8814 (inst/sec) elapsed = 0:0:35:21 / Sun Jun  5 02:33:14 2016
GPGPU-Sim uArch: cycles simulated: 714621  inst.: 18709672 (ipc=18.5) sim_rate=8816 (inst/sec) elapsed = 0:0:35:22 / Sun Jun  5 02:33:15 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (328119,386621), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (328139,386621), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (328207,386621), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 715121  inst.: 18717199 (ipc=18.5) sim_rate=8816 (inst/sec) elapsed = 0:0:35:23 / Sun Jun  5 02:33:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (328560,386621), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (328734,386621), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 715621  inst.: 18729250 (ipc=18.5) sim_rate=8817 (inst/sec) elapsed = 0:0:35:24 / Sun Jun  5 02:33:17 2016
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(250,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (329223,386621), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 716121  inst.: 18740316 (ipc=18.5) sim_rate=8814 (inst/sec) elapsed = 0:0:35:26 / Sun Jun  5 02:33:19 2016
GPGPU-Sim uArch: cycles simulated: 716621  inst.: 18749213 (ipc=18.5) sim_rate=8814 (inst/sec) elapsed = 0:0:35:27 / Sun Jun  5 02:33:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (330176,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (330278,386621), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (330437,386621), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 717121  inst.: 18756836 (ipc=18.5) sim_rate=8814 (inst/sec) elapsed = 0:0:35:28 / Sun Jun  5 02:33:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (330904,386621), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 717621  inst.: 18769274 (ipc=18.5) sim_rate=8816 (inst/sec) elapsed = 0:0:35:29 / Sun Jun  5 02:33:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (331093,386621), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (331255,386621), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 718121  inst.: 18780975 (ipc=18.5) sim_rate=8817 (inst/sec) elapsed = 0:0:35:30 / Sun Jun  5 02:33:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (331719,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (331761,386621), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (331788,386621), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (331978,386621), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 718621  inst.: 18789673 (ipc=18.5) sim_rate=8817 (inst/sec) elapsed = 0:0:35:31 / Sun Jun  5 02:33:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (332032,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (332138,386621), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 719121  inst.: 18798387 (ipc=18.5) sim_rate=8813 (inst/sec) elapsed = 0:0:35:33 / Sun Jun  5 02:33:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (332594,386621), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (332595,386621), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (332711,386621), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (332908,386621), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 719621  inst.: 18804551 (ipc=18.5) sim_rate=8811 (inst/sec) elapsed = 0:0:35:34 / Sun Jun  5 02:33:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (333436,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (333483,386621), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 720121  inst.: 18812247 (ipc=18.5) sim_rate=8811 (inst/sec) elapsed = 0:0:35:35 / Sun Jun  5 02:33:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (333849,386621), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 720621  inst.: 18818834 (ipc=18.5) sim_rate=8810 (inst/sec) elapsed = 0:0:35:36 / Sun Jun  5 02:33:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (334018,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (334200,386621), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (334247,386621), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 721121  inst.: 18825153 (ipc=18.5) sim_rate=8809 (inst/sec) elapsed = 0:0:35:37 / Sun Jun  5 02:33:30 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (334534,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (334626,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (334718,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(247,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (334922,386621), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 721621  inst.: 18831334 (ipc=18.5) sim_rate=8807 (inst/sec) elapsed = 0:0:35:38 / Sun Jun  5 02:33:31 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (335077,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (335181,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (335198,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (335389,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (335688,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (335752,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (335916,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (335943,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (335955,386621), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 722621  inst.: 18843311 (ipc=18.4) sim_rate=8809 (inst/sec) elapsed = 0:0:35:39 / Sun Jun  5 02:33:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (336065,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (336066,386621), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (336348,386621), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 723121  inst.: 18850607 (ipc=18.4) sim_rate=8808 (inst/sec) elapsed = 0:0:35:40 / Sun Jun  5 02:33:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (336861,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (336896,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (336949,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (336991,386621), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 723621  inst.: 18855435 (ipc=18.4) sim_rate=8806 (inst/sec) elapsed = 0:0:35:41 / Sun Jun  5 02:33:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (337084,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (337133,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (337229,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (337260,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (337307,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (337313,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (337402,386621), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (337507,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (337568,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (337584,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (337607,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (337658,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (337831,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (337874,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (337892,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (337948,386621), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 724621  inst.: 18863044 (ipc=18.4) sim_rate=8806 (inst/sec) elapsed = 0:0:35:42 / Sun Jun  5 02:33:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (338093,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (338118,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (338197,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (338246,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (338410,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (338598,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (338690,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (338825,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (338921,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (338965,386621), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (338986,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (338997,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 725621  inst.: 18867260 (ipc=18.3) sim_rate=8804 (inst/sec) elapsed = 0:0:35:43 / Sun Jun  5 02:33:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (339301,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (339423,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (339464,386621), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (339496,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (339956,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (340804,386621), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (340821,386621), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 728121  inst.: 18870394 (ipc=18.2) sim_rate=8801 (inst/sec) elapsed = 0:0:35:44 / Sun Jun  5 02:33:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (342078,386621), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 342079
gpu_sim_insn = 6222075
gpu_ipc =      18.1890
gpu_tot_sim_cycle = 728700
gpu_tot_sim_insn = 18870480
gpu_tot_ipc =      25.8961
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1919023
gpu_stall_icnt2sh    = 4625511
gpu_total_sim_rate=8801

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 800465
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 80362, Miss = 66335, Miss_rate = 0.825, Pending_hits = 5285, Reservation_fails = 588130
	L1D_cache_core[1]: Access = 80981, Miss = 67304, Miss_rate = 0.831, Pending_hits = 5413, Reservation_fails = 589498
	L1D_cache_core[2]: Access = 82854, Miss = 68500, Miss_rate = 0.827, Pending_hits = 5673, Reservation_fails = 599959
	L1D_cache_core[3]: Access = 80650, Miss = 66701, Miss_rate = 0.827, Pending_hits = 5306, Reservation_fails = 594947
	L1D_cache_core[4]: Access = 81605, Miss = 67159, Miss_rate = 0.823, Pending_hits = 5377, Reservation_fails = 592728
	L1D_cache_core[5]: Access = 80214, Miss = 65740, Miss_rate = 0.820, Pending_hits = 5253, Reservation_fails = 576930
	L1D_cache_core[6]: Access = 80534, Miss = 66085, Miss_rate = 0.821, Pending_hits = 5442, Reservation_fails = 589804
	L1D_cache_core[7]: Access = 81743, Miss = 67673, Miss_rate = 0.828, Pending_hits = 5468, Reservation_fails = 595797
	L1D_cache_core[8]: Access = 82666, Miss = 68202, Miss_rate = 0.825, Pending_hits = 5572, Reservation_fails = 599044
	L1D_cache_core[9]: Access = 80811, Miss = 66910, Miss_rate = 0.828, Pending_hits = 5368, Reservation_fails = 594163
	L1D_cache_core[10]: Access = 81281, Miss = 67121, Miss_rate = 0.826, Pending_hits = 5445, Reservation_fails = 592310
	L1D_cache_core[11]: Access = 81122, Miss = 67113, Miss_rate = 0.827, Pending_hits = 5473, Reservation_fails = 585946
	L1D_cache_core[12]: Access = 79110, Miss = 65479, Miss_rate = 0.828, Pending_hits = 5288, Reservation_fails = 581057
	L1D_cache_core[13]: Access = 78817, Miss = 65227, Miss_rate = 0.828, Pending_hits = 5283, Reservation_fails = 582294
	L1D_cache_core[14]: Access = 79446, Miss = 65443, Miss_rate = 0.824, Pending_hits = 5308, Reservation_fails = 575831
	L1D_total_cache_accesses = 1212196
	L1D_total_cache_misses = 1000992
	L1D_total_cache_miss_rate = 0.8258
	L1D_total_cache_pending_hits = 80954
	L1D_total_cache_reservation_fails = 8838438
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 86016
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0056
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 80758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 590650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6298716
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 85536
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2539722
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 798992
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2310, 2220, 2216, 2372, 2382, 2152, 2398, 2032, 2280, 2328, 2216, 2178, 2400, 1946, 2256, 2238, 2416, 2256, 2446, 2384, 2148, 2194, 2314, 2042, 1920, 1896, 2268, 2276, 1808, 2244, 1864, 1984, 1478, 1810, 2074, 1756, 2210, 2178, 2138, 2028, 1664, 1436, 1538, 1938, 1794, 1626, 1506, 1442, 
gpgpu_n_tot_thrd_icount = 47324928
gpgpu_n_tot_w_icount = 1478904
gpgpu_n_stall_shd_mem = 9678910
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 590650
gpgpu_n_mem_write_global = 413354
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2270961
gpgpu_n_store_insn = 678259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9675490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15736788	W0_Idle:971708	W0_Scoreboard:3009340	W1:289516	W2:134900	W3:90974	W4:66500	W5:53100	W6:45290	W7:38726	W8:36800	W9:33900	W10:32088	W11:28264	W12:25022	W13:23820	W14:21068	W15:19020	W16:17904	W17:15400	W18:15436	W19:14782	W20:14986	W21:14518	W22:13840	W23:15224	W24:15622	W25:14624	W26:13636	W27:11156	W28:9010	W29:5360	W30:3276	W31:970	W32:344172
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4725200 {8:590650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16556304 {40:413062,72:92,136:200,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80328400 {136:590650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3306832 {8:413354,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 552 
maxdqlatency = 0 
maxmflatency = 1187 
averagemflatency = 396 
max_icnt2mem_latency = 938 
max_icnt2sh_latency = 727425 
mrq_lat_table:37918 	3505 	1006 	3248 	4318 	803 	399 	197 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123012 	702517 	178449 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	75042 	29851 	73641 	321433 	246237 	254507 	3383 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33606 	276096 	263329 	17569 	65 	0 	0 	2 	8 	31 	595 	8183 	18811 	44628 	102324 	175501 	63271 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	1375 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        35        23        20        27        30        32        32        35        50        20        28        37        33        36        36 
dram[1]:        48        31        24        24        26        36        26        21        23        23        20        23        35        33        43        32 
dram[2]:        28        27        34        32        25        32        33        32        30        39        22        26        32        42        48        47 
dram[3]:        24        34        31        26        37        29        30        27        28        22        22        22        27        41        34        37 
dram[4]:        34        32        33        32        34        36        32        32        32        32        28        23        34        31        38        37 
dram[5]:        27        31        30        30        26        22        29        32        27        29        26        31        33        31        32        32 
maximum service time to same row:
dram[0]:     52989     78503     60931     47653     63318     57550     58538     43790     60834     72344     64467     82963     88913     91610     84545     93697 
dram[1]:     65015     73138     63155     60007    109971    136195     50193     62222     63306    104406     85925     86087    122204    113046     79786     93032 
dram[2]:     57290     72079     84336     52124     69319     62027     59343     60636     60791     70719     62371     99611     59925     58175    144889    147451 
dram[3]:     51432    112169    118531    102207     55027     61785     64701     46043     43118     58658     55556     67272     74188     88669     63407     77023 
dram[4]:     55907     85775     65909     98602     82107     58678     48232     73845     76252     53753     41981     75544    106066     77277     89984     85370 
dram[5]:     54375     64090    109452     95347     80145     61232     83540     54538     57913     73772     55797     75027    114667    114812    141512    128263 
average row accesses per activate:
dram[0]:  3.229885  3.315789  3.404762  3.556886  3.970370  3.864662  3.519337  3.735294  5.200000  4.322369  3.496552  3.029240  6.547170  5.629032  9.368421  7.955555 
dram[1]:  3.523560  3.891026  3.625767  3.740260  3.423313  3.452830  3.630682  3.059633  3.502538  3.340000  3.435294  3.188679  4.750000  4.932433  7.264151  7.580000 
dram[2]:  3.282609  3.179487  4.515873  3.853147  3.530612  4.191176  4.636364  4.837209  3.529412  3.737143  2.984771  2.918367  5.968750  5.078948  9.461538 10.342857 
dram[3]:  3.427778  3.153439  4.194030  3.807692  4.168000  4.356589  4.554745  4.141026  3.367924  3.605405  3.103825  3.289773  4.150537  5.098591  6.482759  6.048387 
dram[4]:  4.358778  3.852113  3.766667  3.734266  4.363636  4.589744  3.624242  3.831081  4.622377  4.317881  3.818182  4.065041  4.181818  5.369231 11.666667  9.794118 
dram[5]:  3.709877  3.551724  3.211429  3.176136  3.550633  3.552795  4.134228  3.958084  3.460733  3.333333  3.585034  3.129412  5.208333  5.239437  7.413043  8.400000 
average row locality = 51405/13037 = 3.943008
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       409       443       421       434       414       404       492       482       478       482       414       429       338       335       356       357 
dram[1]:       457       432       425       413       428       427       495       515       514       498       443       414       368       353       384       377 
dram[2]:       438       446       421       410       404       437       477       473       490       493       467       461       371       367       368       360 
dram[3]:       446       425       413       433       397       427       487       492       519       505       456       453       359       354       374       373 
dram[4]:       412       408       417       393       413       410       466       440       502       493       437       400       344       336       349       333 
dram[5]:       430       437       426       416       423       432       474       492       505       513       428       434       362       357       340       334 
total reads: 40783
bank skew: 519/333 = 1.56
chip skew: 6943/6553 = 1.06
number of total write accesses:
dram[0]:       153       187       151       160       122       110       145       153       146       175        93        89         9        14         0         1 
dram[1]:       216       175       166       163       130       122       144       152       176       170       141        93        12        12         1         2 
dram[2]:       166       174       148       141       115       133       135       151       170       161       121       111        11        19         1         2 
dram[3]:       171       171       149       161       124       135       137       154       195       162       112       126        27         8         2         2 
dram[4]:       159       139       148       141       115       127       132       127       159       159       109       100        24        13         1         0 
dram[5]:       171       181       136       143       138       140       142       169       156       187        99        98        13        15         1         2 
total reads: 10622
min_bank_accesses = 0!
chip skew: 1875/1653 = 1.13
average mf latency per bank:
dram[0]:       3604      3292      3901      3836      4268      4485      3685      3591      3379      3267      8299      8386     17775     17991     24231     24239
dram[1]:       3079      3562      3733      4235      4390      4592      3764      3733      3224      3363      7113      8822     16399     18241     23186     24430
dram[2]:       3419      3395      3853      4205      4485      4296      3800      3819      3255      3404      7241      7905     16422     17076     23045     24564
dram[3]:       3449      3490      3961      3928      4422      4291      3807      3846      3027      3300      7530      7641     16075     17960     23228     24101
dram[4]:       4376      3726      4966      4229      5830      4540      5137      4140      4301      3269     44566      9191     21836     18857     32136     26675
dram[5]:       3464      3514      4033      4284      4068      4211      3611      3631      3153      3169      8341      8720     16452     17810     24840     26560
maximum mf latency per bank:
dram[0]:        933       921       825       814       869       900       884       971       840       890       993       844       875      1052       899      1056
dram[1]:        986      1187       850       941       851      1015      1004       955      1056       974       944       903      1020      1135      1023      1057
dram[2]:        855       910       857      1042       972       870      1010       992       957       997       961       912       878       884       908       949
dram[3]:        934       967       830       971       854       972       988      1054       949       963       913       972       898       940       891       964
dram[4]:       1017       904      1007       874      1023       873      1032       989      1075       921      1161       871      1007      1029      1133      1047
dram[5]:        865       922       930       876       934       921       988      1047       898       959       880       925       950      1068      1052       880

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961878 n_nop=941858 n_act=2104 n_pre=2088 n_req=8396 n_rd=13376 n_write=2452 bw_util=0.03291
n_activity=138209 dram_eff=0.229
bk0: 818a 953822i bk1: 886a 952916i bk2: 842a 952857i bk3: 868a 953854i bk4: 828a 954690i bk5: 808a 954705i bk6: 984a 953018i bk7: 964a 952503i bk8: 956a 954298i bk9: 964a 953056i bk10: 828a 954872i bk11: 858a 953916i bk12: 676a 957894i bk13: 670a 957787i bk14: 712a 958315i bk15: 714a 958339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0597446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961878 n_nop=940583 n_act=2363 n_pre=2347 n_req=8818 n_rd=13886 n_write=2699 bw_util=0.03448
n_activity=149062 dram_eff=0.2225
bk0: 914a 952746i bk1: 864a 953777i bk2: 850a 953725i bk3: 826a 954085i bk4: 856a 953831i bk5: 854a 954234i bk6: 990a 953183i bk7: 1030a 951676i bk8: 1028a 952104i bk9: 996a 951963i bk10: 886a 953674i bk11: 828a 954187i bk12: 736a 957410i bk13: 706a 957748i bk14: 768a 958118i bk15: 754a 958649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.043623
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961878 n_nop=941301 n_act=2161 n_pre=2145 n_req=8642 n_rd=13766 n_write=2505 bw_util=0.03383
n_activity=140488 dram_eff=0.2316
bk0: 876a 953516i bk1: 892a 952884i bk2: 842a 954443i bk3: 820a 954108i bk4: 808a 954785i bk5: 874a 954117i bk6: 954a 953297i bk7: 946a 953666i bk8: 980a 952613i bk9: 986a 952443i bk10: 934a 953068i bk11: 922a 952846i bk12: 742a 957670i bk13: 734a 957339i bk14: 736a 958608i bk15: 720a 958860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0584773
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961878 n_nop=940941 n_act=2246 n_pre=2230 n_req=8749 n_rd=13826 n_write=2635 bw_util=0.03423
n_activity=144547 dram_eff=0.2278
bk0: 892a 953427i bk1: 850a 952972i bk2: 826a 954629i bk3: 866a 953674i bk4: 794a 954977i bk5: 854a 954263i bk6: 974a 953473i bk7: 984a 953154i bk8: 1038a 951434i bk9: 1010a 952518i bk10: 912a 953287i bk11: 906a 953156i bk12: 718a 956635i bk13: 708a 957493i bk14: 748a 958044i bk15: 746a 958170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0521636
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961878 n_nop=942629 n_act=1894 n_pre=1878 n_req=8206 n_rd=13106 n_write=2371 bw_util=0.03218
n_activity=134076 dram_eff=0.2309
bk0: 824a 954413i bk1: 816a 954435i bk2: 834a 954295i bk3: 786a 954538i bk4: 826a 955320i bk5: 820a 954774i bk6: 932a 952641i bk7: 880a 953045i bk8: 1004a 952268i bk9: 986a 953037i bk10: 874a 954467i bk11: 800a 954608i bk12: 688a 956811i bk13: 672a 957555i bk14: 698a 958877i bk15: 666a 958579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0628531
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961878 n_nop=941166 n_act=2269 n_pre=2253 n_req=8594 n_rd=13606 n_write=2584 bw_util=0.03366
n_activity=142349 dram_eff=0.2275
bk0: 860a 953869i bk1: 874a 952474i bk2: 852a 953108i bk3: 832a 953074i bk4: 846a 953689i bk5: 864a 953452i bk6: 948a 952622i bk7: 984a 951866i bk8: 1010a 951100i bk9: 1026a 951256i bk10: 856a 954363i bk11: 868a 953676i bk12: 724a 957620i bk13: 714a 957399i bk14: 680a 958640i bk15: 668a 958916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0576508

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79737, Miss = 3322, Miss_rate = 0.042, Pending_hits = 18, Reservation_fails = 505
L2_cache_bank[1]: Access = 80207, Miss = 3366, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 307
L2_cache_bank[2]: Access = 79636, Miss = 3514, Miss_rate = 0.044, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[3]: Access = 81089, Miss = 3429, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[4]: Access = 79424, Miss = 3436, Miss_rate = 0.043, Pending_hits = 7, Reservation_fails = 202
L2_cache_bank[5]: Access = 80955, Miss = 3447, Miss_rate = 0.043, Pending_hits = 10, Reservation_fails = 236
L2_cache_bank[6]: Access = 80088, Miss = 3451, Miss_rate = 0.043, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[7]: Access = 81184, Miss = 3462, Miss_rate = 0.043, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 117969, Miss = 3340, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 461
L2_cache_bank[9]: Access = 81160, Miss = 3213, Miss_rate = 0.040, Pending_hits = 9, Reservation_fails = 257
L2_cache_bank[10]: Access = 80892, Miss = 3388, Miss_rate = 0.042, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[11]: Access = 81753, Miss = 3415, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 57
L2_total_cache_accesses = 1004094
L2_total_cache_misses = 40783
L2_total_cache_miss_rate = 0.0406
L2_total_cache_pending_hits = 132
L2_total_cache_reservation_fails = 2029
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 555753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1594
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3367024
icnt_total_pkts_simt_to_mem=1418140
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.2312
	minimum = 6
	maximum = 898
Network latency average = 40.2819
	minimum = 6
	maximum = 523
Slowest packet = 1070868
Flit latency average = 27.0641
	minimum = 6
	maximum = 522
Slowest flit = 4429014
Fragmentation average = 0.0924711
	minimum = 0
	maximum = 442
Injected packet rate average = 0.102126
	minimum = 0.0892221 (at node 3)
	maximum = 0.149638 (at node 23)
Accepted packet rate average = 0.102126
	minimum = 0.0892221 (at node 3)
	maximum = 0.149638 (at node 23)
Injected flit rate average = 0.259276
	minimum = 0.116958 (at node 3)
	maximum = 0.461776 (at node 23)
Accepted flit rate average= 0.259276
	minimum = 0.140222 (at node 17)
	maximum = 0.360616 (at node 2)
Injected packet length average = 2.53879
Accepted packet length average = 2.53879
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.4172 (6 samples)
	minimum = 6 (6 samples)
	maximum = 358.333 (6 samples)
Network latency average = 23.3653 (6 samples)
	minimum = 6 (6 samples)
	maximum = 253.333 (6 samples)
Flit latency average = 17.7457 (6 samples)
	minimum = 6 (6 samples)
	maximum = 251.833 (6 samples)
Fragmentation average = 0.0395954 (6 samples)
	minimum = 0 (6 samples)
	maximum = 168.5 (6 samples)
Injected packet rate average = 0.0534797 (6 samples)
	minimum = 0.0412432 (6 samples)
	maximum = 0.107985 (6 samples)
Accepted packet rate average = 0.0534797 (6 samples)
	minimum = 0.0412432 (6 samples)
	maximum = 0.107985 (6 samples)
Injected flit rate average = 0.124663 (6 samples)
	minimum = 0.0589363 (6 samples)
	maximum = 0.244229 (6 samples)
Accepted flit rate average = 0.124663 (6 samples)
	minimum = 0.0750677 (6 samples)
	maximum = 0.215782 (6 samples)
Injected packet size average = 2.33103 (6 samples)
Accepted packet size average = 2.33103 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 44 sec (2144 sec)
gpgpu_simulation_rate = 8801 (inst/sec)
gpgpu_simulation_rate = 339 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403870 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,728700)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,728700)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,728700)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,728700)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,728700)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,728700)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,728700)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(5,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(32,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(38,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 729200  inst.: 19199171 (ipc=657.4) sim_rate=8942 (inst/sec) elapsed = 0:0:35:47 / Sun Jun  5 02:33:40 2016
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(46,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 729700  inst.: 19263198 (ipc=392.7) sim_rate=8967 (inst/sec) elapsed = 0:0:35:48 / Sun Jun  5 02:33:41 2016
GPGPU-Sim uArch: cycles simulated: 730200  inst.: 19283420 (ipc=275.3) sim_rate=8969 (inst/sec) elapsed = 0:0:35:50 / Sun Jun  5 02:33:43 2016
GPGPU-Sim uArch: cycles simulated: 730700  inst.: 19288175 (ipc=208.8) sim_rate=8967 (inst/sec) elapsed = 0:0:35:51 / Sun Jun  5 02:33:44 2016
GPGPU-Sim uArch: cycles simulated: 731200  inst.: 19298271 (ipc=171.1) sim_rate=8963 (inst/sec) elapsed = 0:0:35:53 / Sun Jun  5 02:33:46 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(51,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 731700  inst.: 19311674 (ipc=147.1) sim_rate=8965 (inst/sec) elapsed = 0:0:35:54 / Sun Jun  5 02:33:47 2016
GPGPU-Sim uArch: cycles simulated: 732200  inst.: 19327846 (ipc=130.7) sim_rate=8968 (inst/sec) elapsed = 0:0:35:55 / Sun Jun  5 02:33:48 2016
GPGPU-Sim uArch: cycles simulated: 732700  inst.: 19337676 (ipc=116.8) sim_rate=8965 (inst/sec) elapsed = 0:0:35:57 / Sun Jun  5 02:33:50 2016
GPGPU-Sim uArch: cycles simulated: 733200  inst.: 19345124 (ipc=105.5) sim_rate=8964 (inst/sec) elapsed = 0:0:35:58 / Sun Jun  5 02:33:51 2016
GPGPU-Sim uArch: cycles simulated: 733700  inst.: 19352917 (ipc=96.5) sim_rate=8959 (inst/sec) elapsed = 0:0:36:00 / Sun Jun  5 02:33:53 2016
GPGPU-Sim uArch: cycles simulated: 734200  inst.: 19364257 (ipc=89.8) sim_rate=8960 (inst/sec) elapsed = 0:0:36:01 / Sun Jun  5 02:33:54 2016
GPGPU-Sim uArch: cycles simulated: 734700  inst.: 19374992 (ipc=84.1) sim_rate=8957 (inst/sec) elapsed = 0:0:36:03 / Sun Jun  5 02:33:56 2016
GPGPU-Sim uArch: cycles simulated: 735200  inst.: 19386836 (ipc=79.4) sim_rate=8958 (inst/sec) elapsed = 0:0:36:04 / Sun Jun  5 02:33:57 2016
GPGPU-Sim uArch: cycles simulated: 735700  inst.: 19395354 (ipc=75.0) sim_rate=8954 (inst/sec) elapsed = 0:0:36:06 / Sun Jun  5 02:33:59 2016
GPGPU-Sim uArch: cycles simulated: 736200  inst.: 19402410 (ipc=70.9) sim_rate=8953 (inst/sec) elapsed = 0:0:36:07 / Sun Jun  5 02:34:00 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(55,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 736700  inst.: 19410435 (ipc=67.5) sim_rate=8949 (inst/sec) elapsed = 0:0:36:09 / Sun Jun  5 02:34:02 2016
GPGPU-Sim uArch: cycles simulated: 737200  inst.: 19419082 (ipc=64.5) sim_rate=8948 (inst/sec) elapsed = 0:0:36:10 / Sun Jun  5 02:34:03 2016
GPGPU-Sim uArch: cycles simulated: 737700  inst.: 19430791 (ipc=62.3) sim_rate=8950 (inst/sec) elapsed = 0:0:36:11 / Sun Jun  5 02:34:04 2016
GPGPU-Sim uArch: cycles simulated: 738200  inst.: 19444246 (ipc=60.4) sim_rate=8948 (inst/sec) elapsed = 0:0:36:13 / Sun Jun  5 02:34:06 2016
GPGPU-Sim uArch: cycles simulated: 738700  inst.: 19478406 (ipc=60.8) sim_rate=8959 (inst/sec) elapsed = 0:0:36:14 / Sun Jun  5 02:34:07 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(66,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 739200  inst.: 19506937 (ipc=60.6) sim_rate=8964 (inst/sec) elapsed = 0:0:36:16 / Sun Jun  5 02:34:09 2016
GPGPU-Sim uArch: cycles simulated: 739700  inst.: 19545703 (ipc=61.4) sim_rate=8978 (inst/sec) elapsed = 0:0:36:17 / Sun Jun  5 02:34:10 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11081,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11082,728700)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11329,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11330,728700)
GPGPU-Sim uArch: cycles simulated: 740200  inst.: 19577181 (ipc=61.5) sim_rate=8984 (inst/sec) elapsed = 0:0:36:19 / Sun Jun  5 02:34:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11520,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11521,728700)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11712,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11713,728700)
GPGPU-Sim uArch: cycles simulated: 740700  inst.: 19596286 (ipc=60.5) sim_rate=8989 (inst/sec) elapsed = 0:0:36:20 / Sun Jun  5 02:34:13 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(92,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12424,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12425,728700)
GPGPU-Sim uArch: cycles simulated: 741200  inst.: 19617692 (ipc=59.8) sim_rate=8990 (inst/sec) elapsed = 0:0:36:22 / Sun Jun  5 02:34:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12597,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12598,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12814,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12815,728700)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12831,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12832,728700)
GPGPU-Sim uArch: cycles simulated: 741700  inst.: 19651623 (ipc=60.1) sim_rate=9002 (inst/sec) elapsed = 0:0:36:23 / Sun Jun  5 02:34:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13255,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13256,728700)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13309,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13310,728700)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13377,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13378,728700)
GPGPU-Sim uArch: cycles simulated: 742200  inst.: 19677770 (ipc=59.8) sim_rate=9005 (inst/sec) elapsed = 0:0:36:25 / Sun Jun  5 02:34:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13869,728700), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13870,728700)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(101,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13956,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13957,728700)
GPGPU-Sim uArch: cycles simulated: 742700  inst.: 19702569 (ipc=59.4) sim_rate=9013 (inst/sec) elapsed = 0:0:36:26 / Sun Jun  5 02:34:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14070,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14071,728700)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14245,728700), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14246,728700)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14293,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(14294,728700)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14311,728700), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14312,728700)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14487,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14488,728700)
GPGPU-Sim uArch: cycles simulated: 743200  inst.: 19740348 (ipc=60.0) sim_rate=9026 (inst/sec) elapsed = 0:0:36:27 / Sun Jun  5 02:34:20 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14853,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14854,728700)
GPGPU-Sim uArch: cycles simulated: 743700  inst.: 19762285 (ipc=59.5) sim_rate=9027 (inst/sec) elapsed = 0:0:36:29 / Sun Jun  5 02:34:22 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15243,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(15244,728700)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15369,728700), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15370,728700)
GPGPU-Sim uArch: cycles simulated: 744200  inst.: 19780326 (ipc=58.7) sim_rate=9032 (inst/sec) elapsed = 0:0:36:30 / Sun Jun  5 02:34:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15535,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(15536,728700)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(92,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15834,728700), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15835,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15853,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(15854,728700)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15942,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15943,728700)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15986,728700), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15987,728700)
GPGPU-Sim uArch: cycles simulated: 744700  inst.: 19812335 (ipc=58.9) sim_rate=9042 (inst/sec) elapsed = 0:0:36:31 / Sun Jun  5 02:34:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16426,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(16427,728700)
GPGPU-Sim uArch: cycles simulated: 745200  inst.: 19842830 (ipc=58.9) sim_rate=9048 (inst/sec) elapsed = 0:0:36:33 / Sun Jun  5 02:34:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16520,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16521,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16614,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(16615,728700)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16638,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16639,728700)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16850,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(16851,728700)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16864,728700), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16865,728700)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16922,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(16923,728700)
GPGPU-Sim uArch: cycles simulated: 745700  inst.: 19886990 (ipc=59.8) sim_rate=9064 (inst/sec) elapsed = 0:0:36:34 / Sun Jun  5 02:34:27 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(122,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17272,728700), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17273,728700)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17370,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(17371,728700)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17458,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(17459,728700)
GPGPU-Sim uArch: cycles simulated: 746200  inst.: 19917348 (ipc=59.8) sim_rate=9073 (inst/sec) elapsed = 0:0:36:35 / Sun Jun  5 02:34:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17546,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17547,728700)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17551,728700), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17552,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17696,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(17697,728700)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17722,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17723,728700)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17728,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(17729,728700)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17764,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17765,728700)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17824,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17825,728700)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17902,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(17903,728700)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17953,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(17954,728700)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17961,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17962,728700)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17986,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17987,728700)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17996,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17997,728700)
GPGPU-Sim uArch: cycles simulated: 746700  inst.: 19984509 (ipc=61.9) sim_rate=9096 (inst/sec) elapsed = 0:0:36:37 / Sun Jun  5 02:34:30 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(133,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18010,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(18011,728700)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18089,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(18090,728700)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18222,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(18223,728700)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18275,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18276,728700)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18290,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18291,728700)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18360,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18361,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18414,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(18415,728700)
GPGPU-Sim uArch: cycles simulated: 747200  inst.: 20059293 (ipc=64.3) sim_rate=9126 (inst/sec) elapsed = 0:0:36:38 / Sun Jun  5 02:34:31 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18532,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(18533,728700)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18639,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18640,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18668,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18669,728700)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18736,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18737,728700)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18737,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18738,728700)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(142,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18869,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(18870,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18884,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18885,728700)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18913,728700), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18914,728700)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18971,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(18972,728700)
GPGPU-Sim uArch: cycles simulated: 747700  inst.: 20118663 (ipc=65.7) sim_rate=9144 (inst/sec) elapsed = 0:0:36:40 / Sun Jun  5 02:34:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19068,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(19069,728700)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19109,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(19110,728700)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19158,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(19159,728700)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19172,728700), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(19173,728700)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19244,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19245,728700)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19302,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19303,728700)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19441,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(19442,728700)
GPGPU-Sim uArch: cycles simulated: 748200  inst.: 20178374 (ipc=67.1) sim_rate=9163 (inst/sec) elapsed = 0:0:36:42 / Sun Jun  5 02:34:35 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(121,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19543,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(19544,728700)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (19552,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(19553,728700)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19561,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19562,728700)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19568,728700), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(19569,728700)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19585,728700), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(19586,728700)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (19613,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(19614,728700)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19694,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(19695,728700)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19835,728700), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(19836,728700)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19882,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(19883,728700)
GPGPU-Sim uArch: cycles simulated: 748700  inst.: 20250944 (ipc=69.0) sim_rate=9192 (inst/sec) elapsed = 0:0:36:43 / Sun Jun  5 02:34:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20013,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(20014,728700)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20048,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20049,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20265,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20266,728700)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(168,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 749200  inst.: 20289264 (ipc=69.2) sim_rate=9201 (inst/sec) elapsed = 0:0:36:45 / Sun Jun  5 02:34:38 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20555,728700), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20556,728700)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20583,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(20584,728700)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20609,728700), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(20610,728700)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20677,728700), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20678,728700)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20704,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(20705,728700)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20741,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20742,728700)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20777,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20778,728700)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20789,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20790,728700)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20799,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(20800,728700)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20961,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20962,728700)
GPGPU-Sim uArch: cycles simulated: 749700  inst.: 20347533 (ipc=70.3) sim_rate=9223 (inst/sec) elapsed = 0:0:36:46 / Sun Jun  5 02:34:39 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (21058,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(21059,728700)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21062,728700), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21063,728700)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (21096,728700), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(21097,728700)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21099,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21100,728700)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(178,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21169,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21170,728700)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21404,728700), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21405,728700)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21413,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21414,728700)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21475,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(21476,728700)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21494,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(21495,728700)
GPGPU-Sim uArch: cycles simulated: 750200  inst.: 20412167 (ipc=71.7) sim_rate=9244 (inst/sec) elapsed = 0:0:36:48 / Sun Jun  5 02:34:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21538,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21539,728700)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21574,728700), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21575,728700)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21605,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(21606,728700)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21613,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(21614,728700)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21666,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21667,728700)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21685,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(21686,728700)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21720,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(21721,728700)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(198,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21838,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(21839,728700)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21926,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(21927,728700)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21934,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21935,728700)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21949,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21950,728700)
GPGPU-Sim uArch: cycles simulated: 750700  inst.: 20491886 (ipc=73.7) sim_rate=9276 (inst/sec) elapsed = 0:0:36:49 / Sun Jun  5 02:34:42 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22053,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(22054,728700)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (22066,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(22067,728700)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22105,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22106,728700)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22108,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22109,728700)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22129,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22130,728700)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22161,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(22162,728700)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22182,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22183,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22205,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22206,728700)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22216,728700), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22217,728700)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22309,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22310,728700)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(209,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22336,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22337,728700)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22371,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(22372,728700)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22396,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(22397,728700)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22419,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22420,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22434,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(22435,728700)
GPGPU-Sim uArch: cycles simulated: 751200  inst.: 20603477 (ipc=77.0) sim_rate=9318 (inst/sec) elapsed = 0:0:36:51 / Sun Jun  5 02:34:44 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22531,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22532,728700)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22560,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22561,728700)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22574,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(22575,728700)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22605,728700), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(22606,728700)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22619,728700), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22620,728700)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22653,728700), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22654,728700)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22745,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(22746,728700)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22768,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(22769,728700)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22774,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22775,728700)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22791,728700), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(22792,728700)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(224,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22813,728700), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22814,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22875,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(22876,728700)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22894,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22895,728700)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22907,728700), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(22908,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22922,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22923,728700)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22969,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22970,728700)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22970,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(22971,728700)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22981,728700), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22982,728700)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22994,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22995,728700)
GPGPU-Sim uArch: cycles simulated: 751700  inst.: 20711088 (ipc=80.0) sim_rate=9358 (inst/sec) elapsed = 0:0:36:53 / Sun Jun  5 02:34:46 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23036,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23037,728700)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23037,728700), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(23038,728700)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23077,728700), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(23078,728700)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23086,728700), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(23087,728700)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23128,728700), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23129,728700)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(240,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23162,728700), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(23163,728700)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23170,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23171,728700)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23175,728700), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23176,728700)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23184,728700), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(23185,728700)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23202,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23203,728700)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23247,728700), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(23248,728700)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23257,728700), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23258,728700)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23301,728700), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(23302,728700)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23306,728700), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(23307,728700)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23356,728700), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23357,728700)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23379,728700), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(23380,728700)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23416,728700), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(23417,728700)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (23436,728700), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(23437,728700)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(238,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23480,728700), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23481,728700)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23496,728700), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 752200  inst.: 20865408 (ipc=84.9) sim_rate=9424 (inst/sec) elapsed = 0:0:36:54 / Sun Jun  5 02:34:47 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23508,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23510,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23559,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23573,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23583,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23590,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23613,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23630,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23654,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23703,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23711,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23745,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23745,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23762,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23802,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23840,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23895,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23895,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23901,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23914,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23916,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23946,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23966,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23981,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23986,728700), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 752700  inst.: 20909175 (ipc=84.9) sim_rate=9435 (inst/sec) elapsed = 0:0:36:56 / Sun Jun  5 02:34:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24002,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24073,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24083,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (24091,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24097,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24114,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24121,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24160,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24197,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24233,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24234,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24245,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24287,728700), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24297,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24310,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24369,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24372,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24372,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24392,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24440,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (24441,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24441,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24465,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24465,728700), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (24484,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24524,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24571,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24593,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (24603,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24619,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24675,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24687,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24705,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24709,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24712,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (24716,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24883,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24937,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (24949,728700), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 753700  inst.: 20916330 (ipc=81.8) sim_rate=9434 (inst/sec) elapsed = 0:0:36:57 / Sun Jun  5 02:34:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25015,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25086,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25097,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (25126,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25247,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25252,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25292,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (25338,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (25363,728700), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (25391,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25466,728700), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25523,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25551,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25576,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25636,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25659,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25694,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25748,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25826,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25954,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25995,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 754700  inst.: 20918762 (ipc=78.8) sim_rate=9431 (inst/sec) elapsed = 0:0:36:58 / Sun Jun  5 02:34:51 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26031,728700), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26156,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26319,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26406,728700), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 26407
gpu_sim_insn = 2048496
gpu_ipc =      77.5740
gpu_tot_sim_cycle = 755107
gpu_tot_sim_insn = 20918976
gpu_tot_ipc =      27.7033
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1977376
gpu_stall_icnt2sh    = 4786727
gpu_total_sim_rate=9431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 910456
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 83609, Miss = 68405, Miss_rate = 0.818, Pending_hits = 5757, Reservation_fails = 605849
	L1D_cache_core[1]: Access = 84836, Miss = 69252, Miss_rate = 0.816, Pending_hits = 5878, Reservation_fails = 601222
	L1D_cache_core[2]: Access = 86630, Miss = 70491, Miss_rate = 0.814, Pending_hits = 6175, Reservation_fails = 611136
	L1D_cache_core[3]: Access = 84288, Miss = 68537, Miss_rate = 0.813, Pending_hits = 5805, Reservation_fails = 606275
	L1D_cache_core[4]: Access = 85183, Miss = 69011, Miss_rate = 0.810, Pending_hits = 5876, Reservation_fails = 605157
	L1D_cache_core[5]: Access = 83908, Miss = 67669, Miss_rate = 0.806, Pending_hits = 5718, Reservation_fails = 588959
	L1D_cache_core[6]: Access = 84704, Miss = 68114, Miss_rate = 0.804, Pending_hits = 5974, Reservation_fails = 600852
	L1D_cache_core[7]: Access = 85695, Miss = 69702, Miss_rate = 0.813, Pending_hits = 5948, Reservation_fails = 607133
	L1D_cache_core[8]: Access = 86425, Miss = 70114, Miss_rate = 0.811, Pending_hits = 6045, Reservation_fails = 610546
	L1D_cache_core[9]: Access = 84690, Miss = 68960, Miss_rate = 0.814, Pending_hits = 5850, Reservation_fails = 606870
	L1D_cache_core[10]: Access = 84850, Miss = 68987, Miss_rate = 0.813, Pending_hits = 5894, Reservation_fails = 604986
	L1D_cache_core[11]: Access = 84649, Miss = 69002, Miss_rate = 0.815, Pending_hits = 5925, Reservation_fails = 599620
	L1D_cache_core[12]: Access = 82832, Miss = 67333, Miss_rate = 0.813, Pending_hits = 5750, Reservation_fails = 592926
	L1D_cache_core[13]: Access = 82361, Miss = 67016, Miss_rate = 0.814, Pending_hits = 5739, Reservation_fails = 593694
	L1D_cache_core[14]: Access = 82784, Miss = 67167, Miss_rate = 0.811, Pending_hits = 5744, Reservation_fails = 587469
	L1D_total_cache_accesses = 1267444
	L1D_total_cache_misses = 1029760
	L1D_total_cache_miss_rate = 0.8125
	L1D_total_cache_pending_hits = 88078
	L1D_total_cache_reservation_fails = 9022694
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 100352
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0048
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 617461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6480302
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 99872
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 412299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2542392
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 908983
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2586, 2386, 2414, 2490, 2730, 2428, 2564, 2230, 2478, 2462, 2358, 2360, 2566, 2192, 2454, 2562, 2598, 2516, 2580, 2550, 2314, 2408, 2480, 2144, 2158, 1982, 2562, 2538, 2006, 2378, 2062, 2118, 1740, 1944, 2240, 1906, 2344, 2328, 2318, 2162, 1894, 1650, 1774, 1994, 2008, 1744, 1766, 1544, 
gpgpu_n_tot_thrd_icount = 53454272
gpgpu_n_tot_w_icount = 1670446
gpgpu_n_stall_shd_mem = 9882078
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 617461
gpgpu_n_mem_write_global = 415948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2403889
gpgpu_n_store_insn = 684635
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3211264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9878658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16061142	W0_Idle:984202	W0_Scoreboard:3251642	W1:361386	W2:164014	W3:106404	W4:73336	W5:57458	W6:47224	W7:40064	W8:37408	W9:34262	W10:32464	W11:28484	W12:25334	W13:24104	W14:21240	W15:19238	W16:18014	W17:15544	W18:15484	W19:14906	W20:15172	W21:14626	W22:13886	W23:15224	W24:15622	W25:14624	W26:13636	W27:11156	W28:9010	W29:5360	W30:3276	W31:970	W32:401516
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4939688 {8:617461,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16660064 {40:415656,72:92,136:200,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83974696 {136:617461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3327584 {8:415948,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 552 
maxdqlatency = 0 
maxmflatency = 1187 
averagemflatency = 394 
max_icnt2mem_latency = 938 
max_icnt2sh_latency = 752643 
mrq_lat_table:41719 	3728 	1151 	3509 	4767 	1036 	660 	308 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134265 	717301 	181816 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	89069 	31888 	76171 	325788 	250743 	256429 	3411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36219 	291495 	271920 	17777 	65 	0 	0 	2 	8 	31 	595 	8183 	18811 	44628 	102324 	175501 	65865 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	1410 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        35        23        20        27        30        32        32        35        50        20        28        37        33        36        36 
dram[1]:        48        31        24        24        26        36        26        21        23        23        20        23        35        33        43        32 
dram[2]:        28        27        34        32        25        32        33        32        30        39        22        26        32        42        48        47 
dram[3]:        24        34        31        26        37        29        30        27        28        22        22        22        27        41        34        37 
dram[4]:        34        32        33        32        34        36        32        32        32        32        28        23        34        31        38        37 
dram[5]:        27        31        30        30        26        25        29        32        27        29        26        31        33        31        32        32 
maximum service time to same row:
dram[0]:     52989     78503     60931     47653     63318     57550     58538     43790     60834     72344     64467     82963     88913     91610     84545     93697 
dram[1]:     65015     73138     63155     60007    109971    136195     50193     62222     63306    104406     85925     86087    122204    113046     79786     93032 
dram[2]:     57290     72079     84336     52124     69319     62027     59343     60636     60791     70719     62371     99611     59925     58175    144889    147451 
dram[3]:     51432    112169    118531    102207     55027     61785     64701     46043     43118     58658     55556     67272     74188     88669     63407     77023 
dram[4]:     55907     85775     65909     98602     82107     58678     48232     73845     76252     53753     41981     75544    106066     77277     89984     85370 
dram[5]:     54375     64090    109452     95347     80145     61232     83540     54538     57913     73772     55797     75027    114667    114812    141512    128263 
average row accesses per activate:
dram[0]:  3.263158  3.298077  3.438202  3.590909  4.006849  3.916667  3.497488  3.724868  4.760274  4.011173  3.290503  2.915000  5.011628  4.744444  9.395349  7.641510 
dram[1]:  3.529126  3.820809  3.525424  3.650887  3.514620  3.473373  3.689119  3.097872  3.310044  3.195555  3.442105  3.114130  4.271028  4.346535  7.258621  7.745454 
dram[2]:  3.301020  3.119816  4.496296  3.712500  3.568627  4.025974  4.322785  4.860140  3.438679  3.782383  2.941964  2.758475  4.895833  4.096491  9.581395 10.358974 
dram[3]:  3.422680  3.082927  4.129251  3.727811  4.064286  4.340425  4.360759  4.176471  3.252101  3.454976  2.967136  3.109005  4.000000  4.587629  6.257576  6.119403 
dram[4]:  4.263514  3.595238  3.601191  3.696774  4.188406  4.424242  3.548387  3.847561  4.439759  4.160920  3.502890  3.827815  3.846154  4.442105 11.514286  8.951220 
dram[5]:  3.646067  3.450777  3.130208  3.142857  3.668675  3.596491  4.066265  3.895604  3.325581  3.089069  3.295082  3.093264  4.455446  4.556701  7.627451  8.488889 
average row locality = 56894/14844 = 3.832794
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       457       492       453       465       459       447       541       540       528       527       484       482       409       404       404       404 
dram[1]:       507       480       454       446       469       461       555       569       561       538       506       469       431       414       420       424 
dram[2]:       476       491       452       445       431       480       529       533       543       546       531       523       446       436       411       402 
dram[3]:       486       453       455       465       440       472       541       548       564       544       512       513       426       423       411       408 
dram[4]:       456       452       449       428       459       452       516       490       552       543       489       468       414       397       402       367 
dram[5]:       469       477       459       445       470       471       527       532       544       561       490       492       427       415       388       380 
total reads: 45417
bank skew: 569/367 = 1.55
chip skew: 7704/7334 = 1.05
number of total write accesses:
dram[0]:       163       194       159       167       126       117       155       164       167       191       105       101        22        23         0         1 
dram[1]:       220       181       170       171       132       126       157       159       197       181       148       104        26        25         1         2 
dram[2]:       171       186       155       149       115       140       154       162       186       184       128       128        24        31         1         2 
dram[3]:       178       179       152       165       129       140       148       162       210       185       120       143        38        22         2         2 
dram[4]:       175       152       156       145       119       132       144       141       185       181       117       110        36        25         1         0 
dram[5]:       180       189       142       149       139       144       148       177       171       202       113       105        23        27         1         2 
total reads: 11477
min_bank_accesses = 0!
chip skew: 2000/1819 = 1.10
average mf latency per bank:
dram[0]:       3363      3082      3705      3650      4005      4150      3492      3327      3162      3072      7425      7616     14875     15084     22247     22130
dram[1]:       2925      3326      3573      3988      4154      4348      3492      3500      3012      3165      6507      7914     14020     15443     21909     22266
dram[2]:       3253      3166      3658      3955      4316      4007      3500      3553      3045      3178      6629      7128     13727     14534     21363     22682
dram[3]:       3269      3323      3717      3735      4131      3995      3555      3580      2880      3074      6912      6855     13730     14976     21924     22644
dram[4]:       4043      3431      4679      3973      5421      4251      4764      3822      3986      3035     40415      8115     18349     15988     28780     24856
dram[5]:       3256      3307      3808      4065      3812      3975      3374      3445      2967      2957      7426      7901     14022     15312     22438     23971
maximum mf latency per bank:
dram[0]:       1026       921       894       814       869       900       902       971       872       890       993       844       957      1052       980      1056
dram[1]:        986      1187       850       941       851      1015      1004       955      1056       974       944       903      1020      1135      1023      1057
dram[2]:        855       910       857      1042       972       870      1010       992       957       997       961       912       878       884       908       949
dram[3]:        934       967       830       971       854       972       988      1054       949       963       913       972       898       940       891       964
dram[4]:       1017       904      1007       874      1023       873      1032       989      1075       921      1161       871      1007      1029      1133      1047
dram[5]:        865       922       930       876       934       921       988      1047       898       959       880       925       950      1068      1052       880

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996734 n_nop=974214 n_act=2406 n_pre=2390 n_req=9351 n_rd=14992 n_write=2732 bw_util=0.03556
n_activity=152037 dram_eff=0.2332
bk0: 914a 987462i bk1: 984a 986855i bk2: 906a 987079i bk3: 930a 988193i bk4: 918a 988790i bk5: 894a 988660i bk6: 1082a 986727i bk7: 1080a 985656i bk8: 1056a 987652i bk9: 1054a 986293i bk10: 968a 988269i bk11: 964a 987113i bk12: 818a 990855i bk13: 808a 990858i bk14: 808a 992535i bk15: 808a 992316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0755106
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996734 n_nop=973123 n_act=2642 n_pre=2626 n_req=9704 n_rd=15408 n_write=2935 bw_util=0.03681
n_activity=161990 dram_eff=0.2265
bk0: 1014a 986847i bk1: 960a 987773i bk2: 908a 987679i bk3: 892a 988015i bk4: 938a 988011i bk5: 922a 988010i bk6: 1110a 986392i bk7: 1138a 985124i bk8: 1122a 985070i bk9: 1076a 985358i bk10: 1012a 987353i bk11: 938a 987751i bk12: 862a 990754i bk13: 828a 991013i bk14: 840a 992508i bk15: 848a 992833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.053873
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996734 n_nop=973642 n_act=2473 n_pre=2457 n_req=9591 n_rd=15350 n_write=2812 bw_util=0.03644
n_activity=154229 dram_eff=0.2355
bk0: 952a 987547i bk1: 982a 986252i bk2: 904a 988445i bk3: 890a 987774i bk4: 862a 989366i bk5: 960a 987928i bk6: 1058a 986188i bk7: 1066a 987064i bk8: 1086a 985744i bk9: 1092a 985874i bk10: 1062a 986523i bk11: 1046a 985801i bk12: 892a 990673i bk13: 872a 990206i bk14: 822a 992723i bk15: 804a 992971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0761407
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996734 n_nop=973444 n_act=2543 n_pre=2527 n_req=9636 n_rd=15322 n_write=2898 bw_util=0.03656
n_activity=157953 dram_eff=0.2307
bk0: 972a 987619i bk1: 906a 986704i bk2: 910a 988583i bk3: 930a 987753i bk4: 880a 988989i bk5: 944a 988535i bk6: 1082a 986870i bk7: 1096a 986662i bk8: 1128a 985045i bk9: 1088a 986019i bk10: 1024a 986948i bk11: 1026a 986171i bk12: 852a 989846i bk13: 846a 990908i bk14: 822a 992454i bk15: 816a 992513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0592515
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996734 n_nop=974965 n_act=2211 n_pre=2195 n_req=9153 n_rd=14668 n_write=2695 bw_util=0.03484
n_activity=148016 dram_eff=0.2346
bk0: 912a 988066i bk1: 904a 988097i bk2: 898a 988423i bk3: 856a 988438i bk4: 918a 989316i bk5: 904a 988538i bk6: 1032a 986141i bk7: 980a 986581i bk8: 1104a 985256i bk9: 1086a 986086i bk10: 978a 987787i bk11: 936a 988145i bk12: 828a 989869i bk13: 794a 990383i bk14: 804a 992968i bk15: 734a 992738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0851662
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996734 n_nop=973701 n_act=2569 n_pre=2553 n_req=9459 n_rd=15094 n_write=2817 bw_util=0.03594
n_activity=156533 dram_eff=0.2288
bk0: 938a 987978i bk1: 954a 986408i bk2: 918a 987134i bk3: 890a 986917i bk4: 940a 988064i bk5: 942a 987422i bk6: 1054a 986520i bk7: 1064a 985817i bk8: 1088a 984620i bk9: 1122a 984318i bk10: 980a 987509i bk11: 984a 987442i bk12: 854a 990940i bk13: 830a 990869i bk14: 776a 992950i bk15: 760a 993312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0623587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82313, Miss = 3735, Miss_rate = 0.045, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[1]: Access = 82644, Miss = 3761, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 429
L2_cache_bank[2]: Access = 82118, Miss = 3903, Miss_rate = 0.048, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[3]: Access = 83381, Miss = 3801, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[4]: Access = 81900, Miss = 3819, Miss_rate = 0.047, Pending_hits = 7, Reservation_fails = 285
L2_cache_bank[5]: Access = 83522, Miss = 3856, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 236
L2_cache_bank[6]: Access = 82575, Miss = 3835, Miss_rate = 0.046, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[7]: Access = 83543, Miss = 3826, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 120568, Miss = 3737, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 686
L2_cache_bank[9]: Access = 83586, Miss = 3597, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[10]: Access = 83253, Miss = 3774, Miss_rate = 0.045, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[11]: Access = 84096, Miss = 3773, Miss_rate = 0.045, Pending_hits = 7, Reservation_fails = 57
L2_total_cache_accesses = 1033499
L2_total_cache_misses = 45417
L2_total_cache_miss_rate = 0.0439
L2_total_cache_pending_hits = 134
L2_total_cache_reservation_fails = 2651
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3503673
icnt_total_pkts_simt_to_mem=1450139
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.2493
	minimum = 6
	maximum = 476
Network latency average = 26.4224
	minimum = 6
	maximum = 443
Slowest packet = 2015776
Flit latency average = 17.9416
	minimum = 6
	maximum = 443
Slowest flit = 4804625
Fragmentation average = 0.0187043
	minimum = 0
	maximum = 299
Injected packet rate average = 0.0824837
	minimum = 0.0669141 (at node 14)
	maximum = 0.0984209 (at node 23)
Accepted packet rate average = 0.0824837
	minimum = 0.0669141 (at node 14)
	maximum = 0.0984209 (at node 23)
Injected flit rate average = 0.236537
	minimum = 0.0724808 (at node 14)
	maximum = 0.456697 (at node 15)
Accepted flit rate average= 0.236537
	minimum = 0.0942174 (at node 18)
	maximum = 0.377476 (at node 0)
Injected packet length average = 2.86768
Accepted packet length average = 2.86768
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.2504 (7 samples)
	minimum = 6 (7 samples)
	maximum = 375.143 (7 samples)
Network latency average = 23.802 (7 samples)
	minimum = 6 (7 samples)
	maximum = 280.429 (7 samples)
Flit latency average = 17.7737 (7 samples)
	minimum = 6 (7 samples)
	maximum = 279.143 (7 samples)
Fragmentation average = 0.0366109 (7 samples)
	minimum = 0 (7 samples)
	maximum = 187.143 (7 samples)
Injected packet rate average = 0.0576231 (7 samples)
	minimum = 0.0449105 (7 samples)
	maximum = 0.106619 (7 samples)
Accepted packet rate average = 0.0576231 (7 samples)
	minimum = 0.0449105 (7 samples)
	maximum = 0.106619 (7 samples)
Injected flit rate average = 0.140645 (7 samples)
	minimum = 0.0608712 (7 samples)
	maximum = 0.274582 (7 samples)
Accepted flit rate average = 0.140645 (7 samples)
	minimum = 0.0778034 (7 samples)
	maximum = 0.238881 (7 samples)
Injected packet size average = 2.44077 (7 samples)
Accepted packet size average = 2.44077 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 58 sec (2218 sec)
gpgpu_simulation_rate = 9431 (inst/sec)
gpgpu_simulation_rate = 340 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403870 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,755107)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,755107)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,755107)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,755107)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,755107)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,755107)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,755107)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(3,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(20,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(36,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (374,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (374,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(375,755107)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(375,755107)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,755107)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(379,755107)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,755107), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,755107)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (388,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(389,755107)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(43,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (439,755107), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(440,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (444,755107), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(445,755107)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (455,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(456,755107)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (457,755107), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(458,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (478,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(479,755107)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (487,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (487,755107), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(488,755107)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(488,755107)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (491,755107), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(492,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (497,755107), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(498,755107)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (498,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(499,755107)
GPGPU-Sim uArch: cycles simulated: 755607  inst.: 21314476 (ipc=791.0) sim_rate=9596 (inst/sec) elapsed = 0:0:37:01 / Sun Jun  5 02:34:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (505,755107), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(506,755107)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (509,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(510,755107)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(56,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (517,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(518,755107)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (522,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(523,755107)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (523,755107), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(524,755107)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (524,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(525,755107)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (527,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (527,755107), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(528,755107)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(529,755107)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (536,755107), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(537,755107)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (541,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (541,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(542,755107)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(542,755107)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (543,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(544,755107)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (549,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(550,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (550,755107), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(551,755107)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (555,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(556,755107)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (560,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(561,755107)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (564,755107), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(565,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (569,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(570,755107)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (589,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(590,755107)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (595,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(596,755107)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (603,755107), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(604,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (610,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(611,755107)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (626,755107), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(627,755107)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (628,755107), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(629,755107)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(45,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (643,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(644,755107)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (649,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(650,755107)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (657,755107), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(658,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (662,755107), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(663,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (664,755107), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(665,755107)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (687,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(688,755107)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (694,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(695,755107)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(120,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (743,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(744,755107)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (747,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (747,755107), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(748,755107)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(748,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (751,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(752,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (754,755107), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(755,755107)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (760,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(761,755107)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (763,755107), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(764,755107)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (764,755107), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(765,755107)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (766,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(767,755107)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (779,755107), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(780,755107)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (826,755107), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(827,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (833,755107), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(834,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (841,755107), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(842,755107)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (843,755107), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(844,755107)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (845,755107), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(846,755107)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(123,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (859,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(860,755107)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (871,755107), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(872,755107)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (885,755107), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(886,755107)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (889,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (889,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(890,755107)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(890,755107)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (912,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(913,755107)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (921,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(922,755107)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (954,755107), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(955,755107)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(145,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (962,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(963,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (979,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(980,755107)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (984,755107), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(985,755107)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (986,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(987,755107)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (990,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(991,755107)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (992,755107), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(993,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (995,755107), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(996,755107)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (998,755107), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(999,755107)
GPGPU-Sim uArch: cycles simulated: 756107  inst.: 21758126 (ipc=839.1) sim_rate=9778 (inst/sec) elapsed = 0:0:37:05 / Sun Jun  5 02:34:58 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1004,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1005,755107)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1020,755107), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1021,755107)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1051,755107), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1052,755107)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1057,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1058,755107)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(132,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1079,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1080,755107)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1091,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1092,755107)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1125,755107), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1126,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1131,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1132,755107)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1132,755107), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1133,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1138,755107), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1139,755107)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1147,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1148,755107)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1153,755107), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1154,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1166,755107), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1167,755107)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1167,755107), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1168,755107)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(158,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1177,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1178,755107)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1186,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1187,755107)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1204,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1205,755107)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1208,755107), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1209,755107)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1219,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1220,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1226,755107), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1227,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1228,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1229,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1229,755107), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1230,755107)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1230,755107), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1231,755107)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1231,755107), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1232,755107)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1234,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1235,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1246,755107), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1247,755107)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1249,755107), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1250,755107)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1266,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1267,755107)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1275,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1276,755107)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1289,755107), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1290,755107)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(141,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1292,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1293,755107)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1295,755107), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1296,755107)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1297,755107), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1298,755107)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1301,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1302,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1303,755107), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1304,755107)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1318,755107), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1319,755107)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1332,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1333,755107)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1342,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1342,755107), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1343,755107)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1344,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1346,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1347,755107)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1362,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1363,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1369,755107), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1370,755107)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1389,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1390,755107)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1391,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1392,755107)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1392,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1393,755107)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1404,755107), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1405,755107)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(149,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1417,755107), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1418,755107)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1431,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1432,755107)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1435,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1436,755107)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1437,755107), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1438,755107)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1443,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1444,755107)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1449,755107), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1450,755107)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1462,755107), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1463,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1466,755107), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1467,755107)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1470,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1471,755107)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1490,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1491,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1499,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1500,755107)
GPGPU-Sim uArch: cycles simulated: 756607  inst.: 22185663 (ipc=844.5) sim_rate=9957 (inst/sec) elapsed = 0:0:37:08 / Sun Jun  5 02:35:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1504,755107), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1505,755107)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1506,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1507,755107)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1509,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1510,755107)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(188,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1518,755107), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1519,755107)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1522,755107), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1523,755107)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1527,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1528,755107)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1532,755107), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1533,755107)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1539,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1540,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1540,755107), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1541,755107)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1548,755107), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1549,755107)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1556,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1557,755107)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1574,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1575,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1591,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1592,755107)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1602,755107), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1603,755107)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1603,755107), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1604,755107)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1621,755107), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1622,755107)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1625,755107), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1626,755107)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1627,755107), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1628,755107)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1632,755107), 5 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(204,0,0) tid=(49,0,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1633,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1641,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1641,755107), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1642,755107)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1642,755107)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1647,755107), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1648,755107)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1662,755107), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1663,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1664,755107), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1665,755107)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1670,755107), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1671,755107)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1683,755107), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1684,755107)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1698,755107), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1699,755107)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1703,755107), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1704,755107)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1709,755107), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1710,755107)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1735,755107), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1736,755107)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(186,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1751,755107), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1752,755107)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1753,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1773,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1776,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1779,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1783,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1789,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1800,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1814,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1821,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1824,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1836,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1840,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1853,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1853,755107), 4 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(234,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1863,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1864,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1871,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1879,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1879,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1879,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1888,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1906,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1906,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1909,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1911,755107), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1917,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1920,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1923,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1923,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1923,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1924,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1940,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1941,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1942,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1947,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1952,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1955,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1969,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1970,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1971,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1976,755107), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1976,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1977,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1980,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1981,755107), 2 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(235,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1986,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1994,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1996,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1999,755107), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 757107  inst.: 22594297 (ipc=837.7) sim_rate=10127 (inst/sec) elapsed = 0:0:37:11 / Sun Jun  5 02:35:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2005,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2006,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2024,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2049,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2055,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2059,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2076,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2080,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2086,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2087,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2089,755107), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2092,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2092,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2092,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2097,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2099,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2100,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2105,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2164,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2168,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2170,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2175,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2175,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2175,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2180,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2184,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2184,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2188,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2189,755107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2192,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2195,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2198,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2198,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2200,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2211,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2287,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2311,755107), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2469,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 757607  inst.: 22688944 (ipc=708.0) sim_rate=10165 (inst/sec) elapsed = 0:0:37:12 / Sun Jun  5 02:35:05 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2727,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2933,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2948,755107), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2949
gpu_sim_insn = 1770132
gpu_ipc =     600.2482
gpu_tot_sim_cycle = 758056
gpu_tot_sim_insn = 22689108
gpu_tot_ipc =      29.9306
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1977376
gpu_stall_icnt2sh    = 4786727
gpu_total_sim_rate=10165

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 941566
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 83745, Miss = 68439, Miss_rate = 0.817, Pending_hits = 5819, Reservation_fails = 605849
	L1D_cache_core[1]: Access = 84980, Miss = 69291, Miss_rate = 0.815, Pending_hits = 5934, Reservation_fails = 601222
	L1D_cache_core[2]: Access = 86798, Miss = 70537, Miss_rate = 0.813, Pending_hits = 6237, Reservation_fails = 611136
	L1D_cache_core[3]: Access = 84432, Miss = 68573, Miss_rate = 0.812, Pending_hits = 5865, Reservation_fails = 606275
	L1D_cache_core[4]: Access = 85347, Miss = 69055, Miss_rate = 0.809, Pending_hits = 5934, Reservation_fails = 605157
	L1D_cache_core[5]: Access = 84052, Miss = 67707, Miss_rate = 0.806, Pending_hits = 5771, Reservation_fails = 588959
	L1D_cache_core[6]: Access = 84856, Miss = 68154, Miss_rate = 0.803, Pending_hits = 6031, Reservation_fails = 600852
	L1D_cache_core[7]: Access = 85831, Miss = 69736, Miss_rate = 0.812, Pending_hits = 5997, Reservation_fails = 607133
	L1D_cache_core[8]: Access = 86577, Miss = 70155, Miss_rate = 0.810, Pending_hits = 6108, Reservation_fails = 610546
	L1D_cache_core[9]: Access = 84826, Miss = 68994, Miss_rate = 0.813, Pending_hits = 5911, Reservation_fails = 606870
	L1D_cache_core[10]: Access = 84998, Miss = 69027, Miss_rate = 0.812, Pending_hits = 5949, Reservation_fails = 604986
	L1D_cache_core[11]: Access = 84785, Miss = 69036, Miss_rate = 0.814, Pending_hits = 5986, Reservation_fails = 599620
	L1D_cache_core[12]: Access = 82976, Miss = 67371, Miss_rate = 0.812, Pending_hits = 5804, Reservation_fails = 592926
	L1D_cache_core[13]: Access = 82541, Miss = 67065, Miss_rate = 0.813, Pending_hits = 5792, Reservation_fails = 593694
	L1D_cache_core[14]: Access = 82928, Miss = 67203, Miss_rate = 0.810, Pending_hits = 5801, Reservation_fails = 587469
	L1D_total_cache_accesses = 1269672
	L1D_total_cache_misses = 1030343
	L1D_total_cache_miss_rate = 0.8115
	L1D_total_cache_pending_hits = 88939
	L1D_total_cache_reservation_fails = 9022694
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6480302
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 412311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2542392
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 940093
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2670, 2470, 2498, 2574, 2814, 2512, 2648, 2314, 2562, 2546, 2442, 2444, 2650, 2276, 2538, 2646, 2682, 2600, 2664, 2634, 2398, 2492, 2564, 2228, 2242, 2066, 2646, 2622, 2090, 2462, 2146, 2202, 1824, 2028, 2324, 1990, 2428, 2412, 2402, 2246, 1950, 1706, 1830, 2050, 2064, 1800, 1822, 1600, 
gpgpu_n_tot_thrd_icount = 55311552
gpgpu_n_tot_w_icount = 1728486
gpgpu_n_stall_shd_mem = 9882078
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618032
gpgpu_n_mem_write_global = 415972
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2469581
gpgpu_n_store_insn = 684659
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9878658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16064360	W0_Idle:987677	W0_Scoreboard:3257347	W1:362082	W2:164014	W3:106404	W4:73336	W5:57458	W6:47224	W7:40064	W8:37408	W9:34262	W10:32464	W11:28484	W12:25334	W13:24104	W14:21240	W15:19238	W16:18014	W17:15544	W18:15484	W19:14906	W20:15172	W21:14626	W22:13886	W23:15224	W24:15622	W25:14624	W26:13636	W27:11156	W28:9010	W29:5360	W30:3276	W31:970	W32:458860
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4944256 {8:618032,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16661024 {40:415680,72:92,136:200,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84052352 {136:618032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3327776 {8:415972,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 552 
maxdqlatency = 0 
maxmflatency = 1187 
averagemflatency = 393 
max_icnt2mem_latency = 938 
max_icnt2sh_latency = 756557 
mrq_lat_table:41762 	3728 	1151 	3509 	4767 	1036 	660 	308 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134819 	717342 	181816 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	89664 	31888 	76171 	325788 	250743 	256429 	3411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36756 	291529 	271920 	17777 	65 	0 	0 	2 	8 	31 	595 	8183 	18811 	44628 	102324 	175501 	65889 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	1410 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        35        23        20        27        30        32        32        35        50        20        28        37        33        36        36 
dram[1]:        48        31        24        24        26        36        26        21        23        23        20        23        35        33        43        32 
dram[2]:        28        27        34        32        25        32        33        32        30        39        22        26        32        42        48        47 
dram[3]:        24        34        31        26        37        29        30        27        28        22        22        22        27        41        34        37 
dram[4]:        34        32        33        32        34        36        32        32        32        32        28        23        34        31        38        37 
dram[5]:        27        31        30        30        26        25        29        32        27        29        26        31        33        31        32        32 
maximum service time to same row:
dram[0]:     52989     78503     60931     47653     63318     57550     58538     43790     60834     72344     64467     82963     88913     91610     84545     93697 
dram[1]:     65015     73138     63155     60007    109971    136195     50193     62222     63306    104406     85925     86087    122204    113046     79786     93032 
dram[2]:     57290     72079     84336     52124     69319     62027     59343     60636     60791     70719     62371     99611     59925     58175    144889    147451 
dram[3]:     51432    112169    118531    102207     55027     61785     64701     46043     43118     58658     55556     67272     74188     88669     63407     77023 
dram[4]:     55907     85775     65909     98602     82107     58678     48232     73845     76252     53753     41981     75544    106066     77277     89984     85370 
dram[5]:     54375     64090    109452     95347     80145     61232     83540     54538     57913     73772     55797     75027    114667    114812    141512    128263 
average row accesses per activate:
dram[0]:  3.263158  3.298077  3.438202  3.590909  4.006849  3.916667  3.497488  3.724868  4.760274  4.011173  3.318436  2.920398  5.011628  4.744444  9.395349  7.641510 
dram[1]:  3.529126  3.820809  3.525424  3.650887  3.514620  3.473373  3.689119  3.097872  3.310044  3.195555  3.429319  3.125000  4.271028  4.346535  7.258621  7.745454 
dram[2]:  3.301020  3.110092  4.496296  3.712500  3.568627  4.025974  4.322785  4.833333  3.438679  3.782383  2.946667  2.763713  4.895833  4.096491  9.581395 10.125000 
dram[3]:  3.422680  3.082927  4.129251  3.711765  4.064286  4.340425  4.360759  4.176471  3.252101  3.454976  2.962617  3.132701  4.000000  4.587629  6.257576  6.119403 
dram[4]:  4.263514  3.595238  3.601191  3.696774  4.188406  4.424242  3.548387  3.847561  4.419162  4.160920  3.514451  3.847682  3.822034  4.442105 11.222222  8.951220 
dram[5]:  3.646067  3.450777  3.130208  3.142857  3.668675  3.596491  4.066265  3.895604  3.325581  3.089069  3.293478  3.082474  4.455446  4.556701  7.627451  8.488889 
average row locality = 56937/14858 = 3.832077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       457       492       453       465       459       447       541       540       528       527       489       486       409       404       404       404 
dram[1]:       507       480       454       446       469       461       555       569       561       538       507       471       431       414       420       424 
dram[2]:       476       492       452       445       431       480       529       533       543       546       535       527       446       436       411       403 
dram[3]:       486       453       455       465       440       472       541       548       564       544       514       518       426       423       411       408 
dram[4]:       456       452       449       428       459       452       516       490       553       543       491       471       415       397       403       367 
dram[5]:       469       477       459       445       470       471       527       532       544       561       493       493       427       415       388       380 
total reads: 45458
bank skew: 569/367 = 1.55
chip skew: 7707/7342 = 1.05
number of total write accesses:
dram[0]:       163       194       159       167       126       117       155       164       167       191       105       101        22        23         0         1 
dram[1]:       220       181       170       171       132       126       157       159       197       181       148       104        26        25         1         2 
dram[2]:       171       186       155       149       115       140       154       163       186       184       128       128        24        31         1         2 
dram[3]:       178       179       152       166       129       140       148       162       210       185       120       143        38        22         2         2 
dram[4]:       175       152       156       145       119       132       144       141       185       181       117       110        36        25         1         0 
dram[5]:       180       189       142       149       139       144       148       177       171       202       113       105        23        27         1         2 
total reads: 11479
min_bank_accesses = 0!
chip skew: 2000/1819 = 1.10
average mf latency per bank:
dram[0]:       3363      3082      3705      3650      4005      4150      3492      3327      3162      3072      7369      7571     14883     15092     22248     22130
dram[1]:       2925      3326      3573      3988      4154      4348      3492      3500      3012      3165      6502      7893     14028     15451     21910     22267
dram[2]:       3253      3162      3658      3955      4316      4007      3500      3548      3045      3178      6594      7090     13734     14541     21364     22627
dram[3]:       3269      3324      3717      3729      4131      3995      3555      3580      2880      3074      6895      6810     13737     14984     21926     22645
dram[4]:       4043      3431      4679      3973      5421      4251      4764      3822      3981      3035     40288      8080     18316     15995     28711     24857
dram[5]:       3256      3307      3808      4065      3812      3975      3374      3445      2967      2957      7396      7894     14029     15319     22439     23971
maximum mf latency per bank:
dram[0]:       1026       921       894       814       869       900       902       971       872       890       993       844       957      1052       980      1056
dram[1]:        986      1187       850       941       851      1015      1004       955      1056       974       944       903      1020      1135      1023      1057
dram[2]:        855       910       857      1042       972       870      1010       992       957       997       961       912       878       884       908       949
dram[3]:        934       967       830       971       854       972       988      1054       949       963       913       972       898       940       891       964
dram[4]:       1017       904      1007       874      1023       873      1032       989      1075       921      1161       871      1007      1029      1133      1047
dram[5]:        865       922       930       876       934       921       988      1047       898       959       880       925       950      1068      1052       880

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000626 n_nop=978086 n_act=2407 n_pre=2391 n_req=9360 n_rd=15010 n_write=2732 bw_util=0.03546
n_activity=152198 dram_eff=0.2331
bk0: 914a 991354i bk1: 984a 990747i bk2: 906a 990971i bk3: 930a 992085i bk4: 918a 992682i bk5: 894a 992552i bk6: 1082a 990619i bk7: 1080a 989548i bk8: 1056a 991545i bk9: 1054a 990186i bk10: 978a 992142i bk11: 972a 990965i bk12: 818a 994746i bk13: 808a 994749i bk14: 808a 996426i bk15: 808a 996207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0752169
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000626 n_nop=977007 n_act=2643 n_pre=2627 n_req=9707 n_rd=15414 n_write=2935 bw_util=0.03668
n_activity=162057 dram_eff=0.2265
bk0: 1014a 990739i bk1: 960a 991665i bk2: 908a 991571i bk3: 892a 991907i bk4: 938a 991903i bk5: 922a 991902i bk6: 1110a 990284i bk7: 1138a 989016i bk8: 1122a 988962i bk9: 1076a 989250i bk10: 1014a 991215i bk11: 942a 991634i bk12: 862a 994646i bk13: 828a 994905i bk14: 840a 996400i bk15: 848a 996725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0536634
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000626 n_nop=977502 n_act=2478 n_pre=2462 n_req=9602 n_rd=15370 n_write=2814 bw_util=0.03635
n_activity=154508 dram_eff=0.2354
bk0: 952a 991438i bk1: 984a 990116i bk2: 904a 992336i bk3: 890a 991667i bk4: 862a 993259i bk5: 960a 991821i bk6: 1058a 990081i bk7: 1066a 990914i bk8: 1086a 989635i bk9: 1092a 989767i bk10: 1070a 990373i bk11: 1054a 989640i bk12: 892a 994562i bk13: 872a 994097i bk14: 822a 996614i bk15: 806a 996835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0758445
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000626 n_nop=977316 n_act=2545 n_pre=2529 n_req=9644 n_rd=15336 n_write=2900 bw_util=0.03645
n_activity=158084 dram_eff=0.2307
bk0: 972a 991512i bk1: 906a 990597i bk2: 910a 992476i bk3: 930a 991622i bk4: 880a 992880i bk5: 944a 992426i bk6: 1082a 990761i bk7: 1096a 990553i bk8: 1128a 988937i bk9: 1088a 989911i bk10: 1028a 990807i bk11: 1036a 990039i bk12: 852a 993737i bk13: 846a 994800i bk14: 822a 996347i bk15: 816a 996406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0590211
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000626 n_nop=978835 n_act=2214 n_pre=2198 n_req=9161 n_rd=14684 n_write=2695 bw_util=0.03474
n_activity=148233 dram_eff=0.2345
bk0: 912a 991958i bk1: 904a 991989i bk2: 898a 992316i bk3: 856a 992331i bk4: 918a 993209i bk5: 904a 992431i bk6: 1032a 990034i bk7: 980a 990474i bk8: 1106a 989120i bk9: 1086a 989977i bk10: 982a 991670i bk11: 942a 992019i bk12: 830a 993732i bk13: 794a 994273i bk14: 806a 996830i bk15: 734a 996627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0848349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000626 n_nop=977581 n_act=2571 n_pre=2555 n_req=9463 n_rd=15102 n_write=2817 bw_util=0.03582
n_activity=156652 dram_eff=0.2288
bk0: 938a 991870i bk1: 954a 990300i bk2: 918a 991026i bk3: 890a 990809i bk4: 940a 991956i bk5: 942a 991314i bk6: 1054a 990412i bk7: 1064a 989709i bk8: 1088a 988512i bk9: 1122a 988210i bk10: 986a 991366i bk11: 986a 991306i bk12: 854a 994831i bk13: 830a 994760i bk14: 776a 996842i bk15: 760a 997204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0621161

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82363, Miss = 3740, Miss_rate = 0.045, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[1]: Access = 82692, Miss = 3765, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 429
L2_cache_bank[2]: Access = 82165, Miss = 3904, Miss_rate = 0.048, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[3]: Access = 83429, Miss = 3803, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[4]: Access = 81948, Miss = 3823, Miss_rate = 0.047, Pending_hits = 7, Reservation_fails = 285
L2_cache_bank[5]: Access = 83570, Miss = 3862, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 236
L2_cache_bank[6]: Access = 82623, Miss = 3837, Miss_rate = 0.046, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[7]: Access = 83597, Miss = 3831, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 120621, Miss = 3742, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 686
L2_cache_bank[9]: Access = 83635, Miss = 3600, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[10]: Access = 83305, Miss = 3777, Miss_rate = 0.045, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[11]: Access = 84146, Miss = 3774, Miss_rate = 0.045, Pending_hits = 7, Reservation_fails = 57
L2_total_cache_accesses = 1034094
L2_total_cache_misses = 45458
L2_total_cache_miss_rate = 0.0440
L2_total_cache_pending_hits = 134
L2_total_cache_reservation_fails = 2651
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 578525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409905
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3506552
icnt_total_pkts_simt_to_mem=1450758
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.28992
	minimum = 6
	maximum = 20
Network latency average = 8.18739
	minimum = 6
	maximum = 18
Slowest packet = 2067152
Flit latency average = 6.36021
	minimum = 6
	maximum = 14
Slowest flit = 4956077
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0149454
	minimum = 0.0115293 (at node 0)
	maximum = 0.0183113 (at node 22)
Accepted packet rate average = 0.0149454
	minimum = 0.0115293 (at node 0)
	maximum = 0.0183113 (at node 22)
Injected flit rate average = 0.043932
	minimum = 0.0115293 (at node 0)
	maximum = 0.0871482 (at node 23)
Accepted flit rate average= 0.043932
	minimum = 0.0162767 (at node 20)
	maximum = 0.0810444 (at node 13)
Injected packet length average = 2.9395
Accepted packet length average = 2.9395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.6303 (8 samples)
	minimum = 6 (8 samples)
	maximum = 330.75 (8 samples)
Network latency average = 21.8502 (8 samples)
	minimum = 6 (8 samples)
	maximum = 247.625 (8 samples)
Flit latency average = 16.347 (8 samples)
	minimum = 6 (8 samples)
	maximum = 246 (8 samples)
Fragmentation average = 0.0320346 (8 samples)
	minimum = 0 (8 samples)
	maximum = 163.75 (8 samples)
Injected packet rate average = 0.0522884 (8 samples)
	minimum = 0.0407378 (8 samples)
	maximum = 0.0955801 (8 samples)
Accepted packet rate average = 0.0522884 (8 samples)
	minimum = 0.0407378 (8 samples)
	maximum = 0.0955801 (8 samples)
Injected flit rate average = 0.128556 (8 samples)
	minimum = 0.0547035 (8 samples)
	maximum = 0.251153 (8 samples)
Accepted flit rate average = 0.128556 (8 samples)
	minimum = 0.0701125 (8 samples)
	maximum = 0.219151 (8 samples)
Injected packet size average = 2.45858 (8 samples)
Accepted packet size average = 2.45858 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 12 sec (2232 sec)
gpgpu_simulation_rate = 10165 (inst/sec)
gpgpu_simulation_rate = 339 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 2231666.750000 (ms)
Result stored in result.txt
