{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.27523",
   "Default View_TopLeft":"1417,-762",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port pcie_7x_mgt -pg 1 -lvl 0 -x -90 -y -440 -defaultsOSRD -left
preplace port CLK_IN_D -pg 1 -lvl 0 -x -90 -y -370 -defaultsOSRD
preplace port port-id_refclk -pg 1 -lvl 0 -x -90 -y -40 -defaultsOSRD
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x -90 -y -130 -defaultsOSRD
preplace inst axi_pcie3_0 -pg 1 -lvl 2 -x 630 -y -110 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1300 -y -860 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 70 -y -370 -defaultsOSRD
preplace inst axi_bram_ctrl_vec_0 -pg 1 -lvl 4 -x 2680 -y -1700 -defaultsOSRD
preplace inst blk_mem_gen_vec_0 -pg 1 -lvl 4 -x 2680 -y -530 -defaultsOSRD
preplace inst inPlaceNTT_DIF_preco_0 -pg 1 -lvl 3 -x 1300 -y 520 -defaultsOSRD
preplace inst axi_bram_ctrl_vec_1 -pg 1 -lvl 4 -x 2680 -y -1560 -defaultsOSRD
preplace inst blk_mem_gen_vec_1 -pg 1 -lvl 4 -x 2680 -y -290 -defaultsOSRD
preplace inst axi_bram_ctrl_vec_2 -pg 1 -lvl 4 -x 2680 -y -1420 -defaultsOSRD
preplace inst blk_mem_gen_vec_2 -pg 1 -lvl 4 -x 2680 -y -50 -defaultsOSRD
preplace inst axi_bram_ctrl_vec_3 -pg 1 -lvl 4 -x 2680 -y -1280 -defaultsOSRD -resize 237 112
preplace inst blk_mem_gen_vec_3 -pg 1 -lvl 4 -x 2680 -y 190 -defaultsOSRD
preplace inst axi_bram_ctrl_vec_4 -pg 1 -lvl 4 -x 2680 -y -1140 -defaultsOSRD
preplace inst blk_mem_gen_vec_4 -pg 1 -lvl 4 -x 2680 -y 430 -defaultsOSRD -resize 161 215
preplace inst axi_bram_ctrl_vec_5 -pg 1 -lvl 4 -x 2680 -y -1000 -defaultsOSRD
preplace inst blk_mem_gen_vec_5 -pg 1 -lvl 4 -x 2680 -y 670 -defaultsOSRD
preplace inst axi_bram_ctrl_vec_6 -pg 1 -lvl 4 -x 2680 -y -860 -defaultsOSRD
preplace inst blk_mem_gen_vec_6 -pg 1 -lvl 4 -x 2680 -y 910 -defaultsOSRD
preplace inst axi_bram_ctrl_vec_7 -pg 1 -lvl 4 -x 2680 -y -720 -defaultsOSRD
preplace inst blk_mem_gen_vec_7 -pg 1 -lvl 4 -x 2680 -y 1160 -defaultsOSRD
preplace inst blk_mem_gen_twiddle_0 -pg 1 -lvl 5 -x 3510 -y -740 -defaultsOSRD
preplace inst blk_mem_gen_twiddle_1 -pg 1 -lvl 5 -x 3510 -y -1380 -defaultsOSRD
preplace inst blk_mem_gen_twiddle_2 -pg 1 -lvl 5 -x 3510 -y -1060 -defaultsOSRD
preplace inst blk_mem_gen_twiddle_3 -pg 1 -lvl 5 -x 3510 -y -420 -defaultsOSRD
preplace inst blk_mem_gen_twiddle_h_1 -pg 1 -lvl 5 -x 3510 -y -70 -defaultsOSRD
preplace inst blk_mem_gen_twiddle_h_2 -pg 1 -lvl 5 -x 3510 -y 260 -defaultsOSRD
preplace inst blk_mem_gen_twiddle_h_3 -pg 1 -lvl 5 -x 3510 -y 590 -defaultsOSRD
preplace inst blk_mem_gen_twiddle_h_4 -pg 1 -lvl 5 -x 3510 -y 910 -defaultsOSRD
preplace inst axi_lit_0 -pg 1 -lvl 2 -x 630 -y 470 -defaultsOSRD
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 190 -370n
preplace netloc refclk_1 1 0 2 NJ -40 190
preplace netloc sys_rst_n_1 1 0 2 NJ -130 N
preplace netloc axi_pcie3_0_axi_aresetn 1 1 3 410 180 870 -1190 2400
preplace netloc blk_mem_gen_vec_0_doutb 1 2 2 1070 -490 2400J
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_0_adr 1 3 1 2170J -540n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_0_d 1 3 1 2190J -500n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_0_we 1 1 3 400 -510 N -510 1750J
preplace netloc Net 1 3 2 2470 -2190 2870
preplace netloc blk_mem_gen_vec_1_doutb 1 2 2 1080 -480 2390J
preplace netloc Net1 1 3 2 2460 -2170 2880
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_1_adr 1 3 1 2230 -300n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_1_d 1 3 1 2380 -270n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_1_we 1 3 1 2360 -250n
preplace netloc axi_bram_ctrl_vec_2_bram_addr_a 1 3 2 2450 -2160 2890
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_2_d 1 3 1 2350 -190n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_2_adr 1 3 1 2360 -210n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_2_we 1 3 1 2340 -170n
preplace netloc blk_mem_gen_vec_2_doutb 1 2 2 1090 -470 2370J
preplace netloc Net2 1 3 2 2420 -2260 2920
preplace netloc blk_mem_gen_vec_3_doutb 1 2 2 1040 -500 1630J
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_3_adr 1 3 1 2330 -130n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_3_d 1 3 1 2320 -110n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_3_we 1 3 1 2290 -90n
preplace netloc axi_bram_ctrl_vec_4_bram_clk_a 1 3 2 2430 -2150 2910
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_4_adr 1 3 1 2260J -50n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_4_d 1 3 1 2250J -30n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_4_we 1 3 1 2210J -10n
preplace netloc blk_mem_gen_vec_4_doutb 1 2 2 1050 -460 1570J
preplace netloc Net3 1 3 2 2410 -2210 2930
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_5_adr 1 3 1 2190J 30n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_5_d 1 3 1 2170J 50n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_5_we 1 2 2 1060 -450 2310J
preplace netloc Net4 1 3 2 2500 1310 2840
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_6_adr 1 3 1 2140 110n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_6_d 1 3 1 2110J 130n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_6_we 1 3 1 2060J 150n
preplace netloc blk_mem_gen_vec_6_doutb 1 2 2 1000 1490 1550J
preplace netloc axi_bram_ctrl_vec_7_bram_clk_a 1 3 2 2510 1320 2830
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_7_adr 1 3 1 2050J 190n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_7_d 1 3 1 2000J 210n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_0_7_we 1 3 1 1980J 230n
preplace netloc blk_mem_gen_vec_7_doutb 1 2 2 1010 1500 1580J
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_0_adra 1 3 2 1760 -2020 3220
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_0_da 1 3 2 1780 -2000 3170
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_0_wea 1 3 2 1920 -1980 3120
preplace netloc blk_mem_gen_twiddle_0_douta 1 2 3 980 -2310 N -2310 3370
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_0_adrb 1 3 2 1830 -2010 3140
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_0_db 1 3 2 1940 -1990 3080
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_0_web 1 3 2 1970 -1970 3040
preplace netloc blk_mem_gen_twiddle_0_doutb 1 2 3 1030 -2180 NJ -2180 3300
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_1_adra 1 3 2 2020 -1950 3330
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_1_da 1 3 2 1550 -1870 3210
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_1_wea 1 3 2 2100 -1920 3250
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_1_adrb 1 3 2 2080 -1940 3280
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_1_db 1 3 2 2120 -1930 3230
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_1_web 1 3 2 2160 -1910 3180
preplace netloc blk_mem_gen_twiddle_1_douta 1 2 3 1020 -2200 N -2200 3390
preplace netloc blk_mem_gen_twiddle_1_doutb 1 2 3 960 -2300 N -2300 3400
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_2_adra 1 3 2 2180 -1900 3150
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_2_da 1 3 2 2200 -1880 3110
preplace netloc blk_mem_gen_twiddle_2_douta 1 2 3 970 -2290 N -2290 3380
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_2_wea 1 3 2 2240 -1860 3050
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_2_adrb 1 3 2 2220 -1890 3060
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_2_db 1 3 2 2280 -1840 3010
preplace netloc blk_mem_gen_twiddle_2_doutb 1 2 3 990 -2220 N -2220 3360
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_2_web 1 3 2 2270 -1850 2990
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_3_adra 1 3 2 1920 1410 3040
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_3_da 1 3 2 1900 1430 3060
preplace netloc blk_mem_gen_twiddle_3_douta 1 2 3 910 -2280 N -2280 3350
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_3_wea 1 3 2 1870 1450 3110
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_3_adrb 1 3 2 1890 1420 3080
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_3_db 1 3 2 1850 1440 3150
preplace netloc blk_mem_gen_twiddle_3_doutb 1 2 3 920 -2270 N -2270 3340
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_0_3_web 1 3 2 1830 1460 3180
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_0_adra 1 3 2 1780 1500 3250J
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_0_da 1 3 2 1800 1470 3220J
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_0_wea 1 3 2 1910J 1330 3050
preplace netloc blk_mem_gen_twiddle_h_1_douta 1 2 3 930 -2250 NJ -2250 3310J
preplace netloc blk_mem_gen_twiddle_h_1_doutb 1 2 3 940 -2240 NJ -2240 3290J
preplace netloc axi_pcie3_0_axi_aclk 1 1 4 420 190 860 -1200 2390 -2140 3000
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_0_adrb 1 3 2 1760J 1490 3270
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_0_db 1 3 2 1750J 1480 3280
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_0_web 1 3 2 1880J 1340 3090
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_1_adra 1 3 2 1930J -2130 3200
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_1_da 1 3 2 1960J -2110 3160
preplace netloc blk_mem_gen_twiddle_h_2_douta 1 2 3 950 -2230 NJ -2230 3240
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_1_wea 1 3 2 2010J -2090 3100
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_1_adrb 1 3 2 1990 -2120 3130J
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_1_db 1 3 2 2040 -2100 3070J
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_1_web 1 3 2 2070 -2080 3030J
preplace netloc blk_mem_gen_twiddle_h_2_doutb 1 2 3 880 -2340 NJ -2340 3320J
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_2_adra 1 3 2 1540J -2070 3020
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_2_da 1 3 2 2150J -2050 2980
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_2_wea 1 3 2 1840J -2030 2960
preplace netloc blk_mem_gen_twiddle_h_3_douta 1 2 3 890 -2330 NJ -2330 3260
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_2_adrb 1 3 2 1560J -2060 2970
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_2_db 1 3 2 1860J -2040 2950
preplace netloc blk_mem_gen_twiddle_h_3_doutb 1 2 3 900 -2320 NJ -2320 3190J
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_2_web 1 3 2 2300J -1960 2940
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_3_adra 1 3 2 1860J 1350 3130
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_3_da 1 3 2 1840J 1370 3170
preplace netloc blk_mem_gen_twiddle_h_4_douta 1 2 3 1080 1510 NJ 1510 3390J
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_3_wea 1 3 2 1810J 1390 3230
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_3_adrb 1 3 2 1820J 1360 3200
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_3_db 1 3 2 1790J 1380 3240
preplace netloc blk_mem_gen_twiddle_h_4_doutb 1 2 3 1090 1520 NJ 1520 3400
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_0_3_web 1 3 2 1770J 1400 3380
preplace netloc axi_lit_0_p_rsc_dat 1 2 1 840 440n
preplace netloc axi_lit_0_r_rsc_dat 1 2 1 840 460n
preplace netloc axi_lit_0_ac_sync_run 1 2 1 860 270n
preplace netloc axi_lit_0_ac_sync_complete_rsc_vzout 1 2 1 840 500n
preplace netloc inPlaceNTT_DIF_preco_0_run_rsc_lzin 1 1 3 320 -1310 NJ -1310 1620
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_triosy_0_1_lz 1 1 3 330 -1220 NJ -1220 1610
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_triosy_0_2_lz 1 1 3 340 -1210 NJ -1210 1600
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_triosy_0_3_lz 1 1 3 350 -1180 NJ -1180 1590
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_triosy_0_4_lz 1 1 3 360 -1170 NJ -1170 1580
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_triosy_0_5_lz 1 1 3 370 -1160 NJ -1160 1530
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_triosy_0_6_lz 1 1 3 380 -1150 NJ -1150 1520
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_triosy_0_7_lz 1 1 3 390 -1140 NJ -1140 1510
preplace netloc inPlaceNTT_DIF_preco_0_p_rsc_triosy_lz 1 1 3 240 -1330 NJ -1330 1690
preplace netloc inPlaceNTT_DIF_preco_0_r_rsc_triosy_lz 1 1 3 250 -1320 NJ -1320 1680
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_triosy_0_0_lz 1 1 3 260 -1260 NJ -1260 1670
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_triosy_0_1_lz 1 1 3 270 -1250 NJ -1250 1660
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_triosy_0_2_lz 1 1 3 280 -1240 NJ -1240 1650
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_triosy_0_3_lz 1 1 3 290 -1230 NJ -1230 1640
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_triosy_0_0_lz 1 1 3 200 -1300 NJ -1300 1730
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_triosy_0_1_lz 1 1 3 210 -1290 NJ -1290 1720
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_triosy_0_2_lz 1 1 3 220 -1280 NJ -1280 1710
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_triosy_0_3_lz 1 1 3 230 -1270 NJ -1270 1700
preplace netloc inPlaceNTT_DIF_preco_0_complete_rsc_lzout 1 1 3 300 -1340 NJ -1340 1740
preplace netloc axi_pcie3_0_M_AXI 1 2 1 850 -1080n
preplace netloc axi_pcie3_0_pcie_7x_mgt 1 0 3 N -440 N -440 840
preplace netloc CLK_IN_D_1 1 0 1 N -370
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1950 -1720n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 2 2520 -1780 2820J
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 2000 -1580n
preplace netloc axi_bram_ctrl_vec_1_BRAM_PORTA 1 3 2 2510 -1820 2830
preplace netloc axi_interconnect_0_M02_AXI 1 3 1 2030 -1440n
preplace netloc axi_bram_ctrl_vec_2_BRAM_PORTA 1 3 2 2500 -1810 2840
preplace netloc axi_bram_ctrl_vec_3_BRAM_PORTA 1 3 2 2490 -1800 2850
preplace netloc axi_interconnect_0_M03_AXI 1 3 1 2060 -1297n
preplace netloc axi_interconnect_0_M04_AXI 1 3 1 2090 -1160n
preplace netloc axi_bram_ctrl_vec_5_BRAM_PORTA 1 3 2 2440 -1830 2900
preplace netloc axi_interconnect_0_M05_AXI 1 3 1 2130 -1020n
preplace netloc axi_interconnect_0_M06_AXI 1 3 1 2140 -880n
preplace netloc axi_bram_ctrl_vec_6_BRAM_PORTA 1 3 2 2490 1300 2850
preplace netloc axi_interconnect_0_M07_AXI 1 3 1 2370 -800n
preplace netloc axi_bram_ctrl_vec_7_BRAM_PORTA 1 3 2 2520 1290 2820
preplace netloc axi_interconnect_0_M08_AXI 1 1 3 310 -1350 NJ -1350 1630
preplace netloc axi_bram_ctrl_vec_4_BRAM_PORTA 1 3 2 2480 -1790 2860
levelinfo -pg 1 -90 70 630 1300 2680 3510 3620
pagesize -pg 1 -db -bbox -sgen -220 -2350 3620 3770
"
}

