<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Multi-cell Lithium-Ion Battery Manager System using MSP430 and BQ76PL536: TI_USCI_SPI_Regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>TI_USCI_SPI_Regs.h</h1>  </div>
</div>
<div class="contents">
<a href="_t_i___u_s_c_i___s_p_i___regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">//******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">//THIS PROGRAM IS PROVIDED &quot;AS IS&quot;. TI MAKES NO WARRANTIES OR</span>
<a name="l00003"></a>00003 <span class="comment">//REPRESENTATIONS, EITHER EXPRESS, IMPLIED OR STATUTORY,</span>
<a name="l00004"></a>00004 <span class="comment">//INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS</span>
<a name="l00005"></a>00005 <span class="comment">//FOR A PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR</span>
<a name="l00006"></a>00006 <span class="comment">//COMPLETENESS OF RESPONSES, RESULTS AND LACK OF NEGLIGENCE.</span>
<a name="l00007"></a>00007 <span class="comment">//TI DISCLAIMS ANY WARRANTY OF TITLE, QUIET ENJOYMENT, QUIET</span>
<a name="l00008"></a>00008 <span class="comment">//POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY</span>
<a name="l00009"></a>00009 <span class="comment">//INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO THE PROGRAM OR</span>
<a name="l00010"></a>00010 <span class="comment">//YOUR USE OF THE PROGRAM.</span>
<a name="l00011"></a>00011 <span class="comment">//</span>
<a name="l00012"></a>00012 <span class="comment">//IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, INCIDENTAL,</span>
<a name="l00013"></a>00013 <span class="comment">//CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY</span>
<a name="l00014"></a>00014 <span class="comment">//THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED</span>
<a name="l00015"></a>00015 <span class="comment">//OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT</span>
<a name="l00016"></a>00016 <span class="comment">//OF THIS AGREEMENT, THE PROGRAM, OR YOUR USE OF THE PROGRAM.</span>
<a name="l00017"></a>00017 <span class="comment">//EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF</span>
<a name="l00018"></a>00018 <span class="comment">//REMOVAL OR REINSTALLATION, COMPUTER TIME, LABOR COSTS, LOSS</span>
<a name="l00019"></a>00019 <span class="comment">//OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, OR LOSS OF</span>
<a name="l00020"></a>00020 <span class="comment">//USE OR INTERRUPTION OF BUSINESS. IN NO EVENT WILL TI&#39;S</span>
<a name="l00021"></a>00021 <span class="comment">//AGGREGATE LIABILITY UNDER THIS AGREEMENT OR ARISING OUT OF</span>
<a name="l00022"></a>00022 <span class="comment">//YOUR USE OF THE PROGRAM EXCEED FIVE HUNDRED DOLLARS</span>
<a name="l00023"></a>00023 <span class="comment">//(U.S.$500).</span>
<a name="l00024"></a>00024 <span class="comment">//</span>
<a name="l00025"></a>00025 <span class="comment">//Unless otherwise stated, the Program written and copyrighted</span>
<a name="l00026"></a>00026 <span class="comment">//by Texas Instruments is distributed as &quot;freeware&quot;.  You may,</span>
<a name="l00027"></a>00027 <span class="comment">//only under TI&#39;s copyright in the Program, use and modify the</span>
<a name="l00028"></a>00028 <span class="comment">//Program without any charge or restriction.  You may</span>
<a name="l00029"></a>00029 <span class="comment">//distribute to third parties, provided that you transfer a</span>
<a name="l00030"></a>00030 <span class="comment">//copy of this license to the third party and the third party</span>
<a name="l00031"></a>00031 <span class="comment">//agrees to these terms by its first use of the Program. You</span>
<a name="l00032"></a>00032 <span class="comment">//must reproduce the copyright notice and any other legend of</span>
<a name="l00033"></a>00033 <span class="comment">//ownership on each copy or partial copy, of the Program.</span>
<a name="l00034"></a>00034 <span class="comment">//</span>
<a name="l00035"></a>00035 <span class="comment">//You acknowledge and agree that the Program contains</span>
<a name="l00036"></a>00036 <span class="comment">//copyrighted material, trade secrets and other TI proprietary</span>
<a name="l00037"></a>00037 <span class="comment">//information and is protected by copyright laws,</span>
<a name="l00038"></a>00038 <span class="comment">//international copyright treaties, and trade secret laws, as</span>
<a name="l00039"></a>00039 <span class="comment">//well as other intellectual property laws.  To protect TI&#39;s</span>
<a name="l00040"></a>00040 <span class="comment">//rights in the Program, you agree not to decompile, reverse</span>
<a name="l00041"></a>00041 <span class="comment">//engineer, disassemble or otherwise translate any object code</span>
<a name="l00042"></a>00042 <span class="comment">//versions of the Program to a human-readable form.  You agree</span>
<a name="l00043"></a>00043 <span class="comment">//that in no event will you alter, remove or destroy any</span>
<a name="l00044"></a>00044 <span class="comment">//copyright notice included in the Program.  TI reserves all</span>
<a name="l00045"></a>00045 <span class="comment">//rights not specifically granted under this license. Except</span>
<a name="l00046"></a>00046 <span class="comment">//as specifically provided herein, nothing in this agreement</span>
<a name="l00047"></a>00047 <span class="comment">//shall be construed as conferring by implication, estoppel,</span>
<a name="l00048"></a>00048 <span class="comment">//or otherwise, upon you, any license or other right under any</span>
<a name="l00049"></a>00049 <span class="comment">//TI patents, copyrights or trade secrets.</span>
<a name="l00050"></a>00050 <span class="comment">//</span>
<a name="l00051"></a>00051 <span class="comment">// </span>
<a name="l00052"></a>00052 <span class="comment">//You may not use the Program in non-TI devices.</span>
<a name="l00053"></a>00053 <span class="comment">//</span>
<a name="l00054"></a>00054 <span class="comment">//</span>
<a name="l00055"></a>00055 <span class="comment">//This software has been submitted to export control regulations</span>
<a name="l00056"></a>00056 <span class="comment">//The ECCN is EAR99 </span>
<a name="l00057"></a>00057 <span class="comment">//****************************************************************************//</span>
<a name="l00070"></a>00070 <span class="comment"></span><span class="preprocessor">#ifndef TI_USCI_SPI_Regs</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define TI_USCI_SPI_Regs</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a>00073 <span class="comment">//SPI module definitions</span>
<a name="l00074"></a>00074 <span class="preprocessor">#define USCI_AB_MODULE   0     //USCI Module 0 will be used</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a>00076 <span class="preprocessor">#define IO_SPI_CS   BIT7  //P2.7</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define IO_SPI_SDI  BIT0  //P3.0</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define IO_SPI_SDO  BIT1  //P3.1</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define IO_SPI_SCLK BIT2  //P3.2</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span>
<a name="l00081"></a>00081 <span class="comment">//SPI port definitions</span>
<a name="l00082"></a>00082 <span class="preprocessor">#define STE_PxIN    P2IN</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define STE_PxOUT   P2OUT</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define STE_PxDIR   P2DIR</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define STE_PxSEL   P2SEL</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define STE_PxREN   P2REN</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a>00088 <span class="preprocessor">#define SIMO_PxIN   P3IN</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define SIMO_PxOUT  P3OUT</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define SIMO_PxDIR  P3DIR</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define SIMO_PxSEL  P3SEL</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define SIMO_PxREN  P3REN</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#define SOMI_PxIN   P3IN</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define SOMI_PxOUT  P3OUT</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define SOMI_PxDIR  P3DIR</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define SOMI_PxSEL  P3SEL</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define SOMI_PxREN  P3REN</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a>00100 <span class="preprocessor">#define CLK_PxIN    P3IN</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define CLK_PxOUT   P3OUT</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define CLK_PxDIR   P3DIR</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define CLK_PxSEL   P3SEL</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define CLK_PxREN   P3REN</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a>00106 <span class="preprocessor">#if (USCI_AB_MODULE == 0)</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">     #ifdef   __MSP430_HAS_USCI_A0__ </span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">      #define UCAxCTL0             UCA0CTL0             //* USCI Control Register 0 */  </span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">      #define UCAxCTL1           UCA0CTL1               //* USCI Control Register 1 */</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxBR0        UCA0BR0    //* USCI Baud Rate 0 */</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxBR1        UCA0BR1          //* USCI Baud Rate 1 */</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxMCTL         UCA0MCTL       //* USCI modulation control register*/</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxSTAT       UCA0STAT               //* USCI Status Register */</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxRXBUF      UCA0RXBUF      //* USCI Receive Buffer */</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxTXBUF      UCA0TXBUF      //* USCI Transmit Buffer */</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxICTL                       UCA0ICTL               //Interrupt control register    </span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxIE                                 UCA0IE                 //Interrupt Enable Register</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxIFG                                UCA0IFG                //Interrupt Flag register</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxIV                                 UCA0IV                 //interrupt Vector register     </span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxRXIE       BIT0</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxTXIE       BIT1</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxRXIFG      BIT0</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">                  #define UCAxTXIFG      BIT1</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">     #endif  </span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">     #ifdef   __MSP430_HAS_USCI_B0__ </span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxCTL0                   UCB0CTL0             //* USCI Control Register 0 */  </span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxCTL1         UCB0CTL1               //* USCI Control Register 1 */</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxBR0          UCB0BR0                //* USCI Baud Rate 0 */</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxBR1          UCB0BR1                //* USCI Baud Rate 1 */</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxMCTL           UCB0MCTL             //* USCI modulation control register*/</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxSTAT         UCB0STAT               //* USCI Status Register */</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxRXBUF        UCB0RXBUF  //* USCI Receive Buffer */</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxTXBUF        UCB0TXBUF  //* USCI Transmit Buffer */</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxICTL                         UCB0ICTL               //Interrupt control register    </span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxIE                           UCB0IE                 //Interrupt Enable Register</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxIFG                          UCB0IFG                //Interrupt Flag register</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxIV                           UCB0IV                 //interrupt Vector register     </span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxRXIE       BIT0</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxTXIE       BIT1</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxRXIFG      BIT0</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxTXIFG      BIT1</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">           #endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>
<a name="l00145"></a>00145 <span class="preprocessor">#if (USCI_AB_MODULE == 1)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">    #ifdef   __MSP430_HAS_USCI_A1__</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxCTL0                   UCA1CTL0             //* USCI Control Register 0 */  </span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxCTL1         UCA1CTL1               //* USCI Control Register 1 */</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxBR0          UCA1BR0                //* USCI Baud Rate 0 */</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxBR1          UCA1BR1                //* USCI Baud Rate 1 */</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxMCTL           UCA1MCTL             //* USCI modulation control register*/</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxSTAT         UCA1STAT               //* USCI Status Register */</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxRXBUF        UCA1RXBUF      //* USCI Receive Buffer */</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxTXBUF        UCA1TXBUF      //* USCI Transmit Buffer */</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxICTL                         UCA1ICTL               //Interrupt control register    </span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxIE                           UCA1IE                 //Interrupt Enable Register</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxIFG                          UCA1IFG                //Interrupt Flag register</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxIV                           UCA1IV                 //interrupt Vector register     </span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxRXIE       BIT0</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxTXIE       BIT1</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxRXIFG      BIT0</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">                        #define UCAxTXIFG      BIT1</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">                #endif</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">          #ifdef   __MSP430_HAS_USCI_B1__</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxCTL0                   UCB1CTL0             //* USCI Control Register 0 */  </span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxCTL1         UCB1CTL1               //* USCI Control Register 1 */</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxBR0          UCB1BR0                //* USCI Baud Rate 0 */</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxBR1          UCB1BR1                //* USCI Baud Rate 1 */</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxMCTL           UCB1MCTL             //* USCI modulation control register*/</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxSTAT         UCB1STAT               //* USCI Status Register */</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxRXBUF        UCB1RXBUF      //* USCI Receive Buffer */</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxTXBUF        UCB1TXBUF      //* USCI Transmit Buffer */</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxICTL                         UCB1ICTL               //Interrupt control register    </span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxIE                           UCB1IE                 //Interrupt Enable Register</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxIFG                          UCB1IFG                //Interrupt Flag register</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxIV                           UCB1IV                 //interrupt Vector register     </span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxRXIE       BIT0</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxTXIE       BIT1</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxRXIFG      BIT0</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">                        #define UCBxTXIFG      BIT1</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">                #endif</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a>00184 <span class="preprocessor">#endif </span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a>00186 
</pre></div></div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Fri Dec 17 2010 12:08:30 for Multi-cell Lithium-Ion Battery Manager System using MSP430 and BQ76PL536 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
