{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651516261710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651516261710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 02:31:01 2022 " "Processing started: Tue May 03 02:31:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651516261710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1651516261710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw3 -c hw3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw3 -c hw3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1651516261710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1651516262860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1651516262860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051/dw8051_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file dw8051/dw8051/dw8051_parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/rom_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/rom_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mem " "Found entity 1: rom_mem" {  } { { "DW8051/rom_mem.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/rom_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/int_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/int_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_mem " "Found entity 1: int_mem" {  } { { "DW8051/int_mem.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/int_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/ext_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/ext_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ext_mem " "Found entity 1: ext_mem" {  } { { "DW8051/ext_mem.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/ext_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_updn_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_updn_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_updn_ctr " "Found entity 1: DW8051_updn_ctr" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_updn_ctr.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_u_ctr_clr.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_u_ctr_clr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_u_ctr_clr " "Found entity 1: DW8051_u_ctr_clr" {  } { { "DW8051/DW8051_u_ctr_clr.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_u_ctr_clr.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_timer2.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_timer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_timer2 " "Found entity 1: DW8051_timer2" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_timer2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_timer_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_timer_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_timer_ctr " "Found entity 1: DW8051_timer_ctr" {  } { { "DW8051/DW8051_timer_ctr.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_timer_ctr.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_timer " "Found entity 1: DW8051_timer" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_timer.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_shftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_shftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_shftreg " "Found entity 1: DW8051_shftreg" {  } { { "DW8051/DW8051_shftreg.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_shftreg.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_serial " "Found entity 1: DW8051_serial" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_serial.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276946 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int DW8051_op_decoder.v(50) " "Verilog HDL Declaration warning at DW8051_op_decoder.v(50): \"int\" is SystemVerilog-2005 keyword" {  } { { "DW8051/DW8051_op_decoder.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_op_decoder.v" 50 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1651516276950 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int DW8051_op_decoder.v(346) " "Verilog HDL Declaration warning at DW8051_op_decoder.v(346): \"int\" is SystemVerilog-2005 keyword" {  } { { "DW8051/DW8051_op_decoder.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_op_decoder.v" 346 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1651516276950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_op_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_op_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_op_decoder " "Found entity 1: DW8051_op_decoder" {  } { { "DW8051/DW8051_op_decoder.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_op_decoder.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_main_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_main_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_main_regs " "Found entity 1: DW8051_main_regs" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_main_regs.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_intr_1.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_intr_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_intr_1 " "Found entity 1: DW8051_intr_1" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_intr_1.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_intr_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_intr_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_intr_0 " "Found entity 1: DW8051_intr_0" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_intr_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_cpu " "Found entity 1: DW8051_cpu" {  } { { "DW8051/DW8051_cpu.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_cpu.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276974 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dc_script_begin DW8051/DW8051_core.v(107) " "Unrecognized synthesis attribute \"dc_script_begin\" at DW8051/DW8051_core.v(107)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_core.v" 107 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651516276978 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dc_script_end DW8051/DW8051_core.v(109) " "Unrecognized synthesis attribute \"dc_script_end\" at DW8051/DW8051_core.v(109)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_core.v" 109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651516276978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_core.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_core " "Found entity 1: DW8051_core" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_core.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276980 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DW8051_control.v(495) " "Verilog HDL information at DW8051_control.v(495): always construct contains both blocking and non-blocking assignments" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_control.v" 495 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1651516276986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_control.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_control " "Found entity 1: DW8051_control" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_control.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_biu " "Found entity 1: DW8051_biu" {  } { { "DW8051/DW8051_biu.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_biu.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_alu " "Found entity 1: DW8051_alu" {  } { { "DW8051/DW8051_alu.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW8051_alu.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516276998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516276998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw02_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw02_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW02_mult " "Found entity 1: DW02_mult" {  } { { "DW8051/DW02_mult.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW02_mult.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516277000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516277000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw01_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw01_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW01_sub " "Found entity 1: DW01_sub" {  } { { "DW8051/DW01_sub.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW01_sub.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516277003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516277003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw01_cmp2.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw01_cmp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW01_cmp2 " "Found entity 1: DW01_cmp2" {  } { { "DW8051/DW01_cmp2.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW01_cmp2.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516277005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516277005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DW01_addsub.v(56) " "Verilog HDL information at DW01_addsub.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "DW8051/DW01_addsub.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW01_addsub.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1651516277007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw01_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw01_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW01_addsub " "Found entity 1: DW01_addsub" {  } { { "DW8051/DW01_addsub.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW01_addsub.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516277008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516277008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw01_add.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw01_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW01_add " "Found entity 1: DW01_add" {  } { { "DW8051/DW01_add.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/DW8051/DW01_add.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516277010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516277010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_8051.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_8051.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_8051 " "Found entity 1: tb_8051" {  } { { "tb_8051.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/tb_8051.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516277013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516277013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/edge_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516277016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516277016 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 AM2302_master.v(101) " "Verilog HDL Expression warning at AM2302_master.v(101): truncated literal to match 12 bits" {  } { { "AM2302_master.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/AM2302_master.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1651516277018 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 AM2302_master.v(191) " "Verilog HDL Expression warning at AM2302_master.v(191): truncated literal to match 12 bits" {  } { { "AM2302_master.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/AM2302_master.v" 191 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1651516277018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "am2302_master.v 1 1 " "Found 1 design units, including 1 entities, in source file am2302_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 AM2302_master " "Found entity 1: AM2302_master" {  } { { "AM2302_master.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/AM2302_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516277019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516277019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "am2302.v 1 1 " "Found 1 design units, including 1 entities, in source file am2302.v" { { "Info" "ISGN_ENTITY_NAME" "1 AM2302 " "Found entity 1: AM2302" {  } { { "AM2302.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/AM2302.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651516277021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651516277021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_wr_n tb_8051.v(115) " "Verilog HDL Implicit Net warning at tb_8051.v(115): created implicit net for \"mem_wr_n\"" {  } { { "tb_8051.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/tb_8051.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651516277021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_a AM2302.v(43) " "Verilog HDL Implicit Net warning at AM2302.v(43): created implicit net for \"wire_a\"" {  } { { "AM2302.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/AM2302.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651516277021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AM2302_master " "Elaborating entity \"AM2302_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1651516277137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:edge_sda " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:edge_sda\"" {  } { { "AM2302_master.v" "edge_sda" { Text "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/AM2302_master.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651516277168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/output_files/hw3.map.smsg " "Generated suppressed messages file D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/output_files/hw3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1651516277258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651516277267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 02:31:17 2022 " "Processing ended: Tue May 03 02:31:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651516277267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651516277267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651516277267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1651516277267 ""}
