--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 337500 paths analyzed, 435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.730ns.
--------------------------------------------------------------------------------
Slack:                  5.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.685ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.C1       net (fanout=216)      2.098   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     14.685ns (2.706ns logic, 11.979ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  5.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.564ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.C1       net (fanout=216)      2.098   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.BX      net (fanout=3)        1.114   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tdick                 0.114   cpu/M_reg_q[5]
                                                       cpu/M_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     14.564ns (2.556ns logic, 12.008ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  5.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.480ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.D4       net (fanout=216)      1.867   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Topdc                 0.456   M_led_reg_q[2]
                                                       cpu/Sh8874_F
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     14.480ns (2.732ns logic, 11.748ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  5.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.359ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.D4       net (fanout=216)      1.867   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Topdc                 0.456   M_led_reg_q[2]
                                                       cpu/Sh8874_F
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.BX      net (fanout=3)        1.114   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tdick                 0.114   cpu/M_reg_q[5]
                                                       cpu/M_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     14.359ns (2.582ns logic, 11.777ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  5.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.253ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.622 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.C1       net (fanout=216)      2.098   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X8Y26.DX       net (fanout=3)        0.832   cpu/M_reg_d[3]
    SLICE_X8Y26.CLK      Tdick                 0.085   cpu/M_reg_q_3_2
                                                       cpu/M_reg_q_3_2
    -------------------------------------------------  ---------------------------
    Total                                     14.253ns (2.527ns logic, 11.726ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  5.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.048ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.622 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.D4       net (fanout=216)      1.867   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Topdc                 0.456   M_led_reg_q[2]
                                                       cpu/Sh8874_F
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X8Y26.DX       net (fanout=3)        0.832   cpu/M_reg_d[3]
    SLICE_X8Y26.CLK      Tdick                 0.085   cpu/M_reg_q_3_2
                                                       cpu/M_reg_q_3_2
    -------------------------------------------------  ---------------------------
    Total                                     14.048ns (2.553ns logic, 11.495ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  5.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.034ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X6Y38.A2       net (fanout=26)       2.406   cpu/_n0072
    SLICE_X6Y38.A        Tilo                  0.235   cpu/Sh8902
                                                       cpu/instRom/Mmux_inst151_1
    SLICE_X4Y32.B4       net (fanout=18)       1.007   cpu/M_instRom_inst[8]
    SLICE_X4Y32.B        Tilo                  0.254   M_led_reg_q[2]
                                                       cpu/Sh8871
    SLICE_X4Y32.D1       net (fanout=2)        0.605   cpu/Sh887
    SLICE_X4Y32.CMUX     Topdc                 0.456   M_led_reg_q[2]
                                                       cpu/Sh8874_F
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     14.034ns (2.962ns logic, 11.072ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  5.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_5_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.990ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_5_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.DQ      Tcko                  0.525   cpu/M_reg_q_5_1
                                                       cpu/M_reg_q_5_1
    SLICE_X13Y30.A3      net (fanout=2)        0.887   cpu/M_reg_q_5_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.C1       net (fanout=216)      2.098   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     13.990ns (2.706ns logic, 11.284ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  6.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.913ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X6Y38.A2       net (fanout=26)       2.406   cpu/_n0072
    SLICE_X6Y38.A        Tilo                  0.235   cpu/Sh8902
                                                       cpu/instRom/Mmux_inst151_1
    SLICE_X4Y32.B4       net (fanout=18)       1.007   cpu/M_instRom_inst[8]
    SLICE_X4Y32.B        Tilo                  0.254   M_led_reg_q[2]
                                                       cpu/Sh8871
    SLICE_X4Y32.D1       net (fanout=2)        0.605   cpu/Sh887
    SLICE_X4Y32.CMUX     Topdc                 0.456   M_led_reg_q[2]
                                                       cpu/Sh8874_F
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.BX      net (fanout=3)        1.114   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tdick                 0.114   cpu/M_reg_q[5]
                                                       cpu/M_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.913ns (2.812ns logic, 11.101ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  6.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_5_1 (FF)
  Destination:          cpu/M_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.869ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_5_1 to cpu/M_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.DQ      Tcko                  0.525   cpu/M_reg_q_5_1
                                                       cpu/M_reg_q_5_1
    SLICE_X13Y30.A3      net (fanout=2)        0.887   cpu/M_reg_q_5_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.C1       net (fanout=216)      2.098   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.BX      net (fanout=3)        1.114   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tdick                 0.114   cpu/M_reg_q[5]
                                                       cpu/M_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.869ns (2.556ns logic, 11.313ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  6.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_5_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.785ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_5_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.DQ      Tcko                  0.525   cpu/M_reg_q_5_1
                                                       cpu/M_reg_q_5_1
    SLICE_X13Y30.A3      net (fanout=2)        0.887   cpu/M_reg_q_5_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.D4       net (fanout=216)      1.867   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Topdc                 0.456   M_led_reg_q[2]
                                                       cpu/Sh8874_F
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     13.785ns (2.732ns logic, 11.053ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  6.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.740ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X6Y38.A2       net (fanout=26)       2.406   cpu/_n0072
    SLICE_X6Y38.A        Tilo                  0.235   cpu/Sh8902
                                                       cpu/instRom/Mmux_inst151_1
    SLICE_X4Y32.B4       net (fanout=18)       1.007   cpu/M_instRom_inst[8]
    SLICE_X4Y32.B        Tilo                  0.254   M_led_reg_q[2]
                                                       cpu/Sh8871
    SLICE_X4Y32.C4       net (fanout=2)        0.337   cpu/Sh887
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     13.740ns (2.936ns logic, 10.804ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  6.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.703ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X6Y33.C5       net (fanout=216)      1.519   cpu/M_instRom_inst[9]
    SLICE_X6Y33.CMUX     Tilo                  0.403   M_led_reg_q[3]
                                                       cpu/Sh8884_G
                                                       cpu/Sh8884
    SLICE_X9Y39.B6       net (fanout=1)        0.913   M_cpu_dout[3]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     13.703ns (2.679ns logic, 11.024ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  6.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_5_1 (FF)
  Destination:          cpu/M_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.664ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_5_1 to cpu/M_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.DQ      Tcko                  0.525   cpu/M_reg_q_5_1
                                                       cpu/M_reg_q_5_1
    SLICE_X13Y30.A3      net (fanout=2)        0.887   cpu/M_reg_q_5_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.D4       net (fanout=216)      1.867   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Topdc                 0.456   M_led_reg_q[2]
                                                       cpu/Sh8874_F
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.BX      net (fanout=3)        1.114   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tdick                 0.114   cpu/M_reg_q[5]
                                                       cpu/M_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.664ns (2.582ns logic, 11.082ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  6.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.619ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X6Y33.D6       net (fanout=216)      1.436   cpu/M_instRom_inst[9]
    SLICE_X6Y33.CMUX     Topdc                 0.402   M_led_reg_q[3]
                                                       cpu/Sh8884_F
                                                       cpu/Sh8884
    SLICE_X9Y39.B6       net (fanout=1)        0.913   M_cpu_dout[3]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     13.619ns (2.678ns logic, 10.941ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  6.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.619ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X6Y38.A2       net (fanout=26)       2.406   cpu/_n0072
    SLICE_X6Y38.A        Tilo                  0.235   cpu/Sh8902
                                                       cpu/instRom/Mmux_inst151_1
    SLICE_X4Y32.B4       net (fanout=18)       1.007   cpu/M_instRom_inst[8]
    SLICE_X4Y32.B        Tilo                  0.254   M_led_reg_q[2]
                                                       cpu/Sh8871
    SLICE_X4Y32.C4       net (fanout=2)        0.337   cpu/Sh887
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.BX      net (fanout=3)        1.114   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tdick                 0.114   cpu/M_reg_q[5]
                                                       cpu/M_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.619ns (2.786ns logic, 10.833ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  6.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.602ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.622 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X6Y38.A2       net (fanout=26)       2.406   cpu/_n0072
    SLICE_X6Y38.A        Tilo                  0.235   cpu/Sh8902
                                                       cpu/instRom/Mmux_inst151_1
    SLICE_X4Y32.B4       net (fanout=18)       1.007   cpu/M_instRom_inst[8]
    SLICE_X4Y32.B        Tilo                  0.254   M_led_reg_q[2]
                                                       cpu/Sh8871
    SLICE_X4Y32.D1       net (fanout=2)        0.605   cpu/Sh887
    SLICE_X4Y32.CMUX     Topdc                 0.456   M_led_reg_q[2]
                                                       cpu/Sh8874_F
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X8Y26.DX       net (fanout=3)        0.832   cpu/M_reg_d[3]
    SLICE_X8Y26.CLK      Tdick                 0.085   cpu/M_reg_q_3_2
                                                       cpu/M_reg_q_3_2
    -------------------------------------------------  ---------------------------
    Total                                     13.602ns (2.783ns logic, 10.819ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  6.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.582ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X6Y33.C5       net (fanout=216)      1.519   cpu/M_instRom_inst[9]
    SLICE_X6Y33.CMUX     Tilo                  0.403   M_led_reg_q[3]
                                                       cpu/Sh8884_G
                                                       cpu/Sh8884
    SLICE_X9Y39.B6       net (fanout=1)        0.913   M_cpu_dout[3]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.BX      net (fanout=3)        1.114   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tdick                 0.114   cpu/M_reg_q[5]
                                                       cpu/M_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.582ns (2.529ns logic, 11.053ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  6.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_5_1 (FF)
  Destination:          cpu/M_reg_q_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.558ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.710 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_5_1 to cpu/M_reg_q_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.DQ      Tcko                  0.525   cpu/M_reg_q_5_1
                                                       cpu/M_reg_q_5_1
    SLICE_X13Y30.A3      net (fanout=2)        0.887   cpu/M_reg_q_5_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.C1       net (fanout=216)      2.098   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X8Y26.DX       net (fanout=3)        0.832   cpu/M_reg_d[3]
    SLICE_X8Y26.CLK      Tdick                 0.085   cpu/M_reg_q_3_2
                                                       cpu/M_reg_q_3_2
    -------------------------------------------------  ---------------------------
    Total                                     13.558ns (2.527ns logic, 11.031ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  6.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.498ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X6Y33.D6       net (fanout=216)      1.436   cpu/M_instRom_inst[9]
    SLICE_X6Y33.CMUX     Topdc                 0.402   M_led_reg_q[3]
                                                       cpu/Sh8884_F
                                                       cpu/Sh8884
    SLICE_X9Y39.B6       net (fanout=1)        0.913   M_cpu_dout[3]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.BX      net (fanout=3)        1.114   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tdick                 0.114   cpu/M_reg_q[5]
                                                       cpu/M_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.498ns (2.528ns logic, 10.970ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  6.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_6_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.452ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_6_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.430   cpu/M_reg_q_6_1
                                                       cpu/M_reg_q_6_1
    SLICE_X13Y30.A5      net (fanout=2)        0.444   cpu/M_reg_q_6_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.C1       net (fanout=216)      2.098   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     13.452ns (2.611ns logic, 10.841ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  6.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.441ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X6Y38.A2       net (fanout=26)       2.406   cpu/_n0072
    SLICE_X6Y38.A        Tilo                  0.235   cpu/Sh8902
                                                       cpu/instRom/Mmux_inst151_1
    SLICE_X10Y41.B1      net (fanout=18)       1.436   cpu/M_instRom_inst[8]
    SLICE_X10Y41.B       Tilo                  0.235   M_led_reg_q[7]
                                                       cpu/Sh8912
    SLICE_X10Y41.A5      net (fanout=1)        0.196   cpu/Sh8911
    SLICE_X10Y41.A       Tilo                  0.235   M_led_reg_q[7]
                                                       cpu/Sh8914
    SLICE_X8Y35.D5       net (fanout=1)        0.892   M_cpu_dout[6]
    SLICE_X8Y35.D        Tilo                  0.254   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C3       net (fanout=1)        0.788   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     13.441ns (2.717ns logic, 10.724ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  6.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.419ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.284 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X9Y43.C6       net (fanout=26)       2.382   cpu/_n0072
    SLICE_X9Y43.C        Tilo                  0.259   M_instRom_inst[12]
                                                       cpu/instRom/Mmux_inst61
    SLICE_X16Y20.D2      net (fanout=85)       6.752   M_instRom_inst[14]
    SLICE_X16Y20.CMUX    Topdc                 0.456   cpu/M_reg_q[127]_M_reg_q[127]_mux_898_OUT[7]
                                                       cpu/M_instRom_inst<15>_7213_SW1_F
                                                       cpu/M_instRom_inst<15>_7213_SW1
    SLICE_X16Y24.D3      net (fanout=1)        0.865   cpu/N319
    SLICE_X16Y24.CLK     Tas                   0.339   cpu/M_reg_q[89]
                                                       cpu/M_instRom_inst<15>1071
                                                       cpu/M_reg_q_89
    -------------------------------------------------  ---------------------------
    Total                                     13.419ns (1.838ns logic, 11.581ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  6.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.400ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.C1       net (fanout=216)      2.098   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X10Y27.C6      net (fanout=8)        0.898   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X10Y27.BMUX    Topcb                 0.431   cpu/M_reg_q_2_2
                                                       cpu/M_instRom_inst<15>_531
                                                       cpu/M_instRom_inst<15>_4_f7_0
                                                       cpu/M_instRom_inst<15>_2_f8_0
    SLICE_X12Y31.AX      net (fanout=3)        1.444   cpu/M_reg_d[2]
    SLICE_X12Y31.CLK     Tdick                 0.085   cpu/M_reg_q_4_1
                                                       cpu/M_reg_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.400ns (2.503ns logic, 10.897ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  6.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.384ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X6Y38.A2       net (fanout=26)       2.406   cpu/_n0072
    SLICE_X6Y38.A        Tilo                  0.235   cpu/Sh8902
                                                       cpu/instRom/Mmux_inst151_1
    SLICE_X10Y42.B5      net (fanout=18)       1.104   cpu/M_instRom_inst[8]
    SLICE_X10Y42.B       Tilo                  0.235   cpu/M_reg_q[127]_M_reg_q[127]_mux_737_OUT[7]
                                                       cpu/Sh8913
    SLICE_X10Y41.A4      net (fanout=1)        0.471   cpu/Sh8912
    SLICE_X10Y41.A       Tilo                  0.235   M_led_reg_q[7]
                                                       cpu/Sh8914
    SLICE_X8Y35.D5       net (fanout=1)        0.892   M_cpu_dout[6]
    SLICE_X8Y35.D        Tilo                  0.254   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C3       net (fanout=1)        0.788   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     13.384ns (2.717ns logic, 10.667ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.373ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X6Y38.A2       net (fanout=26)       2.406   cpu/_n0072
    SLICE_X6Y38.A        Tilo                  0.235   cpu/Sh8902
                                                       cpu/instRom/Mmux_inst151_1
    SLICE_X8Y34.B4       net (fanout=18)       1.049   cpu/M_instRom_inst[8]
    SLICE_X8Y34.B        Tilo                  0.254   M_led_reg_q[1]
                                                       cpu/Sh8861
    SLICE_X8Y34.D1       net (fanout=2)        0.598   cpu/Sh886
    SLICE_X8Y34.CMUX     Topdc                 0.456   M_led_reg_q[1]
                                                       cpu/Sh8864_F
                                                       cpu/Sh8864
    SLICE_X8Y35.D3       net (fanout=1)        0.569   M_cpu_dout[1]
    SLICE_X8Y35.D        Tilo                  0.254   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C3       net (fanout=1)        0.788   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     13.373ns (2.957ns logic, 10.416ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_5_1 (FF)
  Destination:          cpu/M_reg_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.339ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_5_1 to cpu/M_reg_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.DQ      Tcko                  0.525   cpu/M_reg_q_5_1
                                                       cpu/M_reg_q_5_1
    SLICE_X13Y30.A3      net (fanout=2)        0.887   cpu/M_reg_q_5_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X6Y38.A2       net (fanout=26)       2.406   cpu/_n0072
    SLICE_X6Y38.A        Tilo                  0.235   cpu/Sh8902
                                                       cpu/instRom/Mmux_inst151_1
    SLICE_X4Y32.B4       net (fanout=18)       1.007   cpu/M_instRom_inst[8]
    SLICE_X4Y32.B        Tilo                  0.254   M_led_reg_q[2]
                                                       cpu/Sh8871
    SLICE_X4Y32.D1       net (fanout=2)        0.605   cpu/Sh887
    SLICE_X4Y32.CMUX     Topdc                 0.456   M_led_reg_q[2]
                                                       cpu/Sh8874_F
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.D5      net (fanout=3)        1.085   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tas                   0.264   cpu/M_reg_q[5]
                                                       cpu/M_reg_d[3]_rt
                                                       cpu/M_reg_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     13.339ns (2.962ns logic, 10.377ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_5_1 (FF)
  Destination:          cpu/M_reg_q_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.353ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.710 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_5_1 to cpu/M_reg_q_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.DQ      Tcko                  0.525   cpu/M_reg_q_5_1
                                                       cpu/M_reg_q_5_1
    SLICE_X13Y30.A3      net (fanout=2)        0.887   cpu/M_reg_q_5_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.D4       net (fanout=216)      1.867   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Topdc                 0.456   M_led_reg_q[2]
                                                       cpu/Sh8874_F
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X8Y26.DX       net (fanout=3)        0.832   cpu/M_reg_d[3]
    SLICE_X8Y26.CLK      Tdick                 0.085   cpu/M_reg_q_3_2
                                                       cpu/M_reg_q_3_2
    -------------------------------------------------  ---------------------------
    Total                                     13.353ns (2.553ns logic, 10.800ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  6.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_6_1 (FF)
  Destination:          cpu/M_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.331ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_6_1 to cpu/M_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.430   cpu/M_reg_q_6_1
                                                       cpu/M_reg_q_6_1
    SLICE_X13Y30.A5      net (fanout=2)        0.444   cpu/M_reg_q_6_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X11Y41.B2      net (fanout=26)       2.827   cpu/_n0072
    SLICE_X11Y41.B       Tilo                  0.259   cpu/Sh8922
                                                       cpu/instRom/Mmux_inst161
    SLICE_X4Y32.C1       net (fanout=216)      2.098   cpu/M_instRom_inst[9]
    SLICE_X4Y32.CMUX     Tilo                  0.430   M_led_reg_q[2]
                                                       cpu/Sh8874_G
                                                       cpu/Sh8874
    SLICE_X9Y39.B1       net (fanout=1)        1.289   M_cpu_dout[2]
    SLICE_X9Y39.B        Tilo                  0.259   M_led_reg_q[5]
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o82
    SLICE_X8Y35.C4       net (fanout=1)        0.759   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.BX      net (fanout=3)        1.114   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tdick                 0.114   cpu/M_reg_q[5]
                                                       cpu/M_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.331ns (2.461ns logic, 10.870ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  6.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/M_reg_q_7_1 (FF)
  Destination:          cpu/M_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.320ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/M_reg_q_7_1 to cpu/M_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   cpu/M_reg_q_7_1
                                                       cpu/M_reg_q_7_1
    SLICE_X13Y30.A6      net (fanout=2)        1.582   cpu/M_reg_q_7_1
    SLICE_X13Y30.A       Tilo                  0.259   cpu/Sh19061
                                                       cpu/instRom/_n0072<7>1
    SLICE_X6Y38.A2       net (fanout=26)       2.406   cpu/_n0072
    SLICE_X6Y38.A        Tilo                  0.235   cpu/Sh8902
                                                       cpu/instRom/Mmux_inst151_1
    SLICE_X10Y41.B1      net (fanout=18)       1.436   cpu/M_instRom_inst[8]
    SLICE_X10Y41.B       Tilo                  0.235   M_led_reg_q[7]
                                                       cpu/Sh8912
    SLICE_X10Y41.A5      net (fanout=1)        0.196   cpu/Sh8911
    SLICE_X10Y41.A       Tilo                  0.235   M_led_reg_q[7]
                                                       cpu/Sh8914
    SLICE_X8Y35.D5       net (fanout=1)        0.892   M_cpu_dout[6]
    SLICE_X8Y35.D        Tilo                  0.254   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o81
    SLICE_X8Y35.C3       net (fanout=1)        0.788   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
    SLICE_X8Y35.C        Tilo                  0.255   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o8
                                                       cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o83
    SLICE_X8Y26.C1       net (fanout=8)        2.339   cpu/M_reg_q[127]_M_instRom_inst[7]_equal_562_o
    SLICE_X8Y26.BMUX     Topcb                 0.455   cpu/M_reg_q_3_2
                                                       cpu/M_instRom_inst<15>_551
                                                       cpu/M_instRom_inst<15>_4_f7_1
                                                       cpu/M_instRom_inst<15>_2_f8_1
    SLICE_X13Y31.BX      net (fanout=3)        1.114   cpu/M_reg_d[3]
    SLICE_X13Y31.CLK     Tdick                 0.114   cpu/M_reg_q[5]
                                                       cpu/M_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.320ns (2.567ns logic, 10.753ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[105]/CLK
  Logical resource: cpu/M_reg_q_104/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[105]/CLK
  Logical resource: cpu/M_reg_q_105/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[121]/CLK
  Logical resource: cpu/M_reg_q_120/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[121]/CLK
  Logical resource: cpu/M_reg_q_121/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_led_reg_q[2]/CLK
  Logical resource: M_led_reg_q_2/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[91]/CLK
  Logical resource: cpu/M_reg_q_90/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[91]/CLK
  Logical resource: cpu/M_reg_q_91/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q_3_2/CLK
  Logical resource: cpu/M_reg_q_3_2/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_led_reg_q[1]/CLK
  Logical resource: M_led_reg_q_1/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q_7_1/CLK
  Logical resource: cpu/M_reg_q_7_1/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q_4_1/CLK
  Logical resource: cpu/M_reg_q_2_1/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q_4_1/CLK
  Logical resource: cpu/M_reg_q_4_1/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[7]/CLK
  Logical resource: cpu/M_reg_q_7/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[89]/CLK
  Logical resource: cpu/M_reg_q_88/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[89]/CLK
  Logical resource: cpu/M_reg_q_89/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[9]/CLK
  Logical resource: cpu/M_reg_q_8/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[9]/CLK
  Logical resource: cpu/M_reg_q_9/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[1]/CLK
  Logical resource: cpu/M_reg_q_1/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q_1_2/CLK
  Logical resource: cpu/M_reg_q_1_1/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q_1_2/CLK
  Logical resource: cpu/M_reg_q_1_2/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q_5_1/CLK
  Logical resource: cpu/M_reg_q_5_1/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q_4_2/CLK
  Logical resource: cpu/M_reg_q_4_2/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[15]/CLK
  Logical resource: cpu/M_reg_q_14/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[15]/CLK
  Logical resource: cpu/M_reg_q_15/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[95]/CLK
  Logical resource: cpu/M_reg_q_94/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/M_reg_q[95]/CLK
  Logical resource: cpu/M_reg_q_95/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cpu/M_reg_q[19]/CLK
  Logical resource: cpu/M_reg_q_18/CK
  Location pin: SLICE_X2Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cpu/M_reg_q[19]/CLK
  Logical resource: cpu/M_reg_q_19/CK
  Location pin: SLICE_X2Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cpu/M_reg_q[123]/CLK
  Logical resource: cpu/M_reg_q_122/CK
  Location pin: SLICE_X2Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.730|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 337500 paths, 0 nets, and 4462 connections

Design statistics:
   Minimum period:  14.730ns{1}   (Maximum frequency:  67.889MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 27 20:55:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



