import "primitives/core.futil";
component main(@go @static(3) go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = std_reg(2);
    b = std_reg(2);
    c = std_reg(2);
  }
  wires {
    static group A0<1> {
      a.in = 2'd0;
      a.write_en = 1'd1;
    }
    static group B0<1> {
      b.in = 2'd1;
      b.write_en = 1'd1;
    }
    static group C0<1> {
      c.in = 2'd2;
      c.write_en = 1'd1;
    }
  }

  control {
    @static(3) seq {
            @static <1>A0;
            @static <1>B0;
            @static <1>C0;
    }
  }
}
