#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Nov 12 17:55:47 2021
# Process ID: 9720
# Current directory: C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5328 C:\Users\0\Midget\SKL\SKL_Zed_PS_SPI\SKL_Zed_PS_SPI.xpr
# Log file: C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/vivado.log
# Journal file: C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/0/Midget/SKL/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Zed_SPI.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Zed_SPI_PL_SPI_v1_0_0_0

open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.527 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd}
Reading block design file <C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:PL_SPI_v1_0:1.0 - PL_SPI_v1_0_0
Successfully read diagram <Zed_SPI> from block design file <C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.715 ; gain = 4.188
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:PL_SPI_v1_0:1.0 [get_ips  Zed_SPI_PL_SPI_v1_0_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_v1_0_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded Zed_SPI_PL_SPI_v1_0_0_0 (PL_SPI_v1_0_v1_0 1.0) from revision 41 to revision 5
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'o_LED'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Zed_SPI_PL_SPI_v1_0_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'o_LED' is not found on the upgraded version of the cell '/PL_SPI_v1_0_0'. Its connection to the net 'PL_SPI_v1_0_0_o_LED' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Zed_SPI_PL_SPI_v1_0_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <PL_SPI_v1_0_0_o_LED> has no source
Wrote  : <C:\Users\0\Midget\SKL\SKL_Zed_PS_SPI\SKL_Zed_PS_SPI.srcs\sources_1\bd\Zed_SPI\Zed_SPI.bd> 
Wrote  : <C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/ui/bd_242aae06.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Zed_SPI_PL_SPI_v1_0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd]
WARNING: [BD 41-597] NET <PL_SPI_v1_0_0_o_LED> has no source
Wrote  : <C:\Users\0\Midget\SKL\SKL_Zed_PS_SPI\SKL_Zed_PS_SPI.srcs\sources_1\bd\Zed_SPI\Zed_SPI.bd> 
WARNING: [BD 41-166] Source port for the net:PL_SPI_v1_0_0_o_LED is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/synth/Zed_SPI.v
WARNING: [BD 41-166] Source port for the net:PL_SPI_v1_0_0_o_LED is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/sim/Zed_SPI.v
VHDL Output written to : c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/hdl/Zed_SPI_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_SPI_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_pc_0/Zed_SPI_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/hw_handoff/Zed_SPI.hwh
Generated Block Design Tcl file c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/hw_handoff/Zed_SPI_bd.tcl
Generated Hardware Definition File c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/synth/Zed_SPI.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1532.191 ; gain = 147.422
catch { config_ip_cache -export [get_ips -all Zed_SPI_PL_SPI_v1_0_0_0] }
catch { config_ip_cache -export [get_ips -all Zed_SPI_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Zed_SPI_auto_pc_0, cache-ID = 865bdaca6674ae7b; cache size = 58.879 MB.
export_ip_user_files -of_objects [get_files C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd]
launch_runs Zed_SPI_PL_SPI_v1_0_0_0_synth_1 -jobs 8
[Fri Nov 12 17:57:12 2021] Launched Zed_SPI_PL_SPI_v1_0_0_0_synth_1...
Run output will be captured here: C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_v1_0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd] -directory C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.ip_user_files -ipstatic_source_dir C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.cache/compile_simlib/modelsim} {questa=C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.cache/compile_simlib/questa} {riviera=C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.cache/compile_simlib/riviera} {activehdl=C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets PL_SPI_v1_0_0_o_LED] [get_bd_ports o_LED_0]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PL_SPI_DDS_9910_v1_0:1.0 PL_SPI_DDS_9910_v1_0_0
endgroup
set_property location {4 1177 447} [get_bd_cells PL_SPI_DDS_9910_v1_0_0]
startgroup
make_bd_pins_external  [get_bd_pins PL_SPI_DDS_9910_v1_0_0/i_SPI_MISO]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PL_SPI_DDS_9910_v1_0_0/o_SPI_CS]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PL_SPI_DDS_9910_v1_0_0/o_SPI_CLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PL_SPI_DDS_9910_v1_0_0/o_SPI_MOSI]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PL_SPI_DDS_9910_v1_0_0/o_GPIO]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/PL_SPI_DDS_9910_v1_0_0/s00_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PL_SPI_DDS_9910_v1_0_0/s00_axi]
Slave segment '/PL_SPI_DDS_9910_v1_0_0/s00_axi/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\0\Midget\SKL\SKL_Zed_PS_SPI\SKL_Zed_PS_SPI.srcs\sources_1\bd\Zed_SPI\Zed_SPI.bd> 
Wrote  : <C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/ui/bd_242aae06.ui> 
ipx::edit_ip_in_project -upgrade true -name PL_SPI_DDS_9910_v1_0_v1_0_project -directory C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.tmp/PL_SPI_DDS_9910_v1_0_v1_0_project c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_9910_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/0/midget/skl/skl_zed_ps_spi/skl_zed_ps_spi.tmp/pl_spi_dds_9910_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1673.281 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/0/Midget/SKL/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.281 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'o_SPI_CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'o_SPI_CLK': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/0/Midget/SKL/ip_repo'.
