$date
	Tue Nov  4 18:41:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! data_out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data_in [3:0] $end
$var reg 1 $ reset $end
$var integer 32 % k [31:0] $end
$scope module PC $end
$var wire 1 " clk $end
$var wire 4 & data_in [3:0] $end
$var wire 1 $ reset $end
$var reg 4 ' data_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
bx %
x$
bx #
0"
bx !
$end
#1
b0 #
b0 &
#2
1$
#3
b0 %
0$
#5
b0 !
b0 '
1"
#10
0"
#15
1"
#20
0"
#23
b1 %
b1 #
b1 &
#25
b1 !
b1 '
1"
#30
0"
#35
1"
#40
0"
#43
b10 %
b10 #
b10 &
#45
b10 !
b10 '
1"
#50
0"
#55
1"
#60
0"
#63
b11 %
b11 #
b11 &
#65
b11 !
b11 '
1"
#70
0"
#75
1"
#80
0"
#83
b100 %
b100 #
b100 &
#85
b100 !
b100 '
1"
#90
0"
#95
1"
#100
0"
#103
b101 %
b101 #
b101 &
#105
b101 !
b101 '
1"
#110
0"
#115
1"
#120
0"
#123
b110 %
b110 #
b110 &
#125
b110 !
b110 '
1"
#130
0"
#135
1"
#140
0"
#143
b111 %
b111 #
b111 &
#145
b111 !
b111 '
1"
#150
0"
#155
1"
#160
0"
#163
b1000 %
b1000 #
b1000 &
#165
b1000 !
b1000 '
1"
#170
0"
#175
1"
#180
0"
#183
b1001 %
b1001 #
b1001 &
#185
b1001 !
b1001 '
1"
#190
0"
#195
1"
#200
0"
#203
b1010 %
b1010 #
b1010 &
#205
b1010 !
b1010 '
1"
#210
0"
#215
1"
#220
0"
#223
b1011 %
b1011 #
b1011 &
#225
b1011 !
b1011 '
1"
#230
0"
#235
1"
#240
0"
#243
b1100 %
b1100 #
b1100 &
#245
b1100 !
b1100 '
1"
#250
0"
#255
1"
#260
0"
#263
b1101 %
b1101 #
b1101 &
#265
b1101 !
b1101 '
1"
#270
0"
#275
1"
#280
0"
#283
b1110 %
b1110 #
b1110 &
#285
b1110 !
b1110 '
1"
#290
0"
#295
1"
#300
0"
#303
b1111 %
b1111 #
b1111 &
#305
b1111 !
b1111 '
1"
#310
0"
#315
1"
#320
0"
#323
b10000 %
b0 #
b0 &
#325
b0 !
b0 '
1"
