//                              -*- Mode: Verilog -*-
// Filename        : SP_UNIT.sv
// Description     : 
// Author          : Parasha
// Created On      : Mon Jan 17 22:00:14 2022
// Last Modified By: Parasha
// Last Modified On: Mon Jan 17 22:00:14 2022
// Update Count    : 0
// Status          : Unknown, Use with caution!

module SP_UNIT (
    output wire OSP,
    input wire [7:0] IPHASE,
    input wire  IRST,
    input wire  ICLK
    );


endmodule

