

================================================================
== Vivado HLS Report for 'dense_layer1'
================================================================
* Date:           Fri Mar 20 22:26:41 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline0
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.536|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  69721|  69721|  69721|  69721|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- dense_layer1_outer_loop   |  69720|  69720|       581|          -|          -|   120|    no    |
        | + dense_layer1_inner_loop  |    577|    577|         3|          1|          1|   576|    yes   |
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     288|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |       32|      -|       2|       4|
|Multiplexer      |        -|      -|       -|      78|
|Register         |        -|      -|      72|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       32|      0|      74|     370|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        4|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |        Memory       |             Module             | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |dense_1_biases_V_U   |dense_layer1_dense_1_biases_V   |        0|  2|   4|    120|    2|     1|          240|
    |dense_1_weights_V_U  |dense_layer1_dense_1_weights_V  |       32|  0|   0|  69120|    4|     1|       276480|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                |                                |       32|  2|   4|  69240|    6|     2|       276720|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |r_V_87_fu_287_p2              |     *    |      0|  0|  41|           4|           8|
    |i_2_fu_256_p2                 |     +    |      0|  0|  17|          10|           1|
    |inner_state_V_fu_347_p2       |     +    |      0|  0|  15|           8|           8|
    |p_2_fu_179_p2                 |     +    |      0|  0|  15|           7|           1|
    |p_Val2_14_fu_240_p2           |     +    |      0|  0|  10|           2|           2|
    |p_Val2_3_fu_319_p2            |     +    |      0|  0|  15|           8|           8|
    |ret_V_fu_333_p2               |     +    |      0|  0|  16|           9|           9|
    |tmp_404_fu_214_p2             |     +    |      0|  0|  24|          17|          17|
    |tmp_405_fu_271_p2             |     +    |      0|  0|  24|          17|          17|
    |underflow_fu_367_p2           |    and   |      0|  0|   6|           1|           1|
    |exitcond4_fu_173_p2           |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_fu_250_p2            |   icmp   |      0|  0|  13|          10|          10|
    |tmp_24_fu_419_p2              |   icmp   |      0|  0|  11|           8|           1|
    |brmerge_fu_385_p2             |    or    |      0|  0|   6|           1|           1|
    |inner_state_V_cast_fu_228_p3  |  select  |      0|  0|   2|           1|           2|
    |output_V_d0                   |  select  |      0|  0|   7|           1|           7|
    |p_0246_3_fu_407_p3            |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_391_p3               |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_399_p3                 |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                 |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1       |    xor   |      0|  0|   6|           2|           1|
    |brmerge9_fu_373_p2            |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i_0_not_fu_379_p2   |    xor   |      0|  0|   6|           1|           2|
    |tmp_33_fu_361_p2              |    xor   |      0|  0|   6|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 288|         120|         130|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_162                |   9|          2|   10|         20|
    |p_Val2_11_reg_152        |   9|          2|    8|         16|
    |p_reg_140                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         16|   28|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |dense_1_weights_V_lo_reg_486    |   4|   0|    4|          0|
    |exitcond_reg_462                |   1|   0|    1|          0|
    |exitcond_reg_462_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_reg_162                       |  10|   0|   10|          0|
    |input_V_load_reg_481            |   8|   0|    8|          0|
    |p_2_reg_437                     |   7|   0|    7|          0|
    |p_Val2_11_reg_152               |   8|   0|    8|          0|
    |p_reg_140                       |   7|   0|    7|          0|
    |tmp_404_reg_452                 |  11|   0|   17|          6|
    |tmp_reg_442                     |   7|   0|   64|         57|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  72|   0|  135|         63|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dense_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dense_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dense_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | dense_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dense_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dense_layer1 | return value |
|input_V_address0   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    8|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |    7|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |    7|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

