$date
	Thu Dec 16 10:51:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! so $end
$var reg 1 " clk $end
$var reg 1 # si $end
$scope module s1 $end
$var wire 1 " clk $end
$var wire 1 # si $end
$var wire 1 ! so $end
$var wire 1 $ q3 $end
$var wire 1 % q2 $end
$var wire 1 & q1 $end
$scope module D0 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 ! q $end
$var reg 1 ' qbar $end
$upscope $end
$scope module D1 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var reg 1 & q $end
$var reg 1 ( qbar $end
$upscope $end
$scope module D2 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var reg 1 % q $end
$var reg 1 ) qbar $end
$upscope $end
$scope module D3 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 $ q $end
$var reg 1 * qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
x&
x%
x$
1#
0"
x!
$end
#1
1$
1"
#2
0#
0"
#3
1%
0$
1"
#4
1#
0"
#5
1$
0%
1&
1"
#6
0"
#7
1!
0&
1%
1"
#8
0"
#9
1&
0!
1"
#10
0"
#11
1!
1"
#12
0"
#13
1"
#14
0"
