(SAIFILE
  (SAIFVERSION "2.0")
  (DIRECTION "backward")
  (DESIGN )
  (PROGRAM_NAME "trace2power")
  (DIVIDER / )
  (TIMESCALE 1ns)
  (DURATION 96)
  (INSTANCE hierarchical_tb
    (INSTANCE dut
      (NET
        (a[0] (T0 0) (T1 64) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[1] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[2] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[3] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[4] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[5] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[6] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[7] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[8] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[9] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[10] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[11] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[12] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[13] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[14] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[15] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[16] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[17] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[18] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[19] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[20] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[21] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[22] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[23] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[24] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[25] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[26] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[27] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[28] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[29] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[30] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (a[31] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[0] (T0 0) (T1 64) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[1] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[2] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[3] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[4] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[5] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[6] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[7] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[8] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[9] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[10] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[11] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[12] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[13] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[14] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[15] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[16] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[17] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[18] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[19] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[20] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[21] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[22] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[23] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[24] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[25] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[26] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[27] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[28] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[29] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[30] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (b[31] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[0] (T0 0) (T1 64) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[1] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[2] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[3] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[4] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[5] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[6] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[7] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[8] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[9] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[10] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[11] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[12] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[13] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[14] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[15] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[16] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[17] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[18] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[19] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[20] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[21] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[22] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[23] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[24] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[25] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[26] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[27] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[28] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[29] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[30] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (c[31] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
        (clk (T0 48) (T1 48) (TX 0) (TZ 0) (TC 96) (IG 0))
        (rst_n (T0 31) (T1 65) (TX 0) (TZ 0) (TC 1) (IG 0))
        (result[0] (T0 92) (T1 0) (TX 4) (TZ 0) (TC 0) (IG 2))
        (result[1] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[2] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[3] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[4] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[5] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[6] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[7] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[8] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[9] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[10] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[11] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[12] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[13] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[14] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[15] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[16] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[17] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[18] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[19] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[20] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[21] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[22] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[23] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[24] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[25] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[26] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[27] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[28] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[29] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[30] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (result[31] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[0] (T0 94) (T1 0) (TX 2) (TZ 0) (TC 0) (IG 2))
        (add_res[1] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[2] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[3] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[4] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[5] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[6] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[7] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[8] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[9] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[10] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[11] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[12] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[13] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[14] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[15] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[16] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[17] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[18] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[19] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[20] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[21] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[22] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[23] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[24] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[25] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[26] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[27] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[28] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[29] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[30] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        (add_res[31] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
      )
      (INSTANCE adder1
        (NET
          (a[0] (T0 0) (T1 64) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[1] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[2] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[3] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[4] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[5] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[6] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[7] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[8] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[9] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[10] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[11] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[12] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[13] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[14] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[15] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[16] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[17] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[18] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[19] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[20] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[21] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[22] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[23] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[24] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[25] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[26] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[27] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[28] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[29] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[30] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (a[31] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[0] (T0 0) (T1 64) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[1] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[2] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[3] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[4] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[5] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[6] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[7] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[8] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[9] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[10] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[11] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[12] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[13] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[14] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[15] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[16] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[17] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[18] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[19] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[20] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[21] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[22] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[23] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[24] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[25] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[26] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[27] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[28] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[29] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[30] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[31] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (clk (T0 48) (T1 48) (TX 0) (TZ 0) (TC 96) (IG 0))
          (rst_n (T0 31) (T1 65) (TX 0) (TZ 0) (TC 1) (IG 0))
          (r (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (result[0] (T0 94) (T1 0) (TX 2) (TZ 0) (TC 0) (IG 2))
          (result[1] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[2] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[3] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[4] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[5] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[6] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[7] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[8] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[9] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[10] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[11] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[12] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[13] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[14] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[15] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[16] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[17] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[18] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[19] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[20] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[21] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[22] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[23] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[24] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[25] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[26] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[27] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[28] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[29] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[30] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[31] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        )
      )
      (INSTANCE multiplier1
        (NET
          (a[0] (T0 94) (T1 0) (TX 2) (TZ 0) (TC 0) (IG 2))
          (a[1] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[2] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[3] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[4] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[5] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[6] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[7] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[8] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[9] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[10] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[11] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[12] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[13] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[14] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[15] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[16] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[17] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[18] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[19] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[20] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[21] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[22] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[23] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[24] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[25] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[26] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[27] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[28] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[29] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[30] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (a[31] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (b[0] (T0 0) (T1 64) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[1] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[2] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[3] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[4] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[5] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[6] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[7] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[8] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[9] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[10] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[11] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[12] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[13] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[14] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[15] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[16] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[17] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[18] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[19] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[20] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[21] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[22] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[23] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[24] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[25] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[26] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[27] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[28] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[29] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[30] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (b[31] (T0 64) (T1 0) (TX 32) (TZ 0) (TC 0) (IG 1))
          (clk (T0 48) (T1 48) (TX 0) (TZ 0) (TC 96) (IG 0))
          (rst_n (T0 31) (T1 65) (TX 0) (TZ 0) (TC 1) (IG 0))
          (r (T0 63) (T1 0) (TX 33) (TZ 0) (TC 0) (IG 1))
          (result[0] (T0 92) (T1 0) (TX 4) (TZ 0) (TC 0) (IG 2))
          (result[1] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[2] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[3] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[4] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[5] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[6] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[7] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[8] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[9] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[10] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[11] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[12] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[13] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[14] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[15] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[16] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[17] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[18] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[19] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[20] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[21] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[22] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[23] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[24] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[25] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[26] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[27] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[28] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[29] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[30] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
          (result[31] (T0 96) (T1 0) (TX 0) (TZ 0) (TC 0) (IG 0))
        )
      )
    )
  )
)
