

================================================================
== Vitis HLS Report for 'fp2mul503_mont_66_69_Pipeline_VITIS_LOOP_199_1'
================================================================
* Date:           Tue May 20 14:35:27 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_1  |       18|       18|         4|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    727|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     91|    -|
|Register         |        -|    -|     440|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     504|    826|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503_1_U  |fp2div2_503_Pipeline_VITIS_LOOP_78_1_p503_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                         |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln199_fu_175_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln200_fu_209_p2        |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_203_p2          |         +|   0|  0|  71|          64|          64|
    |and_ln200_4_fu_258_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln200_fu_180_p2        |       and|   0|  0|  64|          64|          64|
    |ap_condition_318           |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_164_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln199_fu_133_p2       |      icmp|   0|  0|  13|           4|           5|
    |or_ln200_4_fu_269_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln200_fu_228_p2         |        or|   0|  0|  64|          64|          64|
    |reuse_select_fu_193_p3     |    select|   0|  0|  64|           1|          64|
    |sext_ln191_cast_fu_107_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln200_10_fu_224_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln200_12_fu_263_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln200_15_fu_241_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln200_fu_219_p2        |       xor|   0|  0|  64|          64|          64|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 727|         621|         685|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |borrow_reg_96            |   9|          2|    1|          2|
    |i_193_fu_60              |   9|          2|    4|          8|
    |reuse_addr_reg_fu_52     |   9|          2|   31|         62|
    |reuse_reg_fu_56          |   9|          2|   64|        128|
    |tt3_address0_local       |  14|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  91|         20|  108|        221|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_323                  |   1|   0|    1|          0|
    |and_ln200_reg_338                 |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |borrow_reg_96                     |   1|   0|    1|          0|
    |i_193_fu_60                       |   4|   0|    4|          0|
    |i_reg_309                         |   4|   0|    4|          0|
    |icmp_ln199_reg_314                |   1|   0|    1|          0|
    |icmp_ln199_reg_314_pp0_iter1_reg  |   1|   0|    1|          0|
    |reuse_addr_reg_fu_52              |  31|   0|   32|          1|
    |reuse_reg_fu_56                   |  64|   0|   64|          0|
    |reuse_select_reg_344              |  64|   0|   64|          0|
    |sext_ln191_cast_reg_304           |  64|   0|   64|          0|
    |tempReg_reg_349                   |  64|   0|   64|          0|
    |tt3_addr_reg_318                  |   3|   0|    4|          1|
    |tt3_addr_reg_318_pp0_iter1_reg    |   3|   0|    4|          1|
    |tt3_load_reg_333                  |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 440|   0|  443|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.66.69_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.66.69_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.66.69_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.66.69_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.66.69_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.66.69_Pipeline_VITIS_LOOP_199_1|  return value|
|tt3_address0  |  out|    4|   ap_memory|                                             tt3|         array|
|tt3_ce0       |  out|    1|   ap_memory|                                             tt3|         array|
|tt3_we0       |  out|    1|   ap_memory|                                             tt3|         array|
|tt3_d0        |  out|   64|   ap_memory|                                             tt3|         array|
|tt3_q0        |   in|   64|   ap_memory|                                             tt3|         array|
|sext_ln191    |   in|    1|     ap_none|                                      sext_ln191|        scalar|
+--------------+-----+-----+------------+------------------------------------------------+--------------+

