
IESM-XMEGA32A4U--IrrigationController.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002d7c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000136  00802000  00002d7c  00002e10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000022b  00802136  00802136  00002f46  2**0
                  ALLOC
  3 .stab         00001218  00000000  00000000  00002f48  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000817  00000000  00000000  00004160  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00004977  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000008c0  00000000  00000000  000049a8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00012aa1  00000000  00000000  00005268  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000039b7  00000000  00000000  00017d09  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00010245  00000000  00000000  0001b6c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000213c  00000000  00000000  0002b908  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00028dd6  00000000  00000000  0002da44  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00009603  00000000  00000000  0005681a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a28  00000000  00000000  0005fe20  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0000c8e9  00000000  00000000  00060848  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	18 c1       	rjmp	.+560    	; 0x236 <__bad_interrupt>
       6:	00 00       	nop
       8:	0c 94 80 0e 	jmp	0x1d00	; 0x1d00 <__vector_2>
       c:	14 c1       	rjmp	.+552    	; 0x236 <__bad_interrupt>
       e:	00 00       	nop
      10:	12 c1       	rjmp	.+548    	; 0x236 <__bad_interrupt>
      12:	00 00       	nop
      14:	10 c1       	rjmp	.+544    	; 0x236 <__bad_interrupt>
      16:	00 00       	nop
      18:	0e c1       	rjmp	.+540    	; 0x236 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	0c c1       	rjmp	.+536    	; 0x236 <__bad_interrupt>
      1e:	00 00       	nop
      20:	0a c1       	rjmp	.+532    	; 0x236 <__bad_interrupt>
      22:	00 00       	nop
      24:	08 c1       	rjmp	.+528    	; 0x236 <__bad_interrupt>
      26:	00 00       	nop
      28:	7e c5       	rjmp	.+2812   	; 0xb26 <__vector_10>
      2a:	00 00       	nop
      2c:	95 c5       	rjmp	.+2858   	; 0xb58 <__vector_11>
      2e:	00 00       	nop
      30:	02 c1       	rjmp	.+516    	; 0x236 <__bad_interrupt>
      32:	00 00       	nop
      34:	0c 94 f2 0a 	jmp	0x15e4	; 0x15e4 <__vector_13>
      38:	06 c6       	rjmp	.+3084   	; 0xc46 <__vector_14>
      3a:	00 00       	nop
      3c:	2d c6       	rjmp	.+3162   	; 0xc98 <__vector_15>
      3e:	00 00       	nop
      40:	54 c6       	rjmp	.+3240   	; 0xcea <__vector_16>
      42:	00 00       	nop
      44:	7b c6       	rjmp	.+3318   	; 0xd3c <__vector_17>
      46:	00 00       	nop
      48:	a2 c6       	rjmp	.+3396   	; 0xd8e <__vector_18>
      4a:	00 00       	nop
      4c:	c9 c6       	rjmp	.+3474   	; 0xde0 <__vector_19>
      4e:	00 00       	nop
      50:	f0 c6       	rjmp	.+3552   	; 0xe32 <__vector_20>
      52:	00 00       	nop
      54:	17 c7       	rjmp	.+3630   	; 0xe84 <__vector_21>
      56:	00 00       	nop
      58:	3e c7       	rjmp	.+3708   	; 0xed6 <__vector_22>
      5a:	00 00       	nop
      5c:	65 c7       	rjmp	.+3786   	; 0xf28 <__vector_23>
      5e:	00 00       	nop
      60:	ea c0       	rjmp	.+468    	; 0x236 <__bad_interrupt>
      62:	00 00       	nop
      64:	e8 c0       	rjmp	.+464    	; 0x236 <__bad_interrupt>
      66:	00 00       	nop
      68:	e6 c0       	rjmp	.+460    	; 0x236 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e4 c0       	rjmp	.+456    	; 0x236 <__bad_interrupt>
      6e:	00 00       	nop
      70:	02 c1       	rjmp	.+516    	; 0x276 <__vector_28>
      72:	00 00       	nop
      74:	34 c1       	rjmp	.+616    	; 0x2de <__vector_29>
      76:	00 00       	nop
      78:	28 c1       	rjmp	.+592    	; 0x2ca <__vector_30>
      7a:	00 00       	nop
      7c:	dc c0       	rjmp	.+440    	; 0x236 <__bad_interrupt>
      7e:	00 00       	nop
      80:	da c0       	rjmp	.+436    	; 0x236 <__bad_interrupt>
      82:	00 00       	nop
      84:	d8 c0       	rjmp	.+432    	; 0x236 <__bad_interrupt>
      86:	00 00       	nop
      88:	0c 94 94 0e 	jmp	0x1d28	; 0x1d28 <__vector_34>
      8c:	d4 c0       	rjmp	.+424    	; 0x236 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d2 c0       	rjmp	.+420    	; 0x236 <__bad_interrupt>
      92:	00 00       	nop
      94:	d0 c0       	rjmp	.+416    	; 0x236 <__bad_interrupt>
      96:	00 00       	nop
      98:	ce c0       	rjmp	.+412    	; 0x236 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cc c0       	rjmp	.+408    	; 0x236 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	ca c0       	rjmp	.+404    	; 0x236 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c8 c0       	rjmp	.+400    	; 0x236 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	c6 c0       	rjmp	.+396    	; 0x236 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	c4 c0       	rjmp	.+392    	; 0x236 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c2 c0       	rjmp	.+388    	; 0x236 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c0 c0       	rjmp	.+384    	; 0x236 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0c 94 15 0b 	jmp	0x162a	; 0x162a <__vector_46>
      bc:	0c 94 57 09 	jmp	0x12ae	; 0x12ae <__vector_47>
      c0:	0c 94 80 09 	jmp	0x1300	; 0x1300 <__vector_48>
      c4:	0c 94 a9 09 	jmp	0x1352	; 0x1352 <__vector_49>
      c8:	0c 94 d2 09 	jmp	0x13a4	; 0x13a4 <__vector_50>
      cc:	0c 94 fb 09 	jmp	0x13f6	; 0x13f6 <__vector_51>
      d0:	0c 94 24 0a 	jmp	0x1448	; 0x1448 <__vector_52>
      d4:	b0 c0       	rjmp	.+352    	; 0x236 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	ae c0       	rjmp	.+348    	; 0x236 <__bad_interrupt>
      da:	00 00       	nop
      dc:	ac c0       	rjmp	.+344    	; 0x236 <__bad_interrupt>
      de:	00 00       	nop
      e0:	aa c0       	rjmp	.+340    	; 0x236 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a8 c0       	rjmp	.+336    	; 0x236 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	9c c1       	rjmp	.+824    	; 0x422 <__vector_58>
      ea:	00 00       	nop
      ec:	ce c1       	rjmp	.+924    	; 0x48a <__vector_59>
      ee:	00 00       	nop
      f0:	c2 c1       	rjmp	.+900    	; 0x476 <__vector_60>
      f2:	00 00       	nop
      f4:	a0 c0       	rjmp	.+320    	; 0x236 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	9e c0       	rjmp	.+316    	; 0x236 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	9c c0       	rjmp	.+312    	; 0x236 <__bad_interrupt>
      fe:	00 00       	nop
     100:	0c 94 6c 0e 	jmp	0x1cd8	; 0x1cd8 <__vector_64>
     104:	98 c0       	rjmp	.+304    	; 0x236 <__bad_interrupt>
     106:	00 00       	nop
     108:	0c 94 a8 0e 	jmp	0x1d50	; 0x1d50 <__vector_66>
     10c:	94 c0       	rjmp	.+296    	; 0x236 <__bad_interrupt>
     10e:	00 00       	nop
     110:	92 c0       	rjmp	.+292    	; 0x236 <__bad_interrupt>
     112:	00 00       	nop
     114:	90 c0       	rjmp	.+288    	; 0x236 <__bad_interrupt>
     116:	00 00       	nop
     118:	8e c0       	rjmp	.+284    	; 0x236 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	8c c0       	rjmp	.+280    	; 0x236 <__bad_interrupt>
     11e:	00 00       	nop
     120:	8a c0       	rjmp	.+276    	; 0x236 <__bad_interrupt>
     122:	00 00       	nop
     124:	88 c0       	rjmp	.+272    	; 0x236 <__bad_interrupt>
     126:	00 00       	nop
     128:	86 c0       	rjmp	.+268    	; 0x236 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	84 c0       	rjmp	.+264    	; 0x236 <__bad_interrupt>
     12e:	00 00       	nop
     130:	82 c0       	rjmp	.+260    	; 0x236 <__bad_interrupt>
     132:	00 00       	nop
     134:	22 c7       	rjmp	.+3652   	; 0xf7a <__vector_77>
     136:	00 00       	nop
     138:	49 c7       	rjmp	.+3730   	; 0xfcc <__vector_78>
     13a:	00 00       	nop
     13c:	70 c7       	rjmp	.+3808   	; 0x101e <__vector_79>
     13e:	00 00       	nop
     140:	97 c7       	rjmp	.+3886   	; 0x1070 <__vector_80>
     142:	00 00       	nop
     144:	be c7       	rjmp	.+3964   	; 0x10c2 <__vector_81>
     146:	00 00       	nop
     148:	e5 c7       	rjmp	.+4042   	; 0x1114 <__vector_82>
     14a:	00 00       	nop
     14c:	0c 94 b3 08 	jmp	0x1166	; 0x1166 <__vector_83>
     150:	0c 94 dc 08 	jmp	0x11b8	; 0x11b8 <__vector_84>
     154:	0c 94 05 09 	jmp	0x120a	; 0x120a <__vector_85>
     158:	0c 94 2e 09 	jmp	0x125c	; 0x125c <__vector_86>
     15c:	6c c0       	rjmp	.+216    	; 0x236 <__bad_interrupt>
     15e:	00 00       	nop
     160:	6a c0       	rjmp	.+212    	; 0x236 <__bad_interrupt>
     162:	00 00       	nop
     164:	68 c0       	rjmp	.+208    	; 0x236 <__bad_interrupt>
     166:	00 00       	nop
     168:	66 c0       	rjmp	.+204    	; 0x236 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	64 c0       	rjmp	.+200    	; 0x236 <__bad_interrupt>
     16e:	00 00       	nop
     170:	62 c0       	rjmp	.+196    	; 0x236 <__bad_interrupt>
     172:	00 00       	nop
     174:	60 c0       	rjmp	.+192    	; 0x236 <__bad_interrupt>
     176:	00 00       	nop
     178:	5e c0       	rjmp	.+188    	; 0x236 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	5c c0       	rjmp	.+184    	; 0x236 <__bad_interrupt>
     17e:	00 00       	nop
     180:	5a c0       	rjmp	.+180    	; 0x236 <__bad_interrupt>
     182:	00 00       	nop
     184:	58 c0       	rjmp	.+176    	; 0x236 <__bad_interrupt>
     186:	00 00       	nop
     188:	56 c0       	rjmp	.+172    	; 0x236 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	54 c0       	rjmp	.+168    	; 0x236 <__bad_interrupt>
     18e:	00 00       	nop
     190:	52 c0       	rjmp	.+164    	; 0x236 <__bad_interrupt>
     192:	00 00       	nop
     194:	50 c0       	rjmp	.+160    	; 0x236 <__bad_interrupt>
     196:	00 00       	nop
     198:	4e c0       	rjmp	.+156    	; 0x236 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	4c c0       	rjmp	.+152    	; 0x236 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4a c0       	rjmp	.+148    	; 0x236 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	48 c0       	rjmp	.+144    	; 0x236 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	46 c0       	rjmp	.+140    	; 0x236 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	44 c0       	rjmp	.+136    	; 0x236 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	42 c0       	rjmp	.+132    	; 0x236 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	40 c0       	rjmp	.+128    	; 0x236 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	3e c0       	rjmp	.+124    	; 0x236 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	3c c0       	rjmp	.+120    	; 0x236 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	3a c0       	rjmp	.+116    	; 0x236 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	38 c0       	rjmp	.+112    	; 0x236 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	36 c0       	rjmp	.+108    	; 0x236 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	34 c0       	rjmp	.+104    	; 0x236 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	32 c0       	rjmp	.+100    	; 0x236 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	30 c0       	rjmp	.+96     	; 0x236 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	2e c0       	rjmp	.+92     	; 0x236 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	2c c0       	rjmp	.+88     	; 0x236 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2a c0       	rjmp	.+84     	; 0x236 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	28 c0       	rjmp	.+80     	; 0x236 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	26 c0       	rjmp	.+76     	; 0x236 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	24 c0       	rjmp	.+72     	; 0x236 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	22 c0       	rjmp	.+68     	; 0x236 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	20 c0       	rjmp	.+64     	; 0x236 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	1e c0       	rjmp	.+60     	; 0x236 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	df e2       	ldi	r29, 0x2F	; 47
     204:	de bf       	out	0x3e, r29	; 62
     206:	cd bf       	out	0x3d, r28	; 61

00000208 <__do_copy_data>:
     208:	11 e2       	ldi	r17, 0x21	; 33
     20a:	a0 e0       	ldi	r26, 0x00	; 0
     20c:	b0 e2       	ldi	r27, 0x20	; 32
     20e:	ec e7       	ldi	r30, 0x7C	; 124
     210:	fd e2       	ldi	r31, 0x2D	; 45
     212:	02 c0       	rjmp	.+4      	; 0x218 <__do_copy_data+0x10>
     214:	05 90       	lpm	r0, Z+
     216:	0d 92       	st	X+, r0
     218:	a6 33       	cpi	r26, 0x36	; 54
     21a:	b1 07       	cpc	r27, r17
     21c:	d9 f7       	brne	.-10     	; 0x214 <__do_copy_data+0xc>

0000021e <__do_clear_bss>:
     21e:	23 e2       	ldi	r18, 0x23	; 35
     220:	a6 e3       	ldi	r26, 0x36	; 54
     222:	b1 e2       	ldi	r27, 0x21	; 33
     224:	01 c0       	rjmp	.+2      	; 0x228 <.do_clear_bss_start>

00000226 <.do_clear_bss_loop>:
     226:	1d 92       	st	X+, r1

00000228 <.do_clear_bss_start>:
     228:	a1 36       	cpi	r26, 0x61	; 97
     22a:	b2 07       	cpc	r27, r18
     22c:	e1 f7       	brne	.-8      	; 0x226 <.do_clear_bss_loop>
     22e:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <main>
     232:	0c 94 bc 16 	jmp	0x2d78	; 0x2d78 <_exit>

00000236 <__bad_interrupt>:
     236:	e4 ce       	rjmp	.-568    	; 0x0 <__vectors>

00000238 <crc8_update>:
    for (uint16_t counter = 0; counter < len; counter++)
    {
        seed = crc_ccitt16_update(seed, *buf++);
    }
    return seed;
}
     238:	86 27       	eor	r24, r22
     23a:	98 e0       	ldi	r25, 0x08	; 8
     23c:	2c e8       	ldi	r18, 0x8C	; 140
     23e:	80 ff       	sbrs	r24, 0
     240:	03 c0       	rjmp	.+6      	; 0x248 <crc8_update+0x10>
     242:	86 95       	lsr	r24
     244:	82 27       	eor	r24, r18
     246:	01 c0       	rjmp	.+2      	; 0x24a <crc8_update+0x12>
     248:	86 95       	lsr	r24
     24a:	91 50       	subi	r25, 0x01	; 1
     24c:	c1 f7       	brne	.-16     	; 0x23e <crc8_update+0x6>
     24e:	08 95       	ret

00000250 <crc8_compute>:

uint8_t crc8_compute(uint8_t* buffer, uint8_t buffer_length)
{
     250:	1f 93       	push	r17
     252:	cf 93       	push	r28
     254:	df 93       	push	r29
     256:	ec 01       	movw	r28, r24
    uint8_t crc8 = 0;
    while (buffer_length--)
     258:	16 2f       	mov	r17, r22
     25a:	11 50       	subi	r17, 0x01	; 1
     25c:	66 23       	and	r22, r22
     25e:	31 f0       	breq	.+12     	; 0x26c <crc8_compute+0x1c>
    return seed;
}

uint8_t crc8_compute(uint8_t* buffer, uint8_t buffer_length)
{
    uint8_t crc8 = 0;
     260:	80 e0       	ldi	r24, 0x00	; 0
    while (buffer_length--)
    {
        crc8 = crc8_update(crc8, *buffer++);
     262:	69 91       	ld	r22, Y+
     264:	e9 df       	rcall	.-46     	; 0x238 <crc8_update>
}

uint8_t crc8_compute(uint8_t* buffer, uint8_t buffer_length)
{
    uint8_t crc8 = 0;
    while (buffer_length--)
     266:	11 50       	subi	r17, 0x01	; 1
     268:	e0 f7       	brcc	.-8      	; 0x262 <crc8_compute+0x12>
     26a:	01 c0       	rjmp	.+2      	; 0x26e <crc8_compute+0x1e>
    return seed;
}

uint8_t crc8_compute(uint8_t* buffer, uint8_t buffer_length)
{
    uint8_t crc8 = 0;
     26c:	80 e0       	ldi	r24, 0x00	; 0
    while (buffer_length--)
    {
        crc8 = crc8_update(crc8, *buffer++);
    }
    return crc8;
}
     26e:	df 91       	pop	r29
     270:	cf 91       	pop	r28
     272:	1f 91       	pop	r17
     274:	08 95       	ret

00000276 <__vector_28>:
}

bool _uartc1_byte_available(void)
{
    return buffer.rx_front != buffer.rx_back;
}
     276:	1f 92       	push	r1
     278:	0f 92       	push	r0
     27a:	0f b6       	in	r0, 0x3f	; 63
     27c:	0f 92       	push	r0
     27e:	11 24       	eor	r1, r1
     280:	2f 93       	push	r18
     282:	8f 93       	push	r24
     284:	9f 93       	push	r25
     286:	af 93       	push	r26
     288:	bf 93       	push	r27
     28a:	ef 93       	push	r30
     28c:	ff 93       	push	r31
     28e:	20 91 b0 08 	lds	r18, 0x08B0
     292:	80 91 c8 21 	lds	r24, 0x21C8
     296:	8f 5f       	subi	r24, 0xFF	; 255
     298:	8f 70       	andi	r24, 0x0F	; 15
     29a:	90 91 c9 21 	lds	r25, 0x21C9
     29e:	98 17       	cp	r25, r24
     2a0:	41 f0       	breq	.+16     	; 0x2b2 <__vector_28+0x3c>
     2a2:	e8 ec       	ldi	r30, 0xC8	; 200
     2a4:	f1 e2       	ldi	r31, 0x21	; 33
     2a6:	a0 81       	ld	r26, Z
     2a8:	b0 e0       	ldi	r27, 0x00	; 0
     2aa:	a8 5c       	subi	r26, 0xC8	; 200
     2ac:	be 4d       	sbci	r27, 0xDE	; 222
     2ae:	2c 93       	st	X, r18
     2b0:	80 83       	st	Z, r24
     2b2:	ff 91       	pop	r31
     2b4:	ef 91       	pop	r30
     2b6:	bf 91       	pop	r27
     2b8:	af 91       	pop	r26
     2ba:	9f 91       	pop	r25
     2bc:	8f 91       	pop	r24
     2be:	2f 91       	pop	r18
     2c0:	0f 90       	pop	r0
     2c2:	0f be       	out	0x3f, r0	; 63
     2c4:	0f 90       	pop	r0
     2c6:	1f 90       	pop	r1
     2c8:	18 95       	reti

000002ca <__vector_30>:
     2ca:	1f 92       	push	r1
     2cc:	0f 92       	push	r0
     2ce:	0f b6       	in	r0, 0x3f	; 63
     2d0:	0f 92       	push	r0
     2d2:	11 24       	eor	r1, r1
     2d4:	0f 90       	pop	r0
     2d6:	0f be       	out	0x3f, r0	; 63
     2d8:	0f 90       	pop	r0
     2da:	1f 90       	pop	r1
     2dc:	18 95       	reti

000002de <__vector_29>:
     2de:	1f 92       	push	r1
     2e0:	0f 92       	push	r0
     2e2:	0f b6       	in	r0, 0x3f	; 63
     2e4:	0f 92       	push	r0
     2e6:	11 24       	eor	r1, r1
     2e8:	8f 93       	push	r24
     2ea:	9f 93       	push	r25
     2ec:	af 93       	push	r26
     2ee:	bf 93       	push	r27
     2f0:	ef 93       	push	r30
     2f2:	ff 93       	push	r31
     2f4:	90 91 ca 21 	lds	r25, 0x21CA
     2f8:	80 91 cb 21 	lds	r24, 0x21CB
     2fc:	98 13       	cpse	r25, r24
     2fe:	06 c0       	rjmp	.+12     	; 0x30c <__vector_29+0x2e>
     300:	e0 eb       	ldi	r30, 0xB0	; 176
     302:	f8 e0       	ldi	r31, 0x08	; 8
     304:	83 81       	ldd	r24, Z+3	; 0x03
     306:	8c 7f       	andi	r24, 0xFC	; 252
     308:	83 83       	std	Z+3, r24	; 0x03
     30a:	0e c0       	rjmp	.+28     	; 0x328 <__vector_29+0x4a>
     30c:	eb ec       	ldi	r30, 0xCB	; 203
     30e:	f1 e2       	ldi	r31, 0x21	; 33
     310:	a0 81       	ld	r26, Z
     312:	b0 e0       	ldi	r27, 0x00	; 0
     314:	a8 5c       	subi	r26, 0xC8	; 200
     316:	be 4d       	sbci	r27, 0xDE	; 222
     318:	50 96       	adiw	r26, 0x10	; 16
     31a:	8c 91       	ld	r24, X
     31c:	80 93 b0 08 	sts	0x08B0, r24
     320:	80 81       	ld	r24, Z
     322:	8f 5f       	subi	r24, 0xFF	; 255
     324:	8f 77       	andi	r24, 0x7F	; 127
     326:	80 83       	st	Z, r24
     328:	ff 91       	pop	r31
     32a:	ef 91       	pop	r30
     32c:	bf 91       	pop	r27
     32e:	af 91       	pop	r26
     330:	9f 91       	pop	r25
     332:	8f 91       	pop	r24
     334:	0f 90       	pop	r0
     336:	0f be       	out	0x3f, r0	; 63
     338:	0f 90       	pop	r0
     33a:	1f 90       	pop	r1
     33c:	18 95       	reti

0000033e <_uartc1_enable_interrupt>:
     33e:	e0 eb       	ldi	r30, 0xB0	; 176
     340:	f8 e0       	ldi	r31, 0x08	; 8
     342:	93 81       	ldd	r25, Z+3	; 0x03
     344:	82 95       	swap	r24
     346:	80 7f       	andi	r24, 0xF0	; 240
     348:	9f 7c       	andi	r25, 0xCF	; 207
     34a:	98 2b       	or	r25, r24
     34c:	93 83       	std	Z+3, r25	; 0x03
     34e:	08 95       	ret

00000350 <_uartc1_init>:
     350:	cf 93       	push	r28
     352:	df 93       	push	r29
     354:	cd b7       	in	r28, 0x3d	; 61
     356:	de b7       	in	r29, 0x3e	; 62
     358:	29 97       	sbiw	r28, 0x09	; 9
     35a:	cd bf       	out	0x3d, r28	; 61
     35c:	de bf       	out	0x3e, r29	; 62
     35e:	89 e0       	ldi	r24, 0x09	; 9
     360:	e0 e0       	ldi	r30, 0x00	; 0
     362:	f0 e2       	ldi	r31, 0x20	; 32
     364:	de 01       	movw	r26, r28
     366:	11 96       	adiw	r26, 0x01	; 1
     368:	01 90       	ld	r0, Z+
     36a:	0d 92       	st	X+, r0
     36c:	8a 95       	dec	r24
     36e:	e1 f7       	brne	.-8      	; 0x368 <_uartc1_init+0x18>
     370:	10 92 c9 21 	sts	0x21C9, r1
     374:	10 92 c8 21 	sts	0x21C8, r1
     378:	10 92 cb 21 	sts	0x21CB, r1
     37c:	10 92 ca 21 	sts	0x21CA, r1
     380:	be 01       	movw	r22, r28
     382:	6f 5f       	subi	r22, 0xFF	; 255
     384:	7f 4f       	sbci	r23, 0xFF	; 255
     386:	80 eb       	ldi	r24, 0xB0	; 176
     388:	98 e0       	ldi	r25, 0x08	; 8
     38a:	0e 94 4a 0c 	call	0x1894	; 0x1894 <usart_init_rs232>
     38e:	e0 eb       	ldi	r30, 0xB0	; 176
     390:	f8 e0       	ldi	r31, 0x08	; 8
     392:	83 81       	ldd	r24, Z+3	; 0x03
     394:	8f 7c       	andi	r24, 0xCF	; 207
     396:	83 83       	std	Z+3, r24	; 0x03
     398:	83 81       	ldd	r24, Z+3	; 0x03
     39a:	83 7f       	andi	r24, 0xF3	; 243
     39c:	83 83       	std	Z+3, r24	; 0x03
     39e:	83 81       	ldd	r24, Z+3	; 0x03
     3a0:	8c 7f       	andi	r24, 0xFC	; 252
     3a2:	81 60       	ori	r24, 0x01	; 1
     3a4:	83 83       	std	Z+3, r24	; 0x03
     3a6:	29 96       	adiw	r28, 0x09	; 9
     3a8:	cd bf       	out	0x3d, r28	; 61
     3aa:	de bf       	out	0x3e, r29	; 62
     3ac:	df 91       	pop	r29
     3ae:	cf 91       	pop	r28
     3b0:	08 95       	ret

000003b2 <_uartc1_putc>:

void reset_avr(void);

void _uartc1_putc(char ch)
{
     3b2:	ff 92       	push	r15
     3b4:	0f 93       	push	r16
     3b6:	1f 93       	push	r17
     3b8:	cf 93       	push	r28
     3ba:	df 93       	push	r29
     3bc:	f8 2e       	mov	r15, r24
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
     3be:	68 e0       	ldi	r22, 0x08	; 8
     3c0:	70 e0       	ldi	r23, 0x00	; 0
     3c2:	81 e0       	ldi	r24, 0x01	; 1
     3c4:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <timeout_start_singleshot>
}

static bool putb(uint8_t byte)
{
    uint8_t tx_back;
    tx_back = (buffer.tx_back + 1) & TX_BUFFER_MASK;
     3c8:	0a ec       	ldi	r16, 0xCA	; 202
     3ca:	11 e2       	ldi	r17, 0x21	; 33
    if (tx_back != buffer.tx_front) {
     3cc:	cb ec       	ldi	r28, 0xCB	; 203
     3ce:	d1 e2       	ldi	r29, 0x21	; 33
void reset_avr(void);

void _uartc1_putc(char ch)
{
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
    while (!putb(ch)) {
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <_uartc1_putc+0x24>
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
            reset_avr();
     3d2:	0e 94 2e 0e 	call	0x1c5c	; 0x1c5c <reset_avr>
}

static bool putb(uint8_t byte)
{
    uint8_t tx_back;
    tx_back = (buffer.tx_back + 1) & TX_BUFFER_MASK;
     3d6:	f8 01       	movw	r30, r16
     3d8:	90 81       	ld	r25, Z
     3da:	9f 5f       	subi	r25, 0xFF	; 255
     3dc:	9f 77       	andi	r25, 0x7F	; 127
    if (tx_back != buffer.tx_front) {
     3de:	28 81       	ld	r18, Y
     3e0:	92 17       	cp	r25, r18
     3e2:	99 f0       	breq	.+38     	; 0x40a <_uartc1_putc+0x58>
        buffer.TX[buffer.tx_back] = byte;
     3e4:	ea ec       	ldi	r30, 0xCA	; 202
     3e6:	f1 e2       	ldi	r31, 0x21	; 33
     3e8:	a0 81       	ld	r26, Z
     3ea:	b0 e0       	ldi	r27, 0x00	; 0
     3ec:	a8 5c       	subi	r26, 0xC8	; 200
     3ee:	be 4d       	sbci	r27, 0xDE	; 222
     3f0:	50 96       	adiw	r26, 0x10	; 16
     3f2:	fc 92       	st	X, r15
        buffer.tx_back = tx_back;
     3f4:	90 83       	st	Z, r25
 *              Use USART_DREINTLVL_t type.
 */
static inline void usart_set_dre_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_DREINTLVL_gm) |
     3f6:	e0 eb       	ldi	r30, 0xB0	; 176
     3f8:	f8 e0       	ldi	r31, 0x08	; 8
     3fa:	83 81       	ldd	r24, Z+3	; 0x03
     3fc:	8c 7f       	andi	r24, 0xFC	; 252
     3fe:	81 60       	ori	r24, 0x01	; 1
     400:	83 83       	std	Z+3, r24	; 0x03
    while (!putb(ch)) {
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
            reset_avr();
        }
    }
    timeout_stop(TIMEOUT_UART);
     402:	81 e0       	ldi	r24, 0x01	; 1
     404:	0e 94 0d 0e 	call	0x1c1a	; 0x1c1a <timeout_stop>
     408:	06 c0       	rjmp	.+12     	; 0x416 <_uartc1_putc+0x64>

void _uartc1_putc(char ch)
{
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
    while (!putb(ch)) {
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
     40a:	81 e0       	ldi	r24, 0x01	; 1
     40c:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <timeout_test_and_clear_expired>
     410:	88 23       	and	r24, r24
     412:	09 f3       	breq	.-62     	; 0x3d6 <_uartc1_putc+0x24>
     414:	de cf       	rjmp	.-68     	; 0x3d2 <_uartc1_putc+0x20>
            reset_avr();
        }
    }
    timeout_stop(TIMEOUT_UART);
}
     416:	df 91       	pop	r29
     418:	cf 91       	pop	r28
     41a:	1f 91       	pop	r17
     41c:	0f 91       	pop	r16
     41e:	ff 90       	pop	r15
     420:	08 95       	ret

00000422 <__vector_58>:
    volatile uint8_t tx_back;
    volatile uint8_t tx_front;
} buffer;

ISR(USARTE0_RXC_vect)
{
     422:	1f 92       	push	r1
     424:	0f 92       	push	r0
     426:	0f b6       	in	r0, 0x3f	; 63
     428:	0f 92       	push	r0
     42a:	11 24       	eor	r1, r1
     42c:	2f 93       	push	r18
     42e:	8f 93       	push	r24
     430:	9f 93       	push	r25
     432:	af 93       	push	r26
     434:	bf 93       	push	r27
     436:	ef 93       	push	r30
     438:	ff 93       	push	r31
    uint8_t data = USARTE0.DATA;
     43a:	20 91 a0 0a 	lds	r18, 0x0AA0
    uint8_t back = (buffer.rx_back + 1) & RX_BUFFER_MASK;
     43e:	80 91 cc 22 	lds	r24, 0x22CC
     442:	8f 5f       	subi	r24, 0xFF	; 255
     444:	8f 77       	andi	r24, 0x7F	; 127
    if (back != buffer.rx_front) {
     446:	90 91 cd 22 	lds	r25, 0x22CD
     44a:	98 17       	cp	r25, r24
     44c:	41 f0       	breq	.+16     	; 0x45e <__vector_58+0x3c>
        buffer.RX[buffer.rx_back] = data;
     44e:	ec ec       	ldi	r30, 0xCC	; 204
     450:	f2 e2       	ldi	r31, 0x22	; 34
     452:	a0 81       	ld	r26, Z
     454:	b0 e0       	ldi	r27, 0x00	; 0
     456:	a4 53       	subi	r26, 0x34	; 52
     458:	be 4d       	sbci	r27, 0xDE	; 222
     45a:	2c 93       	st	X, r18
        buffer.rx_back = back;
     45c:	80 83       	st	Z, r24
    }
}
     45e:	ff 91       	pop	r31
     460:	ef 91       	pop	r30
     462:	bf 91       	pop	r27
     464:	af 91       	pop	r26
     466:	9f 91       	pop	r25
     468:	8f 91       	pop	r24
     46a:	2f 91       	pop	r18
     46c:	0f 90       	pop	r0
     46e:	0f be       	out	0x3f, r0	; 63
     470:	0f 90       	pop	r0
     472:	1f 90       	pop	r1
     474:	18 95       	reti

00000476 <__vector_60>:

ISR(USARTE0_TXC_vect)
{
     476:	1f 92       	push	r1
     478:	0f 92       	push	r0
     47a:	0f b6       	in	r0, 0x3f	; 63
     47c:	0f 92       	push	r0
     47e:	11 24       	eor	r1, r1
}
     480:	0f 90       	pop	r0
     482:	0f be       	out	0x3f, r0	; 63
     484:	0f 90       	pop	r0
     486:	1f 90       	pop	r1
     488:	18 95       	reti

0000048a <__vector_59>:

ISR(USARTE0_DRE_vect)
{
     48a:	1f 92       	push	r1
     48c:	0f 92       	push	r0
     48e:	0f b6       	in	r0, 0x3f	; 63
     490:	0f 92       	push	r0
     492:	11 24       	eor	r1, r1
     494:	8f 93       	push	r24
     496:	9f 93       	push	r25
     498:	af 93       	push	r26
     49a:	bf 93       	push	r27
     49c:	ef 93       	push	r30
     49e:	ff 93       	push	r31
    if (buffer.tx_back == buffer.tx_front) {
     4a0:	90 91 ce 22 	lds	r25, 0x22CE
     4a4:	80 91 cf 22 	lds	r24, 0x22CF
     4a8:	98 13       	cpse	r25, r24
     4aa:	06 c0       	rjmp	.+12     	; 0x4b8 <__vector_59+0x2e>
     4ac:	e0 ea       	ldi	r30, 0xA0	; 160
     4ae:	fa e0       	ldi	r31, 0x0A	; 10
     4b0:	83 81       	ldd	r24, Z+3	; 0x03
     4b2:	8c 7f       	andi	r24, 0xFC	; 252
     4b4:	83 83       	std	Z+3, r24	; 0x03
     4b6:	0d c0       	rjmp	.+26     	; 0x4d2 <__vector_59+0x48>
        usart_set_dre_interrupt_level(&USARTE0, USART_INT_LVL_OFF);
    } else {
        USARTE0.DATA = buffer.TX[buffer.tx_front];
     4b8:	ef ec       	ldi	r30, 0xCF	; 207
     4ba:	f2 e2       	ldi	r31, 0x22	; 34
     4bc:	a0 81       	ld	r26, Z
     4be:	b0 e0       	ldi	r27, 0x00	; 0
     4c0:	a4 5b       	subi	r26, 0xB4	; 180
     4c2:	bd 4d       	sbci	r27, 0xDD	; 221
     4c4:	8c 91       	ld	r24, X
     4c6:	80 93 a0 0a 	sts	0x0AA0, r24
        buffer.tx_front = (buffer.tx_front + 1) & TX_BUFFER_MASK;
     4ca:	80 81       	ld	r24, Z
     4cc:	8f 5f       	subi	r24, 0xFF	; 255
     4ce:	8f 77       	andi	r24, 0x7F	; 127
     4d0:	80 83       	st	Z, r24
    }
}
     4d2:	ff 91       	pop	r31
     4d4:	ef 91       	pop	r30
     4d6:	bf 91       	pop	r27
     4d8:	af 91       	pop	r26
     4da:	9f 91       	pop	r25
     4dc:	8f 91       	pop	r24
     4de:	0f 90       	pop	r0
     4e0:	0f be       	out	0x3f, r0	; 63
     4e2:	0f 90       	pop	r0
     4e4:	1f 90       	pop	r1
     4e6:	18 95       	reti

000004e8 <_uarte0_enable_interrupt>:
 * \param level Interrupt level of the RXD interrupt.
 */
static inline void usart_set_rx_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_RXCINTLVL_gm) |
     4e8:	e0 ea       	ldi	r30, 0xA0	; 160
     4ea:	fa e0       	ldi	r31, 0x0A	; 10
     4ec:	93 81       	ldd	r25, Z+3	; 0x03
     4ee:	82 95       	swap	r24
     4f0:	80 7f       	andi	r24, 0xF0	; 240
     4f2:	9f 7c       	andi	r25, 0xCF	; 207
     4f4:	98 2b       	or	r25, r24
     4f6:	93 83       	std	Z+3, r25	; 0x03
     4f8:	08 95       	ret

000004fa <_uarte0_init>:
{
    usart_set_rx_interrupt_level(&USARTE0, level);
}

void _uarte0_init(void)
{
     4fa:	cf 93       	push	r28
     4fc:	df 93       	push	r29
     4fe:	cd b7       	in	r28, 0x3d	; 61
     500:	de b7       	in	r29, 0x3e	; 62
     502:	29 97       	sbiw	r28, 0x09	; 9
     504:	cd bf       	out	0x3d, r28	; 61
     506:	de bf       	out	0x3e, r29	; 62
    usart_rs232_options_t rs232_options = {
     508:	89 e0       	ldi	r24, 0x09	; 9
     50a:	e9 e0       	ldi	r30, 0x09	; 9
     50c:	f0 e2       	ldi	r31, 0x20	; 32
     50e:	de 01       	movw	r26, r28
     510:	11 96       	adiw	r26, 0x01	; 1
     512:	01 90       	ld	r0, Z+
     514:	0d 92       	st	X+, r0
     516:	8a 95       	dec	r24
     518:	e1 f7       	brne	.-8      	; 0x512 <_uarte0_init+0x18>
        .baudrate = 115200,
        .charlength = USART_CHSIZE_8BIT_gc,
        .paritytype = USART_PMODE_DISABLED_gc,
        .stopbits = false
    };
    buffer.rx_front = 0;
     51a:	10 92 cd 22 	sts	0x22CD, r1
    buffer.rx_back = 0;
     51e:	10 92 cc 22 	sts	0x22CC, r1
    buffer.tx_front = 0;
     522:	10 92 cf 22 	sts	0x22CF, r1
    buffer.tx_back = 0;
     526:	10 92 ce 22 	sts	0x22CE, r1
    usart_init_rs232(&USARTE0, &rs232_options);
     52a:	be 01       	movw	r22, r28
     52c:	6f 5f       	subi	r22, 0xFF	; 255
     52e:	7f 4f       	sbci	r23, 0xFF	; 255
     530:	80 ea       	ldi	r24, 0xA0	; 160
     532:	9a e0       	ldi	r25, 0x0A	; 10
     534:	0e 94 4a 0c 	call	0x1894	; 0x1894 <usart_init_rs232>
     538:	e0 ea       	ldi	r30, 0xA0	; 160
     53a:	fa e0       	ldi	r31, 0x0A	; 10
     53c:	83 81       	ldd	r24, Z+3	; 0x03
     53e:	8f 7c       	andi	r24, 0xCF	; 207
     540:	83 83       	std	Z+3, r24	; 0x03
 * \param level Interrupt level of the TXD interrupt.
 */
static inline void usart_set_tx_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_TXCINTLVL_gm) |
     542:	83 81       	ldd	r24, Z+3	; 0x03
     544:	83 7f       	andi	r24, 0xF3	; 243
     546:	83 83       	std	Z+3, r24	; 0x03
 *              Use USART_DREINTLVL_t type.
 */
static inline void usart_set_dre_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_DREINTLVL_gm) |
     548:	83 81       	ldd	r24, Z+3	; 0x03
     54a:	8c 7f       	andi	r24, 0xFC	; 252
     54c:	81 60       	ori	r24, 0x01	; 1
     54e:	83 83       	std	Z+3, r24	; 0x03
    usart_set_rx_interrupt_level(&USARTE0, USART_INT_LVL_OFF);
    usart_set_tx_interrupt_level(&USARTE0, USART_INT_LVL_OFF);
    usart_set_dre_interrupt_level(&USARTE0, USART_INT_LVL_LO);
}
     550:	29 96       	adiw	r28, 0x09	; 9
     552:	cd bf       	out	0x3d, r28	; 61
     554:	de bf       	out	0x3e, r29	; 62
     556:	df 91       	pop	r29
     558:	cf 91       	pop	r28
     55a:	08 95       	ret

0000055c <_uarte0_getc>:

int16_t _uarte0_getc(void)
{
    uint8_t ans;
    if (buffer.rx_front == buffer.rx_back) {
     55c:	90 91 cd 22 	lds	r25, 0x22CD
     560:	80 91 cc 22 	lds	r24, 0x22CC
     564:	98 17       	cp	r25, r24
     566:	69 f0       	breq	.+26     	; 0x582 <_uarte0_getc+0x26>
        return -1;
    }
    ans = buffer.RX[buffer.rx_front];
     568:	ed ec       	ldi	r30, 0xCD	; 205
     56a:	f2 e2       	ldi	r31, 0x22	; 34
     56c:	a0 81       	ld	r26, Z
     56e:	b0 e0       	ldi	r27, 0x00	; 0
     570:	a4 53       	subi	r26, 0x34	; 52
     572:	be 4d       	sbci	r27, 0xDE	; 222
     574:	2c 91       	ld	r18, X
    buffer.rx_front = (buffer.rx_front + 1) & RX_BUFFER_MASK;
     576:	80 81       	ld	r24, Z
     578:	8f 5f       	subi	r24, 0xFF	; 255
     57a:	8f 77       	andi	r24, 0x7F	; 127
     57c:	80 83       	st	Z, r24
    return ans;
     57e:	30 e0       	ldi	r19, 0x00	; 0
     580:	02 c0       	rjmp	.+4      	; 0x586 <_uarte0_getc+0x2a>

int16_t _uarte0_getc(void)
{
    uint8_t ans;
    if (buffer.rx_front == buffer.rx_back) {
        return -1;
     582:	2f ef       	ldi	r18, 0xFF	; 255
     584:	3f ef       	ldi	r19, 0xFF	; 255
    }
    ans = buffer.RX[buffer.rx_front];
    buffer.rx_front = (buffer.rx_front + 1) & RX_BUFFER_MASK;
    return ans;
}
     586:	82 2f       	mov	r24, r18
     588:	93 2f       	mov	r25, r19
     58a:	08 95       	ret

0000058c <_uarte0_byte_available>:

bool _uarte0_byte_available(void)
{
	return buffer.rx_front != buffer.rx_back;
     58c:	20 91 cd 22 	lds	r18, 0x22CD
     590:	90 91 cc 22 	lds	r25, 0x22CC
     594:	81 e0       	ldi	r24, 0x01	; 1
     596:	29 13       	cpse	r18, r25
     598:	01 c0       	rjmp	.+2      	; 0x59c <_uarte0_byte_available+0x10>
     59a:	80 e0       	ldi	r24, 0x00	; 0
}
     59c:	08 95       	ret

0000059e <_uarte0_putc>:

void reset_avr(void);

void _uarte0_putc(char ch)
{
     59e:	ff 92       	push	r15
     5a0:	0f 93       	push	r16
     5a2:	1f 93       	push	r17
     5a4:	cf 93       	push	r28
     5a6:	df 93       	push	r29
     5a8:	f8 2e       	mov	r15, r24
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
     5aa:	68 e0       	ldi	r22, 0x08	; 8
     5ac:	70 e0       	ldi	r23, 0x00	; 0
     5ae:	81 e0       	ldi	r24, 0x01	; 1
     5b0:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <timeout_start_singleshot>
}

static bool putb(uint8_t byte)
{
    uint8_t tx_back;
    tx_back = (buffer.tx_back + 1) & TX_BUFFER_MASK;
     5b4:	0e ec       	ldi	r16, 0xCE	; 206
     5b6:	12 e2       	ldi	r17, 0x22	; 34
    if (tx_back != buffer.tx_front) {
     5b8:	cf ec       	ldi	r28, 0xCF	; 207
     5ba:	d2 e2       	ldi	r29, 0x22	; 34
void reset_avr(void);

void _uarte0_putc(char ch)
{
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
    while (!putb(ch)) {
     5bc:	02 c0       	rjmp	.+4      	; 0x5c2 <_uarte0_putc+0x24>
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
            reset_avr();
     5be:	0e 94 2e 0e 	call	0x1c5c	; 0x1c5c <reset_avr>
}

static bool putb(uint8_t byte)
{
    uint8_t tx_back;
    tx_back = (buffer.tx_back + 1) & TX_BUFFER_MASK;
     5c2:	f8 01       	movw	r30, r16
     5c4:	90 81       	ld	r25, Z
     5c6:	9f 5f       	subi	r25, 0xFF	; 255
     5c8:	9f 77       	andi	r25, 0x7F	; 127
    if (tx_back != buffer.tx_front) {
     5ca:	28 81       	ld	r18, Y
     5cc:	92 17       	cp	r25, r18
     5ce:	91 f0       	breq	.+36     	; 0x5f4 <_uarte0_putc+0x56>
        buffer.TX[buffer.tx_back] = byte;
     5d0:	ee ec       	ldi	r30, 0xCE	; 206
     5d2:	f2 e2       	ldi	r31, 0x22	; 34
     5d4:	a0 81       	ld	r26, Z
     5d6:	b0 e0       	ldi	r27, 0x00	; 0
     5d8:	a4 5b       	subi	r26, 0xB4	; 180
     5da:	bd 4d       	sbci	r27, 0xDD	; 221
     5dc:	fc 92       	st	X, r15
        buffer.tx_back = tx_back;
     5de:	90 83       	st	Z, r25
     5e0:	e0 ea       	ldi	r30, 0xA0	; 160
     5e2:	fa e0       	ldi	r31, 0x0A	; 10
     5e4:	83 81       	ldd	r24, Z+3	; 0x03
     5e6:	8c 7f       	andi	r24, 0xFC	; 252
     5e8:	81 60       	ori	r24, 0x01	; 1
     5ea:	83 83       	std	Z+3, r24	; 0x03
    while (!putb(ch)) {
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
            reset_avr();
        }
    }
    timeout_stop(TIMEOUT_UART);
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	0e 94 0d 0e 	call	0x1c1a	; 0x1c1a <timeout_stop>
     5f2:	06 c0       	rjmp	.+12     	; 0x600 <_uarte0_putc+0x62>

void _uarte0_putc(char ch)
{
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
    while (!putb(ch)) {
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
     5f4:	81 e0       	ldi	r24, 0x01	; 1
     5f6:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <timeout_test_and_clear_expired>
     5fa:	88 23       	and	r24, r24
     5fc:	11 f3       	breq	.-60     	; 0x5c2 <_uarte0_putc+0x24>
     5fe:	df cf       	rjmp	.-66     	; 0x5be <_uarte0_putc+0x20>
            reset_avr();
        }
    }
    timeout_stop(TIMEOUT_UART);
}
     600:	df 91       	pop	r29
     602:	cf 91       	pop	r28
     604:	1f 91       	pop	r17
     606:	0f 91       	pop	r16
     608:	ff 90       	pop	r15
     60a:	08 95       	ret

0000060c <DEBUG_puts>:
#if (DEBUG_UART != UART_NONE)
    static const char hex[] = "0123456789ABCDEF";
#endif
    _DEBUG_putc(hex[b >> 4]);
    _DEBUG_putc(hex[b & 0x0F]);
}
     60c:	cf 93       	push	r28
     60e:	df 93       	push	r29
     610:	ec 01       	movw	r28, r24
     612:	88 81       	ld	r24, Y
     614:	88 23       	and	r24, r24
     616:	29 f0       	breq	.+10     	; 0x622 <DEBUG_puts+0x16>
     618:	21 96       	adiw	r28, 0x01	; 1
     61a:	cb de       	rcall	.-618    	; 0x3b2 <_uartc1_putc>
     61c:	89 91       	ld	r24, Y+
     61e:	81 11       	cpse	r24, r1
     620:	fc cf       	rjmp	.-8      	; 0x61a <DEBUG_puts+0xe>
     622:	df 91       	pop	r29
     624:	cf 91       	pop	r28
     626:	08 95       	ret

00000628 <DEBUG_putcrlf>:
     628:	00 97       	sbiw	r24, 0x00	; 0
     62a:	09 f0       	breq	.+2      	; 0x62e <DEBUG_putcrlf+0x6>
     62c:	ef df       	rcall	.-34     	; 0x60c <DEBUG_puts>
     62e:	82 e1       	ldi	r24, 0x12	; 18
     630:	90 e2       	ldi	r25, 0x20	; 32
     632:	ec cf       	rjmp	.-40     	; 0x60c <DEBUG_puts>

00000634 <DEBUG_putu>:

void DEBUG_putu(uint32_t v)
{
     634:	cf 92       	push	r12
     636:	df 92       	push	r13
     638:	ef 92       	push	r14
     63a:	ff 92       	push	r15
     63c:	6b 01       	movw	r12, r22
     63e:	7c 01       	movw	r14, r24
    if (v > 9) {
     640:	8a e0       	ldi	r24, 0x0A	; 10
     642:	c8 16       	cp	r12, r24
     644:	d1 04       	cpc	r13, r1
     646:	e1 04       	cpc	r14, r1
     648:	f1 04       	cpc	r15, r1
     64a:	58 f0       	brcs	.+22     	; 0x662 <DEBUG_putu+0x2e>
        DEBUG_putu(v / 10);
     64c:	c7 01       	movw	r24, r14
     64e:	b6 01       	movw	r22, r12
     650:	2a e0       	ldi	r18, 0x0A	; 10
     652:	30 e0       	ldi	r19, 0x00	; 0
     654:	40 e0       	ldi	r20, 0x00	; 0
     656:	50 e0       	ldi	r21, 0x00	; 0
     658:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <__udivmodsi4>
     65c:	ca 01       	movw	r24, r20
     65e:	b9 01       	movw	r22, r18
     660:	e9 df       	rcall	.-46     	; 0x634 <DEBUG_putu>
    }
    _DEBUG_putc('0' + v % 10);
     662:	c7 01       	movw	r24, r14
     664:	b6 01       	movw	r22, r12
     666:	2a e0       	ldi	r18, 0x0A	; 10
     668:	30 e0       	ldi	r19, 0x00	; 0
     66a:	40 e0       	ldi	r20, 0x00	; 0
     66c:	50 e0       	ldi	r21, 0x00	; 0
     66e:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <__udivmodsi4>
     672:	86 2f       	mov	r24, r22
     674:	80 5d       	subi	r24, 0xD0	; 208
     676:	9d de       	rcall	.-710    	; 0x3b2 <_uartc1_putc>
}
     678:	ff 90       	pop	r15
     67a:	ef 90       	pop	r14
     67c:	df 90       	pop	r13
     67e:	cf 90       	pop	r12
     680:	08 95       	ret

00000682 <MODEM_get_byte>:
#include "crc.h"

int16_t MODEM_get_byte(void)
{
    int16_t ans;
    ans = _MODEM_getc();
     682:	6c cf       	rjmp	.-296    	; 0x55c <_uarte0_getc>
    if (ans < 0) {
        return ans;
    }
    //_DEBUG_putc(ans); //eccho every byte that recieved by modem to debug serial port
    return ans;
}
     684:	08 95       	ret

00000686 <MODEM_raw_putb>:

void MODEM_raw_putb(uint8_t byte)
{
     686:	cf 93       	push	r28
     688:	c8 2f       	mov	r28, r24
    _MODEM_putc(byte);
     68a:	89 df       	rcall	.-238    	; 0x59e <_uarte0_putc>
    _DEBUG_putc(byte);
     68c:	8c 2f       	mov	r24, r28
     68e:	91 de       	rcall	.-734    	; 0x3b2 <_uartc1_putc>
}
     690:	cf 91       	pop	r28
     692:	08 95       	ret

00000694 <MODEM_raw_puts>:

void MODEM_raw_puts(const char* data)
{
     694:	cf 93       	push	r28
     696:	df 93       	push	r29
     698:	ec 01       	movw	r28, r24
    while (*data != '\x00') {
     69a:	88 81       	ld	r24, Y
     69c:	88 23       	and	r24, r24
     69e:	29 f0       	breq	.+10     	; 0x6aa <MODEM_raw_puts+0x16>
{
    _MODEM_putc(byte);
    _DEBUG_putc(byte);
}

void MODEM_raw_puts(const char* data)
     6a0:	21 96       	adiw	r28, 0x01	; 1
{
    while (*data != '\x00') {
        MODEM_raw_putb(*data);
     6a2:	f1 df       	rcall	.-30     	; 0x686 <MODEM_raw_putb>
    _DEBUG_putc(byte);
}

void MODEM_raw_puts(const char* data)
{
    while (*data != '\x00') {
     6a4:	89 91       	ld	r24, Y+
     6a6:	81 11       	cpse	r24, r1
     6a8:	fc cf       	rjmp	.-8      	; 0x6a2 <MODEM_raw_puts+0xe>
        MODEM_raw_putb(*data);
        data++;
    }
}
     6aa:	df 91       	pop	r29
     6ac:	cf 91       	pop	r28
     6ae:	08 95       	ret

000006b0 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
     6b0:	43 e0       	ldi	r20, 0x03	; 3
     6b2:	50 e0       	ldi	r21, 0x00	; 0
     6b4:	68 e0       	ldi	r22, 0x08	; 8
     6b6:	80 e2       	ldi	r24, 0x20	; 32
     6b8:	96 e0       	ldi	r25, 0x06	; 6
     6ba:	bd d0       	rcall	.+378    	; 0x836 <ioport_configure_port_pin>
     6bc:	43 e0       	ldi	r20, 0x03	; 3
     6be:	50 e0       	ldi	r21, 0x00	; 0
     6c0:	60 e2       	ldi	r22, 0x20	; 32
     6c2:	80 e0       	ldi	r24, 0x00	; 0
     6c4:	96 e0       	ldi	r25, 0x06	; 6
     6c6:	b7 d0       	rcall	.+366    	; 0x836 <ioport_configure_port_pin>
     6c8:	43 e0       	ldi	r20, 0x03	; 3
     6ca:	50 e0       	ldi	r21, 0x00	; 0
     6cc:	68 e0       	ldi	r22, 0x08	; 8
     6ce:	80 e8       	ldi	r24, 0x80	; 128
     6d0:	96 e0       	ldi	r25, 0x06	; 6
     6d2:	b1 d0       	rcall	.+354    	; 0x836 <ioport_configure_port_pin>
     6d4:	40 e0       	ldi	r20, 0x00	; 0
     6d6:	50 e0       	ldi	r21, 0x00	; 0
     6d8:	64 e0       	ldi	r22, 0x04	; 4
     6da:	80 e8       	ldi	r24, 0x80	; 128
     6dc:	96 e0       	ldi	r25, 0x06	; 6
     6de:	ab d0       	rcall	.+342    	; 0x836 <ioport_configure_port_pin>
     6e0:	43 e0       	ldi	r20, 0x03	; 3
     6e2:	50 e0       	ldi	r21, 0x00	; 0
     6e4:	68 e0       	ldi	r22, 0x08	; 8
     6e6:	80 e8       	ldi	r24, 0x80	; 128
     6e8:	96 e0       	ldi	r25, 0x06	; 6
     6ea:	a5 d0       	rcall	.+330    	; 0x836 <ioport_configure_port_pin>
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	64 e0       	ldi	r22, 0x04	; 4
     6f2:	80 e8       	ldi	r24, 0x80	; 128
     6f4:	96 e0       	ldi	r25, 0x06	; 6
     6f6:	9f d0       	rcall	.+318    	; 0x836 <ioport_configure_port_pin>
     6f8:	43 e0       	ldi	r20, 0x03	; 3
     6fa:	50 e0       	ldi	r21, 0x00	; 0
     6fc:	60 e8       	ldi	r22, 0x80	; 128
     6fe:	80 e4       	ldi	r24, 0x40	; 64
     700:	96 e0       	ldi	r25, 0x06	; 6
     702:	99 d0       	rcall	.+306    	; 0x836 <ioport_configure_port_pin>
     704:	40 e0       	ldi	r20, 0x00	; 0
     706:	50 e0       	ldi	r21, 0x00	; 0
     708:	60 e4       	ldi	r22, 0x40	; 64
     70a:	80 e4       	ldi	r24, 0x40	; 64
     70c:	96 e0       	ldi	r25, 0x06	; 6
     70e:	93 d0       	rcall	.+294    	; 0x836 <ioport_configure_port_pin>
     710:	43 e0       	ldi	r20, 0x03	; 3
     712:	50 e0       	ldi	r21, 0x00	; 0
     714:	62 e0       	ldi	r22, 0x02	; 2
     716:	80 e2       	ldi	r24, 0x20	; 32
     718:	96 e0       	ldi	r25, 0x06	; 6
     71a:	8d d0       	rcall	.+282    	; 0x836 <ioport_configure_port_pin>
     71c:	43 e0       	ldi	r20, 0x03	; 3
     71e:	50 e0       	ldi	r21, 0x00	; 0
     720:	60 e4       	ldi	r22, 0x40	; 64
     722:	80 e0       	ldi	r24, 0x00	; 0
     724:	96 e0       	ldi	r25, 0x06	; 6
     726:	87 d0       	rcall	.+270    	; 0x836 <ioport_configure_port_pin>
     728:	41 e0       	ldi	r20, 0x01	; 1
     72a:	50 e0       	ldi	r21, 0x00	; 0
     72c:	61 e0       	ldi	r22, 0x01	; 1
     72e:	80 e6       	ldi	r24, 0x60	; 96
     730:	96 e0       	ldi	r25, 0x06	; 6
     732:	81 d0       	rcall	.+258    	; 0x836 <ioport_configure_port_pin>
     734:	41 e0       	ldi	r20, 0x01	; 1
     736:	50 e0       	ldi	r21, 0x00	; 0
     738:	62 e0       	ldi	r22, 0x02	; 2
     73a:	80 e6       	ldi	r24, 0x60	; 96
     73c:	96 e0       	ldi	r25, 0x06	; 6
     73e:	7b d0       	rcall	.+246    	; 0x836 <ioport_configure_port_pin>
     740:	43 e0       	ldi	r20, 0x03	; 3
     742:	50 e0       	ldi	r21, 0x00	; 0
     744:	68 e0       	ldi	r22, 0x08	; 8
     746:	80 e6       	ldi	r24, 0x60	; 96
     748:	96 e0       	ldi	r25, 0x06	; 6
     74a:	75 d0       	rcall	.+234    	; 0x836 <ioport_configure_port_pin>
     74c:	40 e0       	ldi	r20, 0x00	; 0
     74e:	50 e0       	ldi	r21, 0x00	; 0
     750:	64 e0       	ldi	r22, 0x04	; 4
     752:	80 e4       	ldi	r24, 0x40	; 64
     754:	96 e0       	ldi	r25, 0x06	; 6
     756:	6f d0       	rcall	.+222    	; 0x836 <ioport_configure_port_pin>
     758:	40 e0       	ldi	r20, 0x00	; 0
     75a:	50 e0       	ldi	r21, 0x00	; 0
     75c:	64 e0       	ldi	r22, 0x04	; 4
     75e:	80 e6       	ldi	r24, 0x60	; 96
     760:	96 e0       	ldi	r25, 0x06	; 6
     762:	69 d0       	rcall	.+210    	; 0x836 <ioport_configure_port_pin>
     764:	40 e0       	ldi	r20, 0x00	; 0
     766:	50 e0       	ldi	r21, 0x00	; 0
     768:	64 e0       	ldi	r22, 0x04	; 4
     76a:	80 e2       	ldi	r24, 0x20	; 32
     76c:	96 e0       	ldi	r25, 0x06	; 6
     76e:	63 d0       	rcall	.+198    	; 0x836 <ioport_configure_port_pin>
     770:	40 e0       	ldi	r20, 0x00	; 0
     772:	50 e0       	ldi	r21, 0x00	; 0
     774:	64 e0       	ldi	r22, 0x04	; 4
     776:	80 e0       	ldi	r24, 0x00	; 0
     778:	96 e0       	ldi	r25, 0x06	; 6
     77a:	5d c0       	rjmp	.+186    	; 0x836 <ioport_configure_port_pin>

0000077c <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     77c:	cf 93       	push	r28
     77e:	df 93       	push	r29
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     780:	8f ef       	ldi	r24, 0xFF	; 255
     782:	80 93 70 00 	sts	0x0070, r24
     786:	80 93 71 00 	sts	0x0071, r24
     78a:	80 93 72 00 	sts	0x0072, r24
     78e:	80 93 73 00 	sts	0x0073, r24
     792:	80 93 74 00 	sts	0x0074, r24
     796:	80 93 75 00 	sts	0x0075, r24
     79a:	80 93 76 00 	sts	0x0076, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     79e:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7a0:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     7a2:	e0 e5       	ldi	r30, 0x50	; 80
     7a4:	f0 e0       	ldi	r31, 0x00	; 0
     7a6:	90 81       	ld	r25, Z
     7a8:	92 60       	ori	r25, 0x02	; 2
     7aa:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7ac:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     7ae:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     7b0:	81 ff       	sbrs	r24, 1
     7b2:	fd cf       	rjmp	.-6      	; 0x7ae <sysclk_init+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7b4:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7b6:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     7b8:	e0 e5       	ldi	r30, 0x50	; 80
     7ba:	f0 e0       	ldi	r31, 0x00	; 0
     7bc:	90 81       	ld	r25, Z
     7be:	94 60       	ori	r25, 0x04	; 4
     7c0:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7c2:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     7c4:	81 81       	ldd	r24, Z+1	; 0x01
     7c6:	82 ff       	sbrs	r24, 2
     7c8:	fd cf       	rjmp	.-6      	; 0x7c4 <sysclk_init+0x48>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7ca:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7cc:	f8 94       	cli
#if XMEGA_AU || XMEGA_B || XMEGA_C || XMEGA_E
		Assert((ref_id == OSC_ID_RC32KHZ)
				|| (ref_id == OSC_ID_XOSC)
				|| (ref_id == OSC_ID_USBSOF));

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
     7ce:	c0 e5       	ldi	r28, 0x50	; 80
     7d0:	d0 e0       	ldi	r29, 0x00	; 0
     7d2:	9e 81       	ldd	r25, Y+6	; 0x06
     7d4:	99 7f       	andi	r25, 0xF9	; 249
     7d6:	9e 83       	std	Y+6, r25	; 0x06
		if (ref_id == OSC_ID_XOSC) {
			osc_enable(OSC_ID_RC32KHZ);
			OSC.DFLLCTRL |= OSC_RC32MCREF_XOSC32K_gc;
		}
		else if (ref_id == OSC_ID_RC32KHZ) {
			OSC.DFLLCTRL |= OSC_RC32MCREF_RC32K_gc;
     7d8:	9e 81       	ldd	r25, Y+6	; 0x06
     7da:	9e 83       	std	Y+6, r25	; 0x06
		}
		else if (ref_id == OSC_ID_RC32KHZ) {
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
		}
#endif
		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
     7dc:	e0 e6       	ldi	r30, 0x60	; 96
     7de:	f0 e0       	ldi	r31, 0x00	; 0
     7e0:	90 81       	ld	r25, Z
     7e2:	91 60       	ori	r25, 0x01	; 1
     7e4:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7e6:	8f bf       	out	0x3f, r24	; 63
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     7e8:	61 e0       	ldi	r22, 0x01	; 1
     7ea:	80 e4       	ldi	r24, 0x40	; 64
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	4b d0       	rcall	.+150    	; 0x886 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7f0:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7f2:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     7f4:	98 81       	ld	r25, Y
     7f6:	9e 7f       	andi	r25, 0xFE	; 254
     7f8:	98 83       	st	Y, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7fa:	8f bf       	out	0x3f, r24	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7fc:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7fe:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     800:	98 81       	ld	r25, Y
     802:	94 60       	ori	r25, 0x04	; 4
     804:	98 83       	st	Y, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     806:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     808:	e0 e5       	ldi	r30, 0x50	; 80
     80a:	f0 e0       	ldi	r31, 0x00	; 0
     80c:	81 81       	ldd	r24, Z+1	; 0x01
     80e:	82 ff       	sbrs	r24, 2
     810:	fd cf       	rjmp	.-6      	; 0x80c <sysclk_init+0x90>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
     812:	85 e0       	ldi	r24, 0x05	; 5
     814:	e0 e4       	ldi	r30, 0x40	; 64
     816:	f0 e0       	ldi	r31, 0x00	; 0
     818:	83 83       	std	Z+3, r24	; 0x03
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     81a:	df 91       	pop	r29
     81c:	cf 91       	pop	r28
     81e:	08 95       	ret

00000820 <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     820:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     822:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     824:	fc 01       	movw	r30, r24
     826:	e0 59       	subi	r30, 0x90	; 144
     828:	ff 4f       	sbci	r31, 0xFF	; 255
     82a:	60 95       	com	r22
     82c:	80 81       	ld	r24, Z
     82e:	68 23       	and	r22, r24
     830:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     832:	2f bf       	out	0x3f, r18	; 63
     834:	08 95       	ret

00000836 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
     836:	cf 93       	push	r28
     838:	df 93       	push	r29
 *
 */
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
     83a:	fc 01       	movw	r30, r24
     83c:	70 96       	adiw	r30, 0x10	; 16
     83e:	20 e0       	ldi	r18, 0x00	; 0
     840:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
     842:	c6 2f       	mov	r28, r22
     844:	d0 e0       	ldi	r29, 0x00	; 0
     846:	de 01       	movw	r26, r28
     848:	02 2e       	mov	r0, r18
     84a:	02 c0       	rjmp	.+4      	; 0x850 <ioport_configure_port_pin+0x1a>
     84c:	b5 95       	asr	r27
     84e:	a7 95       	ror	r26
     850:	0a 94       	dec	r0
     852:	e2 f7       	brpl	.-8      	; 0x84c <ioport_configure_port_pin+0x16>
     854:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     856:	50 83       	st	Z, r21
     858:	2f 5f       	subi	r18, 0xFF	; 255
     85a:	3f 4f       	sbci	r19, 0xFF	; 255
     85c:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
     85e:	28 30       	cpi	r18, 0x08	; 8
     860:	31 05       	cpc	r19, r1
     862:	89 f7       	brne	.-30     	; 0x846 <ioport_configure_port_pin+0x10>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
     864:	40 ff       	sbrs	r20, 0
     866:	0a c0       	rjmp	.+20     	; 0x87c <ioport_configure_port_pin+0x46>
		if (flags & IOPORT_INIT_HIGH) {
     868:	41 ff       	sbrs	r20, 1
     86a:	03 c0       	rjmp	.+6      	; 0x872 <ioport_configure_port_pin+0x3c>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
     86c:	fc 01       	movw	r30, r24
     86e:	65 83       	std	Z+5, r22	; 0x05
     870:	02 c0       	rjmp	.+4      	; 0x876 <ioport_configure_port_pin+0x40>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
     872:	fc 01       	movw	r30, r24
     874:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
     876:	fc 01       	movw	r30, r24
     878:	61 83       	std	Z+1, r22	; 0x01
     87a:	02 c0       	rjmp	.+4      	; 0x880 <ioport_configure_port_pin+0x4a>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
     87c:	fc 01       	movw	r30, r24
     87e:	62 83       	std	Z+2, r22	; 0x02
	}
}
     880:	df 91       	pop	r29
     882:	cf 91       	pop	r28
     884:	08 95       	ret

00000886 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     886:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     888:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     88a:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     88c:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     88e:	60 83       	st	Z, r22
	ret                             // Return to caller
     890:	08 95       	ret

00000892 <nvm_eeprom_read_byte>:
{
	nvm_wait_until_ready();
	eeprom_enable_mapping();
	memcpy( buf,(void*)(address+MAPPED_EEPROM_START), len );
	eeprom_disable_mapping();
}
     892:	e0 ec       	ldi	r30, 0xC0	; 192
     894:	f1 e0       	ldi	r31, 0x01	; 1
     896:	27 85       	ldd	r18, Z+15	; 0x0f
     898:	22 23       	and	r18, r18
     89a:	ec f3       	brlt	.-6      	; 0x896 <nvm_eeprom_read_byte+0x4>
     89c:	ec ec       	ldi	r30, 0xCC	; 204
     89e:	f1 e0       	ldi	r31, 0x01	; 1
     8a0:	20 81       	ld	r18, Z
     8a2:	28 60       	ori	r18, 0x08	; 8
     8a4:	20 83       	st	Z, r18
     8a6:	dc 01       	movw	r26, r24
     8a8:	b0 5f       	subi	r27, 0xF0	; 240
     8aa:	8c 91       	ld	r24, X
     8ac:	90 81       	ld	r25, Z
     8ae:	97 7f       	andi	r25, 0xF7	; 247
     8b0:	90 83       	st	Z, r25
     8b2:	08 95       	ret

000008b4 <nvm_eeprom_flush_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
     8b4:	e0 ec       	ldi	r30, 0xC0	; 192
     8b6:	f1 e0       	ldi	r31, 0x01	; 1
     8b8:	87 85       	ldd	r24, Z+15	; 0x0f
     8ba:	88 23       	and	r24, r24
     8bc:	ec f3       	brlt	.-6      	; 0x8b8 <nvm_eeprom_flush_buffer+0x4>
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Flush EEPROM page buffer if necessary
	if ((NVM.STATUS & NVM_EELOAD_bm) != 0) {
     8be:	e0 ec       	ldi	r30, 0xC0	; 192
     8c0:	f1 e0       	ldi	r31, 0x01	; 1
     8c2:	87 85       	ldd	r24, Z+15	; 0x0f
     8c4:	81 ff       	sbrs	r24, 1
     8c6:	06 c0       	rjmp	.+12     	; 0x8d4 <nvm_eeprom_flush_buffer+0x20>
		NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
     8c8:	86 e3       	ldi	r24, 0x36	; 54
     8ca:	82 87       	std	Z+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
     8cc:	61 e0       	ldi	r22, 0x01	; 1
     8ce:	8b ec       	ldi	r24, 0xCB	; 203
     8d0:	91 e0       	ldi	r25, 0x01	; 1
     8d2:	d9 cf       	rjmp	.-78     	; 0x886 <ccp_write_io>
     8d4:	08 95       	ret

000008d6 <nvm_eeprom_load_byte_to_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
     8d6:	e0 ec       	ldi	r30, 0xC0	; 192
     8d8:	f1 e0       	ldi	r31, 0x01	; 1
     8da:	97 85       	ldd	r25, Z+15	; 0x0f
     8dc:	99 23       	and	r25, r25
     8de:	ec f3       	brlt	.-6      	; 0x8da <nvm_eeprom_load_byte_to_buffer+0x4>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
     8e0:	ec ec       	ldi	r30, 0xCC	; 204
     8e2:	f1 e0       	ldi	r31, 0x01	; 1
     8e4:	90 81       	ld	r25, Z
     8e6:	98 60       	ori	r25, 0x08	; 8
     8e8:	90 83       	st	Z, r25
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	eeprom_enable_mapping();
	*(uint8_t*)(byte_addr + MAPPED_EEPROM_START) = value;
     8ea:	a8 2f       	mov	r26, r24
     8ec:	b0 e0       	ldi	r27, 0x00	; 0
     8ee:	b0 5f       	subi	r27, 0xF0	; 240
     8f0:	6c 93       	st	X, r22
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
     8f2:	80 81       	ld	r24, Z
     8f4:	87 7f       	andi	r24, 0xF7	; 247
     8f6:	80 83       	st	Z, r24
     8f8:	08 95       	ret

000008fa <nvm_eeprom_write_byte>:
 *
 * \param  address    EEPROM address (max EEPROM_SIZE)
 * \param  value      Byte value to write to EEPROM.
 */
void nvm_eeprom_write_byte(eeprom_addr_t address, uint8_t value)
{
     8fa:	ff 92       	push	r15
     8fc:	0f 93       	push	r16
     8fe:	1f 93       	push	r17
     900:	cf 93       	push	r28
     902:	df 93       	push	r29
     904:	18 2f       	mov	r17, r24
     906:	f9 2e       	mov	r15, r25
     908:	c6 2f       	mov	r28, r22

	Assert(address <= EEPROM_SIZE);
	/*  Flush buffer to make sure no unintentional data is written and load
	 *  the "Page Load" command into the command register.
	 */
	old_cmd = NVM.CMD;
     90a:	e0 ec       	ldi	r30, 0xC0	; 192
     90c:	f1 e0       	ldi	r31, 0x01	; 1
     90e:	02 85       	ldd	r16, Z+10	; 0x0a
	nvm_eeprom_flush_buffer();
     910:	d1 df       	rcall	.-94     	; 0x8b4 <nvm_eeprom_flush_buffer>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
     912:	e0 ec       	ldi	r30, 0xC0	; 192
     914:	f1 e0       	ldi	r31, 0x01	; 1
     916:	27 85       	ldd	r18, Z+15	; 0x0f
     918:	22 23       	and	r18, r18
     91a:	ec f3       	brlt	.-6      	; 0x916 <nvm_eeprom_write_byte+0x1c>
	// Wait until NVM is ready
	nvm_wait_until_ready();
	nvm_eeprom_load_byte_to_buffer(address, value);
     91c:	6c 2f       	mov	r22, r28
     91e:	81 2f       	mov	r24, r17
     920:	da df       	rcall	.-76     	; 0x8d6 <nvm_eeprom_load_byte_to_buffer>

	// Set address to write to
	NVM.ADDR2 = 0x00;
     922:	c0 ec       	ldi	r28, 0xC0	; 192
     924:	d1 e0       	ldi	r29, 0x01	; 1
     926:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
     928:	f9 82       	std	Y+1, r15	; 0x01
	NVM.ADDR0 = address & 0xFF;
     92a:	18 83       	st	Y, r17

	/*  Issue EEPROM Atomic Write (Erase&Write) command. Load command, write
	 *  the protection signature and execute command.
	 */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
     92c:	85 e3       	ldi	r24, 0x35	; 53
     92e:	8a 87       	std	Y+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
     930:	61 e0       	ldi	r22, 0x01	; 1
     932:	8b ec       	ldi	r24, 0xCB	; 203
     934:	91 e0       	ldi	r25, 0x01	; 1
     936:	a7 df       	rcall	.-178    	; 0x886 <ccp_write_io>
	nvm_exec();
	NVM.CMD = old_cmd;
     938:	0a 87       	std	Y+10, r16	; 0x0a
}
     93a:	df 91       	pop	r29
     93c:	cf 91       	pop	r28
     93e:	1f 91       	pop	r17
     940:	0f 91       	pop	r16
     942:	ff 90       	pop	r15
     944:	08 95       	ret

00000946 <nvm_eeprom_load_page_to_buffer>:
 *       EEPROM write page operation.
 *
 * \param  values   Pointer to SRAM buffer containing an entire page.
 */
void nvm_eeprom_load_page_to_buffer(const uint8_t *values)
{
     946:	ef 92       	push	r14
     948:	ff 92       	push	r15
     94a:	0f 93       	push	r16
     94c:	1f 93       	push	r17
     94e:	cf 93       	push	r28
     950:	df 93       	push	r29
     952:	8c 01       	movw	r16, r24
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
     954:	e0 ec       	ldi	r30, 0xC0	; 192
     956:	f1 e0       	ldi	r31, 0x01	; 1
     958:	87 85       	ldd	r24, Z+15	; 0x0f
     95a:	88 23       	and	r24, r24
     95c:	ec f3       	brlt	.-6      	; 0x958 <nvm_eeprom_load_page_to_buffer+0x12>
 *       is written to the EEPROM page given by the address parameter to the
 *       EEPROM write page operation.
 *
 * \param  values   Pointer to SRAM buffer containing an entire page.
 */
void nvm_eeprom_load_page_to_buffer(const uint8_t *values)
     95e:	78 01       	movw	r14, r16
     960:	80 e2       	ldi	r24, 0x20	; 32
     962:	e8 0e       	add	r14, r24
     964:	f1 1c       	adc	r15, r1
     966:	e8 01       	movw	r28, r16
     968:	8c 2f       	mov	r24, r28
     96a:	80 1b       	sub	r24, r16
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
		nvm_eeprom_load_byte_to_buffer(i, *values);
     96c:	69 91       	ld	r22, Y+
     96e:	b3 df       	rcall	.-154    	; 0x8d6 <nvm_eeprom_load_byte_to_buffer>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
     970:	ce 15       	cp	r28, r14
     972:	df 05       	cpc	r29, r15
     974:	c9 f7       	brne	.-14     	; 0x968 <nvm_eeprom_load_page_to_buffer+0x22>
		nvm_eeprom_load_byte_to_buffer(i, *values);
		++values;
	}
}
     976:	df 91       	pop	r29
     978:	cf 91       	pop	r28
     97a:	1f 91       	pop	r17
     97c:	0f 91       	pop	r16
     97e:	ff 90       	pop	r15
     980:	ef 90       	pop	r14
     982:	08 95       	ret

00000984 <nvm_eeprom_atomic_write_page>:
 * locations that have not been loaded will be left untouched in EEPROM.
 *
 * \param  page_addr  EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_atomic_write_page(uint8_t page_addr)
{
     984:	1f 93       	push	r17
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
     98a:	e0 ec       	ldi	r30, 0xC0	; 192
     98c:	f1 e0       	ldi	r31, 0x01	; 1
     98e:	97 85       	ldd	r25, Z+15	; 0x0f
     990:	99 23       	and	r25, r25
     992:	ec f3       	brlt	.-6      	; 0x98e <nvm_eeprom_atomic_write_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
     994:	20 e2       	ldi	r18, 0x20	; 32
     996:	82 9f       	mul	r24, r18
     998:	c0 01       	movw	r24, r0
     99a:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
     99c:	c0 ec       	ldi	r28, 0xC0	; 192
     99e:	d1 e0       	ldi	r29, 0x01	; 1
     9a0:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
     9a2:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
     9a4:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
     9a6:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
     9a8:	85 e3       	ldi	r24, 0x35	; 53
     9aa:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
     9ac:	61 e0       	ldi	r22, 0x01	; 1
     9ae:	8b ec       	ldi	r24, 0xCB	; 203
     9b0:	91 e0       	ldi	r25, 0x01	; 1
     9b2:	69 df       	rcall	.-302    	; 0x886 <ccp_write_io>
	NVM.CMD = old_cmd;
     9b4:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Atomic Write (Erase&Write) command
	nvm_issue_command(NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc);
}
     9b6:	df 91       	pop	r29
     9b8:	cf 91       	pop	r28
     9ba:	1f 91       	pop	r17
     9bc:	08 95       	ret

000009be <nvm_eeprom_erase_and_write_buffer>:
 * \param address   the address to where to write
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
     9be:	cf 92       	push	r12
     9c0:	df 92       	push	r13
     9c2:	ef 92       	push	r14
     9c4:	ff 92       	push	r15
     9c6:	0f 93       	push	r16
     9c8:	1f 93       	push	r17
     9ca:	cf 93       	push	r28
     9cc:	df 93       	push	r29
     9ce:	ec 01       	movw	r28, r24
     9d0:	7b 01       	movw	r14, r22
     9d2:	8a 01       	movw	r16, r20
	while (len) {
     9d4:	41 15       	cp	r20, r1
     9d6:	51 05       	cpc	r21, r1
     9d8:	51 f1       	breq	.+84     	; 0xa2e <nvm_eeprom_erase_and_write_buffer+0x70>
		if (((address%EEPROM_PAGE_SIZE)==0) && (len>=EEPROM_PAGE_SIZE)) {
     9da:	ce 01       	movw	r24, r28
     9dc:	8f 71       	andi	r24, 0x1F	; 31
     9de:	99 27       	eor	r25, r25
     9e0:	89 2b       	or	r24, r25
     9e2:	b1 f4       	brne	.+44     	; 0xa10 <nvm_eeprom_erase_and_write_buffer+0x52>
     9e4:	00 32       	cpi	r16, 0x20	; 32
     9e6:	11 05       	cpc	r17, r1
     9e8:	98 f0       	brcs	.+38     	; 0xa10 <nvm_eeprom_erase_and_write_buffer+0x52>
			// A full page can be written
			nvm_eeprom_load_page_to_buffer((uint8_t*)buf);
     9ea:	c7 01       	movw	r24, r14
     9ec:	ac df       	rcall	.-168    	; 0x946 <nvm_eeprom_load_page_to_buffer>
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
     9ee:	ce 01       	movw	r24, r28
     9f0:	96 95       	lsr	r25
     9f2:	87 95       	ror	r24
     9f4:	92 95       	swap	r25
     9f6:	82 95       	swap	r24
     9f8:	8f 70       	andi	r24, 0x0F	; 15
     9fa:	89 27       	eor	r24, r25
     9fc:	9f 70       	andi	r25, 0x0F	; 15
     9fe:	89 27       	eor	r24, r25
     a00:	c1 df       	rcall	.-126    	; 0x984 <nvm_eeprom_atomic_write_page>
			address += EEPROM_PAGE_SIZE;
     a02:	a0 96       	adiw	r28, 0x20	; 32
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
     a04:	80 e2       	ldi	r24, 0x20	; 32
     a06:	e8 0e       	add	r14, r24
     a08:	f1 1c       	adc	r15, r1
			len -= EEPROM_PAGE_SIZE;
     a0a:	00 52       	subi	r16, 0x20	; 32
     a0c:	11 09       	sbc	r17, r1
     a0e:	0c c0       	rjmp	.+24     	; 0xa28 <nvm_eeprom_erase_and_write_buffer+0x6a>
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
     a10:	6e 01       	movw	r12, r28
     a12:	ef ef       	ldi	r30, 0xFF	; 255
     a14:	ce 1a       	sub	r12, r30
     a16:	de 0a       	sbc	r13, r30
     a18:	f7 01       	movw	r30, r14
     a1a:	61 91       	ld	r22, Z+
     a1c:	7f 01       	movw	r14, r30
     a1e:	ce 01       	movw	r24, r28
     a20:	6c df       	rcall	.-296    	; 0x8fa <nvm_eeprom_write_byte>
			buf = (uint8_t*)buf + 1;
			len--;
     a22:	01 50       	subi	r16, 0x01	; 1
     a24:	11 09       	sbc	r17, r1
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
			address += EEPROM_PAGE_SIZE;
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
			len -= EEPROM_PAGE_SIZE;
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
     a26:	e6 01       	movw	r28, r12
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
	while (len) {
     a28:	01 15       	cp	r16, r1
     a2a:	11 05       	cpc	r17, r1
     a2c:	b1 f6       	brne	.-84     	; 0x9da <nvm_eeprom_erase_and_write_buffer+0x1c>
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
			buf = (uint8_t*)buf + 1;
			len--;
		}
	}
}
     a2e:	df 91       	pop	r29
     a30:	cf 91       	pop	r28
     a32:	1f 91       	pop	r17
     a34:	0f 91       	pop	r16
     a36:	ff 90       	pop	r15
     a38:	ef 90       	pop	r14
     a3a:	df 90       	pop	r13
     a3c:	cf 90       	pop	r12
     a3e:	08 95       	ret

00000a40 <rtc_set_time>:
 *
 * \param time Time value to set
 */
void rtc_set_time(uint32_t time)
{
	RTC.CTRL = RTC_PRESCALER_OFF_gc;
     a40:	10 92 00 04 	sts	0x0400, r1
 * \brief Check if RTC is busy synchronizing
 */
__always_inline bool rtc_is_busy(void);
__always_inline bool rtc_is_busy(void)
{
	return RTC.STATUS & RTC_SYNCBUSY_bm;
     a44:	e0 e0       	ldi	r30, 0x00	; 0
     a46:	f4 e0       	ldi	r31, 0x04	; 4
     a48:	21 81       	ldd	r18, Z+1	; 0x01
 */
void rtc_set_time(uint32_t time)
{
	RTC.CTRL = RTC_PRESCALER_OFF_gc;

	while (rtc_is_busy());
     a4a:	20 fd       	sbrc	r18, 0
     a4c:	fd cf       	rjmp	.-6      	; 0xa48 <rtc_set_time+0x8>

	RTC.CNT = time;
     a4e:	e0 e0       	ldi	r30, 0x00	; 0
     a50:	f4 e0       	ldi	r31, 0x04	; 4
     a52:	60 87       	std	Z+8, r22	; 0x08
     a54:	71 87       	std	Z+9, r23	; 0x09
	rtc_data.counter_high = time >> 16;
     a56:	80 93 59 23 	sts	0x2359, r24
     a5a:	90 93 5a 23 	sts	0x235A, r25
	RTC.CTRL = CONFIG_RTC_PRESCALER;
     a5e:	87 e0       	ldi	r24, 0x07	; 7
     a60:	80 83       	st	Z, r24
     a62:	08 95       	ret

00000a64 <rtc_get_time>:
 *       sleep.
 * \note Without this errata this function can block for up to 1 RTC
 *       clock source cycle after waking up from sleep.
 */
uint32_t rtc_get_time(void)
{
     a64:	0f 93       	push	r16
     a66:	1f 93       	push	r17
 * \brief Check if RTC is busy synchronizing
 */
__always_inline bool rtc_is_busy(void);
__always_inline bool rtc_is_busy(void)
{
	return RTC.STATUS & RTC_SYNCBUSY_bm;
     a68:	e0 e0       	ldi	r30, 0x00	; 0
     a6a:	f4 e0       	ldi	r31, 0x04	; 4
     a6c:	81 81       	ldd	r24, Z+1	; 0x01
{
	irqflags_t flags;
	uint16_t   count_high;
	uint16_t   count_low;

	while (rtc_is_busy());
     a6e:	80 fd       	sbrc	r24, 0
     a70:	fd cf       	rjmp	.-6      	; 0xa6c <rtc_get_time+0x8>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a72:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     a74:	f8 94       	cli

	flags = cpu_irq_save();
	count_high = rtc_data.counter_high;
     a76:	00 91 59 23 	lds	r16, 0x2359
     a7a:	10 91 5a 23 	lds	r17, 0x235A
	count_low = RTC.CNT;
     a7e:	e0 e0       	ldi	r30, 0x00	; 0
     a80:	f4 e0       	ldi	r31, 0x04	; 4
     a82:	80 85       	ldd	r24, Z+8	; 0x08
     a84:	91 85       	ldd	r25, Z+9	; 0x09
	// Test for possible pending increase of high count value
	if ((count_low == 0) && (RTC.INTFLAGS & RTC_OVFIF_bm))
     a86:	00 97       	sbiw	r24, 0x00	; 0
     a88:	29 f4       	brne	.+10     	; 0xa94 <rtc_get_time+0x30>
     a8a:	33 81       	ldd	r19, Z+3	; 0x03
     a8c:	30 ff       	sbrs	r19, 0
     a8e:	02 c0       	rjmp	.+4      	; 0xa94 <rtc_get_time+0x30>
		count_high++;
     a90:	0f 5f       	subi	r16, 0xFF	; 255
     a92:	1f 4f       	sbci	r17, 0xFF	; 255
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a94:	2f bf       	out	0x3f, r18	; 63
	cpu_irq_restore(flags);

	return ((uint32_t)count_high << 16) | count_low;
     a96:	20 e0       	ldi	r18, 0x00	; 0
     a98:	30 e0       	ldi	r19, 0x00	; 0
     a9a:	98 01       	movw	r18, r16
     a9c:	11 27       	eor	r17, r17
     a9e:	00 27       	eor	r16, r16
     aa0:	a0 e0       	ldi	r26, 0x00	; 0
     aa2:	b0 e0       	ldi	r27, 0x00	; 0
     aa4:	08 2b       	or	r16, r24
     aa6:	19 2b       	or	r17, r25
     aa8:	2a 2b       	or	r18, r26
     aaa:	3b 2b       	or	r19, r27
}
     aac:	60 2f       	mov	r22, r16
     aae:	71 2f       	mov	r23, r17
     ab0:	82 2f       	mov	r24, r18
     ab2:	93 2f       	mov	r25, r19
     ab4:	1f 91       	pop	r17
     ab6:	0f 91       	pop	r16
     ab8:	08 95       	ret

00000aba <rtc_set_alarm>:
 * \param time Absolute time value. See also \ref rtc_min_alarm_time
 * \pre Needs interrupts disabled if used from several contexts
 */
void rtc_set_alarm(uint32_t time)
{
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     aba:	e0 e0       	ldi	r30, 0x00	; 0
     abc:	f4 e0       	ldi	r31, 0x04	; 4
     abe:	21 e0       	ldi	r18, 0x01	; 1
     ac0:	22 83       	std	Z+2, r18	; 0x02
	RTC.COMP = time;
     ac2:	64 87       	std	Z+12, r22	; 0x0c
     ac4:	75 87       	std	Z+13, r23	; 0x0d
	rtc_data.alarm_low = time;
     ac6:	60 93 5d 23 	sts	0x235D, r22
     aca:	70 93 5e 23 	sts	0x235E, r23
	rtc_data.alarm_high = time >> 16;
     ace:	80 93 5b 23 	sts	0x235B, r24
     ad2:	90 93 5c 23 	sts	0x235C, r25
 * \brief Check if RTC is busy synchronizing
 */
__always_inline bool rtc_is_busy(void);
__always_inline bool rtc_is_busy(void)
{
	return RTC.STATUS & RTC_SYNCBUSY_bm;
     ad6:	81 81       	ldd	r24, Z+1	; 0x01
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
	RTC.COMP = time;
	rtc_data.alarm_low = time;
	rtc_data.alarm_high = time >> 16;

	while (rtc_is_busy());
     ad8:	80 fd       	sbrc	r24, 0
     ada:	fd cf       	rjmp	.-6      	; 0xad6 <rtc_set_alarm+0x1c>

	RTC.INTFLAGS = RTC_COMPIF_bm;
     adc:	e0 e0       	ldi	r30, 0x00	; 0
     ade:	f4 e0       	ldi	r31, 0x04	; 4
     ae0:	82 e0       	ldi	r24, 0x02	; 2
     ae2:	83 83       	std	Z+3, r24	; 0x03
	RTC.INTCTRL = (uint8_t)RTC_COMPARE_INT_LEVEL
     ae4:	85 e0       	ldi	r24, 0x05	; 5
     ae6:	82 83       	std	Z+2, r24	; 0x02
     ae8:	08 95       	ret

00000aea <rtc_set_callback>:
 *
 * \param callback Callback function pointer
 */
void rtc_set_callback(rtc_callback_t callback)
{
	rtc_data.callback = callback;
     aea:	80 93 5f 23 	sts	0x235F, r24
     aee:	90 93 60 23 	sts	0x2360, r25
     af2:	08 95       	ret

00000af4 <rtc_init>:
 * \note The RTC clock source used by the RTC module should be set up before
 *       calling this function. 
 */
void rtc_init(void)
{
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     af4:	64 e0       	ldi	r22, 0x04	; 4
     af6:	80 e0       	ldi	r24, 0x00	; 0
     af8:	90 e0       	ldi	r25, 0x00	; 0
     afa:	92 de       	rcall	.-732    	; 0x820 <sysclk_enable_module>
	RTC.PER = 0xffff;
     afc:	e0 e0       	ldi	r30, 0x00	; 0
     afe:	f4 e0       	ldi	r31, 0x04	; 4
     b00:	8f ef       	ldi	r24, 0xFF	; 255
     b02:	9f ef       	ldi	r25, 0xFF	; 255
     b04:	82 87       	std	Z+10, r24	; 0x0a
     b06:	93 87       	std	Z+11, r25	; 0x0b
	RTC.CNT = 0;
     b08:	10 86       	std	Z+8, r1	; 0x08
     b0a:	11 86       	std	Z+9, r1	; 0x09

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     b0c:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     b0e:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     b10:	a6 e5       	ldi	r26, 0x56	; 86
     b12:	b3 e2       	ldi	r27, 0x23	; 35
     b14:	9c 91       	ld	r25, X
     b16:	9f 5f       	subi	r25, 0xFF	; 255
     b18:	9c 93       	st	X, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     b1a:	8f bf       	out	0x3f, r24	; 63
	/* Since overflow interrupt is needed all the time we limit sleep to
	 * power-save.
	 */
	sleepmgr_lock_mode(SLEEPMGR_PSAVE);
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     b1c:	81 e0       	ldi	r24, 0x01	; 1
     b1e:	82 83       	std	Z+2, r24	; 0x02
	RTC.CTRL = CONFIG_RTC_PRESCALER;
     b20:	87 e0       	ldi	r24, 0x07	; 7
     b22:	80 83       	st	Z, r24
     b24:	08 95       	ret

00000b26 <__vector_10>:
/**
 * \internal
 * \brief Overflow interrupt handling high counter
 */
ISR(RTC_OVF_vect)
{
     b26:	1f 92       	push	r1
     b28:	0f 92       	push	r0
     b2a:	0f b6       	in	r0, 0x3f	; 63
     b2c:	0f 92       	push	r0
     b2e:	11 24       	eor	r1, r1
     b30:	8f 93       	push	r24
     b32:	9f 93       	push	r25
     b34:	ef 93       	push	r30
     b36:	ff 93       	push	r31
	rtc_data.counter_high++;
     b38:	e9 e5       	ldi	r30, 0x59	; 89
     b3a:	f3 e2       	ldi	r31, 0x23	; 35
     b3c:	80 81       	ld	r24, Z
     b3e:	91 81       	ldd	r25, Z+1	; 0x01
     b40:	01 96       	adiw	r24, 0x01	; 1
     b42:	80 83       	st	Z, r24
     b44:	91 83       	std	Z+1, r25	; 0x01
}
     b46:	ff 91       	pop	r31
     b48:	ef 91       	pop	r30
     b4a:	9f 91       	pop	r25
     b4c:	8f 91       	pop	r24
     b4e:	0f 90       	pop	r0
     b50:	0f be       	out	0x3f, r0	; 63
     b52:	0f 90       	pop	r0
     b54:	1f 90       	pop	r1
     b56:	18 95       	reti

00000b58 <__vector_11>:
/**
 * \internal
 * \brief Compare interrupt used for alarm
 */
ISR(RTC_COMP_vect)
{
     b58:	1f 92       	push	r1
     b5a:	0f 92       	push	r0
     b5c:	0f b6       	in	r0, 0x3f	; 63
     b5e:	0f 92       	push	r0
     b60:	11 24       	eor	r1, r1
     b62:	cf 92       	push	r12
     b64:	df 92       	push	r13
     b66:	ef 92       	push	r14
     b68:	ff 92       	push	r15
     b6a:	0f 93       	push	r16
     b6c:	1f 93       	push	r17
     b6e:	2f 93       	push	r18
     b70:	3f 93       	push	r19
     b72:	4f 93       	push	r20
     b74:	5f 93       	push	r21
     b76:	6f 93       	push	r22
     b78:	7f 93       	push	r23
     b7a:	8f 93       	push	r24
     b7c:	9f 93       	push	r25
     b7e:	af 93       	push	r26
     b80:	bf 93       	push	r27
     b82:	ef 93       	push	r30
     b84:	ff 93       	push	r31
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
     b86:	40 91 59 23 	lds	r20, 0x2359
     b8a:	50 91 5a 23 	lds	r21, 0x235A
     b8e:	80 91 5b 23 	lds	r24, 0x235B
     b92:	90 91 5c 23 	lds	r25, 0x235C
     b96:	48 17       	cp	r20, r24
     b98:	59 07       	cpc	r21, r25
     b9a:	f0 f1       	brcs	.+124    	; 0xc18 <__vector_11+0xc0>
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     b9c:	81 e0       	ldi	r24, 0x01	; 1
     b9e:	e0 e0       	ldi	r30, 0x00	; 0
     ba0:	f4 e0       	ldi	r31, 0x04	; 4
     ba2:	82 83       	std	Z+2, r24	; 0x02
		if (rtc_data.callback) {
     ba4:	e0 91 5f 23 	lds	r30, 0x235F
     ba8:	f0 91 60 23 	lds	r31, 0x2360
     bac:	30 97       	sbiw	r30, 0x00	; 0
     bae:	a1 f1       	breq	.+104    	; 0xc18 <__vector_11+0xc0>
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
     bb0:	a0 e0       	ldi	r26, 0x00	; 0
     bb2:	b4 e0       	ldi	r27, 0x04	; 4
     bb4:	18 96       	adiw	r26, 0x08	; 8
     bb6:	8d 91       	ld	r24, X+
     bb8:	9c 91       	ld	r25, X
     bba:	19 97       	sbiw	r26, 0x09	; 9
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     bbc:	60 e0       	ldi	r22, 0x00	; 0
     bbe:	70 e0       	ldi	r23, 0x00	; 0
     bc0:	ba 01       	movw	r22, r20
     bc2:	55 27       	eor	r21, r21
     bc4:	44 27       	eor	r20, r20
					| RTC.CNT;
     bc6:	a0 e0       	ldi	r26, 0x00	; 0
     bc8:	b0 e0       	ldi	r27, 0x00	; 0
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     bca:	8a 01       	movw	r16, r20
     bcc:	9b 01       	movw	r18, r22
     bce:	08 2b       	or	r16, r24
     bd0:	19 2b       	or	r17, r25
     bd2:	2a 2b       	or	r18, r26
     bd4:	3b 2b       	or	r19, r27
     bd6:	c9 01       	movw	r24, r18
     bd8:	b8 01       	movw	r22, r16
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     bda:	00 91 5b 23 	lds	r16, 0x235B
     bde:	10 91 5c 23 	lds	r17, 0x235C
     be2:	20 e0       	ldi	r18, 0x00	; 0
     be4:	30 e0       	ldi	r19, 0x00	; 0
     be6:	98 01       	movw	r18, r16
     be8:	11 27       	eor	r17, r17
     bea:	00 27       	eor	r16, r16
					| rtc_data.alarm_low;
     bec:	c0 90 5d 23 	lds	r12, 0x235D
     bf0:	d0 90 5e 23 	lds	r13, 0x235E
     bf4:	e1 2c       	mov	r14, r1
     bf6:	f1 2c       	mov	r15, r1
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     bf8:	0c 29       	or	r16, r12
     bfa:	1d 29       	or	r17, r13
     bfc:	2e 29       	or	r18, r14
     bfe:	3f 29       	or	r19, r15
					| rtc_data.alarm_low;
			/* Workaround for errata. Count might not be updated
			 * when waking up from sleep, so in this case use alarm
			 * time plus one.
			 */
			if (alarm >= count)
     c00:	06 17       	cp	r16, r22
     c02:	17 07       	cpc	r17, r23
     c04:	28 07       	cpc	r18, r24
     c06:	39 07       	cpc	r19, r25
     c08:	30 f0       	brcs	.+12     	; 0xc16 <__vector_11+0xbe>
				count = alarm + 1;
     c0a:	c9 01       	movw	r24, r18
     c0c:	b8 01       	movw	r22, r16
     c0e:	6f 5f       	subi	r22, 0xFF	; 255
     c10:	7f 4f       	sbci	r23, 0xFF	; 255
     c12:	8f 4f       	sbci	r24, 0xFF	; 255
     c14:	9f 4f       	sbci	r25, 0xFF	; 255
			rtc_data.callback(count);
     c16:	09 95       	icall
		}
	}
}
     c18:	ff 91       	pop	r31
     c1a:	ef 91       	pop	r30
     c1c:	bf 91       	pop	r27
     c1e:	af 91       	pop	r26
     c20:	9f 91       	pop	r25
     c22:	8f 91       	pop	r24
     c24:	7f 91       	pop	r23
     c26:	6f 91       	pop	r22
     c28:	5f 91       	pop	r21
     c2a:	4f 91       	pop	r20
     c2c:	3f 91       	pop	r19
     c2e:	2f 91       	pop	r18
     c30:	1f 91       	pop	r17
     c32:	0f 91       	pop	r16
     c34:	ff 90       	pop	r15
     c36:	ef 90       	pop	r14
     c38:	df 90       	pop	r13
     c3a:	cf 90       	pop	r12
     c3c:	0f 90       	pop	r0
     c3e:	0f be       	out	0x3f, r0	; 63
     c40:	0f 90       	pop	r0
     c42:	1f 90       	pop	r1
     c44:	18 95       	reti

00000c46 <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     c46:	1f 92       	push	r1
     c48:	0f 92       	push	r0
     c4a:	0f b6       	in	r0, 0x3f	; 63
     c4c:	0f 92       	push	r0
     c4e:	11 24       	eor	r1, r1
     c50:	2f 93       	push	r18
     c52:	3f 93       	push	r19
     c54:	4f 93       	push	r20
     c56:	5f 93       	push	r21
     c58:	6f 93       	push	r22
     c5a:	7f 93       	push	r23
     c5c:	8f 93       	push	r24
     c5e:	9f 93       	push	r25
     c60:	af 93       	push	r26
     c62:	bf 93       	push	r27
     c64:	ef 93       	push	r30
     c66:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     c68:	e0 91 d0 22 	lds	r30, 0x22D0
     c6c:	f0 91 d1 22 	lds	r31, 0x22D1
     c70:	30 97       	sbiw	r30, 0x00	; 0
     c72:	09 f0       	breq	.+2      	; 0xc76 <__vector_14+0x30>
		tc_tcc0_ovf_callback();
     c74:	09 95       	icall
	}
}
     c76:	ff 91       	pop	r31
     c78:	ef 91       	pop	r30
     c7a:	bf 91       	pop	r27
     c7c:	af 91       	pop	r26
     c7e:	9f 91       	pop	r25
     c80:	8f 91       	pop	r24
     c82:	7f 91       	pop	r23
     c84:	6f 91       	pop	r22
     c86:	5f 91       	pop	r21
     c88:	4f 91       	pop	r20
     c8a:	3f 91       	pop	r19
     c8c:	2f 91       	pop	r18
     c8e:	0f 90       	pop	r0
     c90:	0f be       	out	0x3f, r0	; 63
     c92:	0f 90       	pop	r0
     c94:	1f 90       	pop	r1
     c96:	18 95       	reti

00000c98 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     c98:	1f 92       	push	r1
     c9a:	0f 92       	push	r0
     c9c:	0f b6       	in	r0, 0x3f	; 63
     c9e:	0f 92       	push	r0
     ca0:	11 24       	eor	r1, r1
     ca2:	2f 93       	push	r18
     ca4:	3f 93       	push	r19
     ca6:	4f 93       	push	r20
     ca8:	5f 93       	push	r21
     caa:	6f 93       	push	r22
     cac:	7f 93       	push	r23
     cae:	8f 93       	push	r24
     cb0:	9f 93       	push	r25
     cb2:	af 93       	push	r26
     cb4:	bf 93       	push	r27
     cb6:	ef 93       	push	r30
     cb8:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     cba:	e0 91 d2 22 	lds	r30, 0x22D2
     cbe:	f0 91 d3 22 	lds	r31, 0x22D3
     cc2:	30 97       	sbiw	r30, 0x00	; 0
     cc4:	09 f0       	breq	.+2      	; 0xcc8 <__vector_15+0x30>
		tc_tcc0_err_callback();
     cc6:	09 95       	icall
	}
}
     cc8:	ff 91       	pop	r31
     cca:	ef 91       	pop	r30
     ccc:	bf 91       	pop	r27
     cce:	af 91       	pop	r26
     cd0:	9f 91       	pop	r25
     cd2:	8f 91       	pop	r24
     cd4:	7f 91       	pop	r23
     cd6:	6f 91       	pop	r22
     cd8:	5f 91       	pop	r21
     cda:	4f 91       	pop	r20
     cdc:	3f 91       	pop	r19
     cde:	2f 91       	pop	r18
     ce0:	0f 90       	pop	r0
     ce2:	0f be       	out	0x3f, r0	; 63
     ce4:	0f 90       	pop	r0
     ce6:	1f 90       	pop	r1
     ce8:	18 95       	reti

00000cea <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     cea:	1f 92       	push	r1
     cec:	0f 92       	push	r0
     cee:	0f b6       	in	r0, 0x3f	; 63
     cf0:	0f 92       	push	r0
     cf2:	11 24       	eor	r1, r1
     cf4:	2f 93       	push	r18
     cf6:	3f 93       	push	r19
     cf8:	4f 93       	push	r20
     cfa:	5f 93       	push	r21
     cfc:	6f 93       	push	r22
     cfe:	7f 93       	push	r23
     d00:	8f 93       	push	r24
     d02:	9f 93       	push	r25
     d04:	af 93       	push	r26
     d06:	bf 93       	push	r27
     d08:	ef 93       	push	r30
     d0a:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     d0c:	e0 91 d4 22 	lds	r30, 0x22D4
     d10:	f0 91 d5 22 	lds	r31, 0x22D5
     d14:	30 97       	sbiw	r30, 0x00	; 0
     d16:	09 f0       	breq	.+2      	; 0xd1a <__vector_16+0x30>
		tc_tcc0_cca_callback();
     d18:	09 95       	icall
	}
}
     d1a:	ff 91       	pop	r31
     d1c:	ef 91       	pop	r30
     d1e:	bf 91       	pop	r27
     d20:	af 91       	pop	r26
     d22:	9f 91       	pop	r25
     d24:	8f 91       	pop	r24
     d26:	7f 91       	pop	r23
     d28:	6f 91       	pop	r22
     d2a:	5f 91       	pop	r21
     d2c:	4f 91       	pop	r20
     d2e:	3f 91       	pop	r19
     d30:	2f 91       	pop	r18
     d32:	0f 90       	pop	r0
     d34:	0f be       	out	0x3f, r0	; 63
     d36:	0f 90       	pop	r0
     d38:	1f 90       	pop	r1
     d3a:	18 95       	reti

00000d3c <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     d3c:	1f 92       	push	r1
     d3e:	0f 92       	push	r0
     d40:	0f b6       	in	r0, 0x3f	; 63
     d42:	0f 92       	push	r0
     d44:	11 24       	eor	r1, r1
     d46:	2f 93       	push	r18
     d48:	3f 93       	push	r19
     d4a:	4f 93       	push	r20
     d4c:	5f 93       	push	r21
     d4e:	6f 93       	push	r22
     d50:	7f 93       	push	r23
     d52:	8f 93       	push	r24
     d54:	9f 93       	push	r25
     d56:	af 93       	push	r26
     d58:	bf 93       	push	r27
     d5a:	ef 93       	push	r30
     d5c:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     d5e:	e0 91 d6 22 	lds	r30, 0x22D6
     d62:	f0 91 d7 22 	lds	r31, 0x22D7
     d66:	30 97       	sbiw	r30, 0x00	; 0
     d68:	09 f0       	breq	.+2      	; 0xd6c <__vector_17+0x30>
		tc_tcc0_ccb_callback();
     d6a:	09 95       	icall
	}
}
     d6c:	ff 91       	pop	r31
     d6e:	ef 91       	pop	r30
     d70:	bf 91       	pop	r27
     d72:	af 91       	pop	r26
     d74:	9f 91       	pop	r25
     d76:	8f 91       	pop	r24
     d78:	7f 91       	pop	r23
     d7a:	6f 91       	pop	r22
     d7c:	5f 91       	pop	r21
     d7e:	4f 91       	pop	r20
     d80:	3f 91       	pop	r19
     d82:	2f 91       	pop	r18
     d84:	0f 90       	pop	r0
     d86:	0f be       	out	0x3f, r0	; 63
     d88:	0f 90       	pop	r0
     d8a:	1f 90       	pop	r1
     d8c:	18 95       	reti

00000d8e <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     d8e:	1f 92       	push	r1
     d90:	0f 92       	push	r0
     d92:	0f b6       	in	r0, 0x3f	; 63
     d94:	0f 92       	push	r0
     d96:	11 24       	eor	r1, r1
     d98:	2f 93       	push	r18
     d9a:	3f 93       	push	r19
     d9c:	4f 93       	push	r20
     d9e:	5f 93       	push	r21
     da0:	6f 93       	push	r22
     da2:	7f 93       	push	r23
     da4:	8f 93       	push	r24
     da6:	9f 93       	push	r25
     da8:	af 93       	push	r26
     daa:	bf 93       	push	r27
     dac:	ef 93       	push	r30
     dae:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     db0:	e0 91 d8 22 	lds	r30, 0x22D8
     db4:	f0 91 d9 22 	lds	r31, 0x22D9
     db8:	30 97       	sbiw	r30, 0x00	; 0
     dba:	09 f0       	breq	.+2      	; 0xdbe <__vector_18+0x30>
		tc_tcc0_ccc_callback();
     dbc:	09 95       	icall
	}
}
     dbe:	ff 91       	pop	r31
     dc0:	ef 91       	pop	r30
     dc2:	bf 91       	pop	r27
     dc4:	af 91       	pop	r26
     dc6:	9f 91       	pop	r25
     dc8:	8f 91       	pop	r24
     dca:	7f 91       	pop	r23
     dcc:	6f 91       	pop	r22
     dce:	5f 91       	pop	r21
     dd0:	4f 91       	pop	r20
     dd2:	3f 91       	pop	r19
     dd4:	2f 91       	pop	r18
     dd6:	0f 90       	pop	r0
     dd8:	0f be       	out	0x3f, r0	; 63
     dda:	0f 90       	pop	r0
     ddc:	1f 90       	pop	r1
     dde:	18 95       	reti

00000de0 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     de0:	1f 92       	push	r1
     de2:	0f 92       	push	r0
     de4:	0f b6       	in	r0, 0x3f	; 63
     de6:	0f 92       	push	r0
     de8:	11 24       	eor	r1, r1
     dea:	2f 93       	push	r18
     dec:	3f 93       	push	r19
     dee:	4f 93       	push	r20
     df0:	5f 93       	push	r21
     df2:	6f 93       	push	r22
     df4:	7f 93       	push	r23
     df6:	8f 93       	push	r24
     df8:	9f 93       	push	r25
     dfa:	af 93       	push	r26
     dfc:	bf 93       	push	r27
     dfe:	ef 93       	push	r30
     e00:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     e02:	e0 91 da 22 	lds	r30, 0x22DA
     e06:	f0 91 db 22 	lds	r31, 0x22DB
     e0a:	30 97       	sbiw	r30, 0x00	; 0
     e0c:	09 f0       	breq	.+2      	; 0xe10 <__vector_19+0x30>
		tc_tcc0_ccd_callback();
     e0e:	09 95       	icall
	}
}
     e10:	ff 91       	pop	r31
     e12:	ef 91       	pop	r30
     e14:	bf 91       	pop	r27
     e16:	af 91       	pop	r26
     e18:	9f 91       	pop	r25
     e1a:	8f 91       	pop	r24
     e1c:	7f 91       	pop	r23
     e1e:	6f 91       	pop	r22
     e20:	5f 91       	pop	r21
     e22:	4f 91       	pop	r20
     e24:	3f 91       	pop	r19
     e26:	2f 91       	pop	r18
     e28:	0f 90       	pop	r0
     e2a:	0f be       	out	0x3f, r0	; 63
     e2c:	0f 90       	pop	r0
     e2e:	1f 90       	pop	r1
     e30:	18 95       	reti

00000e32 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     e32:	1f 92       	push	r1
     e34:	0f 92       	push	r0
     e36:	0f b6       	in	r0, 0x3f	; 63
     e38:	0f 92       	push	r0
     e3a:	11 24       	eor	r1, r1
     e3c:	2f 93       	push	r18
     e3e:	3f 93       	push	r19
     e40:	4f 93       	push	r20
     e42:	5f 93       	push	r21
     e44:	6f 93       	push	r22
     e46:	7f 93       	push	r23
     e48:	8f 93       	push	r24
     e4a:	9f 93       	push	r25
     e4c:	af 93       	push	r26
     e4e:	bf 93       	push	r27
     e50:	ef 93       	push	r30
     e52:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     e54:	e0 91 dc 22 	lds	r30, 0x22DC
     e58:	f0 91 dd 22 	lds	r31, 0x22DD
     e5c:	30 97       	sbiw	r30, 0x00	; 0
     e5e:	09 f0       	breq	.+2      	; 0xe62 <__vector_20+0x30>
		tc_tcc1_ovf_callback();
     e60:	09 95       	icall
	}
}
     e62:	ff 91       	pop	r31
     e64:	ef 91       	pop	r30
     e66:	bf 91       	pop	r27
     e68:	af 91       	pop	r26
     e6a:	9f 91       	pop	r25
     e6c:	8f 91       	pop	r24
     e6e:	7f 91       	pop	r23
     e70:	6f 91       	pop	r22
     e72:	5f 91       	pop	r21
     e74:	4f 91       	pop	r20
     e76:	3f 91       	pop	r19
     e78:	2f 91       	pop	r18
     e7a:	0f 90       	pop	r0
     e7c:	0f be       	out	0x3f, r0	; 63
     e7e:	0f 90       	pop	r0
     e80:	1f 90       	pop	r1
     e82:	18 95       	reti

00000e84 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     e84:	1f 92       	push	r1
     e86:	0f 92       	push	r0
     e88:	0f b6       	in	r0, 0x3f	; 63
     e8a:	0f 92       	push	r0
     e8c:	11 24       	eor	r1, r1
     e8e:	2f 93       	push	r18
     e90:	3f 93       	push	r19
     e92:	4f 93       	push	r20
     e94:	5f 93       	push	r21
     e96:	6f 93       	push	r22
     e98:	7f 93       	push	r23
     e9a:	8f 93       	push	r24
     e9c:	9f 93       	push	r25
     e9e:	af 93       	push	r26
     ea0:	bf 93       	push	r27
     ea2:	ef 93       	push	r30
     ea4:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     ea6:	e0 91 de 22 	lds	r30, 0x22DE
     eaa:	f0 91 df 22 	lds	r31, 0x22DF
     eae:	30 97       	sbiw	r30, 0x00	; 0
     eb0:	09 f0       	breq	.+2      	; 0xeb4 <__vector_21+0x30>
		tc_tcc1_err_callback();
     eb2:	09 95       	icall
	}
}
     eb4:	ff 91       	pop	r31
     eb6:	ef 91       	pop	r30
     eb8:	bf 91       	pop	r27
     eba:	af 91       	pop	r26
     ebc:	9f 91       	pop	r25
     ebe:	8f 91       	pop	r24
     ec0:	7f 91       	pop	r23
     ec2:	6f 91       	pop	r22
     ec4:	5f 91       	pop	r21
     ec6:	4f 91       	pop	r20
     ec8:	3f 91       	pop	r19
     eca:	2f 91       	pop	r18
     ecc:	0f 90       	pop	r0
     ece:	0f be       	out	0x3f, r0	; 63
     ed0:	0f 90       	pop	r0
     ed2:	1f 90       	pop	r1
     ed4:	18 95       	reti

00000ed6 <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     ed6:	1f 92       	push	r1
     ed8:	0f 92       	push	r0
     eda:	0f b6       	in	r0, 0x3f	; 63
     edc:	0f 92       	push	r0
     ede:	11 24       	eor	r1, r1
     ee0:	2f 93       	push	r18
     ee2:	3f 93       	push	r19
     ee4:	4f 93       	push	r20
     ee6:	5f 93       	push	r21
     ee8:	6f 93       	push	r22
     eea:	7f 93       	push	r23
     eec:	8f 93       	push	r24
     eee:	9f 93       	push	r25
     ef0:	af 93       	push	r26
     ef2:	bf 93       	push	r27
     ef4:	ef 93       	push	r30
     ef6:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     ef8:	e0 91 e0 22 	lds	r30, 0x22E0
     efc:	f0 91 e1 22 	lds	r31, 0x22E1
     f00:	30 97       	sbiw	r30, 0x00	; 0
     f02:	09 f0       	breq	.+2      	; 0xf06 <__vector_22+0x30>
		tc_tcc1_cca_callback();
     f04:	09 95       	icall
	}
}
     f06:	ff 91       	pop	r31
     f08:	ef 91       	pop	r30
     f0a:	bf 91       	pop	r27
     f0c:	af 91       	pop	r26
     f0e:	9f 91       	pop	r25
     f10:	8f 91       	pop	r24
     f12:	7f 91       	pop	r23
     f14:	6f 91       	pop	r22
     f16:	5f 91       	pop	r21
     f18:	4f 91       	pop	r20
     f1a:	3f 91       	pop	r19
     f1c:	2f 91       	pop	r18
     f1e:	0f 90       	pop	r0
     f20:	0f be       	out	0x3f, r0	; 63
     f22:	0f 90       	pop	r0
     f24:	1f 90       	pop	r1
     f26:	18 95       	reti

00000f28 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     f28:	1f 92       	push	r1
     f2a:	0f 92       	push	r0
     f2c:	0f b6       	in	r0, 0x3f	; 63
     f2e:	0f 92       	push	r0
     f30:	11 24       	eor	r1, r1
     f32:	2f 93       	push	r18
     f34:	3f 93       	push	r19
     f36:	4f 93       	push	r20
     f38:	5f 93       	push	r21
     f3a:	6f 93       	push	r22
     f3c:	7f 93       	push	r23
     f3e:	8f 93       	push	r24
     f40:	9f 93       	push	r25
     f42:	af 93       	push	r26
     f44:	bf 93       	push	r27
     f46:	ef 93       	push	r30
     f48:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     f4a:	e0 91 e2 22 	lds	r30, 0x22E2
     f4e:	f0 91 e3 22 	lds	r31, 0x22E3
     f52:	30 97       	sbiw	r30, 0x00	; 0
     f54:	09 f0       	breq	.+2      	; 0xf58 <__vector_23+0x30>
		tc_tcc1_ccb_callback();
     f56:	09 95       	icall
	}
}
     f58:	ff 91       	pop	r31
     f5a:	ef 91       	pop	r30
     f5c:	bf 91       	pop	r27
     f5e:	af 91       	pop	r26
     f60:	9f 91       	pop	r25
     f62:	8f 91       	pop	r24
     f64:	7f 91       	pop	r23
     f66:	6f 91       	pop	r22
     f68:	5f 91       	pop	r21
     f6a:	4f 91       	pop	r20
     f6c:	3f 91       	pop	r19
     f6e:	2f 91       	pop	r18
     f70:	0f 90       	pop	r0
     f72:	0f be       	out	0x3f, r0	; 63
     f74:	0f 90       	pop	r0
     f76:	1f 90       	pop	r1
     f78:	18 95       	reti

00000f7a <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
     f7a:	1f 92       	push	r1
     f7c:	0f 92       	push	r0
     f7e:	0f b6       	in	r0, 0x3f	; 63
     f80:	0f 92       	push	r0
     f82:	11 24       	eor	r1, r1
     f84:	2f 93       	push	r18
     f86:	3f 93       	push	r19
     f88:	4f 93       	push	r20
     f8a:	5f 93       	push	r21
     f8c:	6f 93       	push	r22
     f8e:	7f 93       	push	r23
     f90:	8f 93       	push	r24
     f92:	9f 93       	push	r25
     f94:	af 93       	push	r26
     f96:	bf 93       	push	r27
     f98:	ef 93       	push	r30
     f9a:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
     f9c:	e0 91 e4 22 	lds	r30, 0x22E4
     fa0:	f0 91 e5 22 	lds	r31, 0x22E5
     fa4:	30 97       	sbiw	r30, 0x00	; 0
     fa6:	09 f0       	breq	.+2      	; 0xfaa <__vector_77+0x30>
		tc_tcd0_ovf_callback();
     fa8:	09 95       	icall
	}
}
     faa:	ff 91       	pop	r31
     fac:	ef 91       	pop	r30
     fae:	bf 91       	pop	r27
     fb0:	af 91       	pop	r26
     fb2:	9f 91       	pop	r25
     fb4:	8f 91       	pop	r24
     fb6:	7f 91       	pop	r23
     fb8:	6f 91       	pop	r22
     fba:	5f 91       	pop	r21
     fbc:	4f 91       	pop	r20
     fbe:	3f 91       	pop	r19
     fc0:	2f 91       	pop	r18
     fc2:	0f 90       	pop	r0
     fc4:	0f be       	out	0x3f, r0	; 63
     fc6:	0f 90       	pop	r0
     fc8:	1f 90       	pop	r1
     fca:	18 95       	reti

00000fcc <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     fcc:	1f 92       	push	r1
     fce:	0f 92       	push	r0
     fd0:	0f b6       	in	r0, 0x3f	; 63
     fd2:	0f 92       	push	r0
     fd4:	11 24       	eor	r1, r1
     fd6:	2f 93       	push	r18
     fd8:	3f 93       	push	r19
     fda:	4f 93       	push	r20
     fdc:	5f 93       	push	r21
     fde:	6f 93       	push	r22
     fe0:	7f 93       	push	r23
     fe2:	8f 93       	push	r24
     fe4:	9f 93       	push	r25
     fe6:	af 93       	push	r26
     fe8:	bf 93       	push	r27
     fea:	ef 93       	push	r30
     fec:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     fee:	e0 91 e6 22 	lds	r30, 0x22E6
     ff2:	f0 91 e7 22 	lds	r31, 0x22E7
     ff6:	30 97       	sbiw	r30, 0x00	; 0
     ff8:	09 f0       	breq	.+2      	; 0xffc <__vector_78+0x30>
		tc_tcd0_err_callback();
     ffa:	09 95       	icall
	}
}
     ffc:	ff 91       	pop	r31
     ffe:	ef 91       	pop	r30
    1000:	bf 91       	pop	r27
    1002:	af 91       	pop	r26
    1004:	9f 91       	pop	r25
    1006:	8f 91       	pop	r24
    1008:	7f 91       	pop	r23
    100a:	6f 91       	pop	r22
    100c:	5f 91       	pop	r21
    100e:	4f 91       	pop	r20
    1010:	3f 91       	pop	r19
    1012:	2f 91       	pop	r18
    1014:	0f 90       	pop	r0
    1016:	0f be       	out	0x3f, r0	; 63
    1018:	0f 90       	pop	r0
    101a:	1f 90       	pop	r1
    101c:	18 95       	reti

0000101e <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
    101e:	1f 92       	push	r1
    1020:	0f 92       	push	r0
    1022:	0f b6       	in	r0, 0x3f	; 63
    1024:	0f 92       	push	r0
    1026:	11 24       	eor	r1, r1
    1028:	2f 93       	push	r18
    102a:	3f 93       	push	r19
    102c:	4f 93       	push	r20
    102e:	5f 93       	push	r21
    1030:	6f 93       	push	r22
    1032:	7f 93       	push	r23
    1034:	8f 93       	push	r24
    1036:	9f 93       	push	r25
    1038:	af 93       	push	r26
    103a:	bf 93       	push	r27
    103c:	ef 93       	push	r30
    103e:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    1040:	e0 91 e8 22 	lds	r30, 0x22E8
    1044:	f0 91 e9 22 	lds	r31, 0x22E9
    1048:	30 97       	sbiw	r30, 0x00	; 0
    104a:	09 f0       	breq	.+2      	; 0x104e <__vector_79+0x30>
		tc_tcd0_cca_callback();
    104c:	09 95       	icall
	}
}
    104e:	ff 91       	pop	r31
    1050:	ef 91       	pop	r30
    1052:	bf 91       	pop	r27
    1054:	af 91       	pop	r26
    1056:	9f 91       	pop	r25
    1058:	8f 91       	pop	r24
    105a:	7f 91       	pop	r23
    105c:	6f 91       	pop	r22
    105e:	5f 91       	pop	r21
    1060:	4f 91       	pop	r20
    1062:	3f 91       	pop	r19
    1064:	2f 91       	pop	r18
    1066:	0f 90       	pop	r0
    1068:	0f be       	out	0x3f, r0	; 63
    106a:	0f 90       	pop	r0
    106c:	1f 90       	pop	r1
    106e:	18 95       	reti

00001070 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    1070:	1f 92       	push	r1
    1072:	0f 92       	push	r0
    1074:	0f b6       	in	r0, 0x3f	; 63
    1076:	0f 92       	push	r0
    1078:	11 24       	eor	r1, r1
    107a:	2f 93       	push	r18
    107c:	3f 93       	push	r19
    107e:	4f 93       	push	r20
    1080:	5f 93       	push	r21
    1082:	6f 93       	push	r22
    1084:	7f 93       	push	r23
    1086:	8f 93       	push	r24
    1088:	9f 93       	push	r25
    108a:	af 93       	push	r26
    108c:	bf 93       	push	r27
    108e:	ef 93       	push	r30
    1090:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    1092:	e0 91 ea 22 	lds	r30, 0x22EA
    1096:	f0 91 eb 22 	lds	r31, 0x22EB
    109a:	30 97       	sbiw	r30, 0x00	; 0
    109c:	09 f0       	breq	.+2      	; 0x10a0 <__vector_80+0x30>
		tc_tcd0_ccb_callback();
    109e:	09 95       	icall
	}
}
    10a0:	ff 91       	pop	r31
    10a2:	ef 91       	pop	r30
    10a4:	bf 91       	pop	r27
    10a6:	af 91       	pop	r26
    10a8:	9f 91       	pop	r25
    10aa:	8f 91       	pop	r24
    10ac:	7f 91       	pop	r23
    10ae:	6f 91       	pop	r22
    10b0:	5f 91       	pop	r21
    10b2:	4f 91       	pop	r20
    10b4:	3f 91       	pop	r19
    10b6:	2f 91       	pop	r18
    10b8:	0f 90       	pop	r0
    10ba:	0f be       	out	0x3f, r0	; 63
    10bc:	0f 90       	pop	r0
    10be:	1f 90       	pop	r1
    10c0:	18 95       	reti

000010c2 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    10c2:	1f 92       	push	r1
    10c4:	0f 92       	push	r0
    10c6:	0f b6       	in	r0, 0x3f	; 63
    10c8:	0f 92       	push	r0
    10ca:	11 24       	eor	r1, r1
    10cc:	2f 93       	push	r18
    10ce:	3f 93       	push	r19
    10d0:	4f 93       	push	r20
    10d2:	5f 93       	push	r21
    10d4:	6f 93       	push	r22
    10d6:	7f 93       	push	r23
    10d8:	8f 93       	push	r24
    10da:	9f 93       	push	r25
    10dc:	af 93       	push	r26
    10de:	bf 93       	push	r27
    10e0:	ef 93       	push	r30
    10e2:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    10e4:	e0 91 ec 22 	lds	r30, 0x22EC
    10e8:	f0 91 ed 22 	lds	r31, 0x22ED
    10ec:	30 97       	sbiw	r30, 0x00	; 0
    10ee:	09 f0       	breq	.+2      	; 0x10f2 <__vector_81+0x30>
		tc_tcd0_ccc_callback();
    10f0:	09 95       	icall
	}
}
    10f2:	ff 91       	pop	r31
    10f4:	ef 91       	pop	r30
    10f6:	bf 91       	pop	r27
    10f8:	af 91       	pop	r26
    10fa:	9f 91       	pop	r25
    10fc:	8f 91       	pop	r24
    10fe:	7f 91       	pop	r23
    1100:	6f 91       	pop	r22
    1102:	5f 91       	pop	r21
    1104:	4f 91       	pop	r20
    1106:	3f 91       	pop	r19
    1108:	2f 91       	pop	r18
    110a:	0f 90       	pop	r0
    110c:	0f be       	out	0x3f, r0	; 63
    110e:	0f 90       	pop	r0
    1110:	1f 90       	pop	r1
    1112:	18 95       	reti

00001114 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    1114:	1f 92       	push	r1
    1116:	0f 92       	push	r0
    1118:	0f b6       	in	r0, 0x3f	; 63
    111a:	0f 92       	push	r0
    111c:	11 24       	eor	r1, r1
    111e:	2f 93       	push	r18
    1120:	3f 93       	push	r19
    1122:	4f 93       	push	r20
    1124:	5f 93       	push	r21
    1126:	6f 93       	push	r22
    1128:	7f 93       	push	r23
    112a:	8f 93       	push	r24
    112c:	9f 93       	push	r25
    112e:	af 93       	push	r26
    1130:	bf 93       	push	r27
    1132:	ef 93       	push	r30
    1134:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    1136:	e0 91 ee 22 	lds	r30, 0x22EE
    113a:	f0 91 ef 22 	lds	r31, 0x22EF
    113e:	30 97       	sbiw	r30, 0x00	; 0
    1140:	09 f0       	breq	.+2      	; 0x1144 <__vector_82+0x30>
		tc_tcd0_ccd_callback();
    1142:	09 95       	icall
	}
}
    1144:	ff 91       	pop	r31
    1146:	ef 91       	pop	r30
    1148:	bf 91       	pop	r27
    114a:	af 91       	pop	r26
    114c:	9f 91       	pop	r25
    114e:	8f 91       	pop	r24
    1150:	7f 91       	pop	r23
    1152:	6f 91       	pop	r22
    1154:	5f 91       	pop	r21
    1156:	4f 91       	pop	r20
    1158:	3f 91       	pop	r19
    115a:	2f 91       	pop	r18
    115c:	0f 90       	pop	r0
    115e:	0f be       	out	0x3f, r0	; 63
    1160:	0f 90       	pop	r0
    1162:	1f 90       	pop	r1
    1164:	18 95       	reti

00001166 <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    1166:	1f 92       	push	r1
    1168:	0f 92       	push	r0
    116a:	0f b6       	in	r0, 0x3f	; 63
    116c:	0f 92       	push	r0
    116e:	11 24       	eor	r1, r1
    1170:	2f 93       	push	r18
    1172:	3f 93       	push	r19
    1174:	4f 93       	push	r20
    1176:	5f 93       	push	r21
    1178:	6f 93       	push	r22
    117a:	7f 93       	push	r23
    117c:	8f 93       	push	r24
    117e:	9f 93       	push	r25
    1180:	af 93       	push	r26
    1182:	bf 93       	push	r27
    1184:	ef 93       	push	r30
    1186:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    1188:	e0 91 f0 22 	lds	r30, 0x22F0
    118c:	f0 91 f1 22 	lds	r31, 0x22F1
    1190:	30 97       	sbiw	r30, 0x00	; 0
    1192:	09 f0       	breq	.+2      	; 0x1196 <__vector_83+0x30>
		tc_tcd1_ovf_callback();
    1194:	09 95       	icall
	}
}
    1196:	ff 91       	pop	r31
    1198:	ef 91       	pop	r30
    119a:	bf 91       	pop	r27
    119c:	af 91       	pop	r26
    119e:	9f 91       	pop	r25
    11a0:	8f 91       	pop	r24
    11a2:	7f 91       	pop	r23
    11a4:	6f 91       	pop	r22
    11a6:	5f 91       	pop	r21
    11a8:	4f 91       	pop	r20
    11aa:	3f 91       	pop	r19
    11ac:	2f 91       	pop	r18
    11ae:	0f 90       	pop	r0
    11b0:	0f be       	out	0x3f, r0	; 63
    11b2:	0f 90       	pop	r0
    11b4:	1f 90       	pop	r1
    11b6:	18 95       	reti

000011b8 <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    11b8:	1f 92       	push	r1
    11ba:	0f 92       	push	r0
    11bc:	0f b6       	in	r0, 0x3f	; 63
    11be:	0f 92       	push	r0
    11c0:	11 24       	eor	r1, r1
    11c2:	2f 93       	push	r18
    11c4:	3f 93       	push	r19
    11c6:	4f 93       	push	r20
    11c8:	5f 93       	push	r21
    11ca:	6f 93       	push	r22
    11cc:	7f 93       	push	r23
    11ce:	8f 93       	push	r24
    11d0:	9f 93       	push	r25
    11d2:	af 93       	push	r26
    11d4:	bf 93       	push	r27
    11d6:	ef 93       	push	r30
    11d8:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    11da:	e0 91 f2 22 	lds	r30, 0x22F2
    11de:	f0 91 f3 22 	lds	r31, 0x22F3
    11e2:	30 97       	sbiw	r30, 0x00	; 0
    11e4:	09 f0       	breq	.+2      	; 0x11e8 <__vector_84+0x30>
		tc_tcd1_err_callback();
    11e6:	09 95       	icall
	}
}
    11e8:	ff 91       	pop	r31
    11ea:	ef 91       	pop	r30
    11ec:	bf 91       	pop	r27
    11ee:	af 91       	pop	r26
    11f0:	9f 91       	pop	r25
    11f2:	8f 91       	pop	r24
    11f4:	7f 91       	pop	r23
    11f6:	6f 91       	pop	r22
    11f8:	5f 91       	pop	r21
    11fa:	4f 91       	pop	r20
    11fc:	3f 91       	pop	r19
    11fe:	2f 91       	pop	r18
    1200:	0f 90       	pop	r0
    1202:	0f be       	out	0x3f, r0	; 63
    1204:	0f 90       	pop	r0
    1206:	1f 90       	pop	r1
    1208:	18 95       	reti

0000120a <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    120a:	1f 92       	push	r1
    120c:	0f 92       	push	r0
    120e:	0f b6       	in	r0, 0x3f	; 63
    1210:	0f 92       	push	r0
    1212:	11 24       	eor	r1, r1
    1214:	2f 93       	push	r18
    1216:	3f 93       	push	r19
    1218:	4f 93       	push	r20
    121a:	5f 93       	push	r21
    121c:	6f 93       	push	r22
    121e:	7f 93       	push	r23
    1220:	8f 93       	push	r24
    1222:	9f 93       	push	r25
    1224:	af 93       	push	r26
    1226:	bf 93       	push	r27
    1228:	ef 93       	push	r30
    122a:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    122c:	e0 91 f4 22 	lds	r30, 0x22F4
    1230:	f0 91 f5 22 	lds	r31, 0x22F5
    1234:	30 97       	sbiw	r30, 0x00	; 0
    1236:	09 f0       	breq	.+2      	; 0x123a <__vector_85+0x30>
		tc_tcd1_cca_callback();
    1238:	09 95       	icall
	}
}
    123a:	ff 91       	pop	r31
    123c:	ef 91       	pop	r30
    123e:	bf 91       	pop	r27
    1240:	af 91       	pop	r26
    1242:	9f 91       	pop	r25
    1244:	8f 91       	pop	r24
    1246:	7f 91       	pop	r23
    1248:	6f 91       	pop	r22
    124a:	5f 91       	pop	r21
    124c:	4f 91       	pop	r20
    124e:	3f 91       	pop	r19
    1250:	2f 91       	pop	r18
    1252:	0f 90       	pop	r0
    1254:	0f be       	out	0x3f, r0	; 63
    1256:	0f 90       	pop	r0
    1258:	1f 90       	pop	r1
    125a:	18 95       	reti

0000125c <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    125c:	1f 92       	push	r1
    125e:	0f 92       	push	r0
    1260:	0f b6       	in	r0, 0x3f	; 63
    1262:	0f 92       	push	r0
    1264:	11 24       	eor	r1, r1
    1266:	2f 93       	push	r18
    1268:	3f 93       	push	r19
    126a:	4f 93       	push	r20
    126c:	5f 93       	push	r21
    126e:	6f 93       	push	r22
    1270:	7f 93       	push	r23
    1272:	8f 93       	push	r24
    1274:	9f 93       	push	r25
    1276:	af 93       	push	r26
    1278:	bf 93       	push	r27
    127a:	ef 93       	push	r30
    127c:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    127e:	e0 91 f6 22 	lds	r30, 0x22F6
    1282:	f0 91 f7 22 	lds	r31, 0x22F7
    1286:	30 97       	sbiw	r30, 0x00	; 0
    1288:	09 f0       	breq	.+2      	; 0x128c <__vector_86+0x30>
		tc_tcd1_ccb_callback();
    128a:	09 95       	icall
	}
}
    128c:	ff 91       	pop	r31
    128e:	ef 91       	pop	r30
    1290:	bf 91       	pop	r27
    1292:	af 91       	pop	r26
    1294:	9f 91       	pop	r25
    1296:	8f 91       	pop	r24
    1298:	7f 91       	pop	r23
    129a:	6f 91       	pop	r22
    129c:	5f 91       	pop	r21
    129e:	4f 91       	pop	r20
    12a0:	3f 91       	pop	r19
    12a2:	2f 91       	pop	r18
    12a4:	0f 90       	pop	r0
    12a6:	0f be       	out	0x3f, r0	; 63
    12a8:	0f 90       	pop	r0
    12aa:	1f 90       	pop	r1
    12ac:	18 95       	reti

000012ae <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    12ae:	1f 92       	push	r1
    12b0:	0f 92       	push	r0
    12b2:	0f b6       	in	r0, 0x3f	; 63
    12b4:	0f 92       	push	r0
    12b6:	11 24       	eor	r1, r1
    12b8:	2f 93       	push	r18
    12ba:	3f 93       	push	r19
    12bc:	4f 93       	push	r20
    12be:	5f 93       	push	r21
    12c0:	6f 93       	push	r22
    12c2:	7f 93       	push	r23
    12c4:	8f 93       	push	r24
    12c6:	9f 93       	push	r25
    12c8:	af 93       	push	r26
    12ca:	bf 93       	push	r27
    12cc:	ef 93       	push	r30
    12ce:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    12d0:	e0 91 f8 22 	lds	r30, 0x22F8
    12d4:	f0 91 f9 22 	lds	r31, 0x22F9
    12d8:	30 97       	sbiw	r30, 0x00	; 0
    12da:	09 f0       	breq	.+2      	; 0x12de <__vector_47+0x30>
		tc_tce0_ovf_callback();
    12dc:	09 95       	icall
	}
}
    12de:	ff 91       	pop	r31
    12e0:	ef 91       	pop	r30
    12e2:	bf 91       	pop	r27
    12e4:	af 91       	pop	r26
    12e6:	9f 91       	pop	r25
    12e8:	8f 91       	pop	r24
    12ea:	7f 91       	pop	r23
    12ec:	6f 91       	pop	r22
    12ee:	5f 91       	pop	r21
    12f0:	4f 91       	pop	r20
    12f2:	3f 91       	pop	r19
    12f4:	2f 91       	pop	r18
    12f6:	0f 90       	pop	r0
    12f8:	0f be       	out	0x3f, r0	; 63
    12fa:	0f 90       	pop	r0
    12fc:	1f 90       	pop	r1
    12fe:	18 95       	reti

00001300 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    1300:	1f 92       	push	r1
    1302:	0f 92       	push	r0
    1304:	0f b6       	in	r0, 0x3f	; 63
    1306:	0f 92       	push	r0
    1308:	11 24       	eor	r1, r1
    130a:	2f 93       	push	r18
    130c:	3f 93       	push	r19
    130e:	4f 93       	push	r20
    1310:	5f 93       	push	r21
    1312:	6f 93       	push	r22
    1314:	7f 93       	push	r23
    1316:	8f 93       	push	r24
    1318:	9f 93       	push	r25
    131a:	af 93       	push	r26
    131c:	bf 93       	push	r27
    131e:	ef 93       	push	r30
    1320:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    1322:	e0 91 fa 22 	lds	r30, 0x22FA
    1326:	f0 91 fb 22 	lds	r31, 0x22FB
    132a:	30 97       	sbiw	r30, 0x00	; 0
    132c:	09 f0       	breq	.+2      	; 0x1330 <__vector_48+0x30>
		tc_tce0_err_callback();
    132e:	09 95       	icall
	}
}
    1330:	ff 91       	pop	r31
    1332:	ef 91       	pop	r30
    1334:	bf 91       	pop	r27
    1336:	af 91       	pop	r26
    1338:	9f 91       	pop	r25
    133a:	8f 91       	pop	r24
    133c:	7f 91       	pop	r23
    133e:	6f 91       	pop	r22
    1340:	5f 91       	pop	r21
    1342:	4f 91       	pop	r20
    1344:	3f 91       	pop	r19
    1346:	2f 91       	pop	r18
    1348:	0f 90       	pop	r0
    134a:	0f be       	out	0x3f, r0	; 63
    134c:	0f 90       	pop	r0
    134e:	1f 90       	pop	r1
    1350:	18 95       	reti

00001352 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    1352:	1f 92       	push	r1
    1354:	0f 92       	push	r0
    1356:	0f b6       	in	r0, 0x3f	; 63
    1358:	0f 92       	push	r0
    135a:	11 24       	eor	r1, r1
    135c:	2f 93       	push	r18
    135e:	3f 93       	push	r19
    1360:	4f 93       	push	r20
    1362:	5f 93       	push	r21
    1364:	6f 93       	push	r22
    1366:	7f 93       	push	r23
    1368:	8f 93       	push	r24
    136a:	9f 93       	push	r25
    136c:	af 93       	push	r26
    136e:	bf 93       	push	r27
    1370:	ef 93       	push	r30
    1372:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    1374:	e0 91 fc 22 	lds	r30, 0x22FC
    1378:	f0 91 fd 22 	lds	r31, 0x22FD
    137c:	30 97       	sbiw	r30, 0x00	; 0
    137e:	09 f0       	breq	.+2      	; 0x1382 <__vector_49+0x30>
		tc_tce0_cca_callback();
    1380:	09 95       	icall
	}
}
    1382:	ff 91       	pop	r31
    1384:	ef 91       	pop	r30
    1386:	bf 91       	pop	r27
    1388:	af 91       	pop	r26
    138a:	9f 91       	pop	r25
    138c:	8f 91       	pop	r24
    138e:	7f 91       	pop	r23
    1390:	6f 91       	pop	r22
    1392:	5f 91       	pop	r21
    1394:	4f 91       	pop	r20
    1396:	3f 91       	pop	r19
    1398:	2f 91       	pop	r18
    139a:	0f 90       	pop	r0
    139c:	0f be       	out	0x3f, r0	; 63
    139e:	0f 90       	pop	r0
    13a0:	1f 90       	pop	r1
    13a2:	18 95       	reti

000013a4 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    13a4:	1f 92       	push	r1
    13a6:	0f 92       	push	r0
    13a8:	0f b6       	in	r0, 0x3f	; 63
    13aa:	0f 92       	push	r0
    13ac:	11 24       	eor	r1, r1
    13ae:	2f 93       	push	r18
    13b0:	3f 93       	push	r19
    13b2:	4f 93       	push	r20
    13b4:	5f 93       	push	r21
    13b6:	6f 93       	push	r22
    13b8:	7f 93       	push	r23
    13ba:	8f 93       	push	r24
    13bc:	9f 93       	push	r25
    13be:	af 93       	push	r26
    13c0:	bf 93       	push	r27
    13c2:	ef 93       	push	r30
    13c4:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    13c6:	e0 91 fe 22 	lds	r30, 0x22FE
    13ca:	f0 91 ff 22 	lds	r31, 0x22FF
    13ce:	30 97       	sbiw	r30, 0x00	; 0
    13d0:	09 f0       	breq	.+2      	; 0x13d4 <__vector_50+0x30>
		tc_tce0_ccb_callback();
    13d2:	09 95       	icall
	}
}
    13d4:	ff 91       	pop	r31
    13d6:	ef 91       	pop	r30
    13d8:	bf 91       	pop	r27
    13da:	af 91       	pop	r26
    13dc:	9f 91       	pop	r25
    13de:	8f 91       	pop	r24
    13e0:	7f 91       	pop	r23
    13e2:	6f 91       	pop	r22
    13e4:	5f 91       	pop	r21
    13e6:	4f 91       	pop	r20
    13e8:	3f 91       	pop	r19
    13ea:	2f 91       	pop	r18
    13ec:	0f 90       	pop	r0
    13ee:	0f be       	out	0x3f, r0	; 63
    13f0:	0f 90       	pop	r0
    13f2:	1f 90       	pop	r1
    13f4:	18 95       	reti

000013f6 <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    13f6:	1f 92       	push	r1
    13f8:	0f 92       	push	r0
    13fa:	0f b6       	in	r0, 0x3f	; 63
    13fc:	0f 92       	push	r0
    13fe:	11 24       	eor	r1, r1
    1400:	2f 93       	push	r18
    1402:	3f 93       	push	r19
    1404:	4f 93       	push	r20
    1406:	5f 93       	push	r21
    1408:	6f 93       	push	r22
    140a:	7f 93       	push	r23
    140c:	8f 93       	push	r24
    140e:	9f 93       	push	r25
    1410:	af 93       	push	r26
    1412:	bf 93       	push	r27
    1414:	ef 93       	push	r30
    1416:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    1418:	e0 91 00 23 	lds	r30, 0x2300
    141c:	f0 91 01 23 	lds	r31, 0x2301
    1420:	30 97       	sbiw	r30, 0x00	; 0
    1422:	09 f0       	breq	.+2      	; 0x1426 <__vector_51+0x30>
		tc_tce0_ccc_callback();
    1424:	09 95       	icall
	}
}
    1426:	ff 91       	pop	r31
    1428:	ef 91       	pop	r30
    142a:	bf 91       	pop	r27
    142c:	af 91       	pop	r26
    142e:	9f 91       	pop	r25
    1430:	8f 91       	pop	r24
    1432:	7f 91       	pop	r23
    1434:	6f 91       	pop	r22
    1436:	5f 91       	pop	r21
    1438:	4f 91       	pop	r20
    143a:	3f 91       	pop	r19
    143c:	2f 91       	pop	r18
    143e:	0f 90       	pop	r0
    1440:	0f be       	out	0x3f, r0	; 63
    1442:	0f 90       	pop	r0
    1444:	1f 90       	pop	r1
    1446:	18 95       	reti

00001448 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    1448:	1f 92       	push	r1
    144a:	0f 92       	push	r0
    144c:	0f b6       	in	r0, 0x3f	; 63
    144e:	0f 92       	push	r0
    1450:	11 24       	eor	r1, r1
    1452:	2f 93       	push	r18
    1454:	3f 93       	push	r19
    1456:	4f 93       	push	r20
    1458:	5f 93       	push	r21
    145a:	6f 93       	push	r22
    145c:	7f 93       	push	r23
    145e:	8f 93       	push	r24
    1460:	9f 93       	push	r25
    1462:	af 93       	push	r26
    1464:	bf 93       	push	r27
    1466:	ef 93       	push	r30
    1468:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    146a:	e0 91 02 23 	lds	r30, 0x2302
    146e:	f0 91 03 23 	lds	r31, 0x2303
    1472:	30 97       	sbiw	r30, 0x00	; 0
    1474:	09 f0       	breq	.+2      	; 0x1478 <__vector_52+0x30>
		tc_tce0_ccd_callback();
    1476:	09 95       	icall
	}
}
    1478:	ff 91       	pop	r31
    147a:	ef 91       	pop	r30
    147c:	bf 91       	pop	r27
    147e:	af 91       	pop	r26
    1480:	9f 91       	pop	r25
    1482:	8f 91       	pop	r24
    1484:	7f 91       	pop	r23
    1486:	6f 91       	pop	r22
    1488:	5f 91       	pop	r21
    148a:	4f 91       	pop	r20
    148c:	3f 91       	pop	r19
    148e:	2f 91       	pop	r18
    1490:	0f 90       	pop	r0
    1492:	0f be       	out	0x3f, r0	; 63
    1494:	0f 90       	pop	r0
    1496:	1f 90       	pop	r1
    1498:	18 95       	reti

0000149a <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    149a:	cf 93       	push	r28
    149c:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    149e:	e0 91 04 23 	lds	r30, 0x2304
    14a2:	f0 91 05 23 	lds	r31, 0x2305
    14a6:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    14a8:	83 ff       	sbrs	r24, 3
    14aa:	0b c0       	rjmp	.+22     	; 0x14c2 <twim_interrupt_handler+0x28>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    14ac:	88 60       	ori	r24, 0x08	; 8
    14ae:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    14b0:	83 e0       	ldi	r24, 0x03	; 3
    14b2:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    14b4:	86 ef       	ldi	r24, 0xF6	; 246
    14b6:	9f ef       	ldi	r25, 0xFF	; 255
    14b8:	80 93 0e 23 	sts	0x230E, r24
    14bc:	90 93 0f 23 	sts	0x230F, r25
    14c0:	8e c0       	rjmp	.+284    	; 0x15de <twim_interrupt_handler+0x144>
 *
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
    14c2:	98 2f       	mov	r25, r24
    14c4:	94 71       	andi	r25, 0x14	; 20

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    14c6:	49 f0       	breq	.+18     	; 0x14da <twim_interrupt_handler+0x40>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    14c8:	83 e0       	ldi	r24, 0x03	; 3
    14ca:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    14cc:	8f ef       	ldi	r24, 0xFF	; 255
    14ce:	9f ef       	ldi	r25, 0xFF	; 255
    14d0:	80 93 0e 23 	sts	0x230E, r24
    14d4:	90 93 0f 23 	sts	0x230F, r25
    14d8:	82 c0       	rjmp	.+260    	; 0x15de <twim_interrupt_handler+0x144>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    14da:	86 ff       	sbrs	r24, 6
    14dc:	42 c0       	rjmp	.+132    	; 0x1562 <twim_interrupt_handler+0xc8>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    14de:	a0 91 06 23 	lds	r26, 0x2306
    14e2:	b0 91 07 23 	lds	r27, 0x2307

	if (transfer.addr_count < pkg->addr_length) {
    14e6:	80 91 08 23 	lds	r24, 0x2308
    14ea:	90 91 09 23 	lds	r25, 0x2309
    14ee:	14 96       	adiw	r26, 0x04	; 4
    14f0:	2d 91       	ld	r18, X+
    14f2:	3c 91       	ld	r19, X
    14f4:	15 97       	sbiw	r26, 0x05	; 5
    14f6:	82 17       	cp	r24, r18
    14f8:	93 07       	cpc	r25, r19
    14fa:	5c f4       	brge	.+22     	; 0x1512 <twim_interrupt_handler+0x78>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    14fc:	a8 0f       	add	r26, r24
    14fe:	b9 1f       	adc	r27, r25
    1500:	11 96       	adiw	r26, 0x01	; 1
    1502:	2c 91       	ld	r18, X
    1504:	27 83       	std	Z+7, r18	; 0x07
    1506:	01 96       	adiw	r24, 0x01	; 1
    1508:	80 93 08 23 	sts	0x2308, r24
    150c:	90 93 09 23 	sts	0x2309, r25
    1510:	66 c0       	rjmp	.+204    	; 0x15de <twim_interrupt_handler+0x144>

	} else if (transfer.data_count < pkg->length) {
    1512:	80 91 0a 23 	lds	r24, 0x230A
    1516:	90 91 0b 23 	lds	r25, 0x230B
    151a:	18 96       	adiw	r26, 0x08	; 8
    151c:	2d 91       	ld	r18, X+
    151e:	3c 91       	ld	r19, X
    1520:	19 97       	sbiw	r26, 0x09	; 9
    1522:	82 17       	cp	r24, r18
    1524:	93 07       	cpc	r25, r19
    1526:	b0 f4       	brcc	.+44     	; 0x1554 <twim_interrupt_handler+0xba>

		if (transfer.read) {
    1528:	20 91 0c 23 	lds	r18, 0x230C
    152c:	22 23       	and	r18, r18
    152e:	21 f0       	breq	.+8      	; 0x1538 <twim_interrupt_handler+0x9e>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    1530:	86 81       	ldd	r24, Z+6	; 0x06
    1532:	81 60       	ori	r24, 0x01	; 1
    1534:	86 83       	std	Z+6, r24	; 0x06
    1536:	53 c0       	rjmp	.+166    	; 0x15de <twim_interrupt_handler+0x144>

		} else {
			const uint8_t * const data = pkg->buffer;
			bus->MASTER.DATA = data[transfer.data_count++];
    1538:	16 96       	adiw	r26, 0x06	; 6
    153a:	0d 90       	ld	r0, X+
    153c:	bc 91       	ld	r27, X
    153e:	a0 2d       	mov	r26, r0
    1540:	a8 0f       	add	r26, r24
    1542:	b9 1f       	adc	r27, r25
    1544:	2c 91       	ld	r18, X
    1546:	27 83       	std	Z+7, r18	; 0x07
    1548:	01 96       	adiw	r24, 0x01	; 1
    154a:	80 93 0a 23 	sts	0x230A, r24
    154e:	90 93 0b 23 	sts	0x230B, r25
    1552:	45 c0       	rjmp	.+138    	; 0x15de <twim_interrupt_handler+0x144>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1554:	83 e0       	ldi	r24, 0x03	; 3
    1556:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    1558:	10 92 0e 23 	sts	0x230E, r1
    155c:	10 92 0f 23 	sts	0x230F, r1
    1560:	3e c0       	rjmp	.+124    	; 0x15de <twim_interrupt_handler+0x144>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    1562:	88 23       	and	r24, r24
    1564:	b4 f5       	brge	.+108    	; 0x15d2 <twim_interrupt_handler+0x138>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    1566:	a0 91 06 23 	lds	r26, 0x2306
    156a:	b0 91 07 23 	lds	r27, 0x2307

	if (transfer.data_count < pkg->length) {
    156e:	80 91 0a 23 	lds	r24, 0x230A
    1572:	90 91 0b 23 	lds	r25, 0x230B
    1576:	18 96       	adiw	r26, 0x08	; 8
    1578:	2d 91       	ld	r18, X+
    157a:	3c 91       	ld	r19, X
    157c:	19 97       	sbiw	r26, 0x09	; 9
    157e:	82 17       	cp	r24, r18
    1580:	93 07       	cpc	r25, r19
    1582:	f0 f4       	brcc	.+60     	; 0x15c0 <twim_interrupt_handler+0x126>

		uint8_t * const data = pkg->buffer;
		data[transfer.data_count++] = bus->MASTER.DATA;
    1584:	27 81       	ldd	r18, Z+7	; 0x07
    1586:	16 96       	adiw	r26, 0x06	; 6
    1588:	cd 91       	ld	r28, X+
    158a:	dc 91       	ld	r29, X
    158c:	17 97       	sbiw	r26, 0x07	; 7
    158e:	c8 0f       	add	r28, r24
    1590:	d9 1f       	adc	r29, r25
    1592:	28 83       	st	Y, r18
    1594:	01 96       	adiw	r24, 0x01	; 1
    1596:	80 93 0a 23 	sts	0x230A, r24
    159a:	90 93 0b 23 	sts	0x230B, r25

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    159e:	18 96       	adiw	r26, 0x08	; 8
    15a0:	2d 91       	ld	r18, X+
    15a2:	3c 91       	ld	r19, X
    15a4:	19 97       	sbiw	r26, 0x09	; 9
    15a6:	82 17       	cp	r24, r18
    15a8:	93 07       	cpc	r25, r19
    15aa:	18 f4       	brcc	.+6      	; 0x15b2 <twim_interrupt_handler+0x118>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    15ac:	82 e0       	ldi	r24, 0x02	; 2
    15ae:	83 83       	std	Z+3, r24	; 0x03
    15b0:	16 c0       	rjmp	.+44     	; 0x15de <twim_interrupt_handler+0x144>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    15b2:	87 e0       	ldi	r24, 0x07	; 7
    15b4:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    15b6:	10 92 0e 23 	sts	0x230E, r1
    15ba:	10 92 0f 23 	sts	0x230F, r1
    15be:	0f c0       	rjmp	.+30     	; 0x15de <twim_interrupt_handler+0x144>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    15c0:	83 e0       	ldi	r24, 0x03	; 3
    15c2:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    15c4:	89 ef       	ldi	r24, 0xF9	; 249
    15c6:	9f ef       	ldi	r25, 0xFF	; 255
    15c8:	80 93 0e 23 	sts	0x230E, r24
    15cc:	90 93 0f 23 	sts	0x230F, r25
    15d0:	06 c0       	rjmp	.+12     	; 0x15de <twim_interrupt_handler+0x144>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    15d2:	8b ef       	ldi	r24, 0xFB	; 251
    15d4:	9f ef       	ldi	r25, 0xFF	; 255
    15d6:	80 93 0e 23 	sts	0x230E, r24
    15da:	90 93 0f 23 	sts	0x230F, r25
	}
}
    15de:	df 91       	pop	r29
    15e0:	cf 91       	pop	r28
    15e2:	08 95       	ret

000015e4 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    15e4:	1f 92       	push	r1
    15e6:	0f 92       	push	r0
    15e8:	0f b6       	in	r0, 0x3f	; 63
    15ea:	0f 92       	push	r0
    15ec:	11 24       	eor	r1, r1
    15ee:	2f 93       	push	r18
    15f0:	3f 93       	push	r19
    15f2:	4f 93       	push	r20
    15f4:	5f 93       	push	r21
    15f6:	6f 93       	push	r22
    15f8:	7f 93       	push	r23
    15fa:	8f 93       	push	r24
    15fc:	9f 93       	push	r25
    15fe:	af 93       	push	r26
    1600:	bf 93       	push	r27
    1602:	ef 93       	push	r30
    1604:	ff 93       	push	r31
    1606:	49 df       	rcall	.-366    	; 0x149a <twim_interrupt_handler>
    1608:	ff 91       	pop	r31
    160a:	ef 91       	pop	r30
    160c:	bf 91       	pop	r27
    160e:	af 91       	pop	r26
    1610:	9f 91       	pop	r25
    1612:	8f 91       	pop	r24
    1614:	7f 91       	pop	r23
    1616:	6f 91       	pop	r22
    1618:	5f 91       	pop	r21
    161a:	4f 91       	pop	r20
    161c:	3f 91       	pop	r19
    161e:	2f 91       	pop	r18
    1620:	0f 90       	pop	r0
    1622:	0f be       	out	0x3f, r0	; 63
    1624:	0f 90       	pop	r0
    1626:	1f 90       	pop	r1
    1628:	18 95       	reti

0000162a <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    162a:	1f 92       	push	r1
    162c:	0f 92       	push	r0
    162e:	0f b6       	in	r0, 0x3f	; 63
    1630:	0f 92       	push	r0
    1632:	11 24       	eor	r1, r1
    1634:	2f 93       	push	r18
    1636:	3f 93       	push	r19
    1638:	4f 93       	push	r20
    163a:	5f 93       	push	r21
    163c:	6f 93       	push	r22
    163e:	7f 93       	push	r23
    1640:	8f 93       	push	r24
    1642:	9f 93       	push	r25
    1644:	af 93       	push	r26
    1646:	bf 93       	push	r27
    1648:	ef 93       	push	r30
    164a:	ff 93       	push	r31
    164c:	26 df       	rcall	.-436    	; 0x149a <twim_interrupt_handler>
    164e:	ff 91       	pop	r31
    1650:	ef 91       	pop	r30
    1652:	bf 91       	pop	r27
    1654:	af 91       	pop	r26
    1656:	9f 91       	pop	r25
    1658:	8f 91       	pop	r24
    165a:	7f 91       	pop	r23
    165c:	6f 91       	pop	r22
    165e:	5f 91       	pop	r21
    1660:	4f 91       	pop	r20
    1662:	3f 91       	pop	r19
    1664:	2f 91       	pop	r18
    1666:	0f 90       	pop	r0
    1668:	0f be       	out	0x3f, r0	; 63
    166a:	0f 90       	pop	r0
    166c:	1f 90       	pop	r1
    166e:	18 95       	reti

00001670 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1670:	4f 92       	push	r4
    1672:	5f 92       	push	r5
    1674:	6f 92       	push	r6
    1676:	7f 92       	push	r7
    1678:	8f 92       	push	r8
    167a:	9f 92       	push	r9
    167c:	af 92       	push	r10
    167e:	bf 92       	push	r11
    1680:	cf 92       	push	r12
    1682:	df 92       	push	r13
    1684:	ef 92       	push	r14
    1686:	ff 92       	push	r15
    1688:	0f 93       	push	r16
    168a:	1f 93       	push	r17
    168c:	cf 93       	push	r28
    168e:	df 93       	push	r29
    1690:	ec 01       	movw	r28, r24
    1692:	4a 01       	movw	r8, r20
    1694:	5b 01       	movw	r10, r22
    1696:	28 01       	movw	r4, r16
    1698:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    169a:	d9 01       	movw	r26, r18
    169c:	c8 01       	movw	r24, r16
    169e:	68 94       	set
    16a0:	12 f8       	bld	r1, 2
    16a2:	b6 95       	lsr	r27
    16a4:	a7 95       	ror	r26
    16a6:	97 95       	ror	r25
    16a8:	87 95       	ror	r24
    16aa:	16 94       	lsr	r1
    16ac:	d1 f7       	brne	.-12     	; 0x16a2 <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    16ae:	b9 01       	movw	r22, r18
    16b0:	a8 01       	movw	r20, r16
    16b2:	03 2e       	mov	r0, r19
    16b4:	36 e1       	ldi	r19, 0x16	; 22
    16b6:	76 95       	lsr	r23
    16b8:	67 95       	ror	r22
    16ba:	57 95       	ror	r21
    16bc:	47 95       	ror	r20
    16be:	3a 95       	dec	r19
    16c0:	d1 f7       	brne	.-12     	; 0x16b6 <usart_set_baudrate+0x46>
    16c2:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    16c4:	2c 81       	ldd	r18, Y+4	; 0x04
    16c6:	22 fd       	sbrc	r18, 2
    16c8:	08 c0       	rjmp	.+16     	; 0x16da <usart_set_baudrate+0x6a>
		max_rate /= 2;
    16ca:	b6 95       	lsr	r27
    16cc:	a7 95       	ror	r26
    16ce:	97 95       	ror	r25
    16d0:	87 95       	ror	r24
		min_rate /= 2;
    16d2:	76 95       	lsr	r23
    16d4:	67 95       	ror	r22
    16d6:	57 95       	ror	r21
    16d8:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    16da:	88 15       	cp	r24, r8
    16dc:	99 05       	cpc	r25, r9
    16de:	aa 05       	cpc	r26, r10
    16e0:	bb 05       	cpc	r27, r11
    16e2:	08 f4       	brcc	.+2      	; 0x16e6 <usart_set_baudrate+0x76>
    16e4:	ae c0       	rjmp	.+348    	; 0x1842 <usart_set_baudrate+0x1d2>
    16e6:	84 16       	cp	r8, r20
    16e8:	95 06       	cpc	r9, r21
    16ea:	a6 06       	cpc	r10, r22
    16ec:	b7 06       	cpc	r11, r23
    16ee:	08 f4       	brcc	.+2      	; 0x16f2 <usart_set_baudrate+0x82>
    16f0:	aa c0       	rjmp	.+340    	; 0x1846 <usart_set_baudrate+0x1d6>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    16f2:	8c 81       	ldd	r24, Y+4	; 0x04
    16f4:	82 fd       	sbrc	r24, 2
    16f6:	04 c0       	rjmp	.+8      	; 0x1700 <usart_set_baudrate+0x90>
		baud *= 2;
    16f8:	88 0c       	add	r8, r8
    16fa:	99 1c       	adc	r9, r9
    16fc:	aa 1c       	adc	r10, r10
    16fe:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1700:	c3 01       	movw	r24, r6
    1702:	b2 01       	movw	r22, r4
    1704:	a5 01       	movw	r20, r10
    1706:	94 01       	movw	r18, r8
    1708:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    170c:	2f 3f       	cpi	r18, 0xFF	; 255
    170e:	31 05       	cpc	r19, r1
    1710:	41 05       	cpc	r20, r1
    1712:	51 05       	cpc	r21, r1
    1714:	08 f4       	brcc	.+2      	; 0x1718 <usart_set_baudrate+0xa8>
    1716:	99 c0       	rjmp	.+306    	; 0x184a <usart_set_baudrate+0x1da>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    1718:	c1 2c       	mov	r12, r1
    171a:	d1 2c       	mov	r13, r1
    171c:	76 01       	movw	r14, r12
    171e:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1720:	19 ef       	ldi	r17, 0xF9	; 249
    1722:	05 c0       	rjmp	.+10     	; 0x172e <usart_set_baudrate+0xbe>
		if (ratio < limit) {
    1724:	2c 15       	cp	r18, r12
    1726:	3d 05       	cpc	r19, r13
    1728:	4e 05       	cpc	r20, r14
    172a:	5f 05       	cpc	r21, r15
    172c:	68 f0       	brcs	.+26     	; 0x1748 <usart_set_baudrate+0xd8>
			break;
		}

		limit <<= 1;
    172e:	cc 0c       	add	r12, r12
    1730:	dd 1c       	adc	r13, r13
    1732:	ee 1c       	adc	r14, r14
    1734:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    1736:	1d 3f       	cpi	r17, 0xFD	; 253
    1738:	14 f4       	brge	.+4      	; 0x173e <usart_set_baudrate+0xce>
			limit |= 1;
    173a:	68 94       	set
    173c:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    173e:	1f 5f       	subi	r17, 0xFF	; 255
    1740:	17 30       	cpi	r17, 0x07	; 7
    1742:	81 f7       	brne	.-32     	; 0x1724 <usart_set_baudrate+0xb4>
    1744:	21 2f       	mov	r18, r17
    1746:	54 c0       	rjmp	.+168    	; 0x17f0 <usart_set_baudrate+0x180>
    1748:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    174a:	11 23       	and	r17, r17
    174c:	0c f0       	brlt	.+2      	; 0x1750 <usart_set_baudrate+0xe0>
    174e:	50 c0       	rjmp	.+160    	; 0x17f0 <usart_set_baudrate+0x180>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1750:	d5 01       	movw	r26, r10
    1752:	c4 01       	movw	r24, r8
    1754:	88 0f       	add	r24, r24
    1756:	99 1f       	adc	r25, r25
    1758:	aa 1f       	adc	r26, r26
    175a:	bb 1f       	adc	r27, r27
    175c:	88 0f       	add	r24, r24
    175e:	99 1f       	adc	r25, r25
    1760:	aa 1f       	adc	r26, r26
    1762:	bb 1f       	adc	r27, r27
    1764:	88 0f       	add	r24, r24
    1766:	99 1f       	adc	r25, r25
    1768:	aa 1f       	adc	r26, r26
    176a:	bb 1f       	adc	r27, r27
    176c:	48 1a       	sub	r4, r24
    176e:	59 0a       	sbc	r5, r25
    1770:	6a 0a       	sbc	r6, r26
    1772:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1774:	1e 3f       	cpi	r17, 0xFE	; 254
    1776:	f4 f4       	brge	.+60     	; 0x17b4 <usart_set_baudrate+0x144>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1778:	6d ef       	ldi	r22, 0xFD	; 253
    177a:	7f ef       	ldi	r23, 0xFF	; 255
    177c:	61 1b       	sub	r22, r17
    177e:	71 09       	sbc	r23, r1
    1780:	17 fd       	sbrc	r17, 7
    1782:	73 95       	inc	r23
    1784:	04 c0       	rjmp	.+8      	; 0x178e <usart_set_baudrate+0x11e>
    1786:	44 0c       	add	r4, r4
    1788:	55 1c       	adc	r5, r5
    178a:	66 1c       	adc	r6, r6
    178c:	77 1c       	adc	r7, r7
    178e:	6a 95       	dec	r22
    1790:	d2 f7       	brpl	.-12     	; 0x1786 <usart_set_baudrate+0x116>
    1792:	d5 01       	movw	r26, r10
    1794:	c4 01       	movw	r24, r8
    1796:	b6 95       	lsr	r27
    1798:	a7 95       	ror	r26
    179a:	97 95       	ror	r25
    179c:	87 95       	ror	r24
    179e:	bc 01       	movw	r22, r24
    17a0:	cd 01       	movw	r24, r26
    17a2:	64 0d       	add	r22, r4
    17a4:	75 1d       	adc	r23, r5
    17a6:	86 1d       	adc	r24, r6
    17a8:	97 1d       	adc	r25, r7
    17aa:	a5 01       	movw	r20, r10
    17ac:	94 01       	movw	r18, r8
    17ae:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <__udivmodsi4>
    17b2:	3e c0       	rjmp	.+124    	; 0x1830 <usart_set_baudrate+0x1c0>
		} else {
			baud <<= exp + 3;
    17b4:	21 2f       	mov	r18, r17
    17b6:	33 27       	eor	r19, r19
    17b8:	27 fd       	sbrc	r18, 7
    17ba:	30 95       	com	r19
    17bc:	2d 5f       	subi	r18, 0xFD	; 253
    17be:	3f 4f       	sbci	r19, 0xFF	; 255
    17c0:	d5 01       	movw	r26, r10
    17c2:	c4 01       	movw	r24, r8
    17c4:	04 c0       	rjmp	.+8      	; 0x17ce <usart_set_baudrate+0x15e>
    17c6:	88 0f       	add	r24, r24
    17c8:	99 1f       	adc	r25, r25
    17ca:	aa 1f       	adc	r26, r26
    17cc:	bb 1f       	adc	r27, r27
    17ce:	2a 95       	dec	r18
    17d0:	d2 f7       	brpl	.-12     	; 0x17c6 <usart_set_baudrate+0x156>
    17d2:	9c 01       	movw	r18, r24
    17d4:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
    17d6:	b6 95       	lsr	r27
    17d8:	a7 95       	ror	r26
    17da:	97 95       	ror	r25
    17dc:	87 95       	ror	r24
    17de:	bc 01       	movw	r22, r24
    17e0:	cd 01       	movw	r24, r26
    17e2:	64 0d       	add	r22, r4
    17e4:	75 1d       	adc	r23, r5
    17e6:	86 1d       	adc	r24, r6
    17e8:	97 1d       	adc	r25, r7
    17ea:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <__udivmodsi4>
    17ee:	20 c0       	rjmp	.+64     	; 0x1830 <usart_set_baudrate+0x1c0>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    17f0:	33 27       	eor	r19, r19
    17f2:	27 fd       	sbrc	r18, 7
    17f4:	30 95       	com	r19
    17f6:	2d 5f       	subi	r18, 0xFD	; 253
    17f8:	3f 4f       	sbci	r19, 0xFF	; 255
    17fa:	d5 01       	movw	r26, r10
    17fc:	c4 01       	movw	r24, r8
    17fe:	04 c0       	rjmp	.+8      	; 0x1808 <usart_set_baudrate+0x198>
    1800:	88 0f       	add	r24, r24
    1802:	99 1f       	adc	r25, r25
    1804:	aa 1f       	adc	r26, r26
    1806:	bb 1f       	adc	r27, r27
    1808:	2a 95       	dec	r18
    180a:	d2 f7       	brpl	.-12     	; 0x1800 <usart_set_baudrate+0x190>
    180c:	9c 01       	movw	r18, r24
    180e:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
    1810:	b6 95       	lsr	r27
    1812:	a7 95       	ror	r26
    1814:	97 95       	ror	r25
    1816:	87 95       	ror	r24
    1818:	bc 01       	movw	r22, r24
    181a:	cd 01       	movw	r24, r26
    181c:	64 0d       	add	r22, r4
    181e:	75 1d       	adc	r23, r5
    1820:	86 1d       	adc	r24, r6
    1822:	97 1d       	adc	r25, r7
    1824:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <__udivmodsi4>
    1828:	21 50       	subi	r18, 0x01	; 1
    182a:	31 09       	sbc	r19, r1
    182c:	41 09       	sbc	r20, r1
    182e:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1830:	83 2f       	mov	r24, r19
    1832:	8f 70       	andi	r24, 0x0F	; 15
    1834:	12 95       	swap	r17
    1836:	10 7f       	andi	r17, 0xF0	; 240
    1838:	18 2b       	or	r17, r24
    183a:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    183c:	2e 83       	std	Y+6, r18	; 0x06

	return true;
    183e:	81 e0       	ldi	r24, 0x01	; 1
    1840:	18 c0       	rjmp	.+48     	; 0x1872 <usart_set_baudrate+0x202>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1842:	80 e0       	ldi	r24, 0x00	; 0
    1844:	16 c0       	rjmp	.+44     	; 0x1872 <usart_set_baudrate+0x202>
    1846:	80 e0       	ldi	r24, 0x00	; 0
    1848:	14 c0       	rjmp	.+40     	; 0x1872 <usart_set_baudrate+0x202>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    184a:	d5 01       	movw	r26, r10
    184c:	c4 01       	movw	r24, r8
    184e:	88 0f       	add	r24, r24
    1850:	99 1f       	adc	r25, r25
    1852:	aa 1f       	adc	r26, r26
    1854:	bb 1f       	adc	r27, r27
    1856:	88 0f       	add	r24, r24
    1858:	99 1f       	adc	r25, r25
    185a:	aa 1f       	adc	r26, r26
    185c:	bb 1f       	adc	r27, r27
    185e:	88 0f       	add	r24, r24
    1860:	99 1f       	adc	r25, r25
    1862:	aa 1f       	adc	r26, r26
    1864:	bb 1f       	adc	r27, r27
    1866:	48 1a       	sub	r4, r24
    1868:	59 0a       	sbc	r5, r25
    186a:	6a 0a       	sbc	r6, r26
    186c:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    186e:	19 ef       	ldi	r17, 0xF9	; 249
    1870:	83 cf       	rjmp	.-250    	; 0x1778 <usart_set_baudrate+0x108>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    1872:	df 91       	pop	r29
    1874:	cf 91       	pop	r28
    1876:	1f 91       	pop	r17
    1878:	0f 91       	pop	r16
    187a:	ff 90       	pop	r15
    187c:	ef 90       	pop	r14
    187e:	df 90       	pop	r13
    1880:	cf 90       	pop	r12
    1882:	bf 90       	pop	r11
    1884:	af 90       	pop	r10
    1886:	9f 90       	pop	r9
    1888:	8f 90       	pop	r8
    188a:	7f 90       	pop	r7
    188c:	6f 90       	pop	r6
    188e:	5f 90       	pop	r5
    1890:	4f 90       	pop	r4
    1892:	08 95       	ret

00001894 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    1894:	0f 93       	push	r16
    1896:	1f 93       	push	r17
    1898:	cf 93       	push	r28
    189a:	df 93       	push	r29
    189c:	ec 01       	movw	r28, r24
    189e:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    18a0:	00 97       	sbiw	r24, 0x00	; 0
    18a2:	09 f4       	brne	.+2      	; 0x18a6 <usart_init_rs232+0x12>
    18a4:	ee c0       	rjmp	.+476    	; 0x1a82 <usart_init_rs232+0x1ee>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    18a6:	80 3c       	cpi	r24, 0xC0	; 192
    18a8:	91 05       	cpc	r25, r1
    18aa:	31 f4       	brne	.+12     	; 0x18b8 <usart_init_rs232+0x24>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    18ac:	60 e1       	ldi	r22, 0x10	; 16
    18ae:	80 e0       	ldi	r24, 0x00	; 0
    18b0:	90 e0       	ldi	r25, 0x00	; 0
    18b2:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    18b6:	e5 c0       	rjmp	.+458    	; 0x1a82 <usart_init_rs232+0x1ee>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    18b8:	c1 15       	cp	r28, r1
    18ba:	84 e0       	ldi	r24, 0x04	; 4
    18bc:	d8 07       	cpc	r29, r24
    18be:	31 f4       	brne	.+12     	; 0x18cc <usart_init_rs232+0x38>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    18c0:	64 e0       	ldi	r22, 0x04	; 4
    18c2:	80 e0       	ldi	r24, 0x00	; 0
    18c4:	90 e0       	ldi	r25, 0x00	; 0
    18c6:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    18ca:	db c0       	rjmp	.+438    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    18cc:	c0 38       	cpi	r28, 0x80	; 128
    18ce:	e1 e0       	ldi	r30, 0x01	; 1
    18d0:	de 07       	cpc	r29, r30
    18d2:	31 f4       	brne	.+12     	; 0x18e0 <usart_init_rs232+0x4c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    18d4:	62 e0       	ldi	r22, 0x02	; 2
    18d6:	80 e0       	ldi	r24, 0x00	; 0
    18d8:	90 e0       	ldi	r25, 0x00	; 0
    18da:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    18de:	d1 c0       	rjmp	.+418    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    18e0:	c1 15       	cp	r28, r1
    18e2:	f1 e0       	ldi	r31, 0x01	; 1
    18e4:	df 07       	cpc	r29, r31
    18e6:	31 f4       	brne	.+12     	; 0x18f4 <usart_init_rs232+0x60>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    18e8:	61 e0       	ldi	r22, 0x01	; 1
    18ea:	80 e0       	ldi	r24, 0x00	; 0
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    18f2:	c7 c0       	rjmp	.+398    	; 0x1a82 <usart_init_rs232+0x1ee>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    18f4:	c0 38       	cpi	r28, 0x80	; 128
    18f6:	83 e0       	ldi	r24, 0x03	; 3
    18f8:	d8 07       	cpc	r29, r24
    18fa:	31 f4       	brne	.+12     	; 0x1908 <usart_init_rs232+0x74>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    18fc:	61 e0       	ldi	r22, 0x01	; 1
    18fe:	81 e0       	ldi	r24, 0x01	; 1
    1900:	90 e0       	ldi	r25, 0x00	; 0
    1902:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1906:	bd c0       	rjmp	.+378    	; 0x1a82 <usart_init_rs232+0x1ee>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    1908:	c1 15       	cp	r28, r1
    190a:	e2 e0       	ldi	r30, 0x02	; 2
    190c:	de 07       	cpc	r29, r30
    190e:	31 f4       	brne	.+12     	; 0x191c <usart_init_rs232+0x88>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1910:	62 e0       	ldi	r22, 0x02	; 2
    1912:	81 e0       	ldi	r24, 0x01	; 1
    1914:	90 e0       	ldi	r25, 0x00	; 0
    1916:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    191a:	b3 c0       	rjmp	.+358    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    191c:	c0 32       	cpi	r28, 0x20	; 32
    191e:	f3 e0       	ldi	r31, 0x03	; 3
    1920:	df 07       	cpc	r29, r31
    1922:	31 f4       	brne	.+12     	; 0x1930 <usart_init_rs232+0x9c>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    1924:	64 e0       	ldi	r22, 0x04	; 4
    1926:	82 e0       	ldi	r24, 0x02	; 2
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    192e:	a9 c0       	rjmp	.+338    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1930:	c1 15       	cp	r28, r1
    1932:	88 e0       	ldi	r24, 0x08	; 8
    1934:	d8 07       	cpc	r29, r24
    1936:	31 f4       	brne	.+12     	; 0x1944 <usart_init_rs232+0xb0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1938:	61 e0       	ldi	r22, 0x01	; 1
    193a:	83 e0       	ldi	r24, 0x03	; 3
    193c:	90 e0       	ldi	r25, 0x00	; 0
    193e:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1942:	9f c0       	rjmp	.+318    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1944:	c1 15       	cp	r28, r1
    1946:	e9 e0       	ldi	r30, 0x09	; 9
    1948:	de 07       	cpc	r29, r30
    194a:	31 f4       	brne	.+12     	; 0x1958 <usart_init_rs232+0xc4>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    194c:	61 e0       	ldi	r22, 0x01	; 1
    194e:	84 e0       	ldi	r24, 0x04	; 4
    1950:	90 e0       	ldi	r25, 0x00	; 0
    1952:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1956:	95 c0       	rjmp	.+298    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    1958:	c1 15       	cp	r28, r1
    195a:	fa e0       	ldi	r31, 0x0A	; 10
    195c:	df 07       	cpc	r29, r31
    195e:	31 f4       	brne	.+12     	; 0x196c <usart_init_rs232+0xd8>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1960:	61 e0       	ldi	r22, 0x01	; 1
    1962:	85 e0       	ldi	r24, 0x05	; 5
    1964:	90 e0       	ldi	r25, 0x00	; 0
    1966:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    196a:	8b c0       	rjmp	.+278    	; 0x1a82 <usart_init_rs232+0x1ee>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    196c:	c0 34       	cpi	r28, 0x40	; 64
    196e:	88 e0       	ldi	r24, 0x08	; 8
    1970:	d8 07       	cpc	r29, r24
    1972:	31 f4       	brne	.+12     	; 0x1980 <usart_init_rs232+0xec>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1974:	62 e0       	ldi	r22, 0x02	; 2
    1976:	83 e0       	ldi	r24, 0x03	; 3
    1978:	90 e0       	ldi	r25, 0x00	; 0
    197a:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    197e:	81 c0       	rjmp	.+258    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1980:	c0 34       	cpi	r28, 0x40	; 64
    1982:	e9 e0       	ldi	r30, 0x09	; 9
    1984:	de 07       	cpc	r29, r30
    1986:	31 f4       	brne	.+12     	; 0x1994 <usart_init_rs232+0x100>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1988:	62 e0       	ldi	r22, 0x02	; 2
    198a:	84 e0       	ldi	r24, 0x04	; 4
    198c:	90 e0       	ldi	r25, 0x00	; 0
    198e:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1992:	77 c0       	rjmp	.+238    	; 0x1a82 <usart_init_rs232+0x1ee>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1994:	c0 39       	cpi	r28, 0x90	; 144
    1996:	f8 e0       	ldi	r31, 0x08	; 8
    1998:	df 07       	cpc	r29, r31
    199a:	31 f4       	brne	.+12     	; 0x19a8 <usart_init_rs232+0x114>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    199c:	64 e0       	ldi	r22, 0x04	; 4
    199e:	83 e0       	ldi	r24, 0x03	; 3
    19a0:	90 e0       	ldi	r25, 0x00	; 0
    19a2:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    19a6:	6d c0       	rjmp	.+218    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    19a8:	c0 39       	cpi	r28, 0x90	; 144
    19aa:	89 e0       	ldi	r24, 0x09	; 9
    19ac:	d8 07       	cpc	r29, r24
    19ae:	31 f4       	brne	.+12     	; 0x19bc <usart_init_rs232+0x128>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    19b0:	64 e0       	ldi	r22, 0x04	; 4
    19b2:	84 e0       	ldi	r24, 0x04	; 4
    19b4:	90 e0       	ldi	r25, 0x00	; 0
    19b6:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    19ba:	63 c0       	rjmp	.+198    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    19bc:	c0 39       	cpi	r28, 0x90	; 144
    19be:	ea e0       	ldi	r30, 0x0A	; 10
    19c0:	de 07       	cpc	r29, r30
    19c2:	31 f4       	brne	.+12     	; 0x19d0 <usart_init_rs232+0x13c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    19c4:	64 e0       	ldi	r22, 0x04	; 4
    19c6:	85 e0       	ldi	r24, 0x05	; 5
    19c8:	90 e0       	ldi	r25, 0x00	; 0
    19ca:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    19ce:	59 c0       	rjmp	.+178    	; 0x1a82 <usart_init_rs232+0x1ee>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    19d0:	c0 3c       	cpi	r28, 0xC0	; 192
    19d2:	f8 e0       	ldi	r31, 0x08	; 8
    19d4:	df 07       	cpc	r29, r31
    19d6:	31 f4       	brne	.+12     	; 0x19e4 <usart_init_rs232+0x150>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    19d8:	68 e0       	ldi	r22, 0x08	; 8
    19da:	83 e0       	ldi	r24, 0x03	; 3
    19dc:	90 e0       	ldi	r25, 0x00	; 0
    19de:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    19e2:	4f c0       	rjmp	.+158    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    19e4:	c0 3c       	cpi	r28, 0xC0	; 192
    19e6:	89 e0       	ldi	r24, 0x09	; 9
    19e8:	d8 07       	cpc	r29, r24
    19ea:	31 f4       	brne	.+12     	; 0x19f8 <usart_init_rs232+0x164>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    19ec:	68 e0       	ldi	r22, 0x08	; 8
    19ee:	84 e0       	ldi	r24, 0x04	; 4
    19f0:	90 e0       	ldi	r25, 0x00	; 0
    19f2:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    19f6:	45 c0       	rjmp	.+138    	; 0x1a82 <usart_init_rs232+0x1ee>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    19f8:	c0 3a       	cpi	r28, 0xA0	; 160
    19fa:	e8 e0       	ldi	r30, 0x08	; 8
    19fc:	de 07       	cpc	r29, r30
    19fe:	31 f4       	brne	.+12     	; 0x1a0c <usart_init_rs232+0x178>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    1a00:	60 e1       	ldi	r22, 0x10	; 16
    1a02:	83 e0       	ldi	r24, 0x03	; 3
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a0a:	3b c0       	rjmp	.+118    	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1a0c:	c0 3a       	cpi	r28, 0xA0	; 160
    1a0e:	f9 e0       	ldi	r31, 0x09	; 9
    1a10:	df 07       	cpc	r29, r31
    1a12:	31 f4       	brne	.+12     	; 0x1a20 <usart_init_rs232+0x18c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    1a14:	60 e1       	ldi	r22, 0x10	; 16
    1a16:	84 e0       	ldi	r24, 0x04	; 4
    1a18:	90 e0       	ldi	r25, 0x00	; 0
    1a1a:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a1e:	31 c0       	rjmp	.+98     	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1a20:	c0 3a       	cpi	r28, 0xA0	; 160
    1a22:	8a e0       	ldi	r24, 0x0A	; 10
    1a24:	d8 07       	cpc	r29, r24
    1a26:	31 f4       	brne	.+12     	; 0x1a34 <usart_init_rs232+0x1a0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1a28:	60 e1       	ldi	r22, 0x10	; 16
    1a2a:	85 e0       	ldi	r24, 0x05	; 5
    1a2c:	90 e0       	ldi	r25, 0x00	; 0
    1a2e:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a32:	27 c0       	rjmp	.+78     	; 0x1a82 <usart_init_rs232+0x1ee>
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1a34:	c0 3b       	cpi	r28, 0xB0	; 176
    1a36:	e8 e0       	ldi	r30, 0x08	; 8
    1a38:	de 07       	cpc	r29, r30
    1a3a:	31 f4       	brne	.+12     	; 0x1a48 <usart_init_rs232+0x1b4>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    1a3c:	60 e2       	ldi	r22, 0x20	; 32
    1a3e:	83 e0       	ldi	r24, 0x03	; 3
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a46:	1d c0       	rjmp	.+58     	; 0x1a82 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1a48:	c0 3b       	cpi	r28, 0xB0	; 176
    1a4a:	f9 e0       	ldi	r31, 0x09	; 9
    1a4c:	df 07       	cpc	r29, r31
    1a4e:	31 f4       	brne	.+12     	; 0x1a5c <usart_init_rs232+0x1c8>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    1a50:	60 e2       	ldi	r22, 0x20	; 32
    1a52:	84 e0       	ldi	r24, 0x04	; 4
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a5a:	13 c0       	rjmp	.+38     	; 0x1a82 <usart_init_rs232+0x1ee>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1a5c:	c0 38       	cpi	r28, 0x80	; 128
    1a5e:	84 e0       	ldi	r24, 0x04	; 4
    1a60:	d8 07       	cpc	r29, r24
    1a62:	31 f4       	brne	.+12     	; 0x1a70 <usart_init_rs232+0x1dc>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1a64:	60 e4       	ldi	r22, 0x40	; 64
    1a66:	83 e0       	ldi	r24, 0x03	; 3
    1a68:	90 e0       	ldi	r25, 0x00	; 0
    1a6a:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a6e:	09 c0       	rjmp	.+18     	; 0x1a82 <usart_init_rs232+0x1ee>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1a70:	c0 3a       	cpi	r28, 0xA0	; 160
    1a72:	e4 e0       	ldi	r30, 0x04	; 4
    1a74:	de 07       	cpc	r29, r30
    1a76:	29 f4       	brne	.+10     	; 0x1a82 <usart_init_rs232+0x1ee>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1a78:	60 e4       	ldi	r22, 0x40	; 64
    1a7a:	85 e0       	ldi	r24, 0x05	; 5
    1a7c:	90 e0       	ldi	r25, 0x00	; 0
    1a7e:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1a82:	8d 81       	ldd	r24, Y+5	; 0x05
    1a84:	8f 73       	andi	r24, 0x3F	; 63
    1a86:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    1a88:	f8 01       	movw	r30, r16
    1a8a:	96 81       	ldd	r25, Z+6	; 0x06
    1a8c:	84 81       	ldd	r24, Z+4	; 0x04
    1a8e:	89 2b       	or	r24, r25
    1a90:	90 85       	ldd	r25, Z+8	; 0x08
    1a92:	99 23       	and	r25, r25
    1a94:	11 f0       	breq	.+4      	; 0x1a9a <usart_init_rs232+0x206>
    1a96:	98 e0       	ldi	r25, 0x08	; 8
    1a98:	01 c0       	rjmp	.+2      	; 0x1a9c <usart_init_rs232+0x208>
    1a9a:	90 e0       	ldi	r25, 0x00	; 0
    1a9c:	89 2b       	or	r24, r25
    1a9e:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    1aa0:	f8 01       	movw	r30, r16
    1aa2:	40 81       	ld	r20, Z
    1aa4:	51 81       	ldd	r21, Z+1	; 0x01
    1aa6:	62 81       	ldd	r22, Z+2	; 0x02
    1aa8:	73 81       	ldd	r23, Z+3	; 0x03
    1aaa:	00 e0       	ldi	r16, 0x00	; 0
    1aac:	18 e4       	ldi	r17, 0x48	; 72
    1aae:	28 ee       	ldi	r18, 0xE8	; 232
    1ab0:	31 e0       	ldi	r19, 0x01	; 1
    1ab2:	ce 01       	movw	r24, r28
    1ab4:	dd dd       	rcall	.-1094   	; 0x1670 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1ab6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ab8:	98 60       	ori	r25, 0x08	; 8
    1aba:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    1abc:	9c 81       	ldd	r25, Y+4	; 0x04
    1abe:	90 61       	ori	r25, 0x10	; 16
    1ac0:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    1ac2:	df 91       	pop	r29
    1ac4:	cf 91       	pop	r28
    1ac6:	1f 91       	pop	r17
    1ac8:	0f 91       	pop	r16
    1aca:	08 95       	ret

00001acc <tick_handler>:
 * \param id      \ref timeout_id_t
 * \param period  Time period in number of ticks
 */
void timeout_start_periodic(timeout_id_t id, uint16_t period)
{
	timeout_start_offset(id, period, period);
    1acc:	cf 93       	push	r28
    1ace:	df 93       	push	r29
    1ad0:	c0 91 10 23 	lds	r28, 0x2310
    1ad4:	d0 91 31 23 	lds	r29, 0x2331
    1ad8:	e1 e1       	ldi	r30, 0x11	; 17
    1ada:	f3 e2       	ldi	r31, 0x23	; 35
    1adc:	80 e0       	ldi	r24, 0x00	; 0
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	61 e0       	ldi	r22, 0x01	; 1
    1ae2:	70 e0       	ldi	r23, 0x00	; 0
    1ae4:	2c 2f       	mov	r18, r28
    1ae6:	30 e0       	ldi	r19, 0x00	; 0
    1ae8:	08 2e       	mov	r0, r24
    1aea:	02 c0       	rjmp	.+4      	; 0x1af0 <tick_handler+0x24>
    1aec:	35 95       	asr	r19
    1aee:	27 95       	ror	r18
    1af0:	0a 94       	dec	r0
    1af2:	e2 f7       	brpl	.-8      	; 0x1aec <tick_handler+0x20>
    1af4:	20 ff       	sbrs	r18, 0
    1af6:	1a c0       	rjmp	.+52     	; 0x1b2c <tick_handler+0x60>
    1af8:	20 81       	ld	r18, Z
    1afa:	31 81       	ldd	r19, Z+1	; 0x01
    1afc:	21 50       	subi	r18, 0x01	; 1
    1afe:	31 09       	sbc	r19, r1
    1b00:	20 83       	st	Z, r18
    1b02:	31 83       	std	Z+1, r19	; 0x01
    1b04:	23 2b       	or	r18, r19
    1b06:	91 f4       	brne	.+36     	; 0x1b2c <tick_handler+0x60>
    1b08:	9b 01       	movw	r18, r22
    1b0a:	08 2e       	mov	r0, r24
    1b0c:	02 c0       	rjmp	.+4      	; 0x1b12 <tick_handler+0x46>
    1b0e:	22 0f       	add	r18, r18
    1b10:	33 1f       	adc	r19, r19
    1b12:	0a 94       	dec	r0
    1b14:	e2 f7       	brpl	.-8      	; 0x1b0e <tick_handler+0x42>
    1b16:	d2 2b       	or	r29, r18
    1b18:	42 81       	ldd	r20, Z+2	; 0x02
    1b1a:	53 81       	ldd	r21, Z+3	; 0x03
    1b1c:	41 15       	cp	r20, r1
    1b1e:	51 05       	cpc	r21, r1
    1b20:	19 f0       	breq	.+6      	; 0x1b28 <tick_handler+0x5c>
    1b22:	40 83       	st	Z, r20
    1b24:	51 83       	std	Z+1, r21	; 0x01
    1b26:	02 c0       	rjmp	.+4      	; 0x1b2c <tick_handler+0x60>
    1b28:	20 95       	com	r18
    1b2a:	c2 23       	and	r28, r18
    1b2c:	01 96       	adiw	r24, 0x01	; 1
    1b2e:	34 96       	adiw	r30, 0x04	; 4
    1b30:	88 30       	cpi	r24, 0x08	; 8
    1b32:	91 05       	cpc	r25, r1
    1b34:	b9 f6       	brne	.-82     	; 0x1ae4 <tick_handler+0x18>
    1b36:	c0 93 10 23 	sts	0x2310, r28
    1b3a:	d0 93 31 23 	sts	0x2331, r29
    1b3e:	60 e0       	ldi	r22, 0x00	; 0
    1b40:	70 e0       	ldi	r23, 0x00	; 0
    1b42:	cb 01       	movw	r24, r22
    1b44:	0e 94 20 05 	call	0xa40	; 0xa40 <rtc_set_time>
    1b48:	60 e8       	ldi	r22, 0x80	; 128
    1b4a:	70 e0       	ldi	r23, 0x00	; 0
    1b4c:	80 e0       	ldi	r24, 0x00	; 0
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	0e 94 5d 05 	call	0xaba	; 0xaba <rtc_set_alarm>
    1b54:	df 91       	pop	r29
    1b56:	cf 91       	pop	r28
    1b58:	08 95       	ret

00001b5a <timeout_init>:
    1b5a:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <rtc_init>
    1b5e:	86 e6       	ldi	r24, 0x66	; 102
    1b60:	9d e0       	ldi	r25, 0x0D	; 13
    1b62:	0e 94 75 05 	call	0xaea	; 0xaea <rtc_set_callback>
    1b66:	60 e0       	ldi	r22, 0x00	; 0
    1b68:	70 e0       	ldi	r23, 0x00	; 0
    1b6a:	cb 01       	movw	r24, r22
    1b6c:	0e 94 20 05 	call	0xa40	; 0xa40 <rtc_set_time>
    1b70:	60 e8       	ldi	r22, 0x80	; 128
    1b72:	70 e0       	ldi	r23, 0x00	; 0
    1b74:	80 e0       	ldi	r24, 0x00	; 0
    1b76:	90 e0       	ldi	r25, 0x00	; 0
    1b78:	0c 94 5d 05 	jmp	0xaba	; 0xaba <rtc_set_alarm>

00001b7c <timeout_start_offset>:
    1b7c:	88 30       	cpi	r24, 0x08	; 8
    1b7e:	18 f5       	brcc	.+70     	; 0x1bc6 <timeout_start_offset+0x4a>
    1b80:	af b7       	in	r26, 0x3f	; 63
    1b82:	f8 94       	cli
    1b84:	e8 2f       	mov	r30, r24
    1b86:	f0 e0       	ldi	r31, 0x00	; 0
    1b88:	ee 0f       	add	r30, r30
    1b8a:	ff 1f       	adc	r31, r31
    1b8c:	ee 0f       	add	r30, r30
    1b8e:	ff 1f       	adc	r31, r31
    1b90:	ef 5e       	subi	r30, 0xEF	; 239
    1b92:	fc 4d       	sbci	r31, 0xDC	; 220
    1b94:	40 83       	st	Z, r20
    1b96:	51 83       	std	Z+1, r21	; 0x01
    1b98:	62 83       	std	Z+2, r22	; 0x02
    1b9a:	73 83       	std	Z+3, r23	; 0x03
    1b9c:	21 e0       	ldi	r18, 0x01	; 1
    1b9e:	30 e0       	ldi	r19, 0x00	; 0
    1ba0:	a9 01       	movw	r20, r18
    1ba2:	02 c0       	rjmp	.+4      	; 0x1ba8 <timeout_start_offset+0x2c>
    1ba4:	44 0f       	add	r20, r20
    1ba6:	55 1f       	adc	r21, r21
    1ba8:	8a 95       	dec	r24
    1baa:	e2 f7       	brpl	.-8      	; 0x1ba4 <timeout_start_offset+0x28>
    1bac:	ca 01       	movw	r24, r20
    1bae:	90 91 10 23 	lds	r25, 0x2310
    1bb2:	98 2b       	or	r25, r24
    1bb4:	90 93 10 23 	sts	0x2310, r25
    1bb8:	80 95       	com	r24
    1bba:	90 91 31 23 	lds	r25, 0x2331
    1bbe:	89 23       	and	r24, r25
    1bc0:	80 93 31 23 	sts	0x2331, r24
    1bc4:	af bf       	out	0x3f, r26	; 63
    1bc6:	08 95       	ret

00001bc8 <timeout_start_singleshot>:
    1bc8:	ab 01       	movw	r20, r22
    1bca:	60 e0       	ldi	r22, 0x00	; 0
    1bcc:	70 e0       	ldi	r23, 0x00	; 0
    1bce:	d6 cf       	rjmp	.-84     	; 0x1b7c <timeout_start_offset>

00001bd0 <timeout_test_and_clear_expired>:
 * \retval false  Timer still running
 */
bool timeout_test_and_clear_expired(timeout_id_t id)
{
	/* Check that ID within the TIMEOUT_COUNT range */
	if (id < TIMEOUT_COUNT) {
    1bd0:	88 30       	cpi	r24, 0x08	; 8
    1bd2:	f8 f4       	brcc	.+62     	; 0x1c12 <timeout_test_and_clear_expired+0x42>
		irqflags_t flags;

		/* Check if timeout has expired */
		if (timeout_expired & (1 << id)) {
    1bd4:	20 91 31 23 	lds	r18, 0x2331
    1bd8:	30 e0       	ldi	r19, 0x00	; 0
    1bda:	08 2e       	mov	r0, r24
    1bdc:	02 c0       	rjmp	.+4      	; 0x1be2 <timeout_test_and_clear_expired+0x12>
    1bde:	35 95       	asr	r19
    1be0:	27 95       	ror	r18
    1be2:	0a 94       	dec	r0
    1be4:	e2 f7       	brpl	.-8      	; 0x1bde <timeout_test_and_clear_expired+0xe>
    1be6:	20 ff       	sbrs	r18, 0
    1be8:	16 c0       	rjmp	.+44     	; 0x1c16 <timeout_test_and_clear_expired+0x46>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1bea:	4f b7       	in	r20, 0x3f	; 63
	cpu_irq_disable();
    1bec:	f8 94       	cli
			flags = cpu_irq_save();
			timeout_expired &= ~(1 << id);
    1bee:	21 e0       	ldi	r18, 0x01	; 1
    1bf0:	30 e0       	ldi	r19, 0x00	; 0
    1bf2:	b9 01       	movw	r22, r18
    1bf4:	02 c0       	rjmp	.+4      	; 0x1bfa <timeout_test_and_clear_expired+0x2a>
    1bf6:	66 0f       	add	r22, r22
    1bf8:	77 1f       	adc	r23, r23
    1bfa:	8a 95       	dec	r24
    1bfc:	e2 f7       	brpl	.-8      	; 0x1bf6 <timeout_test_and_clear_expired+0x26>
    1bfe:	cb 01       	movw	r24, r22
    1c00:	80 95       	com	r24
    1c02:	90 91 31 23 	lds	r25, 0x2331
    1c06:	89 23       	and	r24, r25
    1c08:	80 93 31 23 	sts	0x2331, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c0c:	4f bf       	out	0x3f, r20	; 63
			cpu_irq_restore(flags);
			return true;
    1c0e:	81 e0       	ldi	r24, 0x01	; 1
    1c10:	08 95       	ret
		}
	}

	return false;
    1c12:	80 e0       	ldi	r24, 0x00	; 0
    1c14:	08 95       	ret
    1c16:	80 e0       	ldi	r24, 0x00	; 0
}
    1c18:	08 95       	ret

00001c1a <timeout_stop>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1c1a:	4f b7       	in	r20, 0x3f	; 63
	cpu_irq_disable();
    1c1c:	f8 94       	cli
 */
void timeout_stop(timeout_id_t id)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	timeout_active &= ~(1 << id);
    1c1e:	21 e0       	ldi	r18, 0x01	; 1
    1c20:	30 e0       	ldi	r19, 0x00	; 0
    1c22:	b9 01       	movw	r22, r18
    1c24:	02 c0       	rjmp	.+4      	; 0x1c2a <timeout_stop+0x10>
    1c26:	66 0f       	add	r22, r22
    1c28:	77 1f       	adc	r23, r23
    1c2a:	8a 95       	dec	r24
    1c2c:	e2 f7       	brpl	.-8      	; 0x1c26 <timeout_stop+0xc>
    1c2e:	cb 01       	movw	r24, r22
    1c30:	80 95       	com	r24
    1c32:	90 91 10 23 	lds	r25, 0x2310
    1c36:	89 23       	and	r24, r25
    1c38:	80 93 10 23 	sts	0x2310, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c3c:	4f bf       	out	0x3f, r20	; 63
    1c3e:	08 95       	ret

00001c40 <get_current_pulse_counter>:
        _DEBUG_putc((char)nvm_eeprom_read_byte(addr));
        DEBUG_puts("\n \r");
        addr++;
    }
    return 0;
}
    1c40:	8f b7       	in	r24, 0x3f	; 63
    1c42:	f8 94       	cli
    1c44:	8f bf       	out	0x3f, r24	; 63
    1c46:	60 e0       	ldi	r22, 0x00	; 0
    1c48:	70 e0       	ldi	r23, 0x00	; 0
    1c4a:	cb 01       	movw	r24, r22
    1c4c:	08 95       	ret

00001c4e <get_midnight_pulse_counter>:
    1c4e:	8f b7       	in	r24, 0x3f	; 63
    1c50:	f8 94       	cli
    1c52:	8f bf       	out	0x3f, r24	; 63
    1c54:	60 e0       	ldi	r22, 0x00	; 0
    1c56:	70 e0       	ldi	r23, 0x00	; 0
    1c58:	cb 01       	movw	r24, r22
    1c5a:	08 95       	ret

00001c5c <reset_avr>:
    1c5c:	cf 93       	push	r28
    1c5e:	df 93       	push	r29
    1c60:	cd b7       	in	r28, 0x3d	; 61
    1c62:	de b7       	in	r29, 0x3e	; 62
    1c64:	61 97       	sbiw	r28, 0x11	; 17
    1c66:	cd bf       	out	0x3d, r28	; 61
    1c68:	de bf       	out	0x3e, r29	; 62
    1c6a:	80 e0       	ldi	r24, 0x00	; 0
    1c6c:	e9 df       	rcall	.-46     	; 0x1c40 <get_current_pulse_counter>
    1c6e:	69 83       	std	Y+1, r22	; 0x01
    1c70:	7a 83       	std	Y+2, r23	; 0x02
    1c72:	8b 83       	std	Y+3, r24	; 0x03
    1c74:	9c 83       	std	Y+4, r25	; 0x04
    1c76:	81 e0       	ldi	r24, 0x01	; 1
    1c78:	e3 df       	rcall	.-58     	; 0x1c40 <get_current_pulse_counter>
    1c7a:	6d 83       	std	Y+5, r22	; 0x05
    1c7c:	7e 83       	std	Y+6, r23	; 0x06
    1c7e:	8f 83       	std	Y+7, r24	; 0x07
    1c80:	98 87       	std	Y+8, r25	; 0x08
    1c82:	80 e0       	ldi	r24, 0x00	; 0
    1c84:	e4 df       	rcall	.-56     	; 0x1c4e <get_midnight_pulse_counter>
    1c86:	69 87       	std	Y+9, r22	; 0x09
    1c88:	7a 87       	std	Y+10, r23	; 0x0a
    1c8a:	8b 87       	std	Y+11, r24	; 0x0b
    1c8c:	9c 87       	std	Y+12, r25	; 0x0c
    1c8e:	81 e0       	ldi	r24, 0x01	; 1
    1c90:	de df       	rcall	.-68     	; 0x1c4e <get_midnight_pulse_counter>
    1c92:	6d 87       	std	Y+13, r22	; 0x0d
    1c94:	7e 87       	std	Y+14, r23	; 0x0e
    1c96:	8f 87       	std	Y+15, r24	; 0x0f
    1c98:	98 8b       	std	Y+16, r25	; 0x10
    1c9a:	60 e1       	ldi	r22, 0x10	; 16
    1c9c:	ce 01       	movw	r24, r28
    1c9e:	01 96       	adiw	r24, 0x01	; 1
    1ca0:	0e 94 28 01 	call	0x250	; 0x250 <crc8_compute>
    1ca4:	89 8b       	std	Y+17, r24	; 0x11
    1ca6:	41 e1       	ldi	r20, 0x11	; 17
    1ca8:	50 e0       	ldi	r21, 0x00	; 0
    1caa:	be 01       	movw	r22, r28
    1cac:	6f 5f       	subi	r22, 0xFF	; 255
    1cae:	7f 4f       	sbci	r23, 0xFF	; 255
    1cb0:	83 ec       	ldi	r24, 0xC3	; 195
    1cb2:	90 e0       	ldi	r25, 0x00	; 0
    1cb4:	0e 94 df 04 	call	0x9be	; 0x9be <nvm_eeprom_erase_and_write_buffer>
    1cb8:	e0 ec       	ldi	r30, 0xC0	; 192
    1cba:	f1 e0       	ldi	r31, 0x01	; 1
    1cbc:	87 85       	ldd	r24, Z+15	; 0x0f
    1cbe:	88 23       	and	r24, r24
    1cc0:	ec f3       	brlt	.-6      	; 0x1cbc <reset_avr+0x60>
    1cc2:	89 e1       	ldi	r24, 0x19	; 25
    1cc4:	91 e2       	ldi	r25, 0x21	; 33
    1cc6:	0e 94 14 03 	call	0x628	; 0x628 <DEBUG_putcrlf>
    1cca:	f8 94       	cli
    1ccc:	61 e0       	ldi	r22, 0x01	; 1
    1cce:	89 e7       	ldi	r24, 0x79	; 121
    1cd0:	90 e0       	ldi	r25, 0x00	; 0
    1cd2:	0e 94 43 04 	call	0x886	; 0x886 <ccp_write_io>
    1cd6:	ff cf       	rjmp	.-2      	; 0x1cd6 <reset_avr+0x7a>

00001cd8 <__vector_64>:
    1cd8:	1f 92       	push	r1
    1cda:	0f 92       	push	r0
    1cdc:	0f b6       	in	r0, 0x3f	; 63
    1cde:	0f 92       	push	r0
    1ce0:	11 24       	eor	r1, r1
    1ce2:	8f 93       	push	r24
    1ce4:	ef 93       	push	r30
    1ce6:	ff 93       	push	r31
    1ce8:	81 e0       	ldi	r24, 0x01	; 1
    1cea:	e0 e6       	ldi	r30, 0x60	; 96
    1cec:	f6 e0       	ldi	r31, 0x06	; 6
    1cee:	84 87       	std	Z+12, r24	; 0x0c
    1cf0:	ff 91       	pop	r31
    1cf2:	ef 91       	pop	r30
    1cf4:	8f 91       	pop	r24
    1cf6:	0f 90       	pop	r0
    1cf8:	0f be       	out	0x3f, r0	; 63
    1cfa:	0f 90       	pop	r0
    1cfc:	1f 90       	pop	r1
    1cfe:	18 95       	reti

00001d00 <__vector_2>:
    1d00:	1f 92       	push	r1
    1d02:	0f 92       	push	r0
    1d04:	0f b6       	in	r0, 0x3f	; 63
    1d06:	0f 92       	push	r0
    1d08:	11 24       	eor	r1, r1
    1d0a:	8f 93       	push	r24
    1d0c:	ef 93       	push	r30
    1d0e:	ff 93       	push	r31
    1d10:	81 e0       	ldi	r24, 0x01	; 1
    1d12:	e0 e4       	ldi	r30, 0x40	; 64
    1d14:	f6 e0       	ldi	r31, 0x06	; 6
    1d16:	84 87       	std	Z+12, r24	; 0x0c
    1d18:	ff 91       	pop	r31
    1d1a:	ef 91       	pop	r30
    1d1c:	8f 91       	pop	r24
    1d1e:	0f 90       	pop	r0
    1d20:	0f be       	out	0x3f, r0	; 63
    1d22:	0f 90       	pop	r0
    1d24:	1f 90       	pop	r1
    1d26:	18 95       	reti

00001d28 <__vector_34>:
    1d28:	1f 92       	push	r1
    1d2a:	0f 92       	push	r0
    1d2c:	0f b6       	in	r0, 0x3f	; 63
    1d2e:	0f 92       	push	r0
    1d30:	11 24       	eor	r1, r1
    1d32:	8f 93       	push	r24
    1d34:	ef 93       	push	r30
    1d36:	ff 93       	push	r31
    1d38:	81 e0       	ldi	r24, 0x01	; 1
    1d3a:	e0 e2       	ldi	r30, 0x20	; 32
    1d3c:	f6 e0       	ldi	r31, 0x06	; 6
    1d3e:	84 87       	std	Z+12, r24	; 0x0c
    1d40:	ff 91       	pop	r31
    1d42:	ef 91       	pop	r30
    1d44:	8f 91       	pop	r24
    1d46:	0f 90       	pop	r0
    1d48:	0f be       	out	0x3f, r0	; 63
    1d4a:	0f 90       	pop	r0
    1d4c:	1f 90       	pop	r1
    1d4e:	18 95       	reti

00001d50 <__vector_66>:
    1d50:	1f 92       	push	r1
    1d52:	0f 92       	push	r0
    1d54:	0f b6       	in	r0, 0x3f	; 63
    1d56:	0f 92       	push	r0
    1d58:	11 24       	eor	r1, r1
    1d5a:	8f 93       	push	r24
    1d5c:	ef 93       	push	r30
    1d5e:	ff 93       	push	r31
    1d60:	81 e0       	ldi	r24, 0x01	; 1
    1d62:	e0 e0       	ldi	r30, 0x00	; 0
    1d64:	f6 e0       	ldi	r31, 0x06	; 6
    1d66:	84 87       	std	Z+12, r24	; 0x0c
    1d68:	ff 91       	pop	r31
    1d6a:	ef 91       	pop	r30
    1d6c:	8f 91       	pop	r24
    1d6e:	0f 90       	pop	r0
    1d70:	0f be       	out	0x3f, r0	; 63
    1d72:	0f 90       	pop	r0
    1d74:	1f 90       	pop	r1
    1d76:	18 95       	reti

00001d78 <get_unsolicited_commands>:
    1d78:	cf 92       	push	r12
    1d7a:	df 92       	push	r13
    1d7c:	ef 92       	push	r14
    1d7e:	ff 92       	push	r15
    1d80:	0f 93       	push	r16
    1d82:	1f 93       	push	r17
    1d84:	cf 93       	push	r28
    1d86:	df 93       	push	r29
    1d88:	6c 01       	movw	r12, r24
    1d8a:	7b 01       	movw	r14, r22
    1d8c:	c0 e0       	ldi	r28, 0x00	; 0
    1d8e:	d0 e0       	ldi	r29, 0x00	; 0
    1d90:	8c 01       	movw	r16, r24
    1d92:	01 50       	subi	r16, 0x01	; 1
    1d94:	11 09       	sbc	r17, r1
    1d96:	0e 94 41 03 	call	0x682	; 0x682 <MODEM_get_byte>
    1d9a:	c0 17       	cp	r28, r16
    1d9c:	d1 07       	cpc	r29, r17
    1d9e:	24 f4       	brge	.+8      	; 0x1da8 <get_unsolicited_commands+0x30>
    1da0:	f7 01       	movw	r30, r14
    1da2:	ec 0f       	add	r30, r28
    1da4:	fd 1f       	adc	r31, r29
    1da6:	80 83       	st	Z, r24
    1da8:	21 96       	adiw	r28, 0x01	; 1
    1daa:	8d 30       	cpi	r24, 0x0D	; 13
    1dac:	11 f0       	breq	.+4      	; 0x1db2 <get_unsolicited_commands+0x3a>
    1dae:	8a 30       	cpi	r24, 0x0A	; 10
    1db0:	91 f7       	brne	.-28     	; 0x1d96 <get_unsolicited_commands+0x1e>
    1db2:	ec 0c       	add	r14, r12
    1db4:	fd 1c       	adc	r15, r13
    1db6:	f7 01       	movw	r30, r14
    1db8:	31 97       	sbiw	r30, 0x01	; 1
    1dba:	10 82       	st	Z, r1
    1dbc:	df 91       	pop	r29
    1dbe:	cf 91       	pop	r28
    1dc0:	1f 91       	pop	r17
    1dc2:	0f 91       	pop	r16
    1dc4:	ff 90       	pop	r15
    1dc6:	ef 90       	pop	r14
    1dc8:	df 90       	pop	r13
    1dca:	cf 90       	pop	r12
    1dcc:	08 95       	ret

00001dce <clear_temp_string>:
    1dce:	e6 2f       	mov	r30, r22
    1dd0:	f7 2f       	mov	r31, r23
    1dd2:	80 e0       	ldi	r24, 0x00	; 0
    1dd4:	90 e0       	ldi	r25, 0x00	; 0
    1dd6:	11 92       	st	Z+, r1
    1dd8:	01 96       	adiw	r24, 0x01	; 1
    1dda:	8c 33       	cpi	r24, 0x3C	; 60
    1ddc:	91 05       	cpc	r25, r1
    1dde:	d9 f7       	brne	.-10     	; 0x1dd6 <clear_temp_string+0x8>
    1de0:	08 95       	ret

00001de2 <ack_job>:
    1de2:	cf 93       	push	r28
    1de4:	df 93       	push	r29
    1de6:	cd b7       	in	r28, 0x3d	; 61
    1de8:	de b7       	in	r29, 0x3e	; 62
    1dea:	ec 97       	sbiw	r28, 0x3c	; 60
    1dec:	cd bf       	out	0x3d, r28	; 61
    1dee:	de bf       	out	0x3e, r29	; 62
    1df0:	23 e1       	ldi	r18, 0x13	; 19
    1df2:	e5 e1       	ldi	r30, 0x15	; 21
    1df4:	f0 e2       	ldi	r31, 0x20	; 32
    1df6:	de 01       	movw	r26, r28
    1df8:	11 96       	adiw	r26, 0x01	; 1
    1dfa:	01 90       	ld	r0, Z+
    1dfc:	0d 92       	st	X+, r0
    1dfe:	2a 95       	dec	r18
    1e00:	e1 f7       	brne	.-8      	; 0x1dfa <ack_job+0x18>
    1e02:	bc 01       	movw	r22, r24
    1e04:	ce 01       	movw	r24, r28
    1e06:	01 96       	adiw	r24, 0x01	; 1
    1e08:	5b d7       	rcall	.+3766   	; 0x2cc0 <strcat>
    1e0a:	ce 01       	movw	r24, r28
    1e0c:	01 96       	adiw	r24, 0x01	; 1
    1e0e:	0e 94 4a 03 	call	0x694	; 0x694 <MODEM_raw_puts>
    1e12:	8a e0       	ldi	r24, 0x0A	; 10
    1e14:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    1e18:	8d e0       	ldi	r24, 0x0D	; 13
    1e1a:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    1e1e:	80 e0       	ldi	r24, 0x00	; 0
    1e20:	92 e1       	ldi	r25, 0x12	; 18
    1e22:	aa e7       	ldi	r26, 0x7A	; 122
    1e24:	b0 e0       	ldi	r27, 0x00	; 0
    1e26:	01 97       	sbiw	r24, 0x01	; 1
    1e28:	a1 09       	sbc	r26, r1
    1e2a:	b1 09       	sbc	r27, r1
    1e2c:	e1 f7       	brne	.-8      	; 0x1e26 <ack_job+0x44>
    1e2e:	ec 96       	adiw	r28, 0x3c	; 60
    1e30:	cd bf       	out	0x3d, r28	; 61
    1e32:	de bf       	out	0x3e, r29	; 62
    1e34:	df 91       	pop	r29
    1e36:	cf 91       	pop	r28
    1e38:	08 95       	ret

00001e3a <decode>:
    1e3a:	2f 92       	push	r2
    1e3c:	3f 92       	push	r3
    1e3e:	4f 92       	push	r4
    1e40:	5f 92       	push	r5
    1e42:	6f 92       	push	r6
    1e44:	7f 92       	push	r7
    1e46:	8f 92       	push	r8
    1e48:	9f 92       	push	r9
    1e4a:	af 92       	push	r10
    1e4c:	bf 92       	push	r11
    1e4e:	cf 92       	push	r12
    1e50:	df 92       	push	r13
    1e52:	ef 92       	push	r14
    1e54:	ff 92       	push	r15
    1e56:	0f 93       	push	r16
    1e58:	1f 93       	push	r17
    1e5a:	cf 93       	push	r28
    1e5c:	df 93       	push	r29
    1e5e:	cd b7       	in	r28, 0x3d	; 61
    1e60:	de b7       	in	r29, 0x3e	; 62
    1e62:	28 97       	sbiw	r28, 0x08	; 8
    1e64:	cd bf       	out	0x3d, r28	; 61
    1e66:	de bf       	out	0x3e, r29	; 62
    1e68:	7c 01       	movw	r14, r24
    1e6a:	68 e2       	ldi	r22, 0x28	; 40
    1e6c:	70 e2       	ldi	r23, 0x20	; 32
    1e6e:	25 d7       	rcall	.+3658   	; 0x2cba <strtok>
    1e70:	8c 01       	movw	r16, r24
    1e72:	6c e2       	ldi	r22, 0x2C	; 44
    1e74:	70 e2       	ldi	r23, 0x20	; 32
    1e76:	c7 01       	movw	r24, r14
    1e78:	3e d7       	rcall	.+3708   	; 0x2cf6 <strstr>
    1e7a:	89 2b       	or	r24, r25
    1e7c:	09 f4       	brne	.+2      	; 0x1e80 <decode+0x46>
    1e7e:	9c c0       	rjmp	.+312    	; 0x1fb8 <decode+0x17e>
    1e80:	d7 01       	movw	r26, r14
    1e82:	50 96       	adiw	r26, 0x10	; 16
    1e84:	fe 01       	movw	r30, r28
    1e86:	31 96       	adiw	r30, 0x01	; 1
    1e88:	ce 01       	movw	r24, r28
    1e8a:	09 96       	adiw	r24, 0x09	; 9
    1e8c:	2d 91       	ld	r18, X+
    1e8e:	21 93       	st	Z+, r18
    1e90:	e8 17       	cp	r30, r24
    1e92:	f9 07       	cpc	r31, r25
    1e94:	d9 f7       	brne	.-10     	; 0x1e8c <decode+0x52>
    1e96:	8f 81       	ldd	r24, Y+7	; 0x07
    1e98:	99 27       	eor	r25, r25
    1e9a:	87 fd       	sbrc	r24, 7
    1e9c:	90 95       	com	r25
    1e9e:	c0 97       	sbiw	r24, 0x30	; 48
    1ea0:	aa 27       	eor	r26, r26
    1ea2:	97 fd       	sbrc	r25, 7
    1ea4:	a0 95       	com	r26
    1ea6:	ba 2f       	mov	r27, r26
    1ea8:	88 0f       	add	r24, r24
    1eaa:	99 1f       	adc	r25, r25
    1eac:	aa 1f       	adc	r26, r26
    1eae:	bb 1f       	adc	r27, r27
    1eb0:	6c 01       	movw	r12, r24
    1eb2:	7d 01       	movw	r14, r26
    1eb4:	cc 0c       	add	r12, r12
    1eb6:	dd 1c       	adc	r13, r13
    1eb8:	ee 1c       	adc	r14, r14
    1eba:	ff 1c       	adc	r15, r15
    1ebc:	cc 0c       	add	r12, r12
    1ebe:	dd 1c       	adc	r13, r13
    1ec0:	ee 1c       	adc	r14, r14
    1ec2:	ff 1c       	adc	r15, r15
    1ec4:	8c 0d       	add	r24, r12
    1ec6:	9d 1d       	adc	r25, r13
    1ec8:	ae 1d       	adc	r26, r14
    1eca:	bf 1d       	adc	r27, r15
    1ecc:	48 85       	ldd	r20, Y+8	; 0x08
    1ece:	55 27       	eor	r21, r21
    1ed0:	47 fd       	sbrc	r20, 7
    1ed2:	50 95       	com	r21
    1ed4:	40 53       	subi	r20, 0x30	; 48
    1ed6:	51 09       	sbc	r21, r1
    1ed8:	66 27       	eor	r22, r22
    1eda:	57 fd       	sbrc	r21, 7
    1edc:	60 95       	com	r22
    1ede:	76 2f       	mov	r23, r22
    1ee0:	6c 01       	movw	r12, r24
    1ee2:	7d 01       	movw	r14, r26
    1ee4:	c4 0e       	add	r12, r20
    1ee6:	d5 1e       	adc	r13, r21
    1ee8:	e6 1e       	adc	r14, r22
    1eea:	f7 1e       	adc	r15, r23
    1eec:	89 81       	ldd	r24, Y+1	; 0x01
    1eee:	99 27       	eor	r25, r25
    1ef0:	87 fd       	sbrc	r24, 7
    1ef2:	90 95       	com	r25
    1ef4:	c0 97       	sbiw	r24, 0x30	; 48
    1ef6:	aa 27       	eor	r26, r26
    1ef8:	97 fd       	sbrc	r25, 7
    1efa:	a0 95       	com	r26
    1efc:	ba 2f       	mov	r27, r26
    1efe:	88 0f       	add	r24, r24
    1f00:	99 1f       	adc	r25, r25
    1f02:	aa 1f       	adc	r26, r26
    1f04:	bb 1f       	adc	r27, r27
    1f06:	ac 01       	movw	r20, r24
    1f08:	bd 01       	movw	r22, r26
    1f0a:	44 0f       	add	r20, r20
    1f0c:	55 1f       	adc	r21, r21
    1f0e:	66 1f       	adc	r22, r22
    1f10:	77 1f       	adc	r23, r23
    1f12:	44 0f       	add	r20, r20
    1f14:	55 1f       	adc	r21, r21
    1f16:	66 1f       	adc	r22, r22
    1f18:	77 1f       	adc	r23, r23
    1f1a:	84 0f       	add	r24, r20
    1f1c:	95 1f       	adc	r25, r21
    1f1e:	a6 1f       	adc	r26, r22
    1f20:	b7 1f       	adc	r27, r23
    1f22:	4a 81       	ldd	r20, Y+2	; 0x02
    1f24:	55 27       	eor	r21, r21
    1f26:	47 fd       	sbrc	r20, 7
    1f28:	50 95       	com	r21
    1f2a:	40 53       	subi	r20, 0x30	; 48
    1f2c:	51 09       	sbc	r21, r1
    1f2e:	66 27       	eor	r22, r22
    1f30:	57 fd       	sbrc	r21, 7
    1f32:	60 95       	com	r22
    1f34:	76 2f       	mov	r23, r22
    1f36:	9a 01       	movw	r18, r20
    1f38:	ab 01       	movw	r20, r22
    1f3a:	28 0f       	add	r18, r24
    1f3c:	39 1f       	adc	r19, r25
    1f3e:	4a 1f       	adc	r20, r26
    1f40:	5b 1f       	adc	r21, r27
    1f42:	a0 e1       	ldi	r26, 0x10	; 16
    1f44:	be e0       	ldi	r27, 0x0E	; 14
    1f46:	a9 d6       	rcall	.+3410   	; 0x2c9a <__muluhisi3>
    1f48:	c6 0e       	add	r12, r22
    1f4a:	d7 1e       	adc	r13, r23
    1f4c:	e8 1e       	adc	r14, r24
    1f4e:	f9 1e       	adc	r15, r25
    1f50:	4c 81       	ldd	r20, Y+4	; 0x04
    1f52:	55 27       	eor	r21, r21
    1f54:	47 fd       	sbrc	r20, 7
    1f56:	50 95       	com	r21
    1f58:	40 53       	subi	r20, 0x30	; 48
    1f5a:	51 09       	sbc	r21, r1
    1f5c:	66 27       	eor	r22, r22
    1f5e:	57 fd       	sbrc	r21, 7
    1f60:	60 95       	com	r22
    1f62:	76 2f       	mov	r23, r22
    1f64:	44 0f       	add	r20, r20
    1f66:	55 1f       	adc	r21, r21
    1f68:	66 1f       	adc	r22, r22
    1f6a:	77 1f       	adc	r23, r23
    1f6c:	db 01       	movw	r26, r22
    1f6e:	ca 01       	movw	r24, r20
    1f70:	88 0f       	add	r24, r24
    1f72:	99 1f       	adc	r25, r25
    1f74:	aa 1f       	adc	r26, r26
    1f76:	bb 1f       	adc	r27, r27
    1f78:	88 0f       	add	r24, r24
    1f7a:	99 1f       	adc	r25, r25
    1f7c:	aa 1f       	adc	r26, r26
    1f7e:	bb 1f       	adc	r27, r27
    1f80:	48 0f       	add	r20, r24
    1f82:	59 1f       	adc	r21, r25
    1f84:	6a 1f       	adc	r22, r26
    1f86:	7b 1f       	adc	r23, r27
    1f88:	8d 81       	ldd	r24, Y+5	; 0x05
    1f8a:	99 27       	eor	r25, r25
    1f8c:	87 fd       	sbrc	r24, 7
    1f8e:	90 95       	com	r25
    1f90:	c0 97       	sbiw	r24, 0x30	; 48
    1f92:	aa 27       	eor	r26, r26
    1f94:	97 fd       	sbrc	r25, 7
    1f96:	a0 95       	com	r26
    1f98:	ba 2f       	mov	r27, r26
    1f9a:	9a 01       	movw	r18, r20
    1f9c:	ab 01       	movw	r20, r22
    1f9e:	28 0f       	add	r18, r24
    1fa0:	39 1f       	adc	r19, r25
    1fa2:	4a 1f       	adc	r20, r26
    1fa4:	5b 1f       	adc	r21, r27
    1fa6:	ac e3       	ldi	r26, 0x3C	; 60
    1fa8:	b0 e0       	ldi	r27, 0x00	; 0
    1faa:	77 d6       	rcall	.+3310   	; 0x2c9a <__muluhisi3>
    1fac:	6c 0d       	add	r22, r12
    1fae:	7d 1d       	adc	r23, r13
    1fb0:	8e 1d       	adc	r24, r14
    1fb2:	9f 1d       	adc	r25, r15
    1fb4:	0e 94 20 05 	call	0xa40	; 0xa40 <rtc_set_time>
    1fb8:	01 2b       	or	r16, r17
    1fba:	09 f4       	brne	.+2      	; 0x1fbe <decode+0x184>
    1fbc:	6e c0       	rjmp	.+220    	; 0x209a <decode+0x260>
    1fbe:	00 e0       	ldi	r16, 0x00	; 0
    1fc0:	10 e0       	ldi	r17, 0x00	; 0
    1fc2:	0f 2e       	mov	r0, r31
    1fc4:	f9 e3       	ldi	r31, 0x39	; 57
    1fc6:	8f 2e       	mov	r8, r31
    1fc8:	f3 e2       	ldi	r31, 0x23	; 35
    1fca:	9f 2e       	mov	r9, r31
    1fcc:	f0 2d       	mov	r31, r0
    1fce:	0f 2e       	mov	r0, r31
    1fd0:	fd e3       	ldi	r31, 0x3D	; 61
    1fd2:	af 2e       	mov	r10, r31
    1fd4:	f3 e2       	ldi	r31, 0x23	; 35
    1fd6:	bf 2e       	mov	r11, r31
    1fd8:	f0 2d       	mov	r31, r0
    1fda:	0f 2e       	mov	r0, r31
    1fdc:	fb e3       	ldi	r31, 0x3B	; 59
    1fde:	cf 2e       	mov	r12, r31
    1fe0:	f3 e2       	ldi	r31, 0x23	; 35
    1fe2:	df 2e       	mov	r13, r31
    1fe4:	f0 2d       	mov	r31, r0
    1fe6:	0f 2e       	mov	r0, r31
    1fe8:	f1 e4       	ldi	r31, 0x41	; 65
    1fea:	6f 2e       	mov	r6, r31
    1fec:	f3 e2       	ldi	r31, 0x23	; 35
    1fee:	7f 2e       	mov	r7, r31
    1ff0:	f0 2d       	mov	r31, r0
    1ff2:	0f 2e       	mov	r0, r31
    1ff4:	f3 e3       	ldi	r31, 0x33	; 51
    1ff6:	4f 2e       	mov	r4, r31
    1ff8:	f3 e2       	ldi	r31, 0x23	; 35
    1ffa:	5f 2e       	mov	r5, r31
    1ffc:	f0 2d       	mov	r31, r0
    1ffe:	0f 2e       	mov	r0, r31
    2000:	f7 e3       	ldi	r31, 0x37	; 55
    2002:	2f 2e       	mov	r2, r31
    2004:	f3 e2       	ldi	r31, 0x23	; 35
    2006:	3f 2e       	mov	r3, r31
    2008:	f0 2d       	mov	r31, r0
    200a:	6a e2       	ldi	r22, 0x2A	; 42
    200c:	70 e2       	ldi	r23, 0x20	; 32
    200e:	80 e0       	ldi	r24, 0x00	; 0
    2010:	90 e0       	ldi	r25, 0x00	; 0
    2012:	53 d6       	rcall	.+3238   	; 0x2cba <strtok>
    2014:	7c 01       	movw	r14, r24
    2016:	03 30       	cpi	r16, 0x03	; 3
    2018:	11 05       	cpc	r17, r1
    201a:	29 f1       	breq	.+74     	; 0x2066 <decode+0x22c>
    201c:	44 f4       	brge	.+16     	; 0x202e <decode+0x1f4>
    201e:	01 30       	cpi	r16, 0x01	; 1
    2020:	11 05       	cpc	r17, r1
    2022:	89 f0       	breq	.+34     	; 0x2046 <decode+0x20c>
    2024:	e4 f4       	brge	.+56     	; 0x205e <decode+0x224>
    2026:	01 15       	cp	r16, r1
    2028:	11 05       	cpc	r17, r1
    202a:	49 f0       	breq	.+18     	; 0x203e <decode+0x204>
    202c:	31 c0       	rjmp	.+98     	; 0x2090 <decode+0x256>
    202e:	05 30       	cpi	r16, 0x05	; 5
    2030:	11 05       	cpc	r17, r1
    2032:	09 f1       	breq	.+66     	; 0x2076 <decode+0x23c>
    2034:	e4 f0       	brlt	.+56     	; 0x206e <decode+0x234>
    2036:	06 30       	cpi	r16, 0x06	; 6
    2038:	11 05       	cpc	r17, r1
    203a:	51 f5       	brne	.+84     	; 0x2090 <decode+0x256>
    203c:	26 c0       	rjmp	.+76     	; 0x208a <decode+0x250>
    203e:	e2 e3       	ldi	r30, 0x32	; 50
    2040:	f3 e2       	ldi	r31, 0x23	; 35
    2042:	80 83       	st	Z, r24
    2044:	25 c0       	rjmp	.+74     	; 0x2090 <decode+0x256>
    2046:	cd de       	rcall	.-614    	; 0x1de2 <ack_job>
    2048:	c7 01       	movw	r24, r14
    204a:	aa 27       	eor	r26, r26
    204c:	97 fd       	sbrc	r25, 7
    204e:	a0 95       	com	r26
    2050:	ba 2f       	mov	r27, r26
    2052:	f2 01       	movw	r30, r4
    2054:	80 83       	st	Z, r24
    2056:	91 83       	std	Z+1, r25	; 0x01
    2058:	a2 83       	std	Z+2, r26	; 0x02
    205a:	b3 83       	std	Z+3, r27	; 0x03
    205c:	19 c0       	rjmp	.+50     	; 0x2090 <decode+0x256>
    205e:	f1 01       	movw	r30, r2
    2060:	80 83       	st	Z, r24
    2062:	91 83       	std	Z+1, r25	; 0x01
    2064:	15 c0       	rjmp	.+42     	; 0x2090 <decode+0x256>
    2066:	f4 01       	movw	r30, r8
    2068:	80 83       	st	Z, r24
    206a:	91 83       	std	Z+1, r25	; 0x01
    206c:	11 c0       	rjmp	.+34     	; 0x2090 <decode+0x256>
    206e:	f6 01       	movw	r30, r12
    2070:	80 83       	st	Z, r24
    2072:	91 83       	std	Z+1, r25	; 0x01
    2074:	0d c0       	rjmp	.+26     	; 0x2090 <decode+0x256>
    2076:	aa 27       	eor	r26, r26
    2078:	97 fd       	sbrc	r25, 7
    207a:	a0 95       	com	r26
    207c:	ba 2f       	mov	r27, r26
    207e:	f5 01       	movw	r30, r10
    2080:	80 83       	st	Z, r24
    2082:	91 83       	std	Z+1, r25	; 0x01
    2084:	a2 83       	std	Z+2, r26	; 0x02
    2086:	b3 83       	std	Z+3, r27	; 0x03
    2088:	03 c0       	rjmp	.+6      	; 0x2090 <decode+0x256>
    208a:	f3 01       	movw	r30, r6
    208c:	80 83       	st	Z, r24
    208e:	91 83       	std	Z+1, r25	; 0x01
    2090:	0f 5f       	subi	r16, 0xFF	; 255
    2092:	1f 4f       	sbci	r17, 0xFF	; 255
    2094:	ef 28       	or	r14, r15
    2096:	09 f0       	breq	.+2      	; 0x209a <decode+0x260>
    2098:	b8 cf       	rjmp	.-144    	; 0x200a <decode+0x1d0>
    209a:	82 e3       	ldi	r24, 0x32	; 50
    209c:	93 e2       	ldi	r25, 0x23	; 35
    209e:	28 96       	adiw	r28, 0x08	; 8
    20a0:	cd bf       	out	0x3d, r28	; 61
    20a2:	de bf       	out	0x3e, r29	; 62
    20a4:	df 91       	pop	r29
    20a6:	cf 91       	pop	r28
    20a8:	1f 91       	pop	r17
    20aa:	0f 91       	pop	r16
    20ac:	ff 90       	pop	r15
    20ae:	ef 90       	pop	r14
    20b0:	df 90       	pop	r13
    20b2:	cf 90       	pop	r12
    20b4:	bf 90       	pop	r11
    20b6:	af 90       	pop	r10
    20b8:	9f 90       	pop	r9
    20ba:	8f 90       	pop	r8
    20bc:	7f 90       	pop	r7
    20be:	6f 90       	pop	r6
    20c0:	5f 90       	pop	r5
    20c2:	4f 90       	pop	r4
    20c4:	3f 90       	pop	r3
    20c6:	2f 90       	pop	r2
    20c8:	08 95       	ret

000020ca <clear_eeprom>:
    20ca:	0f 93       	push	r16
    20cc:	1f 93       	push	r17
    20ce:	cf 93       	push	r28
    20d0:	df 93       	push	r29
    20d2:	8b 01       	movw	r16, r22
    20d4:	68 17       	cp	r22, r24
    20d6:	79 07       	cpc	r23, r25
    20d8:	4c f0       	brlt	.+18     	; 0x20ec <clear_eeprom+0x22>
    20da:	ec 01       	movw	r28, r24
    20dc:	6f ef       	ldi	r22, 0xFF	; 255
    20de:	ce 01       	movw	r24, r28
    20e0:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    20e4:	21 96       	adiw	r28, 0x01	; 1
    20e6:	0c 17       	cp	r16, r28
    20e8:	1d 07       	cpc	r17, r29
    20ea:	c4 f7       	brge	.-16     	; 0x20dc <clear_eeprom+0x12>
    20ec:	df 91       	pop	r29
    20ee:	cf 91       	pop	r28
    20f0:	1f 91       	pop	r17
    20f2:	0f 91       	pop	r16
    20f4:	08 95       	ret

000020f6 <schedule_job>:
    20f6:	cf 92       	push	r12
    20f8:	df 92       	push	r13
    20fa:	ef 92       	push	r14
    20fc:	ff 92       	push	r15
    20fe:	0f 93       	push	r16
    2100:	1f 93       	push	r17
    2102:	cf 93       	push	r28
    2104:	df 93       	push	r29
    2106:	cd b7       	in	r28, 0x3d	; 61
    2108:	de b7       	in	r29, 0x3e	; 62
    210a:	2f 97       	sbiw	r28, 0x0f	; 15
    210c:	cd bf       	out	0x3d, r28	; 61
    210e:	de bf       	out	0x3e, r29	; 62
    2110:	8c 01       	movw	r16, r24
    2112:	61 e3       	ldi	r22, 0x31	; 49
    2114:	70 e2       	ldi	r23, 0x20	; 32
    2116:	fc 01       	movw	r30, r24
    2118:	85 81       	ldd	r24, Z+5	; 0x05
    211a:	96 81       	ldd	r25, Z+6	; 0x06
    211c:	dc d5       	rcall	.+3000   	; 0x2cd6 <strcmp>
    211e:	28 2f       	mov	r18, r24
    2120:	39 2f       	mov	r19, r25
    2122:	23 2b       	or	r18, r19
    2124:	09 f0       	breq	.+2      	; 0x2128 <schedule_job+0x32>
    2126:	7f c0       	rjmp	.+254    	; 0x2226 <schedule_job+0x130>
    2128:	66 e3       	ldi	r22, 0x36	; 54
    212a:	70 e2       	ldi	r23, 0x20	; 32
    212c:	f8 01       	movw	r30, r16
    212e:	87 81       	ldd	r24, Z+7	; 0x07
    2130:	90 85       	ldd	r25, Z+8	; 0x08
    2132:	d1 d5       	rcall	.+2978   	; 0x2cd6 <strcmp>
    2134:	28 2f       	mov	r18, r24
    2136:	39 2f       	mov	r19, r25
    2138:	23 2b       	or	r18, r19
    213a:	f9 f4       	brne	.+62     	; 0x217a <schedule_job+0x84>
    213c:	6f e0       	ldi	r22, 0x0F	; 15
    213e:	70 e0       	ldi	r23, 0x00	; 0
    2140:	80 e0       	ldi	r24, 0x00	; 0
    2142:	90 e0       	ldi	r25, 0x00	; 0
    2144:	c2 df       	rcall	.-124    	; 0x20ca <clear_eeprom>
    2146:	f8 01       	movw	r30, r16
    2148:	63 85       	ldd	r22, Z+11	; 0x0b
    214a:	74 85       	ldd	r23, Z+12	; 0x0c
    214c:	ce 01       	movw	r24, r28
    214e:	01 96       	adiw	r24, 0x01	; 1
    2150:	cb d5       	rcall	.+2966   	; 0x2ce8 <strcpy>
    2152:	69 81       	ldd	r22, Y+1	; 0x01
    2154:	66 23       	and	r22, r22
    2156:	89 f0       	breq	.+34     	; 0x217a <schedule_job+0x84>
    2158:	6e 01       	movw	r12, r28
    215a:	f2 e0       	ldi	r31, 0x02	; 2
    215c:	cf 0e       	add	r12, r31
    215e:	d1 1c       	adc	r13, r1
    2160:	e1 2c       	mov	r14, r1
    2162:	f1 2c       	mov	r15, r1
    2164:	c7 01       	movw	r24, r14
    2166:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    216a:	8f ef       	ldi	r24, 0xFF	; 255
    216c:	e8 1a       	sub	r14, r24
    216e:	f8 0a       	sbc	r15, r24
    2170:	f6 01       	movw	r30, r12
    2172:	61 91       	ld	r22, Z+
    2174:	6f 01       	movw	r12, r30
    2176:	61 11       	cpse	r22, r1
    2178:	f5 cf       	rjmp	.-22     	; 0x2164 <schedule_job+0x6e>
    217a:	6d e3       	ldi	r22, 0x3D	; 61
    217c:	70 e2       	ldi	r23, 0x20	; 32
    217e:	f8 01       	movw	r30, r16
    2180:	87 81       	ldd	r24, Z+7	; 0x07
    2182:	90 85       	ldd	r25, Z+8	; 0x08
    2184:	a8 d5       	rcall	.+2896   	; 0x2cd6 <strcmp>
    2186:	28 2f       	mov	r18, r24
    2188:	39 2f       	mov	r19, r25
    218a:	23 2b       	or	r18, r19
    218c:	09 f5       	brne	.+66     	; 0x21d0 <schedule_job+0xda>
    218e:	6f e1       	ldi	r22, 0x1F	; 31
    2190:	70 e0       	ldi	r23, 0x00	; 0
    2192:	80 e1       	ldi	r24, 0x10	; 16
    2194:	90 e0       	ldi	r25, 0x00	; 0
    2196:	99 df       	rcall	.-206    	; 0x20ca <clear_eeprom>
    2198:	f8 01       	movw	r30, r16
    219a:	63 85       	ldd	r22, Z+11	; 0x0b
    219c:	74 85       	ldd	r23, Z+12	; 0x0c
    219e:	ce 01       	movw	r24, r28
    21a0:	01 96       	adiw	r24, 0x01	; 1
    21a2:	a2 d5       	rcall	.+2884   	; 0x2ce8 <strcpy>
    21a4:	69 81       	ldd	r22, Y+1	; 0x01
    21a6:	66 23       	and	r22, r22
    21a8:	99 f0       	breq	.+38     	; 0x21d0 <schedule_job+0xda>
    21aa:	6e 01       	movw	r12, r28
    21ac:	f2 e0       	ldi	r31, 0x02	; 2
    21ae:	cf 0e       	add	r12, r31
    21b0:	d1 1c       	adc	r13, r1
    21b2:	68 94       	set
    21b4:	ee 24       	eor	r14, r14
    21b6:	e4 f8       	bld	r14, 4
    21b8:	f1 2c       	mov	r15, r1
    21ba:	c7 01       	movw	r24, r14
    21bc:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    21c0:	8f ef       	ldi	r24, 0xFF	; 255
    21c2:	e8 1a       	sub	r14, r24
    21c4:	f8 0a       	sbc	r15, r24
    21c6:	f6 01       	movw	r30, r12
    21c8:	61 91       	ld	r22, Z+
    21ca:	6f 01       	movw	r12, r30
    21cc:	61 11       	cpse	r22, r1
    21ce:	f5 cf       	rjmp	.-22     	; 0x21ba <schedule_job+0xc4>
    21d0:	64 e4       	ldi	r22, 0x44	; 68
    21d2:	70 e2       	ldi	r23, 0x20	; 32
    21d4:	f8 01       	movw	r30, r16
    21d6:	87 81       	ldd	r24, Z+7	; 0x07
    21d8:	90 85       	ldd	r25, Z+8	; 0x08
    21da:	7d d5       	rcall	.+2810   	; 0x2cd6 <strcmp>
    21dc:	28 2f       	mov	r18, r24
    21de:	39 2f       	mov	r19, r25
    21e0:	23 2b       	or	r18, r19
    21e2:	09 f5       	brne	.+66     	; 0x2226 <schedule_job+0x130>
    21e4:	6f e2       	ldi	r22, 0x2F	; 47
    21e6:	70 e0       	ldi	r23, 0x00	; 0
    21e8:	80 e2       	ldi	r24, 0x20	; 32
    21ea:	90 e0       	ldi	r25, 0x00	; 0
    21ec:	6e df       	rcall	.-292    	; 0x20ca <clear_eeprom>
    21ee:	f8 01       	movw	r30, r16
    21f0:	63 85       	ldd	r22, Z+11	; 0x0b
    21f2:	74 85       	ldd	r23, Z+12	; 0x0c
    21f4:	ce 01       	movw	r24, r28
    21f6:	01 96       	adiw	r24, 0x01	; 1
    21f8:	77 d5       	rcall	.+2798   	; 0x2ce8 <strcpy>
    21fa:	69 81       	ldd	r22, Y+1	; 0x01
    21fc:	66 23       	and	r22, r22
    21fe:	99 f0       	breq	.+38     	; 0x2226 <schedule_job+0x130>
    2200:	6e 01       	movw	r12, r28
    2202:	f2 e0       	ldi	r31, 0x02	; 2
    2204:	cf 0e       	add	r12, r31
    2206:	d1 1c       	adc	r13, r1
    2208:	68 94       	set
    220a:	ee 24       	eor	r14, r14
    220c:	e5 f8       	bld	r14, 5
    220e:	f1 2c       	mov	r15, r1
    2210:	c7 01       	movw	r24, r14
    2212:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2216:	8f ef       	ldi	r24, 0xFF	; 255
    2218:	e8 1a       	sub	r14, r24
    221a:	f8 0a       	sbc	r15, r24
    221c:	f6 01       	movw	r30, r12
    221e:	61 91       	ld	r22, Z+
    2220:	6f 01       	movw	r12, r30
    2222:	61 11       	cpse	r22, r1
    2224:	f5 cf       	rjmp	.-22     	; 0x2210 <schedule_job+0x11a>
    2226:	6b e4       	ldi	r22, 0x4B	; 75
    2228:	70 e2       	ldi	r23, 0x20	; 32
    222a:	f8 01       	movw	r30, r16
    222c:	85 81       	ldd	r24, Z+5	; 0x05
    222e:	96 81       	ldd	r25, Z+6	; 0x06
    2230:	52 d5       	rcall	.+2724   	; 0x2cd6 <strcmp>
    2232:	28 2f       	mov	r18, r24
    2234:	39 2f       	mov	r19, r25
    2236:	23 2b       	or	r18, r19
    2238:	09 f0       	breq	.+2      	; 0x223c <schedule_job+0x146>
    223a:	83 c0       	rjmp	.+262    	; 0x2342 <schedule_job+0x24c>
    223c:	66 e3       	ldi	r22, 0x36	; 54
    223e:	70 e2       	ldi	r23, 0x20	; 32
    2240:	f8 01       	movw	r30, r16
    2242:	87 81       	ldd	r24, Z+7	; 0x07
    2244:	90 85       	ldd	r25, Z+8	; 0x08
    2246:	47 d5       	rcall	.+2702   	; 0x2cd6 <strcmp>
    2248:	28 2f       	mov	r18, r24
    224a:	39 2f       	mov	r19, r25
    224c:	23 2b       	or	r18, r19
    224e:	11 f5       	brne	.+68     	; 0x2294 <schedule_job+0x19e>
    2250:	6f e3       	ldi	r22, 0x3F	; 63
    2252:	70 e0       	ldi	r23, 0x00	; 0
    2254:	80 e3       	ldi	r24, 0x30	; 48
    2256:	90 e0       	ldi	r25, 0x00	; 0
    2258:	38 df       	rcall	.-400    	; 0x20ca <clear_eeprom>
    225a:	f8 01       	movw	r30, r16
    225c:	63 85       	ldd	r22, Z+11	; 0x0b
    225e:	74 85       	ldd	r23, Z+12	; 0x0c
    2260:	ce 01       	movw	r24, r28
    2262:	01 96       	adiw	r24, 0x01	; 1
    2264:	41 d5       	rcall	.+2690   	; 0x2ce8 <strcpy>
    2266:	69 81       	ldd	r22, Y+1	; 0x01
    2268:	66 23       	and	r22, r22
    226a:	a1 f0       	breq	.+40     	; 0x2294 <schedule_job+0x19e>
    226c:	6e 01       	movw	r12, r28
    226e:	f2 e0       	ldi	r31, 0x02	; 2
    2270:	cf 0e       	add	r12, r31
    2272:	d1 1c       	adc	r13, r1
    2274:	0f 2e       	mov	r0, r31
    2276:	f0 e3       	ldi	r31, 0x30	; 48
    2278:	ef 2e       	mov	r14, r31
    227a:	f1 2c       	mov	r15, r1
    227c:	f0 2d       	mov	r31, r0
    227e:	c7 01       	movw	r24, r14
    2280:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2284:	8f ef       	ldi	r24, 0xFF	; 255
    2286:	e8 1a       	sub	r14, r24
    2288:	f8 0a       	sbc	r15, r24
    228a:	f6 01       	movw	r30, r12
    228c:	61 91       	ld	r22, Z+
    228e:	6f 01       	movw	r12, r30
    2290:	61 11       	cpse	r22, r1
    2292:	f5 cf       	rjmp	.-22     	; 0x227e <schedule_job+0x188>
    2294:	6d e3       	ldi	r22, 0x3D	; 61
    2296:	70 e2       	ldi	r23, 0x20	; 32
    2298:	f8 01       	movw	r30, r16
    229a:	87 81       	ldd	r24, Z+7	; 0x07
    229c:	90 85       	ldd	r25, Z+8	; 0x08
    229e:	1b d5       	rcall	.+2614   	; 0x2cd6 <strcmp>
    22a0:	28 2f       	mov	r18, r24
    22a2:	39 2f       	mov	r19, r25
    22a4:	23 2b       	or	r18, r19
    22a6:	09 f5       	brne	.+66     	; 0x22ea <schedule_job+0x1f4>
    22a8:	6f e4       	ldi	r22, 0x4F	; 79
    22aa:	70 e0       	ldi	r23, 0x00	; 0
    22ac:	80 e4       	ldi	r24, 0x40	; 64
    22ae:	90 e0       	ldi	r25, 0x00	; 0
    22b0:	0c df       	rcall	.-488    	; 0x20ca <clear_eeprom>
    22b2:	f8 01       	movw	r30, r16
    22b4:	63 85       	ldd	r22, Z+11	; 0x0b
    22b6:	74 85       	ldd	r23, Z+12	; 0x0c
    22b8:	ce 01       	movw	r24, r28
    22ba:	01 96       	adiw	r24, 0x01	; 1
    22bc:	15 d5       	rcall	.+2602   	; 0x2ce8 <strcpy>
    22be:	69 81       	ldd	r22, Y+1	; 0x01
    22c0:	66 23       	and	r22, r22
    22c2:	99 f0       	breq	.+38     	; 0x22ea <schedule_job+0x1f4>
    22c4:	6e 01       	movw	r12, r28
    22c6:	f2 e0       	ldi	r31, 0x02	; 2
    22c8:	cf 0e       	add	r12, r31
    22ca:	d1 1c       	adc	r13, r1
    22cc:	68 94       	set
    22ce:	ee 24       	eor	r14, r14
    22d0:	e6 f8       	bld	r14, 6
    22d2:	f1 2c       	mov	r15, r1
    22d4:	c7 01       	movw	r24, r14
    22d6:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    22da:	8f ef       	ldi	r24, 0xFF	; 255
    22dc:	e8 1a       	sub	r14, r24
    22de:	f8 0a       	sbc	r15, r24
    22e0:	f6 01       	movw	r30, r12
    22e2:	61 91       	ld	r22, Z+
    22e4:	6f 01       	movw	r12, r30
    22e6:	61 11       	cpse	r22, r1
    22e8:	f5 cf       	rjmp	.-22     	; 0x22d4 <schedule_job+0x1de>
    22ea:	64 e4       	ldi	r22, 0x44	; 68
    22ec:	70 e2       	ldi	r23, 0x20	; 32
    22ee:	f8 01       	movw	r30, r16
    22f0:	87 81       	ldd	r24, Z+7	; 0x07
    22f2:	90 85       	ldd	r25, Z+8	; 0x08
    22f4:	f0 d4       	rcall	.+2528   	; 0x2cd6 <strcmp>
    22f6:	28 2f       	mov	r18, r24
    22f8:	39 2f       	mov	r19, r25
    22fa:	23 2b       	or	r18, r19
    22fc:	11 f5       	brne	.+68     	; 0x2342 <schedule_job+0x24c>
    22fe:	6f e5       	ldi	r22, 0x5F	; 95
    2300:	70 e0       	ldi	r23, 0x00	; 0
    2302:	80 e5       	ldi	r24, 0x50	; 80
    2304:	90 e0       	ldi	r25, 0x00	; 0
    2306:	e1 de       	rcall	.-574    	; 0x20ca <clear_eeprom>
    2308:	f8 01       	movw	r30, r16
    230a:	63 85       	ldd	r22, Z+11	; 0x0b
    230c:	74 85       	ldd	r23, Z+12	; 0x0c
    230e:	ce 01       	movw	r24, r28
    2310:	01 96       	adiw	r24, 0x01	; 1
    2312:	ea d4       	rcall	.+2516   	; 0x2ce8 <strcpy>
    2314:	69 81       	ldd	r22, Y+1	; 0x01
    2316:	66 23       	and	r22, r22
    2318:	a1 f0       	breq	.+40     	; 0x2342 <schedule_job+0x24c>
    231a:	6e 01       	movw	r12, r28
    231c:	f2 e0       	ldi	r31, 0x02	; 2
    231e:	cf 0e       	add	r12, r31
    2320:	d1 1c       	adc	r13, r1
    2322:	0f 2e       	mov	r0, r31
    2324:	f0 e5       	ldi	r31, 0x50	; 80
    2326:	ef 2e       	mov	r14, r31
    2328:	f1 2c       	mov	r15, r1
    232a:	f0 2d       	mov	r31, r0
    232c:	c7 01       	movw	r24, r14
    232e:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2332:	8f ef       	ldi	r24, 0xFF	; 255
    2334:	e8 1a       	sub	r14, r24
    2336:	f8 0a       	sbc	r15, r24
    2338:	f6 01       	movw	r30, r12
    233a:	61 91       	ld	r22, Z+
    233c:	6f 01       	movw	r12, r30
    233e:	61 11       	cpse	r22, r1
    2340:	f5 cf       	rjmp	.-22     	; 0x232c <schedule_job+0x236>
    2342:	60 e5       	ldi	r22, 0x50	; 80
    2344:	70 e2       	ldi	r23, 0x20	; 32
    2346:	f8 01       	movw	r30, r16
    2348:	85 81       	ldd	r24, Z+5	; 0x05
    234a:	96 81       	ldd	r25, Z+6	; 0x06
    234c:	c4 d4       	rcall	.+2440   	; 0x2cd6 <strcmp>
    234e:	28 2f       	mov	r18, r24
    2350:	39 2f       	mov	r19, r25
    2352:	23 2b       	or	r18, r19
    2354:	09 f0       	breq	.+2      	; 0x2358 <schedule_job+0x262>
    2356:	80 c0       	rjmp	.+256    	; 0x2458 <schedule_job+0x362>
    2358:	66 e3       	ldi	r22, 0x36	; 54
    235a:	70 e2       	ldi	r23, 0x20	; 32
    235c:	f8 01       	movw	r30, r16
    235e:	87 81       	ldd	r24, Z+7	; 0x07
    2360:	90 85       	ldd	r25, Z+8	; 0x08
    2362:	b9 d4       	rcall	.+2418   	; 0x2cd6 <strcmp>
    2364:	28 2f       	mov	r18, r24
    2366:	39 2f       	mov	r19, r25
    2368:	23 2b       	or	r18, r19
    236a:	11 f5       	brne	.+68     	; 0x23b0 <schedule_job+0x2ba>
    236c:	6f e6       	ldi	r22, 0x6F	; 111
    236e:	70 e0       	ldi	r23, 0x00	; 0
    2370:	80 e6       	ldi	r24, 0x60	; 96
    2372:	90 e0       	ldi	r25, 0x00	; 0
    2374:	aa de       	rcall	.-684    	; 0x20ca <clear_eeprom>
    2376:	f8 01       	movw	r30, r16
    2378:	63 85       	ldd	r22, Z+11	; 0x0b
    237a:	74 85       	ldd	r23, Z+12	; 0x0c
    237c:	ce 01       	movw	r24, r28
    237e:	01 96       	adiw	r24, 0x01	; 1
    2380:	b3 d4       	rcall	.+2406   	; 0x2ce8 <strcpy>
    2382:	69 81       	ldd	r22, Y+1	; 0x01
    2384:	66 23       	and	r22, r22
    2386:	a1 f0       	breq	.+40     	; 0x23b0 <schedule_job+0x2ba>
    2388:	6e 01       	movw	r12, r28
    238a:	f2 e0       	ldi	r31, 0x02	; 2
    238c:	cf 0e       	add	r12, r31
    238e:	d1 1c       	adc	r13, r1
    2390:	0f 2e       	mov	r0, r31
    2392:	f0 e6       	ldi	r31, 0x60	; 96
    2394:	ef 2e       	mov	r14, r31
    2396:	f1 2c       	mov	r15, r1
    2398:	f0 2d       	mov	r31, r0
    239a:	c7 01       	movw	r24, r14
    239c:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    23a0:	8f ef       	ldi	r24, 0xFF	; 255
    23a2:	e8 1a       	sub	r14, r24
    23a4:	f8 0a       	sbc	r15, r24
    23a6:	f6 01       	movw	r30, r12
    23a8:	61 91       	ld	r22, Z+
    23aa:	6f 01       	movw	r12, r30
    23ac:	61 11       	cpse	r22, r1
    23ae:	f5 cf       	rjmp	.-22     	; 0x239a <schedule_job+0x2a4>
    23b0:	6d e3       	ldi	r22, 0x3D	; 61
    23b2:	70 e2       	ldi	r23, 0x20	; 32
    23b4:	f8 01       	movw	r30, r16
    23b6:	87 81       	ldd	r24, Z+7	; 0x07
    23b8:	90 85       	ldd	r25, Z+8	; 0x08
    23ba:	8d d4       	rcall	.+2330   	; 0x2cd6 <strcmp>
    23bc:	28 2f       	mov	r18, r24
    23be:	39 2f       	mov	r19, r25
    23c0:	23 2b       	or	r18, r19
    23c2:	11 f5       	brne	.+68     	; 0x2408 <schedule_job+0x312>
    23c4:	6f e7       	ldi	r22, 0x7F	; 127
    23c6:	70 e0       	ldi	r23, 0x00	; 0
    23c8:	80 e7       	ldi	r24, 0x70	; 112
    23ca:	90 e0       	ldi	r25, 0x00	; 0
    23cc:	7e de       	rcall	.-772    	; 0x20ca <clear_eeprom>
    23ce:	f8 01       	movw	r30, r16
    23d0:	63 85       	ldd	r22, Z+11	; 0x0b
    23d2:	74 85       	ldd	r23, Z+12	; 0x0c
    23d4:	ce 01       	movw	r24, r28
    23d6:	01 96       	adiw	r24, 0x01	; 1
    23d8:	87 d4       	rcall	.+2318   	; 0x2ce8 <strcpy>
    23da:	69 81       	ldd	r22, Y+1	; 0x01
    23dc:	66 23       	and	r22, r22
    23de:	a1 f0       	breq	.+40     	; 0x2408 <schedule_job+0x312>
    23e0:	6e 01       	movw	r12, r28
    23e2:	f2 e0       	ldi	r31, 0x02	; 2
    23e4:	cf 0e       	add	r12, r31
    23e6:	d1 1c       	adc	r13, r1
    23e8:	0f 2e       	mov	r0, r31
    23ea:	f0 e7       	ldi	r31, 0x70	; 112
    23ec:	ef 2e       	mov	r14, r31
    23ee:	f1 2c       	mov	r15, r1
    23f0:	f0 2d       	mov	r31, r0
    23f2:	c7 01       	movw	r24, r14
    23f4:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    23f8:	8f ef       	ldi	r24, 0xFF	; 255
    23fa:	e8 1a       	sub	r14, r24
    23fc:	f8 0a       	sbc	r15, r24
    23fe:	f6 01       	movw	r30, r12
    2400:	61 91       	ld	r22, Z+
    2402:	6f 01       	movw	r12, r30
    2404:	61 11       	cpse	r22, r1
    2406:	f5 cf       	rjmp	.-22     	; 0x23f2 <schedule_job+0x2fc>
    2408:	64 e4       	ldi	r22, 0x44	; 68
    240a:	70 e2       	ldi	r23, 0x20	; 32
    240c:	f8 01       	movw	r30, r16
    240e:	87 81       	ldd	r24, Z+7	; 0x07
    2410:	90 85       	ldd	r25, Z+8	; 0x08
    2412:	61 d4       	rcall	.+2242   	; 0x2cd6 <strcmp>
    2414:	28 2f       	mov	r18, r24
    2416:	39 2f       	mov	r19, r25
    2418:	23 2b       	or	r18, r19
    241a:	f1 f4       	brne	.+60     	; 0x2458 <schedule_job+0x362>
    241c:	6f e8       	ldi	r22, 0x8F	; 143
    241e:	70 e0       	ldi	r23, 0x00	; 0
    2420:	80 e8       	ldi	r24, 0x80	; 128
    2422:	90 e0       	ldi	r25, 0x00	; 0
    2424:	52 de       	rcall	.-860    	; 0x20ca <clear_eeprom>
    2426:	f8 01       	movw	r30, r16
    2428:	63 85       	ldd	r22, Z+11	; 0x0b
    242a:	74 85       	ldd	r23, Z+12	; 0x0c
    242c:	ce 01       	movw	r24, r28
    242e:	01 96       	adiw	r24, 0x01	; 1
    2430:	5b d4       	rcall	.+2230   	; 0x2ce8 <strcpy>
    2432:	69 81       	ldd	r22, Y+1	; 0x01
    2434:	66 23       	and	r22, r22
    2436:	81 f0       	breq	.+32     	; 0x2458 <schedule_job+0x362>
    2438:	7e 01       	movw	r14, r28
    243a:	f2 e0       	ldi	r31, 0x02	; 2
    243c:	ef 0e       	add	r14, r31
    243e:	f1 1c       	adc	r15, r1
    2440:	00 e8       	ldi	r16, 0x80	; 128
    2442:	10 e0       	ldi	r17, 0x00	; 0
    2444:	c8 01       	movw	r24, r16
    2446:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    244a:	0f 5f       	subi	r16, 0xFF	; 255
    244c:	1f 4f       	sbci	r17, 0xFF	; 255
    244e:	f7 01       	movw	r30, r14
    2450:	61 91       	ld	r22, Z+
    2452:	7f 01       	movw	r14, r30
    2454:	61 11       	cpse	r22, r1
    2456:	f6 cf       	rjmp	.-20     	; 0x2444 <schedule_job+0x34e>
    2458:	2f 96       	adiw	r28, 0x0f	; 15
    245a:	cd bf       	out	0x3d, r28	; 61
    245c:	de bf       	out	0x3e, r29	; 62
    245e:	df 91       	pop	r29
    2460:	cf 91       	pop	r28
    2462:	1f 91       	pop	r17
    2464:	0f 91       	pop	r16
    2466:	ff 90       	pop	r15
    2468:	ef 90       	pop	r14
    246a:	df 90       	pop	r13
    246c:	cf 90       	pop	r12
    246e:	08 95       	ret

00002470 <int_to_binary>:

void int_to_binary(int32_t k, int8_t bin_array[32])
{
    2470:	cf 92       	push	r12
    2472:	df 92       	push	r13
    2474:	ef 92       	push	r14
    2476:	ff 92       	push	r15
    2478:	cf 93       	push	r28
    247a:	df 93       	push	r29
    247c:	6b 01       	movw	r12, r22
    247e:	7c 01       	movw	r14, r24
    2480:	ea 01       	movw	r28, r20
    int8_t count = 0;
    int32_t value = k;
    DEBUG_puts("k : ");
    2482:	83 e6       	ldi	r24, 0x63	; 99
    2484:	90 e2       	ldi	r25, 0x20	; 32
    2486:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
    DEBUG_putu(k);
    248a:	c7 01       	movw	r24, r14
    248c:	b6 01       	movw	r22, r12
    248e:	0e 94 1a 03 	call	0x634	; 0x634 <DEBUG_putu>
    DEBUG_puts("\n \r");
    2492:	8f e5       	ldi	r24, 0x5F	; 95
    2494:	90 e2       	ldi	r25, 0x20	; 32
    2496:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
    return 0;
}

void int_to_binary(int32_t k, int8_t bin_array[32])
{
    int8_t count = 0;
    249a:	20 e0       	ldi	r18, 0x00	; 0
        bin_array[count] = k % 2;
        count++;
        value = k / 2 ;
        k = value;
        if (value == 1) {
            bin_array[count] = 1;
    249c:	41 e0       	ldi	r20, 0x01	; 1
    int8_t count = 0;
    int32_t value = k;
    DEBUG_puts("k : ");
    DEBUG_putu(k);
    DEBUG_puts("\n \r");
    while (value != 0 && value != 1) {
    249e:	3a c0       	rjmp	.+116    	; 0x2514 <int_to_binary+0xa4>
        bin_array[count] = k % 2;
    24a0:	fe 01       	movw	r30, r28
    24a2:	e2 0f       	add	r30, r18
    24a4:	f1 1d       	adc	r31, r1
    24a6:	27 fd       	sbrc	r18, 7
    24a8:	fa 95       	dec	r31
    24aa:	d7 01       	movw	r26, r14
    24ac:	c6 01       	movw	r24, r12
    24ae:	81 70       	andi	r24, 0x01	; 1
    24b0:	99 27       	eor	r25, r25
    24b2:	aa 27       	eor	r26, r26
    24b4:	b0 78       	andi	r27, 0x80	; 128
    24b6:	bb 23       	and	r27, r27
    24b8:	54 f4       	brge	.+20     	; 0x24ce <int_to_binary+0x5e>
    24ba:	01 97       	sbiw	r24, 0x01	; 1
    24bc:	a1 09       	sbc	r26, r1
    24be:	b1 09       	sbc	r27, r1
    24c0:	8e 6f       	ori	r24, 0xFE	; 254
    24c2:	9f 6f       	ori	r25, 0xFF	; 255
    24c4:	af 6f       	ori	r26, 0xFF	; 255
    24c6:	bf 6f       	ori	r27, 0xFF	; 255
    24c8:	01 96       	adiw	r24, 0x01	; 1
    24ca:	a1 1d       	adc	r26, r1
    24cc:	b1 1d       	adc	r27, r1
    24ce:	80 83       	st	Z, r24
        count++;
    24d0:	32 2f       	mov	r19, r18
    24d2:	3f 5f       	subi	r19, 0xFF	; 255
        value = k / 2 ;
    24d4:	d7 01       	movw	r26, r14
    24d6:	c6 01       	movw	r24, r12
    24d8:	ff 20       	and	r15, r15
    24da:	1c f4       	brge	.+6      	; 0x24e2 <int_to_binary+0x72>
    24dc:	01 96       	adiw	r24, 0x01	; 1
    24de:	a1 1d       	adc	r26, r1
    24e0:	b1 1d       	adc	r27, r1
    24e2:	6c 01       	movw	r12, r24
    24e4:	7d 01       	movw	r14, r26
    24e6:	f5 94       	asr	r15
    24e8:	e7 94       	ror	r14
    24ea:	d7 94       	ror	r13
    24ec:	c7 94       	ror	r12
        k = value;
        if (value == 1) {
    24ee:	81 e0       	ldi	r24, 0x01	; 1
    24f0:	c8 16       	cp	r12, r24
    24f2:	d1 04       	cpc	r13, r1
    24f4:	e1 04       	cpc	r14, r1
    24f6:	f1 04       	cpc	r15, r1
    24f8:	61 f4       	brne	.+24     	; 0x2512 <int_to_binary+0xa2>
            bin_array[count] = 1;
    24fa:	fe 01       	movw	r30, r28
    24fc:	e3 0f       	add	r30, r19
    24fe:	f1 1d       	adc	r31, r1
    2500:	37 fd       	sbrc	r19, 7
    2502:	fa 95       	dec	r31
    2504:	40 83       	st	Z, r20
            count++;
    2506:	32 2f       	mov	r19, r18
    2508:	3e 5f       	subi	r19, 0xFE	; 254
    250a:	c1 2c       	mov	r12, r1
    250c:	d1 2c       	mov	r13, r1
    250e:	76 01       	movw	r14, r12
    2510:	c3 94       	inc	r12
    2512:	23 2f       	mov	r18, r19
    int8_t count = 0;
    int32_t value = k;
    DEBUG_puts("k : ");
    DEBUG_putu(k);
    DEBUG_puts("\n \r");
    while (value != 0 && value != 1) {
    2514:	82 e0       	ldi	r24, 0x02	; 2
    2516:	c8 16       	cp	r12, r24
    2518:	d1 04       	cpc	r13, r1
    251a:	e1 04       	cpc	r14, r1
    251c:	f1 04       	cpc	r15, r1
    251e:	08 f0       	brcs	.+2      	; 0x2522 <int_to_binary+0xb2>
    2520:	bf cf       	rjmp	.-130    	; 0x24a0 <int_to_binary+0x30>
            bin_array[count] = 1;
            count++;
        }
    }
    return 0;
}//int_to_binary
    2522:	df 91       	pop	r29
    2524:	cf 91       	pop	r28
    2526:	ff 90       	pop	r15
    2528:	ef 90       	pop	r14
    252a:	df 90       	pop	r13
    252c:	cf 90       	pop	r12
    252e:	08 95       	ret

00002530 <execute_jobs>:

void execute_jobs(char* scheduled_char_time_ptr, int8_t size, char* asset)
{
    2530:	6f 92       	push	r6
    2532:	7f 92       	push	r7
    2534:	8f 92       	push	r8
    2536:	9f 92       	push	r9
    2538:	af 92       	push	r10
    253a:	bf 92       	push	r11
    253c:	cf 92       	push	r12
    253e:	df 92       	push	r13
    2540:	ef 92       	push	r14
    2542:	ff 92       	push	r15
    2544:	0f 93       	push	r16
    2546:	1f 93       	push	r17
    2548:	cf 93       	push	r28
    254a:	df 93       	push	r29
    254c:	cd b7       	in	r28, 0x3d	; 61
    254e:	de b7       	in	r29, 0x3e	; 62
    2550:	a0 97       	sbiw	r28, 0x20	; 32
    2552:	cd bf       	out	0x3d, r28	; 61
    2554:	de bf       	out	0x3e, r29	; 62
    2556:	3c 01       	movw	r6, r24
    2558:	6a 01       	movw	r12, r20
    int32_t job_value = 0;
    int8_t array_pos = 0;
    int8_t bin_array_pass [32] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
    255a:	de 01       	movw	r26, r28
    255c:	11 96       	adiw	r26, 0x01	; 1
    255e:	80 e2       	ldi	r24, 0x20	; 32
    2560:	fd 01       	movw	r30, r26
    2562:	11 92       	st	Z+, r1
    2564:	8a 95       	dec	r24
    2566:	e9 f7       	brne	.-6      	; 0x2562 <execute_jobs+0x32>

    for (int x = (size - 1); x >= 0; x--) {
    2568:	e6 2f       	mov	r30, r22
    256a:	ff 27       	eor	r31, r31
    256c:	e7 fd       	sbrc	r30, 7
    256e:	f0 95       	com	r31
    2570:	31 97       	sbiw	r30, 0x01	; 1
    2572:	0a f4       	brpl	.+2      	; 0x2576 <execute_jobs+0x46>
    2574:	b5 c0       	rjmp	.+362    	; 0x26e0 <execute_jobs+0x1b0>
        }
    }
    return 0;
}//int_to_binary

void execute_jobs(char* scheduled_char_time_ptr, int8_t size, char* asset)
    2576:	e6 0d       	add	r30, r6
    2578:	f7 1d       	adc	r31, r7
    257a:	73 01       	movw	r14, r6
    257c:	81 e0       	ldi	r24, 0x01	; 1
    257e:	e8 1a       	sub	r14, r24
    2580:	f1 08       	sbc	r15, r1
{
    int32_t job_value = 0;
    int8_t array_pos = 0;
    2582:	10 e0       	ldi	r17, 0x00	; 0
    return 0;
}//int_to_binary

void execute_jobs(char* scheduled_char_time_ptr, int8_t size, char* asset)
{
    int32_t job_value = 0;
    2584:	81 2c       	mov	r8, r1
    2586:	91 2c       	mov	r9, r1
    2588:	54 01       	movw	r10, r8
    int8_t array_pos = 0;
    int8_t bin_array_pass [32] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};

    for (int x = (size - 1); x >= 0; x--) {
        if ((Byte)(scheduled_char_time_ptr) != 0xFF) {
    258a:	8f ef       	ldi	r24, 0xFF	; 255
    258c:	68 16       	cp	r6, r24
    258e:	09 f4       	brne	.+2      	; 0x2592 <execute_jobs+0x62>
    2590:	a1 c0       	rjmp	.+322    	; 0x26d4 <execute_jobs+0x1a4>
            int32_t char_byte = (int32_t)(scheduled_char_time_ptr[x] - '0');
    2592:	a0 81       	ld	r26, Z
    2594:	bb 27       	eor	r27, r27
    2596:	a7 fd       	sbrc	r26, 7
    2598:	b0 95       	com	r27
    259a:	d0 97       	sbiw	r26, 0x30	; 48
    259c:	9d 01       	movw	r18, r26
    259e:	44 27       	eor	r20, r20
    25a0:	37 fd       	sbrc	r19, 7
    25a2:	40 95       	com	r20
    25a4:	54 2f       	mov	r21, r20
            switch (array_pos) {
    25a6:	15 30       	cpi	r17, 0x05	; 5
    25a8:	09 f4       	brne	.+2      	; 0x25ac <execute_jobs+0x7c>
    25aa:	58 c0       	rjmp	.+176    	; 0x265c <execute_jobs+0x12c>
    25ac:	7c f4       	brge	.+30     	; 0x25cc <execute_jobs+0x9c>
    25ae:	12 30       	cpi	r17, 0x02	; 2
    25b0:	e9 f1       	breq	.+122    	; 0x262c <execute_jobs+0xfc>
    25b2:	34 f4       	brge	.+12     	; 0x25c0 <execute_jobs+0x90>
    25b4:	11 23       	and	r17, r17
    25b6:	e1 f0       	breq	.+56     	; 0x25f0 <execute_jobs+0xc0>
    25b8:	11 30       	cpi	r17, 0x01	; 1
    25ba:	09 f0       	breq	.+2      	; 0x25be <execute_jobs+0x8e>
    25bc:	8a c0       	rjmp	.+276    	; 0x26d2 <execute_jobs+0x1a2>
    25be:	1d c0       	rjmp	.+58     	; 0x25fa <execute_jobs+0xca>
    25c0:	13 30       	cpi	r17, 0x03	; 3
    25c2:	e1 f1       	breq	.+120    	; 0x263c <execute_jobs+0x10c>
    25c4:	14 30       	cpi	r17, 0x04	; 4
    25c6:	09 f0       	breq	.+2      	; 0x25ca <execute_jobs+0x9a>
    25c8:	84 c0       	rjmp	.+264    	; 0x26d2 <execute_jobs+0x1a2>
    25ca:	40 c0       	rjmp	.+128    	; 0x264c <execute_jobs+0x11c>
    25cc:	18 30       	cpi	r17, 0x08	; 8
    25ce:	09 f4       	brne	.+2      	; 0x25d2 <execute_jobs+0xa2>
    25d0:	63 c0       	rjmp	.+198    	; 0x2698 <execute_jobs+0x168>
    25d2:	3c f4       	brge	.+14     	; 0x25e2 <execute_jobs+0xb2>
    25d4:	16 30       	cpi	r17, 0x06	; 6
    25d6:	09 f4       	brne	.+2      	; 0x25da <execute_jobs+0xaa>
    25d8:	4b c0       	rjmp	.+150    	; 0x2670 <execute_jobs+0x140>
    25da:	17 30       	cpi	r17, 0x07	; 7
    25dc:	09 f0       	breq	.+2      	; 0x25e0 <execute_jobs+0xb0>
    25de:	79 c0       	rjmp	.+242    	; 0x26d2 <execute_jobs+0x1a2>
    25e0:	51 c0       	rjmp	.+162    	; 0x2684 <execute_jobs+0x154>
    25e2:	19 30       	cpi	r17, 0x09	; 9
    25e4:	09 f4       	brne	.+2      	; 0x25e8 <execute_jobs+0xb8>
    25e6:	62 c0       	rjmp	.+196    	; 0x26ac <execute_jobs+0x17c>
    25e8:	1a 30       	cpi	r17, 0x0A	; 10
    25ea:	09 f0       	breq	.+2      	; 0x25ee <execute_jobs+0xbe>
    25ec:	72 c0       	rjmp	.+228    	; 0x26d2 <execute_jobs+0x1a2>
    25ee:	68 c0       	rjmp	.+208    	; 0x26c0 <execute_jobs+0x190>
            case 0 : {
                job_value = job_value + char_byte;
    25f0:	82 0e       	add	r8, r18
    25f2:	93 1e       	adc	r9, r19
    25f4:	a4 1e       	adc	r10, r20
    25f6:	b5 1e       	adc	r11, r21
                break;
    25f8:	6c c0       	rjmp	.+216    	; 0x26d2 <execute_jobs+0x1a2>
            }
            case 1: {
                job_value = job_value + 10 * char_byte;
    25fa:	ba 01       	movw	r22, r20
    25fc:	a9 01       	movw	r20, r18
    25fe:	44 0f       	add	r20, r20
    2600:	55 1f       	adc	r21, r21
    2602:	66 1f       	adc	r22, r22
    2604:	77 1f       	adc	r23, r23
    2606:	db 01       	movw	r26, r22
    2608:	ca 01       	movw	r24, r20
    260a:	88 0f       	add	r24, r24
    260c:	99 1f       	adc	r25, r25
    260e:	aa 1f       	adc	r26, r26
    2610:	bb 1f       	adc	r27, r27
    2612:	88 0f       	add	r24, r24
    2614:	99 1f       	adc	r25, r25
    2616:	aa 1f       	adc	r26, r26
    2618:	bb 1f       	adc	r27, r27
    261a:	84 0f       	add	r24, r20
    261c:	95 1f       	adc	r25, r21
    261e:	a6 1f       	adc	r26, r22
    2620:	b7 1f       	adc	r27, r23
    2622:	88 0e       	add	r8, r24
    2624:	99 1e       	adc	r9, r25
    2626:	aa 1e       	adc	r10, r26
    2628:	bb 1e       	adc	r11, r27
                break;
    262a:	53 c0       	rjmp	.+166    	; 0x26d2 <execute_jobs+0x1a2>
            }
            case 2: {
                job_value = job_value + 100 * char_byte;
    262c:	a4 e6       	ldi	r26, 0x64	; 100
    262e:	b0 e0       	ldi	r27, 0x00	; 0
    2630:	34 d3       	rcall	.+1640   	; 0x2c9a <__muluhisi3>
    2632:	86 0e       	add	r8, r22
    2634:	97 1e       	adc	r9, r23
    2636:	a8 1e       	adc	r10, r24
    2638:	b9 1e       	adc	r11, r25
                break;
    263a:	4b c0       	rjmp	.+150    	; 0x26d2 <execute_jobs+0x1a2>
            }
            case 3: {
                job_value = job_value + 1000 * char_byte;
    263c:	a8 ee       	ldi	r26, 0xE8	; 232
    263e:	b3 e0       	ldi	r27, 0x03	; 3
    2640:	2c d3       	rcall	.+1624   	; 0x2c9a <__muluhisi3>
    2642:	86 0e       	add	r8, r22
    2644:	97 1e       	adc	r9, r23
    2646:	a8 1e       	adc	r10, r24
    2648:	b9 1e       	adc	r11, r25
                break;
    264a:	43 c0       	rjmp	.+134    	; 0x26d2 <execute_jobs+0x1a2>
            }
            case 4: {
                job_value = job_value + 10000 * char_byte;
    264c:	a0 e1       	ldi	r26, 0x10	; 16
    264e:	b7 e2       	ldi	r27, 0x27	; 39
    2650:	24 d3       	rcall	.+1608   	; 0x2c9a <__muluhisi3>
    2652:	86 0e       	add	r8, r22
    2654:	97 1e       	adc	r9, r23
    2656:	a8 1e       	adc	r10, r24
    2658:	b9 1e       	adc	r11, r25
                break;
    265a:	3b c0       	rjmp	.+118    	; 0x26d2 <execute_jobs+0x1a2>
            }
            case 5: {
                job_value = job_value + 100000 * char_byte;
    265c:	60 ea       	ldi	r22, 0xA0	; 160
    265e:	76 e8       	ldi	r23, 0x86	; 134
    2660:	81 e0       	ldi	r24, 0x01	; 1
    2662:	90 e0       	ldi	r25, 0x00	; 0
    2664:	dd d2       	rcall	.+1466   	; 0x2c20 <__mulsi3>
    2666:	86 0e       	add	r8, r22
    2668:	97 1e       	adc	r9, r23
    266a:	a8 1e       	adc	r10, r24
    266c:	b9 1e       	adc	r11, r25
                break;
    266e:	31 c0       	rjmp	.+98     	; 0x26d2 <execute_jobs+0x1a2>
            }
            case 6: {
                job_value = job_value + 1000000 * char_byte;
    2670:	60 e4       	ldi	r22, 0x40	; 64
    2672:	72 e4       	ldi	r23, 0x42	; 66
    2674:	8f e0       	ldi	r24, 0x0F	; 15
    2676:	90 e0       	ldi	r25, 0x00	; 0
    2678:	d3 d2       	rcall	.+1446   	; 0x2c20 <__mulsi3>
    267a:	86 0e       	add	r8, r22
    267c:	97 1e       	adc	r9, r23
    267e:	a8 1e       	adc	r10, r24
    2680:	b9 1e       	adc	r11, r25
                break;
    2682:	27 c0       	rjmp	.+78     	; 0x26d2 <execute_jobs+0x1a2>
            }
            case 7: {
                job_value = job_value + 10000000 * char_byte;
    2684:	60 e8       	ldi	r22, 0x80	; 128
    2686:	76 e9       	ldi	r23, 0x96	; 150
    2688:	88 e9       	ldi	r24, 0x98	; 152
    268a:	90 e0       	ldi	r25, 0x00	; 0
    268c:	c9 d2       	rcall	.+1426   	; 0x2c20 <__mulsi3>
    268e:	86 0e       	add	r8, r22
    2690:	97 1e       	adc	r9, r23
    2692:	a8 1e       	adc	r10, r24
    2694:	b9 1e       	adc	r11, r25
                break;
    2696:	1d c0       	rjmp	.+58     	; 0x26d2 <execute_jobs+0x1a2>
            }
            case 8: {
                job_value = job_value + 100000000 * char_byte;
    2698:	60 e0       	ldi	r22, 0x00	; 0
    269a:	71 ee       	ldi	r23, 0xE1	; 225
    269c:	85 ef       	ldi	r24, 0xF5	; 245
    269e:	95 e0       	ldi	r25, 0x05	; 5
    26a0:	bf d2       	rcall	.+1406   	; 0x2c20 <__mulsi3>
    26a2:	86 0e       	add	r8, r22
    26a4:	97 1e       	adc	r9, r23
    26a6:	a8 1e       	adc	r10, r24
    26a8:	b9 1e       	adc	r11, r25
                break;
    26aa:	13 c0       	rjmp	.+38     	; 0x26d2 <execute_jobs+0x1a2>
            }
            case 9: {
                job_value = job_value + 1000000000 * char_byte;
    26ac:	60 e0       	ldi	r22, 0x00	; 0
    26ae:	7a ec       	ldi	r23, 0xCA	; 202
    26b0:	8a e9       	ldi	r24, 0x9A	; 154
    26b2:	9b e3       	ldi	r25, 0x3B	; 59
    26b4:	b5 d2       	rcall	.+1386   	; 0x2c20 <__mulsi3>
    26b6:	86 0e       	add	r8, r22
    26b8:	97 1e       	adc	r9, r23
    26ba:	a8 1e       	adc	r10, r24
    26bc:	b9 1e       	adc	r11, r25
                break;
    26be:	09 c0       	rjmp	.+18     	; 0x26d2 <execute_jobs+0x1a2>
            }
            case 10: {
                job_value = job_value + 10000000000 * char_byte;
    26c0:	20 e0       	ldi	r18, 0x00	; 0
    26c2:	34 ee       	ldi	r19, 0xE4	; 228
    26c4:	4b e0       	ldi	r20, 0x0B	; 11
    26c6:	54 e5       	ldi	r21, 0x54	; 84
    26c8:	f2 d2       	rcall	.+1508   	; 0x2cae <__mulshisi3>
    26ca:	86 0e       	add	r8, r22
    26cc:	97 1e       	adc	r9, r23
    26ce:	a8 1e       	adc	r10, r24
    26d0:	b9 1e       	adc	r11, r25
                break;
            }
            }//switch
            array_pos++;
    26d2:	1f 5f       	subi	r17, 0xFF	; 255
    26d4:	31 97       	sbiw	r30, 0x01	; 1
{
    int32_t job_value = 0;
    int8_t array_pos = 0;
    int8_t bin_array_pass [32] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};

    for (int x = (size - 1); x >= 0; x--) {
    26d6:	ee 15       	cp	r30, r14
    26d8:	ff 05       	cpc	r31, r15
    26da:	09 f0       	breq	.+2      	; 0x26de <execute_jobs+0x1ae>
    26dc:	56 cf       	rjmp	.-340    	; 0x258a <execute_jobs+0x5a>
    26de:	03 c0       	rjmp	.+6      	; 0x26e6 <execute_jobs+0x1b6>
    return 0;
}//int_to_binary

void execute_jobs(char* scheduled_char_time_ptr, int8_t size, char* asset)
{
    int32_t job_value = 0;
    26e0:	81 2c       	mov	r8, r1
    26e2:	91 2c       	mov	r9, r1
    26e4:	54 01       	movw	r10, r8
            }
            }//switch
            array_pos++;
        }//if
    }//for
    DEBUG_puts("job_value : ");
    26e6:	88 e6       	ldi	r24, 0x68	; 104
    26e8:	90 e2       	ldi	r25, 0x20	; 32
    26ea:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
    DEBUG_putu(job_value);
    26ee:	c5 01       	movw	r24, r10
    26f0:	b4 01       	movw	r22, r8
    26f2:	0e 94 1a 03 	call	0x634	; 0x634 <DEBUG_putu>
    DEBUG_puts("\n \r");
    26f6:	8f e5       	ldi	r24, 0x5F	; 95
    26f8:	90 e2       	ldi	r25, 0x20	; 32
    26fa:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
    int_to_binary(job_value, bin_array_pass);
    26fe:	ae 01       	movw	r20, r28
    2700:	4f 5f       	subi	r20, 0xFF	; 255
    2702:	5f 4f       	sbci	r21, 0xFF	; 255
    2704:	c5 01       	movw	r24, r10
    2706:	b4 01       	movw	r22, r8
    2708:	b3 de       	rcall	.-666    	; 0x2470 <int_to_binary>
    //calculate times that have been set by analyzing bin_array_pass(remember to check relavent asset and timeslots to ensure that corret times are represented)
    //check asset and timeslot at hand and pass the binary array for each timeslot with the relevant offset (use switch statement) to the pwm method
    //check bin values for set jobs and trigger when necessary
    DEBUG_puts(asset);
    270a:	c6 01       	movw	r24, r12
    270c:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
    DEBUG_puts("\n \r");
    2710:	8f e5       	ldi	r24, 0x5F	; 95
    2712:	90 e2       	ldi	r25, 0x20	; 32
    2714:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
    DEBUG_puts("after int2bin : ");
    2718:	85 e7       	ldi	r24, 0x75	; 117
    271a:	90 e2       	ldi	r25, 0x20	; 32
    271c:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
    2720:	8e 01       	movw	r16, r28
    2722:	0f 5f       	subi	r16, 0xFF	; 255
    2724:	1f 4f       	sbci	r17, 0xFF	; 255
        }
    }
    return 0;
}//int_to_binary

void execute_jobs(char* scheduled_char_time_ptr, int8_t size, char* asset)
    2726:	6e 01       	movw	r12, r28
    2728:	e1 e2       	ldi	r30, 0x21	; 33
    272a:	ce 0e       	add	r12, r30
    272c:	d1 1c       	adc	r13, r1
    272e:	78 01       	movw	r14, r16
    //check bin values for set jobs and trigger when necessary
    DEBUG_puts(asset);
    DEBUG_puts("\n \r");
    DEBUG_puts("after int2bin : ");
    for (int x = 0; x < 32 ; x++) {
        DEBUG_putu(bin_array_pass[x]);
    2730:	f7 01       	movw	r30, r14
    2732:	61 91       	ld	r22, Z+
    2734:	7f 01       	movw	r14, r30
    2736:	77 27       	eor	r23, r23
    2738:	67 fd       	sbrc	r22, 7
    273a:	70 95       	com	r23
    273c:	87 2f       	mov	r24, r23
    273e:	97 2f       	mov	r25, r23
    2740:	0e 94 1a 03 	call	0x634	; 0x634 <DEBUG_putu>
    //check asset and timeslot at hand and pass the binary array for each timeslot with the relevant offset (use switch statement) to the pwm method
    //check bin values for set jobs and trigger when necessary
    DEBUG_puts(asset);
    DEBUG_puts("\n \r");
    DEBUG_puts("after int2bin : ");
    for (int x = 0; x < 32 ; x++) {
    2744:	ec 14       	cp	r14, r12
    2746:	fd 04       	cpc	r15, r13
    2748:	99 f7       	brne	.-26     	; 0x2730 <execute_jobs+0x200>
        DEBUG_putu(bin_array_pass[x]);
    }
    DEBUG_puts("\n \r");
    274a:	8f e5       	ldi	r24, 0x5F	; 95
    274c:	90 e2       	ldi	r25, 0x20	; 32
    274e:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
    for (int x = 0; x < 32 ; x++) { //clear bin_array_pass
        bin_array_pass[x] = 0;
    2752:	f8 01       	movw	r30, r16
    2754:	11 92       	st	Z+, r1
    2756:	8f 01       	movw	r16, r30
    DEBUG_puts("after int2bin : ");
    for (int x = 0; x < 32 ; x++) {
        DEBUG_putu(bin_array_pass[x]);
    }
    DEBUG_puts("\n \r");
    for (int x = 0; x < 32 ; x++) { //clear bin_array_pass
    2758:	ce 16       	cp	r12, r30
    275a:	df 06       	cpc	r13, r31
    275c:	d1 f7       	brne	.-12     	; 0x2752 <execute_jobs+0x222>
        bin_array_pass[x] = 0;
    }
    DEBUG_puts("\n \r");
    275e:	8f e5       	ldi	r24, 0x5F	; 95
    2760:	90 e2       	ldi	r25, 0x20	; 32
    2762:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>



}//execute_jobs
    2766:	a0 96       	adiw	r28, 0x20	; 32
    2768:	cd bf       	out	0x3d, r28	; 61
    276a:	de bf       	out	0x3e, r29	; 62
    276c:	df 91       	pop	r29
    276e:	cf 91       	pop	r28
    2770:	1f 91       	pop	r17
    2772:	0f 91       	pop	r16
    2774:	ff 90       	pop	r15
    2776:	ef 90       	pop	r14
    2778:	df 90       	pop	r13
    277a:	cf 90       	pop	r12
    277c:	bf 90       	pop	r11
    277e:	af 90       	pop	r10
    2780:	9f 90       	pop	r9
    2782:	8f 90       	pop	r8
    2784:	7f 90       	pop	r7
    2786:	6f 90       	pop	r6
    2788:	08 95       	ret

0000278a <look_for_jobs>:
void look_for_jobs(void)
{
    278a:	af 92       	push	r10
    278c:	bf 92       	push	r11
    278e:	cf 92       	push	r12
    2790:	df 92       	push	r13
    2792:	ef 92       	push	r14
    2794:	ff 92       	push	r15
    2796:	0f 93       	push	r16
    2798:	1f 93       	push	r17
    279a:	cf 93       	push	r28
    279c:	df 93       	push	r29
    //check eeprom for scheduled jobs and execute them on the minute
    uint32_t current_time = rtc_get_time();
    279e:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    int8_t count = 0;
    static char scheduled_char_time[16];
    char eeprom_char_byte;
    for (int address = 0x0000; address <= 0x008F; address++) { //loop through entire eeprom address range
    27a2:	c0 e0       	ldi	r28, 0x00	; 0
    27a4:	d0 e0       	ldi	r29, 0x00	; 0
}//execute_jobs
void look_for_jobs(void)
{
    //check eeprom for scheduled jobs and execute them on the minute
    uint32_t current_time = rtc_get_time();
    int8_t count = 0;
    27a6:	a1 2c       	mov	r10, r1
    DEBUG_puts("\n \r");



}//execute_jobs
void look_for_jobs(void)
    27a8:	0f 2e       	mov	r0, r31
    27aa:	f3 e5       	ldi	r31, 0x53	; 83
    27ac:	ef 2e       	mov	r14, r31
    27ae:	f3 e2       	ldi	r31, 0x23	; 35
    27b0:	ff 2e       	mov	r15, r31
    27b2:	f0 2d       	mov	r31, r0
            }
            if (address == 0x007F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts1");
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    27b4:	bb 24       	eor	r11, r11
    27b6:	ba 94       	dec	r11
    uint32_t current_time = rtc_get_time();
    int8_t count = 0;
    static char scheduled_char_time[16];
    char eeprom_char_byte;
    for (int address = 0x0000; address <= 0x008F; address++) { //loop through entire eeprom address range
        if (address <= 0x000F) { //ICA1_ts0
    27b8:	c0 31       	cpi	r28, 0x10	; 16
    27ba:	d1 05       	cpc	r29, r1
    27bc:	14 f5       	brge	.+68     	; 0x2802 <look_for_jobs+0x78>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    27be:	ce 01       	movw	r24, r28
    27c0:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    27c4:	8f 3f       	cpi	r24, 0xFF	; 255
    27c6:	41 f0       	breq	.+16     	; 0x27d8 <look_for_jobs+0x4e>
                scheduled_char_time[count] = eeprom_char_byte;
    27c8:	ea 2d       	mov	r30, r10
    27ca:	ff 27       	eor	r31, r31
    27cc:	e7 fd       	sbrc	r30, 7
    27ce:	f0 95       	com	r31
    27d0:	ed 5b       	subi	r30, 0xBD	; 189
    27d2:	fc 4d       	sbci	r31, 0xDC	; 220
    27d4:	80 83       	st	Z, r24
                count ++;
    27d6:	a3 94       	inc	r10
            }
            if (address == 0x000F) {
    27d8:	cf 30       	cpi	r28, 0x0F	; 15
    27da:	d1 05       	cpc	r29, r1
    27dc:	91 f4       	brne	.+36     	; 0x2802 <look_for_jobs+0x78>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts0");
    27de:	46 e8       	ldi	r20, 0x86	; 134
    27e0:	50 e2       	ldi	r21, 0x20	; 32
    27e2:	6a 2d       	mov	r22, r10
    27e4:	83 e4       	ldi	r24, 0x43	; 67
    27e6:	93 e2       	ldi	r25, 0x23	; 35
    27e8:	a3 de       	rcall	.-698    	; 0x2530 <execute_jobs>
    27ea:	e3 e4       	ldi	r30, 0x43	; 67
    27ec:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    27ee:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x000F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts0");
                for (int x = 0; x <= 15; x++) { //clear array
    27f0:	ee 15       	cp	r30, r14
    27f2:	ff 05       	cpc	r31, r15
    27f4:	e1 f7       	brne	.-8      	; 0x27ee <look_for_jobs+0x64>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
            }
        }//ICA1_ts0
        if (address >= 0x0010 && address <= 0x001F) { //ICA1_ts1
    27f6:	0f 2e       	mov	r0, r31
    27f8:	ff e0       	ldi	r31, 0x0F	; 15
    27fa:	cf 2e       	mov	r12, r31
    27fc:	d1 2c       	mov	r13, r1
    27fe:	f0 2d       	mov	r31, r0
    2800:	1e c1       	rjmp	.+572    	; 0x2a3e <look_for_jobs+0x2b4>
    2802:	6e 01       	movw	r12, r28
    2804:	ce 01       	movw	r24, r28
    2806:	40 97       	sbiw	r24, 0x10	; 16
    2808:	40 97       	sbiw	r24, 0x10	; 16
    280a:	e8 f4       	brcc	.+58     	; 0x2846 <look_for_jobs+0xbc>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    280c:	ce 01       	movw	r24, r28
    280e:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    2812:	8f 3f       	cpi	r24, 0xFF	; 255
    2814:	41 f0       	breq	.+16     	; 0x2826 <look_for_jobs+0x9c>
                scheduled_char_time[count] = eeprom_char_byte;
    2816:	ea 2d       	mov	r30, r10
    2818:	ff 27       	eor	r31, r31
    281a:	e7 fd       	sbrc	r30, 7
    281c:	f0 95       	com	r31
    281e:	ed 5b       	subi	r30, 0xBD	; 189
    2820:	fc 4d       	sbci	r31, 0xDC	; 220
    2822:	80 83       	st	Z, r24
                count ++;
    2824:	a3 94       	inc	r10
            }
            if (address == 0x001F) {
    2826:	cf 31       	cpi	r28, 0x1F	; 31
    2828:	d1 05       	cpc	r29, r1
    282a:	69 f4       	brne	.+26     	; 0x2846 <look_for_jobs+0xbc>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts1");
    282c:	4f e8       	ldi	r20, 0x8F	; 143
    282e:	50 e2       	ldi	r21, 0x20	; 32
    2830:	6a 2d       	mov	r22, r10
    2832:	83 e4       	ldi	r24, 0x43	; 67
    2834:	93 e2       	ldi	r25, 0x23	; 35
    2836:	7c de       	rcall	.-776    	; 0x2530 <execute_jobs>
    2838:	e3 e4       	ldi	r30, 0x43	; 67
    283a:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    283c:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x001F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts1");
                for (int x = 0; x <= 15; x++) { //clear array
    283e:	ee 15       	cp	r30, r14
    2840:	ff 05       	cpc	r31, r15
    2842:	e1 f7       	brne	.-8      	; 0x283c <look_for_jobs+0xb2>
    2844:	fc c0       	rjmp	.+504    	; 0x2a3e <look_for_jobs+0x2b4>
    DEBUG_puts("\n \r");



}//execute_jobs
void look_for_jobs(void)
    2846:	8e 01       	movw	r16, r28
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
            }
        }//ICA1_ts1
        if (address >= 0x0020 && address <= 0x002F) { //ICA1_ts2
    2848:	ce 01       	movw	r24, r28
    284a:	80 97       	sbiw	r24, 0x20	; 32
    284c:	40 97       	sbiw	r24, 0x10	; 16
    284e:	f0 f4       	brcc	.+60     	; 0x288c <look_for_jobs+0x102>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    2850:	c6 01       	movw	r24, r12
    2852:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    2856:	8f 3f       	cpi	r24, 0xFF	; 255
    2858:	41 f0       	breq	.+16     	; 0x286a <look_for_jobs+0xe0>
                scheduled_char_time[count] = eeprom_char_byte;
    285a:	ea 2d       	mov	r30, r10
    285c:	ff 27       	eor	r31, r31
    285e:	e7 fd       	sbrc	r30, 7
    2860:	f0 95       	com	r31
    2862:	ed 5b       	subi	r30, 0xBD	; 189
    2864:	fc 4d       	sbci	r31, 0xDC	; 220
    2866:	80 83       	st	Z, r24
                count ++;
    2868:	a3 94       	inc	r10
            }
            if (address == 0x002F) {
    286a:	cf 32       	cpi	r28, 0x2F	; 47
    286c:	d1 05       	cpc	r29, r1
    286e:	71 f4       	brne	.+28     	; 0x288c <look_for_jobs+0x102>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts2");
    2870:	48 e9       	ldi	r20, 0x98	; 152
    2872:	50 e2       	ldi	r21, 0x20	; 32
    2874:	6a 2d       	mov	r22, r10
    2876:	83 e4       	ldi	r24, 0x43	; 67
    2878:	93 e2       	ldi	r25, 0x23	; 35
    287a:	5a de       	rcall	.-844    	; 0x2530 <execute_jobs>
    287c:	e3 e4       	ldi	r30, 0x43	; 67
    287e:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    2880:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x002F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts2");
                for (int x = 0; x <= 15; x++) { //clear array
    2882:	ee 15       	cp	r30, r14
    2884:	ff 05       	cpc	r31, r15
    2886:	e1 f7       	brne	.-8      	; 0x2880 <look_for_jobs+0xf6>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
    2888:	a1 2c       	mov	r10, r1
    288a:	22 c0       	rjmp	.+68     	; 0x28d0 <look_for_jobs+0x146>
            }
        }//ICA1_ts2
        if (address >= 0x0030 && address <= 0x003F) { //ICA2_ts0
    288c:	c8 01       	movw	r24, r16
    288e:	c0 97       	sbiw	r24, 0x30	; 48
    2890:	40 97       	sbiw	r24, 0x10	; 16
    2892:	f0 f4       	brcc	.+60     	; 0x28d0 <look_for_jobs+0x146>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    2894:	c6 01       	movw	r24, r12
    2896:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    289a:	8f 3f       	cpi	r24, 0xFF	; 255
    289c:	41 f0       	breq	.+16     	; 0x28ae <look_for_jobs+0x124>
                scheduled_char_time[count] = eeprom_char_byte;
    289e:	ea 2d       	mov	r30, r10
    28a0:	ff 27       	eor	r31, r31
    28a2:	e7 fd       	sbrc	r30, 7
    28a4:	f0 95       	com	r31
    28a6:	ed 5b       	subi	r30, 0xBD	; 189
    28a8:	fc 4d       	sbci	r31, 0xDC	; 220
    28aa:	80 83       	st	Z, r24
                count ++;
    28ac:	a3 94       	inc	r10
            }
            if (address == 0x003F) {
    28ae:	cf 33       	cpi	r28, 0x3F	; 63
    28b0:	d1 05       	cpc	r29, r1
    28b2:	71 f4       	brne	.+28     	; 0x28d0 <look_for_jobs+0x146>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts0");
    28b4:	41 ea       	ldi	r20, 0xA1	; 161
    28b6:	50 e2       	ldi	r21, 0x20	; 32
    28b8:	6a 2d       	mov	r22, r10
    28ba:	83 e4       	ldi	r24, 0x43	; 67
    28bc:	93 e2       	ldi	r25, 0x23	; 35
    28be:	38 de       	rcall	.-912    	; 0x2530 <execute_jobs>
    28c0:	e3 e4       	ldi	r30, 0x43	; 67
    28c2:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    28c4:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x003F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts0");
                for (int x = 0; x <= 15; x++) { //clear array
    28c6:	ee 15       	cp	r30, r14
    28c8:	ff 05       	cpc	r31, r15
    28ca:	e1 f7       	brne	.-8      	; 0x28c4 <look_for_jobs+0x13a>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
    28cc:	a1 2c       	mov	r10, r1
    28ce:	23 c0       	rjmp	.+70     	; 0x2916 <look_for_jobs+0x18c>
            }
        }//ICA2_ts0
        if (address >= 0x0040 && address <= 0x004F) { //ICA2_ts1
    28d0:	c8 01       	movw	r24, r16
    28d2:	80 54       	subi	r24, 0x40	; 64
    28d4:	91 09       	sbc	r25, r1
    28d6:	40 97       	sbiw	r24, 0x10	; 16
    28d8:	f0 f4       	brcc	.+60     	; 0x2916 <look_for_jobs+0x18c>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    28da:	c6 01       	movw	r24, r12
    28dc:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    28e0:	8f 3f       	cpi	r24, 0xFF	; 255
    28e2:	41 f0       	breq	.+16     	; 0x28f4 <look_for_jobs+0x16a>
                scheduled_char_time[count] = eeprom_char_byte;
    28e4:	ea 2d       	mov	r30, r10
    28e6:	ff 27       	eor	r31, r31
    28e8:	e7 fd       	sbrc	r30, 7
    28ea:	f0 95       	com	r31
    28ec:	ed 5b       	subi	r30, 0xBD	; 189
    28ee:	fc 4d       	sbci	r31, 0xDC	; 220
    28f0:	80 83       	st	Z, r24
                count ++;
    28f2:	a3 94       	inc	r10
            }
            if (address == 0x004F) {
    28f4:	cf 34       	cpi	r28, 0x4F	; 79
    28f6:	d1 05       	cpc	r29, r1
    28f8:	71 f4       	brne	.+28     	; 0x2916 <look_for_jobs+0x18c>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts1");
    28fa:	4a ea       	ldi	r20, 0xAA	; 170
    28fc:	50 e2       	ldi	r21, 0x20	; 32
    28fe:	6a 2d       	mov	r22, r10
    2900:	83 e4       	ldi	r24, 0x43	; 67
    2902:	93 e2       	ldi	r25, 0x23	; 35
    2904:	15 de       	rcall	.-982    	; 0x2530 <execute_jobs>
    2906:	e3 e4       	ldi	r30, 0x43	; 67
    2908:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0x00FF);
    290a:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x004F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts1");
                for (int x = 0; x <= 15; x++) { //clear array
    290c:	ee 15       	cp	r30, r14
    290e:	ff 05       	cpc	r31, r15
    2910:	e1 f7       	brne	.-8      	; 0x290a <look_for_jobs+0x180>
                    scheduled_char_time[x] = (char)(0x00FF);
                }
                count = 0;
    2912:	a1 2c       	mov	r10, r1
    2914:	23 c0       	rjmp	.+70     	; 0x295c <look_for_jobs+0x1d2>
            }
        }//ICA2_ts1
        if (address >= 0x0050 && address <= 0x005F) { //ICA2_ts2
    2916:	c8 01       	movw	r24, r16
    2918:	80 55       	subi	r24, 0x50	; 80
    291a:	91 09       	sbc	r25, r1
    291c:	40 97       	sbiw	r24, 0x10	; 16
    291e:	f0 f4       	brcc	.+60     	; 0x295c <look_for_jobs+0x1d2>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    2920:	c6 01       	movw	r24, r12
    2922:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    2926:	8f 3f       	cpi	r24, 0xFF	; 255
    2928:	41 f0       	breq	.+16     	; 0x293a <look_for_jobs+0x1b0>
                scheduled_char_time[count] = eeprom_char_byte;
    292a:	ea 2d       	mov	r30, r10
    292c:	ff 27       	eor	r31, r31
    292e:	e7 fd       	sbrc	r30, 7
    2930:	f0 95       	com	r31
    2932:	ed 5b       	subi	r30, 0xBD	; 189
    2934:	fc 4d       	sbci	r31, 0xDC	; 220
    2936:	80 83       	st	Z, r24
                count ++;
    2938:	a3 94       	inc	r10
            }
            if (address == 0x005F) {
    293a:	cf 35       	cpi	r28, 0x5F	; 95
    293c:	d1 05       	cpc	r29, r1
    293e:	71 f4       	brne	.+28     	; 0x295c <look_for_jobs+0x1d2>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts2");
    2940:	43 eb       	ldi	r20, 0xB3	; 179
    2942:	50 e2       	ldi	r21, 0x20	; 32
    2944:	6a 2d       	mov	r22, r10
    2946:	83 e4       	ldi	r24, 0x43	; 67
    2948:	93 e2       	ldi	r25, 0x23	; 35
    294a:	f2 dd       	rcall	.-1052   	; 0x2530 <execute_jobs>
    294c:	e3 e4       	ldi	r30, 0x43	; 67
    294e:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    2950:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x005F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts2");
                for (int x = 0; x <= 15; x++) { //clear array
    2952:	ee 15       	cp	r30, r14
    2954:	ff 05       	cpc	r31, r15
    2956:	e1 f7       	brne	.-8      	; 0x2950 <look_for_jobs+0x1c6>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
    2958:	a1 2c       	mov	r10, r1
    295a:	23 c0       	rjmp	.+70     	; 0x29a2 <look_for_jobs+0x218>
            }
        }
        if (address >= 0x0060 && address <= 0x006F) { //ICA3_ts0
    295c:	c8 01       	movw	r24, r16
    295e:	80 56       	subi	r24, 0x60	; 96
    2960:	91 09       	sbc	r25, r1
    2962:	40 97       	sbiw	r24, 0x10	; 16
    2964:	f0 f4       	brcc	.+60     	; 0x29a2 <look_for_jobs+0x218>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    2966:	c6 01       	movw	r24, r12
    2968:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    296c:	8f 3f       	cpi	r24, 0xFF	; 255
    296e:	41 f0       	breq	.+16     	; 0x2980 <look_for_jobs+0x1f6>
                scheduled_char_time[count] = eeprom_char_byte;
    2970:	ea 2d       	mov	r30, r10
    2972:	ff 27       	eor	r31, r31
    2974:	e7 fd       	sbrc	r30, 7
    2976:	f0 95       	com	r31
    2978:	ed 5b       	subi	r30, 0xBD	; 189
    297a:	fc 4d       	sbci	r31, 0xDC	; 220
    297c:	80 83       	st	Z, r24
                count ++;
    297e:	a3 94       	inc	r10
            }
            if (address == 0x006F) {
    2980:	cf 36       	cpi	r28, 0x6F	; 111
    2982:	d1 05       	cpc	r29, r1
    2984:	71 f4       	brne	.+28     	; 0x29a2 <look_for_jobs+0x218>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts0");
    2986:	4c eb       	ldi	r20, 0xBC	; 188
    2988:	50 e2       	ldi	r21, 0x20	; 32
    298a:	6a 2d       	mov	r22, r10
    298c:	83 e4       	ldi	r24, 0x43	; 67
    298e:	93 e2       	ldi	r25, 0x23	; 35
    2990:	cf dd       	rcall	.-1122   	; 0x2530 <execute_jobs>
    2992:	e3 e4       	ldi	r30, 0x43	; 67
    2994:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    2996:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x006F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts0");
                for (int x = 0; x <= 15; x++) { //clear array
    2998:	ee 15       	cp	r30, r14
    299a:	ff 05       	cpc	r31, r15
    299c:	e1 f7       	brne	.-8      	; 0x2996 <look_for_jobs+0x20c>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
    299e:	a1 2c       	mov	r10, r1
    29a0:	23 c0       	rjmp	.+70     	; 0x29e8 <look_for_jobs+0x25e>
            }
        }//ICA3_ts0
        if (address >= 0x0070 && address <= 0x007F) { //ICA3_ts1
    29a2:	c8 01       	movw	r24, r16
    29a4:	80 57       	subi	r24, 0x70	; 112
    29a6:	91 09       	sbc	r25, r1
    29a8:	40 97       	sbiw	r24, 0x10	; 16
    29aa:	f0 f4       	brcc	.+60     	; 0x29e8 <look_for_jobs+0x25e>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    29ac:	c6 01       	movw	r24, r12
    29ae:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    29b2:	8f 3f       	cpi	r24, 0xFF	; 255
    29b4:	41 f0       	breq	.+16     	; 0x29c6 <look_for_jobs+0x23c>
                scheduled_char_time[count] = eeprom_char_byte;
    29b6:	ea 2d       	mov	r30, r10
    29b8:	ff 27       	eor	r31, r31
    29ba:	e7 fd       	sbrc	r30, 7
    29bc:	f0 95       	com	r31
    29be:	ed 5b       	subi	r30, 0xBD	; 189
    29c0:	fc 4d       	sbci	r31, 0xDC	; 220
    29c2:	80 83       	st	Z, r24
                count ++;
    29c4:	a3 94       	inc	r10
            }
            if (address == 0x007F) {
    29c6:	cf 37       	cpi	r28, 0x7F	; 127
    29c8:	d1 05       	cpc	r29, r1
    29ca:	71 f4       	brne	.+28     	; 0x29e8 <look_for_jobs+0x25e>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts1");
    29cc:	45 ec       	ldi	r20, 0xC5	; 197
    29ce:	50 e2       	ldi	r21, 0x20	; 32
    29d0:	6a 2d       	mov	r22, r10
    29d2:	83 e4       	ldi	r24, 0x43	; 67
    29d4:	93 e2       	ldi	r25, 0x23	; 35
    29d6:	ac dd       	rcall	.-1192   	; 0x2530 <execute_jobs>
    29d8:	e3 e4       	ldi	r30, 0x43	; 67
    29da:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    29dc:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x007F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts1");
                for (int x = 0; x <= 15; x++) { //clear array
    29de:	ee 15       	cp	r30, r14
    29e0:	ff 05       	cpc	r31, r15
    29e2:	e1 f7       	brne	.-8      	; 0x29dc <look_for_jobs+0x252>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
    29e4:	a1 2c       	mov	r10, r1
    29e6:	25 c0       	rjmp	.+74     	; 0x2a32 <look_for_jobs+0x2a8>
            }
        }//ICA3_ts1
        if (address >= 0x0080 && address <= 0x008F) { //ICA3_ts2
    29e8:	00 58       	subi	r16, 0x80	; 128
    29ea:	11 09       	sbc	r17, r1
    29ec:	00 31       	cpi	r16, 0x10	; 16
    29ee:	11 05       	cpc	r17, r1
    29f0:	00 f5       	brcc	.+64     	; 0x2a32 <look_for_jobs+0x2a8>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    29f2:	c6 01       	movw	r24, r12
    29f4:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    29f8:	8f 3f       	cpi	r24, 0xFF	; 255
    29fa:	41 f0       	breq	.+16     	; 0x2a0c <look_for_jobs+0x282>
                scheduled_char_time[count] = eeprom_char_byte;
    29fc:	ea 2d       	mov	r30, r10
    29fe:	ff 27       	eor	r31, r31
    2a00:	e7 fd       	sbrc	r30, 7
    2a02:	f0 95       	com	r31
    2a04:	ed 5b       	subi	r30, 0xBD	; 189
    2a06:	fc 4d       	sbci	r31, 0xDC	; 220
    2a08:	80 83       	st	Z, r24
                count ++;
    2a0a:	a3 94       	inc	r10
            }
            if (address == 0x008F) {
    2a0c:	cf 38       	cpi	r28, 0x8F	; 143
    2a0e:	d1 05       	cpc	r29, r1
    2a10:	81 f4       	brne	.+32     	; 0x2a32 <look_for_jobs+0x2a8>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts2");
    2a12:	4e ec       	ldi	r20, 0xCE	; 206
    2a14:	50 e2       	ldi	r21, 0x20	; 32
    2a16:	6a 2d       	mov	r22, r10
    2a18:	83 e4       	ldi	r24, 0x43	; 67
    2a1a:	93 e2       	ldi	r25, 0x23	; 35
    2a1c:	89 dd       	rcall	.-1262   	; 0x2530 <execute_jobs>
    2a1e:	e3 e4       	ldi	r30, 0x43	; 67
    2a20:	f3 e2       	ldi	r31, 0x23	; 35
    DEBUG_puts("\n \r");



}//execute_jobs
void look_for_jobs(void)
    2a22:	83 e5       	ldi	r24, 0x53	; 83
    2a24:	93 e2       	ldi	r25, 0x23	; 35
            }
            if (address == 0x008F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts2");
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    2a26:	2f ef       	ldi	r18, 0xFF	; 255
    2a28:	21 93       	st	Z+, r18
                count ++;
            }
            if (address == 0x008F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts2");
                for (int x = 0; x <= 15; x++) { //clear array
    2a2a:	e8 17       	cp	r30, r24
    2a2c:	f9 07       	cpc	r31, r25
    2a2e:	e1 f7       	brne	.-8      	; 0x2a28 <look_for_jobs+0x29e>
    2a30:	09 c0       	rjmp	.+18     	; 0x2a44 <look_for_jobs+0x2ba>
    //check eeprom for scheduled jobs and execute them on the minute
    uint32_t current_time = rtc_get_time();
    int8_t count = 0;
    static char scheduled_char_time[16];
    char eeprom_char_byte;
    for (int address = 0x0000; address <= 0x008F; address++) { //loop through entire eeprom address range
    2a32:	21 96       	adiw	r28, 0x01	; 1
    2a34:	c0 39       	cpi	r28, 0x90	; 144
    2a36:	d1 05       	cpc	r29, r1
    2a38:	09 f0       	breq	.+2      	; 0x2a3c <look_for_jobs+0x2b2>
    2a3a:	be ce       	rjmp	.-644    	; 0x27b8 <look_for_jobs+0x2e>
    2a3c:	03 c0       	rjmp	.+6      	; 0x2a44 <look_for_jobs+0x2ba>
    DEBUG_puts("\n \r");



}//execute_jobs
void look_for_jobs(void)
    2a3e:	8e 01       	movw	r16, r28
    2a40:	a1 2c       	mov	r10, r1
    2a42:	24 cf       	rjmp	.-440    	; 0x288c <look_for_jobs+0x102>
                count = 0;
            }
        }//ICA3_ts2
    }//loop through entire eeprom
    return 0;
}
    2a44:	df 91       	pop	r29
    2a46:	cf 91       	pop	r28
    2a48:	1f 91       	pop	r17
    2a4a:	0f 91       	pop	r16
    2a4c:	ff 90       	pop	r15
    2a4e:	ef 90       	pop	r14
    2a50:	df 90       	pop	r13
    2a52:	cf 90       	pop	r12
    2a54:	bf 90       	pop	r11
    2a56:	af 90       	pop	r10
    2a58:	08 95       	ret

00002a5a <main>:

int main(void)
{
    2a5a:	cf 93       	push	r28
    2a5c:	df 93       	push	r29
    2a5e:	cd b7       	in	r28, 0x3d	; 61
    2a60:	de b7       	in	r29, 0x3e	; 62
    2a62:	ec 97       	sbiw	r28, 0x3c	; 60
    2a64:	cd bf       	out	0x3d, r28	; 61
    2a66:	de bf       	out	0x3e, r29	; 62
    irq_initialize_vectors();
    2a68:	e0 ea       	ldi	r30, 0xA0	; 160
    2a6a:	f0 e0       	ldi	r31, 0x00	; 0
    2a6c:	87 e0       	ldi	r24, 0x07	; 7
    2a6e:	82 83       	std	Z+2, r24	; 0x02
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    2a70:	82 83       	std	Z+2, r24	; 0x02
    pmic_init();
    sysclk_init();
    2a72:	0e 94 be 03 	call	0x77c	; 0x77c <sysclk_init>
    timeout_init();
    2a76:	71 d8       	rcall	.-3870   	; 0x1b5a <timeout_init>
    ioport_init();
    board_init();
    2a78:	0e 94 58 03 	call	0x6b0	; 0x6b0 <board_init>
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    2a7c:	10 92 53 23 	sts	0x2353, r1
    2a80:	10 92 54 23 	sts	0x2354, r1
    2a84:	10 92 55 23 	sts	0x2355, r1
    2a88:	10 92 56 23 	sts	0x2356, r1
    2a8c:	10 92 57 23 	sts	0x2357, r1
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    2a90:	81 e0       	ldi	r24, 0x01	; 1
    2a92:	80 93 58 23 	sts	0x2358, r24
    sleepmgr_init();
    rtc_init();
    2a96:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <rtc_init>
    cpu_irq_enable();
    2a9a:	78 94       	sei
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    2a9c:	88 e0       	ldi	r24, 0x08	; 8
    2a9e:	e0 e2       	ldi	r30, 0x20	; 32
    2aa0:	f6 e0       	ldi	r31, 0x06	; 6
    2aa2:	86 83       	std	Z+6, r24	; 0x06
    delay_init(F_CPU);

    ioport_set_pin_low(GPIO_LED1);
    _DEBUG_init();
    2aa4:	0e 94 a8 01 	call	0x350	; 0x350 <_uartc1_init>
    _DEBUG_enable_interrupt(USART_INT_LVL_LO);
    2aa8:	81 e0       	ldi	r24, 0x01	; 1
    2aaa:	90 e0       	ldi	r25, 0x00	; 0
    2aac:	0e 94 9f 01 	call	0x33e	; 0x33e <_uartc1_enable_interrupt>
    _MODEM_init();
    2ab0:	0e 94 7d 02 	call	0x4fa	; 0x4fa <_uarte0_init>
    _MODEM_enable_interrupt(USART_INT_LVL_LO);
    2ab4:	81 e0       	ldi	r24, 0x01	; 1
    2ab6:	90 e0       	ldi	r25, 0x00	; 0
    2ab8:	0e 94 74 02 	call	0x4e8	; 0x4e8 <_uarte0_enable_interrupt>
    char* unsolicited_command_ptr = &unsolicited_command;
    uint32_t dummy_timer;
    uint32_t rtc_timer;
    uint32_t look_for_jobs_timer;

    MODEM_raw_puts("at+awtda=c*");
    2abc:	87 ed       	ldi	r24, 0xD7	; 215
    2abe:	90 e2       	ldi	r25, 0x20	; 32
    2ac0:	0e 94 4a 03 	call	0x694	; 0x694 <MODEM_raw_puts>
    MODEM_raw_putb('\r');
    2ac4:	8d e0       	ldi	r24, 0x0D	; 13
    2ac6:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    MODEM_raw_putb('\n');
    2aca:	8a e0       	ldi	r24, 0x0A	; 10
    2acc:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    2ad0:	80 e0       	ldi	r24, 0x00	; 0
    2ad2:	92 e1       	ldi	r25, 0x12	; 18
    2ad4:	aa e7       	ldi	r26, 0x7A	; 122
    2ad6:	b0 e0       	ldi	r27, 0x00	; 0
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    2ad8:	01 97       	sbiw	r24, 0x01	; 1
    2ada:	a1 09       	sbc	r26, r1
    2adc:	b1 09       	sbc	r27, r1
    2ade:	e1 f7       	brne	.-8      	; 0x2ad8 <main+0x7e>
    delay_s(1.5);
    MODEM_raw_puts("at+awtda=d*");
    2ae0:	83 ee       	ldi	r24, 0xE3	; 227
    2ae2:	90 e2       	ldi	r25, 0x20	; 32
    2ae4:	0e 94 4a 03 	call	0x694	; 0x694 <MODEM_raw_puts>
    MODEM_raw_putb('\r');
    2ae8:	8d e0       	ldi	r24, 0x0D	; 13
    2aea:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    MODEM_raw_putb('\n');
    2aee:	8a e0       	ldi	r24, 0x0A	; 10
    2af0:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    2af4:	80 e0       	ldi	r24, 0x00	; 0
    2af6:	92 e1       	ldi	r25, 0x12	; 18
    2af8:	aa e7       	ldi	r26, 0x7A	; 122
    2afa:	b0 e0       	ldi	r27, 0x00	; 0
    2afc:	01 97       	sbiw	r24, 0x01	; 1
    2afe:	a1 09       	sbc	r26, r1
    2b00:	b1 09       	sbc	r27, r1
    2b02:	e1 f7       	brne	.-8      	; 0x2afc <main+0xa2>
    delay_s(1.5);
    MODEM_raw_puts(RTC_TIME);
    2b04:	8f ee       	ldi	r24, 0xEF	; 239
    2b06:	90 e2       	ldi	r25, 0x20	; 32
    2b08:	0e 94 4a 03 	call	0x694	; 0x694 <MODEM_raw_puts>
    MODEM_raw_putb('\r');
    2b0c:	8d e0       	ldi	r24, 0x0D	; 13
    2b0e:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    MODEM_raw_putb('\n');
    2b12:	8a e0       	ldi	r24, 0x0A	; 10
    2b14:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    2b18:	80 e0       	ldi	r24, 0x00	; 0
    2b1a:	92 e1       	ldi	r25, 0x12	; 18
    2b1c:	aa e7       	ldi	r26, 0x7A	; 122
    2b1e:	b0 e0       	ldi	r27, 0x00	; 0
    2b20:	01 97       	sbiw	r24, 0x01	; 1
    2b22:	a1 09       	sbc	r26, r1
    2b24:	b1 09       	sbc	r27, r1
    2b26:	e1 f7       	brne	.-8      	; 0x2b20 <main+0xc6>

    //pwm_toggle(0, true, 10, 10);
    //delay_s(5);
    //pwm_toggle(0, false, 0, 0);

    dummy_timer = rtc_get_time();
    2b28:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    2b2c:	2b 01       	movw	r4, r22
    2b2e:	3c 01       	movw	r6, r24
    rtc_timer = rtc_get_time();
    2b30:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    2b34:	4b 01       	movw	r8, r22
    2b36:	5c 01       	movw	r10, r24
    while (1) {
        if ((rtc_get_time() - dummy_timer) >= 4) {
    2b38:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    2b3c:	dc 01       	movw	r26, r24
    2b3e:	cb 01       	movw	r24, r22
    2b40:	84 19       	sub	r24, r4
    2b42:	95 09       	sbc	r25, r5
    2b44:	a6 09       	sbc	r26, r6
    2b46:	b7 09       	sbc	r27, r7
    2b48:	04 97       	sbiw	r24, 0x04	; 4
    2b4a:	a1 05       	cpc	r26, r1
    2b4c:	b1 05       	cpc	r27, r1
    2b4e:	b0 f0       	brcs	.+44     	; 0x2b7c <main+0x122>
            MODEM_raw_puts(DUMMY_WRITE);
    2b50:	87 ef       	ldi	r24, 0xF7	; 247
    2b52:	90 e2       	ldi	r25, 0x20	; 32
    2b54:	0e 94 4a 03 	call	0x694	; 0x694 <MODEM_raw_puts>
            MODEM_raw_putb('\n');
    2b58:	8a e0       	ldi	r24, 0x0A	; 10
    2b5a:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
            MODEM_raw_putb('\r');
    2b5e:	8d e0       	ldi	r24, 0x0D	; 13
    2b60:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    2b64:	80 e0       	ldi	r24, 0x00	; 0
    2b66:	92 e1       	ldi	r25, 0x12	; 18
    2b68:	aa e7       	ldi	r26, 0x7A	; 122
    2b6a:	b0 e0       	ldi	r27, 0x00	; 0
    2b6c:	01 97       	sbiw	r24, 0x01	; 1
    2b6e:	a1 09       	sbc	r26, r1
    2b70:	b1 09       	sbc	r27, r1
    2b72:	e1 f7       	brne	.-8      	; 0x2b6c <main+0x112>
            delay_s(1.5);
            dummy_timer = rtc_get_time(); //update timer
    2b74:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    2b78:	2b 01       	movw	r4, r22
    2b7a:	3c 01       	movw	r6, r24
        }

        if (_uarte0_byte_available() == true) { //modem uart gets unsolicted interrupt
    2b7c:	0e 94 c6 02 	call	0x58c	; 0x58c <_uarte0_byte_available>
    2b80:	88 23       	and	r24, r24
    2b82:	f9 f0       	breq	.+62     	; 0x2bc2 <main+0x168>
            unsolicited_command_ptr = &unsolicited_command;
            get_unsolicited_commands(sizeof(unsolicited_command), unsolicited_command_ptr);
    2b84:	be 01       	movw	r22, r28
    2b86:	6f 5f       	subi	r22, 0xFF	; 255
    2b88:	7f 4f       	sbci	r23, 0xFF	; 255
    2b8a:	8c e3       	ldi	r24, 0x3C	; 60
    2b8c:	90 e0       	ldi	r25, 0x00	; 0
    2b8e:	f4 d8       	rcall	.-3608   	; 0x1d78 <get_unsolicited_commands>
            if (unsolicited_command[0] != '\n' && unsolicited_command[0] != '\r' && unsolicited_command[0] == '+') {
    2b90:	89 81       	ldd	r24, Y+1	; 0x01
    2b92:	8a 30       	cpi	r24, 0x0A	; 10
    2b94:	81 f0       	breq	.+32     	; 0x2bb6 <main+0x15c>
    2b96:	8b 32       	cpi	r24, 0x2B	; 43
    2b98:	71 f4       	brne	.+28     	; 0x2bb6 <main+0x15c>
                DEBUG_puts(unsolicited_command);
    2b9a:	ce 01       	movw	r24, r28
    2b9c:	01 96       	adiw	r24, 0x01	; 1
    2b9e:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                _DEBUG_putc('\n');
    2ba2:	8a e0       	ldi	r24, 0x0A	; 10
    2ba4:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <_uartc1_putc>
                _DEBUG_putc('\r');
    2ba8:	8d e0       	ldi	r24, 0x0D	; 13
    2baa:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <_uartc1_putc>
                asset_model* model_ptr = decode(unsolicited_command_ptr);
    2bae:	ce 01       	movw	r24, r28
    2bb0:	01 96       	adiw	r24, 0x01	; 1
    2bb2:	43 d9       	rcall	.-3450   	; 0x1e3a <decode>
                schedule_job(model_ptr);
    2bb4:	a0 da       	rcall	.-2752   	; 0x20f6 <schedule_job>
                //print_eeprom();
            }
            clear_temp_string(sizeof(unsolicited_command_ptr), unsolicited_command_ptr);
    2bb6:	be 01       	movw	r22, r28
    2bb8:	6f 5f       	subi	r22, 0xFF	; 255
    2bba:	7f 4f       	sbci	r23, 0xFF	; 255
    2bbc:	82 e0       	ldi	r24, 0x02	; 2
    2bbe:	90 e0       	ldi	r25, 0x00	; 0
    2bc0:	06 d9       	rcall	.-3572   	; 0x1dce <clear_temp_string>
        }
        if ((rtc_get_time() - rtc_timer) >= 10) { //check currrent time
    2bc2:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    2bc6:	dc 01       	movw	r26, r24
    2bc8:	cb 01       	movw	r24, r22
    2bca:	88 19       	sub	r24, r8
    2bcc:	99 09       	sbc	r25, r9
    2bce:	aa 09       	sbc	r26, r10
    2bd0:	bb 09       	sbc	r27, r11
    2bd2:	0a 97       	sbiw	r24, 0x0a	; 10
    2bd4:	a1 05       	cpc	r26, r1
    2bd6:	b1 05       	cpc	r27, r1
    2bd8:	80 f0       	brcs	.+32     	; 0x2bfa <main+0x1a0>
            DEBUG_puts("Time : ");
    2bda:	81 e1       	ldi	r24, 0x11	; 17
    2bdc:	91 e2       	ldi	r25, 0x21	; 33
    2bde:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
            uint32_t time = rtc_get_time();
    2be2:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
            DEBUG_putu(time);
    2be6:	0e 94 1a 03 	call	0x634	; 0x634 <DEBUG_putu>
            DEBUG_puts("\n \r");
    2bea:	8f e5       	ldi	r24, 0x5F	; 95
    2bec:	90 e2       	ldi	r25, 0x20	; 32
    2bee:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
            rtc_timer = rtc_get_time(); //update timer
    2bf2:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    2bf6:	4b 01       	movw	r8, r22
    2bf8:	5c 01       	movw	r10, r24
        }
        if (rtc_get_time() - look_for_jobs_timer >= 20) {
    2bfa:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    2bfe:	dc 01       	movw	r26, r24
    2c00:	cb 01       	movw	r24, r22
    2c02:	8c 19       	sub	r24, r12
    2c04:	9d 09       	sbc	r25, r13
    2c06:	ae 09       	sbc	r26, r14
    2c08:	bf 09       	sbc	r27, r15
    2c0a:	44 97       	sbiw	r24, 0x14	; 20
    2c0c:	a1 05       	cpc	r26, r1
    2c0e:	b1 05       	cpc	r27, r1
    2c10:	08 f4       	brcc	.+2      	; 0x2c14 <main+0x1ba>
    2c12:	92 cf       	rjmp	.-220    	; 0x2b38 <main+0xde>
            look_for_jobs();
    2c14:	ba dd       	rcall	.-1164   	; 0x278a <look_for_jobs>
            look_for_jobs_timer = rtc_get_time(); //update timer
    2c16:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    2c1a:	6b 01       	movw	r12, r22
    2c1c:	7c 01       	movw	r14, r24
    2c1e:	8c cf       	rjmp	.-232    	; 0x2b38 <main+0xde>

00002c20 <__mulsi3>:
    2c20:	db 01       	movw	r26, r22
    2c22:	8f 93       	push	r24
    2c24:	9f 93       	push	r25
    2c26:	39 d0       	rcall	.+114    	; 0x2c9a <__muluhisi3>
    2c28:	bf 91       	pop	r27
    2c2a:	af 91       	pop	r26
    2c2c:	a2 9f       	mul	r26, r18
    2c2e:	80 0d       	add	r24, r0
    2c30:	91 1d       	adc	r25, r1
    2c32:	a3 9f       	mul	r26, r19
    2c34:	90 0d       	add	r25, r0
    2c36:	b2 9f       	mul	r27, r18
    2c38:	90 0d       	add	r25, r0
    2c3a:	11 24       	eor	r1, r1
    2c3c:	08 95       	ret

00002c3e <__udivmodsi4>:
    2c3e:	a1 e2       	ldi	r26, 0x21	; 33
    2c40:	1a 2e       	mov	r1, r26
    2c42:	aa 1b       	sub	r26, r26
    2c44:	bb 1b       	sub	r27, r27
    2c46:	fd 01       	movw	r30, r26
    2c48:	0d c0       	rjmp	.+26     	; 0x2c64 <__udivmodsi4_ep>

00002c4a <__udivmodsi4_loop>:
    2c4a:	aa 1f       	adc	r26, r26
    2c4c:	bb 1f       	adc	r27, r27
    2c4e:	ee 1f       	adc	r30, r30
    2c50:	ff 1f       	adc	r31, r31
    2c52:	a2 17       	cp	r26, r18
    2c54:	b3 07       	cpc	r27, r19
    2c56:	e4 07       	cpc	r30, r20
    2c58:	f5 07       	cpc	r31, r21
    2c5a:	20 f0       	brcs	.+8      	; 0x2c64 <__udivmodsi4_ep>
    2c5c:	a2 1b       	sub	r26, r18
    2c5e:	b3 0b       	sbc	r27, r19
    2c60:	e4 0b       	sbc	r30, r20
    2c62:	f5 0b       	sbc	r31, r21

00002c64 <__udivmodsi4_ep>:
    2c64:	66 1f       	adc	r22, r22
    2c66:	77 1f       	adc	r23, r23
    2c68:	88 1f       	adc	r24, r24
    2c6a:	99 1f       	adc	r25, r25
    2c6c:	1a 94       	dec	r1
    2c6e:	69 f7       	brne	.-38     	; 0x2c4a <__udivmodsi4_loop>
    2c70:	60 95       	com	r22
    2c72:	70 95       	com	r23
    2c74:	80 95       	com	r24
    2c76:	90 95       	com	r25
    2c78:	9b 01       	movw	r18, r22
    2c7a:	ac 01       	movw	r20, r24
    2c7c:	bd 01       	movw	r22, r26
    2c7e:	cf 01       	movw	r24, r30
    2c80:	08 95       	ret

00002c82 <__umulhisi3>:
    2c82:	a2 9f       	mul	r26, r18
    2c84:	b0 01       	movw	r22, r0
    2c86:	b3 9f       	mul	r27, r19
    2c88:	c0 01       	movw	r24, r0
    2c8a:	a3 9f       	mul	r26, r19
    2c8c:	01 d0       	rcall	.+2      	; 0x2c90 <__umulhisi3+0xe>
    2c8e:	b2 9f       	mul	r27, r18
    2c90:	70 0d       	add	r23, r0
    2c92:	81 1d       	adc	r24, r1
    2c94:	11 24       	eor	r1, r1
    2c96:	91 1d       	adc	r25, r1
    2c98:	08 95       	ret

00002c9a <__muluhisi3>:
    2c9a:	f3 df       	rcall	.-26     	; 0x2c82 <__umulhisi3>
    2c9c:	a5 9f       	mul	r26, r21
    2c9e:	90 0d       	add	r25, r0
    2ca0:	b4 9f       	mul	r27, r20
    2ca2:	90 0d       	add	r25, r0
    2ca4:	a4 9f       	mul	r26, r20
    2ca6:	80 0d       	add	r24, r0
    2ca8:	91 1d       	adc	r25, r1
    2caa:	11 24       	eor	r1, r1
    2cac:	08 95       	ret

00002cae <__mulshisi3>:
    2cae:	b7 ff       	sbrs	r27, 7
    2cb0:	f4 cf       	rjmp	.-24     	; 0x2c9a <__muluhisi3>

00002cb2 <__mulohisi3>:
    2cb2:	f3 df       	rcall	.-26     	; 0x2c9a <__muluhisi3>
    2cb4:	82 1b       	sub	r24, r18
    2cb6:	93 0b       	sbc	r25, r19
    2cb8:	08 95       	ret

00002cba <strtok>:
    2cba:	46 e3       	ldi	r20, 0x36	; 54
    2cbc:	51 e2       	ldi	r21, 0x21	; 33
    2cbe:	35 c0       	rjmp	.+106    	; 0x2d2a <strtok_r>

00002cc0 <strcat>:
    2cc0:	fb 01       	movw	r30, r22
    2cc2:	dc 01       	movw	r26, r24
    2cc4:	0d 90       	ld	r0, X+
    2cc6:	00 20       	and	r0, r0
    2cc8:	e9 f7       	brne	.-6      	; 0x2cc4 <strcat+0x4>
    2cca:	11 97       	sbiw	r26, 0x01	; 1
    2ccc:	01 90       	ld	r0, Z+
    2cce:	0d 92       	st	X+, r0
    2cd0:	00 20       	and	r0, r0
    2cd2:	e1 f7       	brne	.-8      	; 0x2ccc <strcat+0xc>
    2cd4:	08 95       	ret

00002cd6 <strcmp>:
    2cd6:	fb 01       	movw	r30, r22
    2cd8:	dc 01       	movw	r26, r24
    2cda:	8d 91       	ld	r24, X+
    2cdc:	01 90       	ld	r0, Z+
    2cde:	80 19       	sub	r24, r0
    2ce0:	01 10       	cpse	r0, r1
    2ce2:	d9 f3       	breq	.-10     	; 0x2cda <strcmp+0x4>
    2ce4:	99 0b       	sbc	r25, r25
    2ce6:	08 95       	ret

00002ce8 <strcpy>:
    2ce8:	fb 01       	movw	r30, r22
    2cea:	dc 01       	movw	r26, r24
    2cec:	01 90       	ld	r0, Z+
    2cee:	0d 92       	st	X+, r0
    2cf0:	00 20       	and	r0, r0
    2cf2:	e1 f7       	brne	.-8      	; 0x2cec <strcpy+0x4>
    2cf4:	08 95       	ret

00002cf6 <strstr>:
    2cf6:	fb 01       	movw	r30, r22
    2cf8:	51 91       	ld	r21, Z+
    2cfa:	55 23       	and	r21, r21
    2cfc:	a9 f0       	breq	.+42     	; 0x2d28 <strstr+0x32>
    2cfe:	bf 01       	movw	r22, r30
    2d00:	dc 01       	movw	r26, r24
    2d02:	4d 91       	ld	r20, X+
    2d04:	45 17       	cp	r20, r21
    2d06:	41 11       	cpse	r20, r1
    2d08:	e1 f7       	brne	.-8      	; 0x2d02 <strstr+0xc>
    2d0a:	59 f4       	brne	.+22     	; 0x2d22 <strstr+0x2c>
    2d0c:	cd 01       	movw	r24, r26
    2d0e:	01 90       	ld	r0, Z+
    2d10:	00 20       	and	r0, r0
    2d12:	49 f0       	breq	.+18     	; 0x2d26 <strstr+0x30>
    2d14:	4d 91       	ld	r20, X+
    2d16:	40 15       	cp	r20, r0
    2d18:	41 11       	cpse	r20, r1
    2d1a:	c9 f3       	breq	.-14     	; 0x2d0e <strstr+0x18>
    2d1c:	fb 01       	movw	r30, r22
    2d1e:	41 11       	cpse	r20, r1
    2d20:	ef cf       	rjmp	.-34     	; 0x2d00 <strstr+0xa>
    2d22:	81 e0       	ldi	r24, 0x01	; 1
    2d24:	90 e0       	ldi	r25, 0x00	; 0
    2d26:	01 97       	sbiw	r24, 0x01	; 1
    2d28:	08 95       	ret

00002d2a <strtok_r>:
    2d2a:	fa 01       	movw	r30, r20
    2d2c:	a1 91       	ld	r26, Z+
    2d2e:	b0 81       	ld	r27, Z
    2d30:	00 97       	sbiw	r24, 0x00	; 0
    2d32:	19 f4       	brne	.+6      	; 0x2d3a <strtok_r+0x10>
    2d34:	10 97       	sbiw	r26, 0x00	; 0
    2d36:	e1 f0       	breq	.+56     	; 0x2d70 <strtok_r+0x46>
    2d38:	cd 01       	movw	r24, r26
    2d3a:	dc 01       	movw	r26, r24
    2d3c:	cd 01       	movw	r24, r26
    2d3e:	0d 90       	ld	r0, X+
    2d40:	00 20       	and	r0, r0
    2d42:	11 f4       	brne	.+4      	; 0x2d48 <strtok_r+0x1e>
    2d44:	c0 01       	movw	r24, r0
    2d46:	13 c0       	rjmp	.+38     	; 0x2d6e <strtok_r+0x44>
    2d48:	fb 01       	movw	r30, r22
    2d4a:	21 91       	ld	r18, Z+
    2d4c:	22 23       	and	r18, r18
    2d4e:	19 f0       	breq	.+6      	; 0x2d56 <strtok_r+0x2c>
    2d50:	20 15       	cp	r18, r0
    2d52:	d9 f7       	brne	.-10     	; 0x2d4a <strtok_r+0x20>
    2d54:	f3 cf       	rjmp	.-26     	; 0x2d3c <strtok_r+0x12>
    2d56:	fb 01       	movw	r30, r22
    2d58:	21 91       	ld	r18, Z+
    2d5a:	20 15       	cp	r18, r0
    2d5c:	19 f4       	brne	.+6      	; 0x2d64 <strtok_r+0x3a>
    2d5e:	1e 92       	st	-X, r1
    2d60:	11 96       	adiw	r26, 0x01	; 1
    2d62:	06 c0       	rjmp	.+12     	; 0x2d70 <strtok_r+0x46>
    2d64:	22 23       	and	r18, r18
    2d66:	c1 f7       	brne	.-16     	; 0x2d58 <strtok_r+0x2e>
    2d68:	0d 90       	ld	r0, X+
    2d6a:	00 20       	and	r0, r0
    2d6c:	a1 f7       	brne	.-24     	; 0x2d56 <strtok_r+0x2c>
    2d6e:	d0 01       	movw	r26, r0
    2d70:	fa 01       	movw	r30, r20
    2d72:	a1 93       	st	Z+, r26
    2d74:	b0 83       	st	Z, r27
    2d76:	08 95       	ret

00002d78 <_exit>:
    2d78:	f8 94       	cli

00002d7a <__stop_program>:
    2d7a:	ff cf       	rjmp	.-2      	; 0x2d7a <__stop_program>
