Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  8 23:42:42 2025
| Host         : WIN-PQ168B1S1K5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk100hz/my_clk_reg/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: clk10khz/my_clk_reg/Q (HIGH)

 There are 582 register/latch pins with no clock driven by root clock pin: clk25mhz/my_clk_reg/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: clk6p25mhz/my_clk_reg/Q (HIGH)

 There are 435 register/latch pins with no clock driven by root clock pin: gameMenu/ballMovementSystemTop/map_gen/clk100k/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3006 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.667        0.000                      0                  869        0.055        0.000                      0                  869        4.500        0.000                       0                   480  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.667        0.000                      0                  869        0.055        0.000                      0                  869        4.500        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 mouse_control/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/y_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 2.636ns (49.823%)  route 2.655ns (50.177%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.725     5.246    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  mouse_control/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.000     6.702    mouse_control/y_pos[1]
    SLICE_X24Y131        LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  mouse_control/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.826    mouse_control/y_pos[3]_i_5_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.376 r  mouse_control/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    mouse_control/y_pos_reg[3]_i_2_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.689 r  mouse_control/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.008     8.697    mouse_control/plusOp10[7]
    SLICE_X25Y130        LUT2 (Prop_lut2_I0_O)        0.306     9.003 r  mouse_control/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.003    mouse_control/gtOp_carry_i_5_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  mouse_control/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.404    mouse_control/gtOp_carry_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.561 f  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.647    10.208    mouse_control/gtOp_carry__0_n_2
    SLICE_X22Y130        LUT5 (Prop_lut5_I4_O)        0.329    10.537 r  mouse_control/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.537    mouse_control/y_pos[0]_i_1_n_0
    SLICE_X22Y130        FDRE                                         r  mouse_control/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.602    14.943    mouse_control/clk_IBUF_BUFG
    SLICE_X22Y130        FDRE                                         r  mouse_control/y_pos_reg[0]/C
                         clock pessimism              0.267    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X22Y130        FDRE (Setup_fdre_C_D)        0.029    15.204    mouse_control/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 mouse_control/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.636ns (49.509%)  route 2.688ns (50.491%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.725     5.246    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  mouse_control/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.000     6.702    mouse_control/y_pos[1]
    SLICE_X24Y131        LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  mouse_control/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.826    mouse_control/y_pos[3]_i_5_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.376 r  mouse_control/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    mouse_control/y_pos_reg[3]_i_2_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.689 r  mouse_control/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.008     8.697    mouse_control/plusOp10[7]
    SLICE_X25Y130        LUT2 (Prop_lut2_I0_O)        0.306     9.003 r  mouse_control/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.003    mouse_control/gtOp_carry_i_5_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  mouse_control/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.404    mouse_control/gtOp_carry_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.561 f  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.681    10.242    mouse_control/gtOp_carry__0_n_2
    SLICE_X26Y129        LUT5 (Prop_lut5_I4_O)        0.329    10.571 r  mouse_control/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.571    mouse_control/y_pos[1]_i_1_n_0
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.601    14.942    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
                         clock pessimism              0.304    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X26Y129        FDRE (Setup_fdre_C_D)        0.029    15.240    mouse_control/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 mouse_control/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 2.636ns (50.836%)  route 2.549ns (49.165%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.725     5.246    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  mouse_control/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.000     6.702    mouse_control/y_pos[1]
    SLICE_X24Y131        LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  mouse_control/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.826    mouse_control/y_pos[3]_i_5_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.376 r  mouse_control/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    mouse_control/y_pos_reg[3]_i_2_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.689 r  mouse_control/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.008     8.697    mouse_control/plusOp10[7]
    SLICE_X25Y130        LUT2 (Prop_lut2_I0_O)        0.306     9.003 r  mouse_control/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.003    mouse_control/gtOp_carry_i_5_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  mouse_control/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.404    mouse_control/gtOp_carry_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.561 f  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.542    10.103    mouse_control/gtOp_carry__0_n_2
    SLICE_X25Y132        LUT5 (Prop_lut5_I4_O)        0.329    10.432 r  mouse_control/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.432    mouse_control/y_pos[10]_i_1_n_0
    SLICE_X25Y132        FDRE                                         r  mouse_control/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.604    14.945    mouse_control/clk_IBUF_BUFG
    SLICE_X25Y132        FDRE                                         r  mouse_control/y_pos_reg[10]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X25Y132        FDRE (Setup_fdre_C_D)        0.029    15.220    mouse_control/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 mouse_control/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.636ns (50.865%)  route 2.546ns (49.135%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.725     5.246    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  mouse_control/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.000     6.702    mouse_control/y_pos[1]
    SLICE_X24Y131        LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  mouse_control/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.826    mouse_control/y_pos[3]_i_5_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.376 r  mouse_control/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    mouse_control/y_pos_reg[3]_i_2_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.689 r  mouse_control/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.008     8.697    mouse_control/plusOp10[7]
    SLICE_X25Y130        LUT2 (Prop_lut2_I0_O)        0.306     9.003 r  mouse_control/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.003    mouse_control/gtOp_carry_i_5_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  mouse_control/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.404    mouse_control/gtOp_carry_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.561 f  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.539    10.100    mouse_control/gtOp_carry__0_n_2
    SLICE_X25Y132        LUT5 (Prop_lut5_I4_O)        0.329    10.429 r  mouse_control/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.429    mouse_control/y_pos[4]_i_1_n_0
    SLICE_X25Y132        FDRE                                         r  mouse_control/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.604    14.945    mouse_control/clk_IBUF_BUFG
    SLICE_X25Y132        FDRE                                         r  mouse_control/y_pos_reg[4]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X25Y132        FDRE (Setup_fdre_C_D)        0.031    15.222    mouse_control/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 mouse_control/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.636ns (50.919%)  route 2.541ns (49.081%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.725     5.246    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  mouse_control/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.000     6.702    mouse_control/y_pos[1]
    SLICE_X24Y131        LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  mouse_control/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.826    mouse_control/y_pos[3]_i_5_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.376 r  mouse_control/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    mouse_control/y_pos_reg[3]_i_2_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.689 r  mouse_control/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.008     8.697    mouse_control/plusOp10[7]
    SLICE_X25Y130        LUT2 (Prop_lut2_I0_O)        0.306     9.003 r  mouse_control/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.003    mouse_control/gtOp_carry_i_5_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  mouse_control/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.404    mouse_control/gtOp_carry_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.561 f  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.533    10.094    mouse_control/gtOp_carry__0_n_2
    SLICE_X27Y130        LUT5 (Prop_lut5_I4_O)        0.329    10.423 r  mouse_control/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.423    mouse_control/y_pos[2]_i_1_n_0
    SLICE_X27Y130        FDRE                                         r  mouse_control/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.601    14.942    mouse_control/clk_IBUF_BUFG
    SLICE_X27Y130        FDRE                                         r  mouse_control/y_pos_reg[2]/C
                         clock pessimism              0.281    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X27Y130        FDRE (Setup_fdre_C_D)        0.029    15.217    mouse_control/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 mouse_control/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/y_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.636ns (50.949%)  route 2.538ns (49.051%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.725     5.246    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  mouse_control/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.000     6.702    mouse_control/y_pos[1]
    SLICE_X24Y131        LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  mouse_control/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.826    mouse_control/y_pos[3]_i_5_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.376 r  mouse_control/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    mouse_control/y_pos_reg[3]_i_2_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.689 r  mouse_control/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.008     8.697    mouse_control/plusOp10[7]
    SLICE_X25Y130        LUT2 (Prop_lut2_I0_O)        0.306     9.003 r  mouse_control/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.003    mouse_control/gtOp_carry_i_5_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  mouse_control/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.404    mouse_control/gtOp_carry_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.561 f  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.530    10.091    mouse_control/gtOp_carry__0_n_2
    SLICE_X27Y130        LUT5 (Prop_lut5_I4_O)        0.329    10.420 r  mouse_control/y_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.420    mouse_control/y_pos[3]_i_1_n_0
    SLICE_X27Y130        FDRE                                         r  mouse_control/y_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.601    14.942    mouse_control/clk_IBUF_BUFG
    SLICE_X27Y130        FDRE                                         r  mouse_control/y_pos_reg[3]/C
                         clock pessimism              0.281    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X27Y130        FDRE (Setup_fdre_C_D)        0.031    15.219    mouse_control/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 mouse_control/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/y_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.636ns (51.016%)  route 2.531ns (48.984%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.725     5.246    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  mouse_control/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.000     6.702    mouse_control/y_pos[1]
    SLICE_X24Y131        LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  mouse_control/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.826    mouse_control/y_pos[3]_i_5_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.376 r  mouse_control/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    mouse_control/y_pos_reg[3]_i_2_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.689 r  mouse_control/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.008     8.697    mouse_control/plusOp10[7]
    SLICE_X25Y130        LUT2 (Prop_lut2_I0_O)        0.306     9.003 r  mouse_control/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.003    mouse_control/gtOp_carry_i_5_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  mouse_control/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.404    mouse_control/gtOp_carry_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.561 f  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.523    10.084    mouse_control/gtOp_carry__0_n_2
    SLICE_X27Y132        LUT5 (Prop_lut5_I4_O)        0.329    10.413 r  mouse_control/y_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.413    mouse_control/y_pos[8]_i_1_n_0
    SLICE_X27Y132        FDRE                                         r  mouse_control/y_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.604    14.945    mouse_control/clk_IBUF_BUFG
    SLICE_X27Y132        FDRE                                         r  mouse_control/y_pos_reg[8]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X27Y132        FDRE (Setup_fdre_C_D)        0.029    15.220    mouse_control/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 mouse_control/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/y_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 2.636ns (51.046%)  route 2.528ns (48.954%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.725     5.246    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  mouse_control/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.000     6.702    mouse_control/y_pos[1]
    SLICE_X24Y131        LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  mouse_control/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.826    mouse_control/y_pos[3]_i_5_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.376 r  mouse_control/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    mouse_control/y_pos_reg[3]_i_2_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.689 r  mouse_control/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.008     8.697    mouse_control/plusOp10[7]
    SLICE_X25Y130        LUT2 (Prop_lut2_I0_O)        0.306     9.003 r  mouse_control/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.003    mouse_control/gtOp_carry_i_5_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  mouse_control/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.404    mouse_control/gtOp_carry_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.561 r  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.520    10.081    mouse_control/gtOp_carry__0_n_2
    SLICE_X27Y132        LUT5 (Prop_lut5_I3_O)        0.329    10.410 r  mouse_control/y_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.410    mouse_control/y_pos[9]_i_1_n_0
    SLICE_X27Y132        FDRE                                         r  mouse_control/y_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.604    14.945    mouse_control/clk_IBUF_BUFG
    SLICE_X27Y132        FDRE                                         r  mouse_control/y_pos_reg[9]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X27Y132        FDRE (Setup_fdre_C_D)        0.031    15.222    mouse_control/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 mouse_control/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 2.636ns (51.443%)  route 2.488ns (48.558%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.725     5.246    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  mouse_control/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.000     6.702    mouse_control/y_pos[1]
    SLICE_X24Y131        LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  mouse_control/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.826    mouse_control/y_pos[3]_i_5_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.376 r  mouse_control/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    mouse_control/y_pos_reg[3]_i_2_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.689 r  mouse_control/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.008     8.697    mouse_control/plusOp10[7]
    SLICE_X25Y130        LUT2 (Prop_lut2_I0_O)        0.306     9.003 r  mouse_control/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.003    mouse_control/gtOp_carry_i_5_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  mouse_control/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.404    mouse_control/gtOp_carry_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.561 f  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.481    10.041    mouse_control/gtOp_carry__0_n_2
    SLICE_X25Y132        LUT5 (Prop_lut5_I4_O)        0.329    10.370 r  mouse_control/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.370    mouse_control/y_pos[5]_i_1_n_0
    SLICE_X25Y132        FDRE                                         r  mouse_control/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.604    14.945    mouse_control/clk_IBUF_BUFG
    SLICE_X25Y132        FDRE                                         r  mouse_control/y_pos_reg[5]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X25Y132        FDRE (Setup_fdre_C_D)        0.031    15.222    mouse_control/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 mouse_control/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 2.636ns (51.453%)  route 2.487ns (48.547%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.725     5.246    mouse_control/clk_IBUF_BUFG
    SLICE_X26Y129        FDRE                                         r  mouse_control/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  mouse_control/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.000     6.702    mouse_control/y_pos[1]
    SLICE_X24Y131        LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  mouse_control/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.826    mouse_control/y_pos[3]_i_5_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.376 r  mouse_control/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    mouse_control/y_pos_reg[3]_i_2_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.689 r  mouse_control/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.008     8.697    mouse_control/plusOp10[7]
    SLICE_X25Y130        LUT2 (Prop_lut2_I0_O)        0.306     9.003 r  mouse_control/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.003    mouse_control/gtOp_carry_i_5_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  mouse_control/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.404    mouse_control/gtOp_carry_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.561 f  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.480    10.040    mouse_control/gtOp_carry__0_n_2
    SLICE_X25Y132        LUT5 (Prop_lut5_I4_O)        0.329    10.369 r  mouse_control/y_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.369    mouse_control/y_pos[6]_i_1_n_0
    SLICE_X25Y132        FDRE                                         r  mouse_control/y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.604    14.945    mouse_control/clk_IBUF_BUFG
    SLICE_X25Y132        FDRE                                         r  mouse_control/y_pos_reg[6]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X25Y132        FDRE (Setup_fdre_C_D)        0.032    15.223    mouse_control/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 clk6p25mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mhz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  clk6p25mhz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25mhz/count_reg[16]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  clk6p25mhz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk6p25mhz/count_reg[16]_i_1__3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  clk6p25mhz/count_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.955    clk6p25mhz/count_reg[20]_i_1__1_n_7
    SLICE_X33Y100        FDRE                                         r  clk6p25mhz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.917     2.045    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  clk6p25mhz/count_reg[20]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    clk6p25mhz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 clk6p25mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mhz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  clk6p25mhz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25mhz/count_reg[16]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  clk6p25mhz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk6p25mhz/count_reg[16]_i_1__3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  clk6p25mhz/count_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.966    clk6p25mhz/count_reg[20]_i_1__1_n_5
    SLICE_X33Y100        FDRE                                         r  clk6p25mhz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.917     2.045    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  clk6p25mhz/count_reg[22]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    clk6p25mhz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 clk6p25mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mhz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  clk6p25mhz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25mhz/count_reg[16]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  clk6p25mhz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk6p25mhz/count_reg[16]_i_1__3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.991 r  clk6p25mhz/count_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.991    clk6p25mhz/count_reg[20]_i_1__1_n_6
    SLICE_X33Y100        FDRE                                         r  clk6p25mhz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.917     2.045    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  clk6p25mhz/count_reg[21]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    clk6p25mhz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 clk6p25mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mhz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  clk6p25mhz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25mhz/count_reg[16]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  clk6p25mhz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk6p25mhz/count_reg[16]_i_1__3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.991 r  clk6p25mhz/count_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.991    clk6p25mhz/count_reg[20]_i_1__1_n_4
    SLICE_X33Y100        FDRE                                         r  clk6p25mhz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.917     2.045    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  clk6p25mhz/count_reg[23]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    clk6p25mhz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 clk6p25mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mhz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  clk6p25mhz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25mhz/count_reg[16]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  clk6p25mhz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk6p25mhz/count_reg[16]_i_1__3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  clk6p25mhz/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.940    clk6p25mhz/count_reg[20]_i_1__1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.994 r  clk6p25mhz/count_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.994    clk6p25mhz/count_reg[24]_i_1__1_n_7
    SLICE_X33Y101        FDRE                                         r  clk6p25mhz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.917     2.045    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  clk6p25mhz/count_reg[24]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    clk6p25mhz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clk6p25mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mhz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  clk6p25mhz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25mhz/count_reg[16]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  clk6p25mhz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk6p25mhz/count_reg[16]_i_1__3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  clk6p25mhz/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.940    clk6p25mhz/count_reg[20]_i_1__1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.005 r  clk6p25mhz/count_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.005    clk6p25mhz/count_reg[24]_i_1__1_n_5
    SLICE_X33Y101        FDRE                                         r  clk6p25mhz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.917     2.045    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  clk6p25mhz/count_reg[26]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    clk6p25mhz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 clk6p25mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mhz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  clk6p25mhz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25mhz/count_reg[16]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  clk6p25mhz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk6p25mhz/count_reg[16]_i_1__3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  clk6p25mhz/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.940    clk6p25mhz/count_reg[20]_i_1__1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.030 r  clk6p25mhz/count_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.030    clk6p25mhz/count_reg[24]_i_1__1_n_6
    SLICE_X33Y101        FDRE                                         r  clk6p25mhz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.917     2.045    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  clk6p25mhz/count_reg[25]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    clk6p25mhz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 clk6p25mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mhz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  clk6p25mhz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25mhz/count_reg[16]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  clk6p25mhz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk6p25mhz/count_reg[16]_i_1__3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  clk6p25mhz/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.940    clk6p25mhz/count_reg[20]_i_1__1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.030 r  clk6p25mhz/count_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.030    clk6p25mhz/count_reg[24]_i_1__1_n_4
    SLICE_X33Y101        FDRE                                         r  clk6p25mhz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.917     2.045    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  clk6p25mhz/count_reg[27]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    clk6p25mhz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 clk6p25mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mhz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.470ns (79.932%)  route 0.118ns (20.068%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  clk6p25mhz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25mhz/count_reg[16]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  clk6p25mhz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk6p25mhz/count_reg[16]_i_1__3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  clk6p25mhz/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.940    clk6p25mhz/count_reg[20]_i_1__1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.979 r  clk6p25mhz/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.979    clk6p25mhz/count_reg[24]_i_1__1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.033 r  clk6p25mhz/count_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.033    clk6p25mhz/count_reg[28]_i_1__1_n_7
    SLICE_X33Y102        FDRE                                         r  clk6p25mhz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.917     2.045    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  clk6p25mhz/count_reg[28]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.105     1.901    clk6p25mhz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clk6p25mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mhz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.481ns (80.300%)  route 0.118ns (19.700%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  clk6p25mhz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25mhz/count_reg[16]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  clk6p25mhz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk6p25mhz/count_reg[16]_i_1__3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  clk6p25mhz/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.940    clk6p25mhz/count_reg[20]_i_1__1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.979 r  clk6p25mhz/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.979    clk6p25mhz/count_reg[24]_i_1__1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.044 r  clk6p25mhz/count_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.044    clk6p25mhz/count_reg[28]_i_1__1_n_5
    SLICE_X33Y102        FDRE                                         r  clk6p25mhz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.917     2.045    clk6p25mhz/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  clk6p25mhz/count_reg[30]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.105     1.901    clk6p25mhz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y133   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y134   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y133   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y133   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y132   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y132   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y134   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y132   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y129  mouse_control/Inst_Ps2Interface/frame_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y129  mouse_control/Inst_Ps2Interface/frame_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y129  mouse_control/Inst_Ps2Interface/frame_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y129  mouse_control/Inst_Ps2Interface/frame_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y129  mouse_control/Inst_Ps2Interface/frame_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y129  mouse_control/Inst_Ps2Interface/frame_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y129  mouse_control/Inst_Ps2Interface/rx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y129  mouse_control/Inst_Ps2Interface/rx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y129  mouse_control/Inst_Ps2Interface/rx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y129  mouse_control/Inst_Ps2Interface/rx_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y131   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68   clk100hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68   clk100hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   clk100hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   clk100hz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   clk100hz/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y131   mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C



