
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/AXI_Slave_for_SFR/AXI_Slave_for_SFR.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.cache/ip 
Command: synth_design -top top -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 582.414 ; gain = 148.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/clk_wiz/clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_clk_wiz' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27110]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 108.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.333000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 24.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 22 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27110]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_clk_wiz' (4#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (5#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/clk_wiz/clk_wiz.v:71]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'clk_wiz' requires 6 connections, but only 5 given [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/top.v:147]
INFO: [Synth 8-6157] synthesizing module 'fpga_tx' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/fpga_tx.v:23]
WARNING: [Synth 8-5788] Register rpi_cnt_reg in module fpga_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/fpga_tx.v:83]
INFO: [Synth 8-6155] done synthesizing module 'fpga_tx' (6#1) [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/fpga_tx.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/top.v:200]
INFO: [Synth 8-6157] synthesizing module 'fpga_rx' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/fpga_rx.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/fpga_rx.v:45]
INFO: [Synth 8-6157] synthesizing module 'ila' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (18#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (19#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (29#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (31#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (33#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (38#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila does not have driver. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:116]
INFO: [Synth 8-6155] done synthesizing module 'ila' (58#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/fpga_rx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'fpga_rx' (59#1) [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/fpga_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'afcdac_if' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/afcdac_if.v:23]
WARNING: [Synth 8-6090] variable 'afcdac_on' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/afcdac_if.v:113]
WARNING: [Synth 8-5788] Register rpi_cnt_reg in module afcdac_if is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/afcdac_if.v:84]
WARNING: [Synth 8-5788] Register r_dac_cs_d_reg in module afcdac_if is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/afcdac_if.v:190]
INFO: [Synth 8-6155] done synthesizing module 'afcdac_if' (60#1) [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/afcdac_if.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:59]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity vio does not have driver. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:76]
INFO: [Synth 8-6155] done synthesizing module 'vio' (67#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:59]
INFO: [Synth 8-6157] synthesizing module 'syspll' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/syspll/syspll.v:71]
INFO: [Synth 8-6157] synthesizing module 'syspll_clk_wiz' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/syspll/syspll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (68#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27110]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.625000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 38.462000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 106 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV__parameterized0' (68#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27110]
INFO: [Synth 8-6155] done synthesizing module 'syspll_clk_wiz' (69#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/syspll/syspll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'syspll' (70#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/syspll/syspll.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_Slave_for_SFR_0_1' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_AXI_Slave_for_SFR_0_1/synth/design_1_AXI_Slave_for_SFR_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'AXI_Slave_for_SFR' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0199/AXI_Slave_for_SFR.v:23]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_Slave_for_SFR_S00_AXI' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0199/AXI_Slave_for_SFR_S00_AXI.v:23]
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter ADDR_LSB bound to: 3 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0199/AXI_Slave_for_SFR_S00_AXI.v:256]
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0199/AXI_Slave_for_SFR_S00_AXI.v:405]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Slave_for_SFR_S00_AXI' (71#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0199/AXI_Slave_for_SFR_S00_AXI.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Slave_for_SFR' (72#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0199/AXI_Slave_for_SFR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_Slave_for_SFR_0_1' (73#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_AXI_Slave_for_SFR_0_1/synth/design_1_AXI_Slave_for_SFR_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:111]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30482' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:271]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23289]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (74#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24665]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12203]
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_NARROW_BURST_CNT_LEN bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12382]
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12421]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (75#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12203]
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24995]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (76#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (77#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (78#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (79#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24481]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24906]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (80#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29169]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15906]
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16339]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16206]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21452]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (81#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (82#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (83#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (84#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (85#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_1_0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:111]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30482' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:271]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized1' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-638] synthesizing module 'wr_chnl__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23289]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized0' (85#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24665]
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24995]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24481]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24906]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl__parameterized0' (85#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29169]
INFO: [Synth 8-638] synthesizing module 'rd_chnl__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16339]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16206]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21452]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl__parameterized0' (85#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
INFO: [Synth 8-256] done synthesizing module 'full_axi__parameterized0' (85#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized0' (85#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized1' (85#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (86#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_2_0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/synth/design_1_axi_bram_ctrl_2_0.vhd:111]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30482' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/synth/design_1_axi_bram_ctrl_2_0.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_2_0' (87#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/synth/design_1_axi_bram_ctrl_2_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_3_0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_3_0/synth/design_1_axi_bram_ctrl_3_0.vhd:111]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30482' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_3_0/synth/design_1_axi_bram_ctrl_3_0.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_3_0' (88#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_3_0/synth/design_1_axi_bram_ctrl_3_0.vhd:111]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:913]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:2439]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_downsizer' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_b_downsizer' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_b_downsizer' (89#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (90#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' (108#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' (109#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' (109#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' (109#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer' (110#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_w_downsizer' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_w_downsizer' (111#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0' (111#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_r_downsizer' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_r_downsizer' (112#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_downsizer' (113#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top' (114#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (115#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (116#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (117#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (118#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (119#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (120#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (121#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (121#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (122#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (123#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (124#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 66 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 66 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (124#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (124#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (125#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (126#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (126#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (126#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (126#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (127#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (128#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (129#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 72 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (129#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 72 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (129#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (129#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (129#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 72 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 72 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (129#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 72 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 72 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (129#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (129#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (130#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (131#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (132#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (133#1) [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:2439]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:2857]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_downsizer__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized1' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 21'b000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized1' (133#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_w_downsizer__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_w_downsizer__parameterized0' (133#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized2' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 21'b000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized2' (133#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_r_downsizer__parameterized0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_r_downsizer__parameterized0' (133#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_downsizer__parameterized0' (133#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top__parameterized0' (133#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (134#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:58]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_1' requires 76 connections, but only 72 given [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:3152]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (135#1) [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:2857]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1BOGR4T' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:3227]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_2' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/synth/design_1_auto_ds_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top__parameterized1' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_downsizer__parameterized1' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized3' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 25'b0000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized3' (135#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized4' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 25'b0000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized4' (135#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_downsizer__parameterized1' (135#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top__parameterized1' (135#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_2' (136#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/synth/design_1_auto_ds_2.v:58]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_2' requires 76 connections, but only 72 given [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:3522]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1BOGR4T' (137#1) [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:3227]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_J0G1J0' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:3597]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_3' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/synth/design_1_auto_ds_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_3' (138#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/synth/design_1_auto_ds_3.v:58]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_3' requires 76 connections, but only 72 given [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:3892]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_J0G1J0' (139#1) [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:3597]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_19YU2FS' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:3967]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_4' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/synth/design_1_auto_ds_4.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_4' (140#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/synth/design_1_auto_ds_4.v:58]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_4' requires 76 connections, but only 72 given [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:4262]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_19YU2FS' (141#1) [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:3967]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:4337]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (142#1) [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:4337]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000101000000000011000000000000000000000000000000000000000000000000010100000000001000000000000000000000000000000000000000000000000001010000000000010000000000000000000000000000000000000000000000000101000000000000000010000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 160'b0000000000000000000000000001000100000000000000000000000000010001000000000000000000000000000100010000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000101000000000011000000000000000000000000000000000000000000000000010100000000001000000000000000000000000000000000000000000000000001010000000000010000000000000000000000000000000000000000000000000101000000000000000010000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 320'b00000000000000000000000000000000101000000000011111111111111111110000000000000000000000000000000010100000000001011111111111111111000000000000000000000000000000001010000000000011111111111111111100000000000000000000000000000000101000000000000000011111111111110000000000000000000000000000000010100000000000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 26 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 102 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 26 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 102 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 131 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 146 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 192'b111111111111111111111111111111110000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 192'b111111111111111111111111111111110000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 26 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 131 - type: integer 
	Parameter C_BASE_ID bound to: 16'b0000000000000000 
	Parameter C_HIGH_ID bound to: 16'b1111111111111111 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000101000000000011000000000000000000000000000000000000000000000000010100000000001000000000000000000000000000000000000000000000000001010000000000010000000000000000000000000000000000000000000000000101000000000000000010000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000101000000000011111111111111111110000000000000000000000000000000010100000000001011111111111111111000000000000000000000000000000001010000000000011111111111111111100000000000000000000000000000000101000000000000000011111111111110000000000000000000000000000000010100000000000000000111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 148 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 16 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 65536 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 5 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000101000000000011000000000000000000000000000000000000000000000000010100000000001000000000000000000000000000000000000000000000000001010000000000010000000000000000000000000000000000000000000000000101000000000000000010000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000101000000000011111111111111111110000000000000000000000000000000010100000000001011111111111111111000000000000000000000000000000001010000000000011111111111111111100000000000000000000000000000000101000000000000000011111111111110000000000000000000000000000000010100000000000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 6'b011111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (143#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (144#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000000000010000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (144#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (144#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000010000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (144#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000011000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (144#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (145#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' (146#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' (147#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 6 - type: integer 
	Parameter C_NUM_S_LOG bound to: 3 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_arbiter_resp' (148#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (149#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 26 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 16'b0000000000000000 
	Parameter C_HIGH_ID bound to: 16'b1111111111111111 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000101000000000011000000000000000000000000000000000000000000000000010100000000001000000000000000000000000000000000000000000000000001010000000000010000000000000000000000000000000000000000000000000101000000000000000010000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000101000000000011111111111111111110000000000000000000000000000000010100000000001011111111111111111000000000000000000000000000000001010000000000011111111111111111100000000000000000000000000000000101000000000000000011111111111110000000000000000000000000000000010100000000000000000111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 20 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 16 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 65536 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 146 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 147 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 148 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 146 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 148 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 146 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 148 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 146 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 147 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 148 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 146 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 148 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 146 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 147 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 148 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 6 - type: integer 
	Parameter C_MESG_WIDTH bound to: 102 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 82 connections, but only 80 given [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:2356]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (162#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (163#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (164#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (165#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (166#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (167#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' requires 10 connections, but only 6 given [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:860]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2275]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2276]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:3795]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:294]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1314]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1315]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1316]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1317]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:248]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 47 connections, but only 43 given [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/synth/design_1.v:867]
INFO: [Synth 8-226] default block is never used [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/PSS_Timer.v:48]
INFO: [Synth 8-638] synthesizing module 'Seq_BRAM' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/Seq_BRAM/synth/Seq_BRAM.vhd:76]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: Seq_BRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 80 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 80 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 80 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 80 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     32.865576 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/Out_BRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/Seq_BRAM/synth/Seq_BRAM.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'Seq_BRAM' (185#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/Seq_BRAM/synth/Seq_BRAM.vhd:76]
	Parameter MULTIPLIER_NUM bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mult_s_12_5_16' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_12_5_16/synth/mult_s_12_5_16.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_12_5_16/synth/mult_s_12_5_16.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_12_5_16/synth/mult_s_12_5_16.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 12 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 5 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 15 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_12_5_16/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_12_5_16/synth/mult_s_12_5_16.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'mult_s_12_5_16' (191#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_12_5_16/synth/mult_s_12_5_16.vhd:69]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
INFO: [Synth 8-638] synthesizing module 'add_s_16_16_17' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_16_16_17/synth/add_s_16_16_17.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_OUT_WIDTH bound to: 17 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_20_20_21/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_16_16_17/synth/add_s_16_16_17.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'add_s_16_16_17' (198#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_16_16_17/synth/add_s_16_16_17.vhd:69]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (5) of module 'mult_s_12_5_16' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:364]
INFO: [Synth 8-638] synthesizing module 'add_s_17_17_18' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_17_17_18/synth/add_s_17_17_18.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 17 - type: integer 
	Parameter C_B_WIDTH bound to: 17 - type: integer 
	Parameter C_OUT_WIDTH bound to: 18 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_20_20_21/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_17_17_18/synth/add_s_17_17_18.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'add_s_17_17_18' (199#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_17_17_18/synth/add_s_17_17_18.vhd:69]
INFO: [Synth 8-638] synthesizing module 'add_s_18_18_19' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_18_18_19/synth/add_s_18_18_19.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_OUT_WIDTH bound to: 19 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_20_20_21/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_18_18_19/synth/add_s_18_18_19.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'add_s_18_18_19' (200#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_18_18_19/synth/add_s_18_18_19.vhd:69]
INFO: [Synth 8-638] synthesizing module 'add_s_19_19_20' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_19_19_20/synth/add_s_19_19_20.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 19 - type: integer 
	Parameter C_B_WIDTH bound to: 19 - type: integer 
	Parameter C_OUT_WIDTH bound to: 20 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_20_20_21/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_19_19_20/synth/add_s_19_19_20.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'add_s_19_19_20' (201#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_19_19_20/synth/add_s_19_19_20.vhd:69]
INFO: [Synth 8-638] synthesizing module 'add_s_20_20_21' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_20_20_21/synth/add_s_20_20_21.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 20 - type: integer 
	Parameter C_B_WIDTH bound to: 20 - type: integer 
	Parameter C_OUT_WIDTH bound to: 21 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_20_20_21/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_20_20_21/synth/add_s_20_20_21.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'add_s_20_20_21' (202#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_20_20_21/synth/add_s_20_20_21.vhd:69]
INFO: [Synth 8-226] default block is never used [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:193]
WARNING: [Synth 8-689] width (16) of port connection 'output_val' does not match port width (32) of module 'shift_s' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:505]
WARNING: [Synth 8-689] width (16) of port connection 'output_val' does not match port width (32) of module 'shift_s' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:513]
INFO: [Synth 8-638] synthesizing module 'mult_s_16_16_30' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_16_16_30/synth/mult_s_16_16_30.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_16_16_30/synth/mult_s_16_16_30.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_16_16_30/synth/mult_s_16_16_30.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 29 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_12_5_16/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_16_16_30/synth/mult_s_16_16_30.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'mult_s_16_16_30' (204#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/mult_s_16_16_30/synth/mult_s_16_16_30.vhd:69]
WARNING: [Synth 8-689] width (19) of port connection 'output_val' does not match port width (32) of module 'shift_u' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:536]
WARNING: [Synth 8-689] width (19) of port connection 'output_val' does not match port width (32) of module 'shift_u' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:544]
INFO: [Synth 8-638] synthesizing module 'add_u_19_19_20' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_u_19_19_20/synth/add_u_19_19_20.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 19 - type: integer 
	Parameter C_B_WIDTH bound to: 19 - type: integer 
	Parameter C_OUT_WIDTH bound to: 20 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_s_20_20_21/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_u_19_19_20/synth/add_u_19_19_20.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'add_u_19_19_20' (206#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/add_u_19_19_20/synth/add_u_19_19_20.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element load_count_reg was removed.  [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:156]
WARNING: [Synth 8-6014] Unused sequential element ce_reg_reg[8] was removed.  [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:245]
WARNING: [Synth 8-689] width (20) of port connection 'output_val' does not match port width (32) of module 'shift_u' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Out_BRAM_Ctrl.v:212]
INFO: [Synth 8-226] default block is never used [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Out_BRAM_Ctrl.v:258]
INFO: [Synth 8-226] default block is never used [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Out_BRAM_Ctrl.v:298]
INFO: [Synth 8-638] synthesizing module 'Out_BRAM' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/Out_BRAM/synth/Out_BRAM.vhd:76]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: Out_BRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 19200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 19200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 19200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 19200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     25.644646 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/Out_BRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/Out_BRAM/synth/Out_BRAM.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'Out_BRAM' (210#1) [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/Out_BRAM/synth/Out_BRAM.vhd:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/top.v:345]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'afcdac_if_0'. This will prevent further optimization [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/top.v:325]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1023]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1022]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1021]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1020]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1019]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1018]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1017]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1016]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1015]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1014]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1013]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1012]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1011]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1010]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1009]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1008]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1007]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1006]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1005]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1004]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1003]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1002]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1001]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1000]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[999]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[998]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[997]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[996]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[995]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[994]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[993]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[992]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[991]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[990]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[989]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[988]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[987]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[986]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[985]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[984]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[983]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[982]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[981]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[980]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[979]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[978]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[977]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[976]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[975]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[974]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[973]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[972]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[971]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[970]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[969]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[968]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[967]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[966]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[965]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[964]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[963]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[962]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[961]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[960]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[959]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[958]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[957]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[956]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[955]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[954]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[953]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[952]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[951]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[950]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[949]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[948]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[947]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[946]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[945]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:13 ; elapsed = 00:07:18 . Memory (MB): peak = 2031.652 ; gain = 1597.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/synth/ila.v:3227]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/synth/vio.v:866]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:248]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:248]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:248]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:248]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:24 ; elapsed = 00:07:30 . Memory (MB): peak = 2031.652 ; gain = 1597.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:24 ; elapsed = 00:07:30 . Memory (MB): peak = 2031.652 ; gain = 1597.684
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/syspll/syspll_board.xdc] for cell 'syspll_0/inst'
Finished Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/syspll/syspll_board.xdc] for cell 'syspll_0/inst'
Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/syspll/syspll.xdc] for cell 'syspll_0/inst'
Finished Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/syspll/syspll.xdc] for cell 'syspll_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/syspll/syspll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/vio.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/vio.xdc] for cell 'vio_0'
Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'fpga_rx_0/ila_0/inst'
Finished Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'fpga_rx_0/ila_0/inst'
Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 3089.813 ; gain = 0.000
Parsing XDC File [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'VCTCXO_CLK_IBUF_inst/O'. [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/constrs_1/new/top.xdc:10]
Finished Parsing XDC File [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3101.867 ; gain = 0.000
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 3101.867 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 3101.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4124 instances were transformed.
  BUFG => BUFGCE: 5 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 172 instances
  CFGLUT5 => SRLC32E: 40 instances
  FDR => FDRE: 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MULT_AND => LUT2: 3872 instances
  MUXCY_L => MUXCY: 16 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3101.867 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 3101.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:00 ; elapsed = 00:09:01 . Memory (MB): peak = 3104.113 ; gain = 2670.145
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk7[0].add_s_20_20_21_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk7[0].add_s_20_20_21_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk7[0].add_s_20_20_21_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk7[0].add_s_20_20_21_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk6[0].add_s_19_19_20_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk6[0].add_s_19_19_20_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk6[0].add_s_19_19_20_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk6[0].add_s_19_19_20_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk6[1].add_s_19_19_20_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk6[1].add_s_19_19_20_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk6[1].add_s_19_19_20_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk6[1].add_s_19_19_20_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk5[0].add_s_18_18_19_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk5[0].add_s_18_18_19_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk5[0].add_s_18_18_19_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk5[0].add_s_18_18_19_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk5[1].add_s_18_18_19_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk5[1].add_s_18_18_19_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk5[1].add_s_18_18_19_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk5[1].add_s_18_18_19_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk5[2].add_s_18_18_19_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk5[2].add_s_18_18_19_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk5[2].add_s_18_18_19_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk5[2].add_s_18_18_19_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk5[3].add_s_18_18_19_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk5[3].add_s_18_18_19_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk5[3].add_s_18_18_19_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk5[3].add_s_18_18_19_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[0].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[0].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[0].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[0].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[1].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[1].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[1].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[1].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[2].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[2].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[2].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[2].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[3].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[3].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[3].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[3].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[4].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[4].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[4].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[4].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[5].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[5].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[5].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[5].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[6].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[6].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[6].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[6].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[7].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[7].add_s_17_17_18_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk4[7].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk4[7].add_s_17_17_18_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[0].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[0].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[0].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[0].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[10].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[10].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[10].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[10].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[11].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[11].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[11].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[11].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[12].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[12].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[12].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[12].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[13].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[13].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[13].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[13].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[14].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[14].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[14].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[14].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[15].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[15].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[15].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[15].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[1].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[1].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[1].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[1].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[2].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[2].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[2].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[2].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[3].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[3].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[3].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[3].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[4].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[4].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[4].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[4].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[5].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[5].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[5].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[5].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[6].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[6].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[6].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[6].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[7].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[7].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[7].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[7].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[8].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[8].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[8].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[8].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[9].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[9].add_s_16_16_17_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[9].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[9].add_s_16_16_17_q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[0].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[0].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[0].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[0].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[0].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[0].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[0].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[0].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[10].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[10].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[10].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[10].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[10].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[10].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[10].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[10].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[11].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[11].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[11].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[11].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[11].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[11].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[11].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[11].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[12].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[12].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[12].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[12].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[12].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[12].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[12].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[12].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[13].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[13].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[13].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[13].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[13].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[13].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[13].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[13].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[14].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[14].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[14].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[14].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[14].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[14].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[14].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[14].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[15].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[15].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[15].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[15].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[15].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[15].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[15].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[15].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[1].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[1].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[1].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[1].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[1].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[1].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[1].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[1].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[2].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[2].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[2].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[2].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[2].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[2].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[2].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[2].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[3].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[3].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[3].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[3].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[3].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[3].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[3].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[3].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[4].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[4].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[4].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[4].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[4].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[4].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[4].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[4].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[5].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[5].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[5].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[5].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[5].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[5].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[5].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[5].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[6].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[6].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[6].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[6].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[6].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[6].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[6].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[6].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[7].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[7].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[7].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[7].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[7].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[7].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[7].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[7].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[8].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[8].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[8].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[8].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[8].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[8].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[8].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[8].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[9].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[9].mult_s_12_5_16_i_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[9].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[9].mult_s_12_5_16_i_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[9].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[9].mult_s_12_5_16_q_l . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/\genblk3[9].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/\genblk3[9].mult_s_12_5_16_q_r . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/add_u_19_19_20_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/add_u_19_19_20_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/mult_s_16_16_30_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/mult_s_16_16_30_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_1/mult_s_16_16_30_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Matched_Filter_2/mult_s_16_16_30_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PSS_Searcher_0/Seq_BRAM_Ctrl_0/Seq_BRAM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_bram_ctrl_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_bram_ctrl_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for syspll_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fpga_rx_0/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:09:18 ; elapsed = 00:09:19 . Memory (MB): peak = 3104.113 ; gain = 2670.145
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rpi_rw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rpi_rw_24b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rpi_rw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rpi_rw_24b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_AW_DUAL.last_data_ack_mod_reg' into 'GEN_NARROW_EN.axi_wlast_d1_reg' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24945]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5546] ROM "act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_AW_DUAL.last_data_ack_mod_reg' into 'GEN_NARROW_EN.axi_wlast_d1_reg' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24945]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' in module 'rd_chnl__parameterized0'
INFO: [Synth 8-5546] ROM "act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_19_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'PSS_FSM'
INFO: [Synth 8-5545] ROM "pss_ref_time" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'BRAM_PORTA_SEQ_en_reg_reg' into 'BRAM_PORTA_SEQ_time_reg' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Seq_BRAM_Ctrl.v:233]
INFO: [Synth 8-4471] merging register 'BRAM_PORTB_SEQ_en_reg_reg' into 'BRAM_PORTB_SEQ_time_reg' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Seq_BRAM_Ctrl.v:238]
INFO: [Synth 8-4471] merging register 'ena_reg_reg' into 'seq_valid_reg_reg[0]' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Seq_BRAM_Ctrl.v:90]
INFO: [Synth 8-4471] merging register 'enb_reg_reg' into 'seq_valid_reg_reg[0]' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Seq_BRAM_Ctrl.v:92]
INFO: [Synth 8-4471] merging register 'STATE_reg' into 'ce_reg_reg_reg' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:190]
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[255]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[254]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[253]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[252]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[251]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[250]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[249]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[248]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[247]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[246]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[245]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[244]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[243]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[242]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[241]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[240]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[239]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[238]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[237]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[236]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[235]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[234]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[233]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[232]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[231]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[230]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[229]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[228]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[227]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[226]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[225]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'STATE_reg' into 'ce_reg_reg_reg' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Matched_Filter.v:190]
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[255]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[254]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[253]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[252]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[251]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[250]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[249]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[248]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[247]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[246]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[245]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[244]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[243]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[242]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[241]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[240]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[239]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[238]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[237]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[236]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[235]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[234]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[233]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[232]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[231]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[230]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[229]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[228]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[227]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[226]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[225]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'wea_reg_reg' into 'ena_reg_reg' [C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/new/Out_BRAM_Ctrl.v:244]
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Out_BRAM_Ctrl'
INFO: [Synth 8-5546] ROM "addr_mode_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               w8_awaddr |                              001 |                              001
            brst_wr_data |                              010 |                              011
          b2b_w8_wr_data |                              011 |                              100
             sng_wr_data |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
               ld_araddr |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               w8_awaddr |                              001 |                              001
            brst_wr_data |                              010 |                              011
          b2b_w8_wr_data |                              011 |                              100
             sng_wr_data |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
               ld_araddr |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_19_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'PSS_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'Out_BRAM_Ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:12:26 ; elapsed = 00:42:04 . Memory (MB): peak = 3104.113 ; gain = 2670.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |clk_wiz_clk_wiz__GC0            |           1|         3|
|2     |syspll_clk_wiz__GC0             |           1|         3|
|3     |design_1__GB0                   |           1|     35792|
|4     |design_1__GB1                   |           1|     11832|
|5     |design_1__GB2                   |           1|     11953|
|6     |Matched_Filter__xdcDup__1__GB0  |           1|     27540|
|7     |Matched_Filter__xdcDup__1__GB1  |           1|     27540|
|8     |Matched_Filter__xdcDup__1__GB2  |           1|     27540|
|9     |Matched_Filter__xdcDup__1__GB3  |           1|     27540|
|10    |Matched_Filter__xdcDup__1__GB4  |           1|     21096|
|11    |Matched_Filter__xdcDup__1__GB5  |           1|     20647|
|12    |Matched_Filter__xdcDup__1__GB6  |           1|     28816|
|13    |Matched_Filter__xdcDup__1__GB7  |           1|      6085|
|14    |Matched_Filter__xdcDup__1__GB8  |           1|     25682|
|15    |Matched_Filter__xdcDup__1__GB9  |           1|     23799|
|16    |Matched_Filter__xdcDup__1__GB10 |           1|     19990|
|17    |Matched_Filter__xdcDup__1__GB11 |           1|      6154|
|18    |Matched_Filter__xdcDup__1__GB12 |           1|     16474|
|19    |Matched_Filter__GB0             |           1|     27540|
|20    |Matched_Filter__GB1             |           1|     27540|
|21    |Matched_Filter__GB2             |           1|     20713|
|22    |Matched_Filter__GB3             |           1|     20400|
|23    |Matched_Filter__GB4             |           1|     27557|
|24    |Matched_Filter__GB5             |           1|     27540|
|25    |Matched_Filter__GB6             |           1|     22234|
|26    |Matched_Filter__GB7             |           1|     17181|
|27    |Matched_Filter__GB8             |           1|     24342|
|28    |Matched_Filter__GB9             |           1|     15166|
|29    |Matched_Filter__GB10            |           1|     10030|
|30    |Matched_Filter__GB11            |           1|     12492|
|31    |Matched_Filter__GB12            |           1|      9285|
|32    |Matched_Filter__GB13            |           1|      4724|
|33    |Matched_Filter__GB14            |           1|     12159|
|34    |PSS_Searcher__GC0               |           1|     17434|
|35    |top__GC0                        |           1|     23114|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_Slave_for_SFR_0/\inst/AXI_Slave_for_SFR_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_Slave_for_SFR_0/\inst/AXI_Slave_for_SFR_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[3]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[3]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[10]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[10]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[7]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[8]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[9]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[11]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[12]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[13]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[14]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[15]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[16]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[17]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[18]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[19]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[20]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[21]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[22]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[23]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[24]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[25]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[26]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[27]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[28]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[29]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[30]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[31]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[32]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[32]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[33]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[33]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[34]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[34]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[35]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[35]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[36]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[36]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[37]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[37]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[38]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[38]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[7]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[8]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[9]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[11]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[12]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[13]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[14]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[15]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[16]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[17]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[18]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[19]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[20]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[21]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[22]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[23]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[24]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[25]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[26]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[27]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[28]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[29]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[30]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[31]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[32]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[32]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[33]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[33]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[34]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[34]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[35]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[35]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[36]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[36]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[37]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[37]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[38]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[38]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/areset_d_reg[0]' (FD) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/areset_d_reg[1]' (FD) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[4]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[5]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[6]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[7]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[8]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[9]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[0]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[4]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[5]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[6]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[7]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[8]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[9]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[0]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1]' (FDRE) to 'axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[2]' (FDRE) to 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[12]' (FDRE) to 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[3]' (FDRE) to 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[2]' (FDRE) to 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[12]' (FDRE) to 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[3]' (FDRE) to 'axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m03_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m03_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m03_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m03_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m04_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m04_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m04_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m04_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_master_slots[5].reg_slice_mi /\b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_19_wdata_router.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.wdata_router_w /\wrouter_aw_fifo/storage_data1_reg[3] )
INFO: [Synth 8-5546] ROM "act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_3/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_3/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module design_1_axi_bram_ctrl_3_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_3_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_3_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_3_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_3_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_2/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_2/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module design_1_axi_bram_ctrl_2_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_2_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_2_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_2_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_2_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_1/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_1/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[234]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[235]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[236]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[237]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[238]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[239]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[240]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[241]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[242]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[243]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[244]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[245]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[246]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[247]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[248]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[249]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[250]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[251]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[252]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[253]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[254]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[255]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[227]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[226]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[225]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Matched_Filter__xdcDup__1__GB8 has port P[8] driven by constant 0
WARNING: [Synth 8-3917] design Matched_Filter__xdcDup__1__GB8 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design Matched_Filter__xdcDup__1__GB8 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design Matched_Filter__xdcDup__1__GB8 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design Matched_Filter__xdcDup__1__GB8 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design Matched_Filter__xdcDup__1__GB8 has port P[0] driven by constant 0
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[228]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[229]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[230]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[231]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[232]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[233]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seq_reg_i_reg[233]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design Matched_Filter__GB14 has port P[8] driven by constant 0
WARNING: [Synth 8-3917] design Matched_Filter__GB14 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design Matched_Filter__GB14 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design Matched_Filter__GB14 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design Matched_Filter__GB14 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design Matched_Filter__GB14 has port P[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Seq_BRAM_Ctrl_0/\addra_reg_reg[3] )
INFO: [Synth 8-4471] merging register 'reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE_MU1.MU_STATUS[0].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[4].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[8].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[9].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'CNT_WIDTH_STATUS[1].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'CNT_WIDTH_STATUS[0].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'CNT_WIDTH_STATUS[2].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'CNT_WIDTH_STATUS[0].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'CNT_WIDTH_STATUS[3].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'CNT_WIDTH_STATUS[0].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[1].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[2].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[3].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[4].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[7].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[8].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[9].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[10].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[11].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[13].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[14].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[15].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[26].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[30].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' into 'ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:483]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13:0]' into 'ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13:0]' [c:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.srcs/sources_1/ip/vio/hdl/ltlib_v1_0_vl_rfs.v:711]
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[63] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[62] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[61] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[60] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[59] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[58] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[57] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[56] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[55] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[54] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[53] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[52] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[51] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[50] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[49] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[48] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[47] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[46] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[45] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[44] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[43] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[42] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[41] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[40] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[39] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[38] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[37] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[36] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[35] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[34] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[33] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[32] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[31] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[30] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[29] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[28] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[27] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[26] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[25] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[24] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[23] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[22] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[21] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[20] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[19] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[18] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[17] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[16] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[15] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[14] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[13] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[12] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[11] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[10] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[9] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[8] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[7] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[6] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[5] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[4] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port SFR_state[3] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_rx_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:16:18 ; elapsed = 00:46:02 . Memory (MB): peak = 3104.113 ; gain = 2670.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |clk_wiz_clk_wiz__GC0            |           1|         3|
|2     |syspll_clk_wiz__GC0             |           1|         3|
|3     |design_1__GB0                   |           1|     26781|
|4     |design_1__GB1                   |           1|      3108|
|5     |design_1__GB2                   |           1|      3211|
|6     |Matched_Filter__xdcDup__1__GB0  |           1|      1620|
|7     |Matched_Filter__xdcDup__1__GB1  |           1|      4321|
|8     |Matched_Filter__xdcDup__1__GB2  |           1|      1620|
|9     |Matched_Filter__xdcDup__1__GB3  |           1|      4321|
|10    |Matched_Filter__xdcDup__1__GB4  |           1|      1648|
|11    |Matched_Filter__xdcDup__1__GB5  |           1|      1361|
|12    |Matched_Filter__xdcDup__1__GB6  |           1|     11826|
|13    |Matched_Filter__xdcDup__1__GB7  |           1|      4334|
|14    |Matched_Filter__xdcDup__1__GB8  |           1|      1708|
|15    |Matched_Filter__xdcDup__1__GB9  |           1|     10745|
|16    |Matched_Filter__xdcDup__1__GB10 |           1|     12684|
|17    |Matched_Filter__xdcDup__1__GB11 |           1|      4404|
|18    |Matched_Filter__xdcDup__1__GB12 |           1|      5881|
|19    |Matched_Filter__GB0             |           1|      1620|
|20    |Matched_Filter__GB1             |           1|      4321|
|21    |Matched_Filter__GB2             |           1|      1412|
|22    |Matched_Filter__GB3             |           1|      1200|
|23    |Matched_Filter__GB4             |           1|      4336|
|24    |Matched_Filter__GB5             |           1|      1620|
|25    |Matched_Filter__GB6             |           1|     10223|
|26    |Matched_Filter__GB7             |           1|      6290|
|27    |Matched_Filter__GB8             |           1|     10061|
|28    |Matched_Filter__GB9             |           1|      3795|
|29    |Matched_Filter__GB10            |           1|      4171|
|30    |Matched_Filter__GB11            |           1|      8978|
|31    |Matched_Filter__GB12            |           1|      5523|
|32    |Matched_Filter__GB13            |           1|      3410|
|33    |Matched_Filter__GB14            |           1|      3374|
|34    |PSS_Searcher__GC0               |           1|      7189|
|35    |top__GC0                        |           1|     12889|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'syspll_0/inst/clk_in1' to pin 'u_bufg_26mhz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:16:40 ; elapsed = 00:46:27 . Memory (MB): peak = 3773.766 ; gain = 3339.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:16:53 ; elapsed = 00:46:40 . Memory (MB): peak = 3804.105 ; gain = 3370.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |clk_wiz_clk_wiz__GC0            |           1|         3|
|2     |syspll_clk_wiz__GC0             |           1|         3|
|3     |design_1__GB0                   |           1|     26781|
|4     |design_1__GB1                   |           1|      3108|
|5     |design_1__GB2                   |           1|      3211|
|6     |Matched_Filter__xdcDup__1__GB0  |           1|      1620|
|7     |Matched_Filter__xdcDup__1__GB1  |           1|      4321|
|8     |Matched_Filter__xdcDup__1__GB2  |           1|      1620|
|9     |Matched_Filter__xdcDup__1__GB3  |           1|      4321|
|10    |Matched_Filter__xdcDup__1__GB4  |           1|      1562|
|11    |Matched_Filter__xdcDup__1__GB5  |           1|      1356|
|12    |Matched_Filter__xdcDup__1__GB6  |           1|      2607|
|13    |Matched_Filter__xdcDup__1__GB7  |           1|      4334|
|14    |Matched_Filter__xdcDup__1__GB8  |           1|      1675|
|15    |Matched_Filter__xdcDup__1__GB9  |           1|      2231|
|16    |Matched_Filter__xdcDup__1__GB10 |           1|     12684|
|17    |Matched_Filter__xdcDup__1__GB11 |           1|      4404|
|18    |Matched_Filter__xdcDup__1__GB12 |           1|      1543|
|19    |Matched_Filter__GB0             |           1|      1620|
|20    |Matched_Filter__GB1             |           1|      4321|
|21    |Matched_Filter__GB2             |           1|      1412|
|22    |Matched_Filter__GB3             |           1|      1200|
|23    |Matched_Filter__GB4             |           1|      4336|
|24    |Matched_Filter__GB5             |           1|      1620|
|25    |Matched_Filter__GB6             |           1|      2807|
|26    |Matched_Filter__GB7             |           1|      1870|
|27    |Matched_Filter__GB8             |           1|      2497|
|28    |Matched_Filter__GB9             |           1|      1500|
|29    |Matched_Filter__GB10            |           1|      1111|
|30    |Matched_Filter__GB11            |           1|      8978|
|31    |Matched_Filter__GB12            |           1|      5523|
|32    |Matched_Filter__GB13            |           1|      3410|
|33    |Matched_Filter__GB14            |           1|      3374|
|34    |PSS_Searcher__GC0               |           1|      6997|
|35    |top__GC0                        |           1|     12889|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:17:42 ; elapsed = 00:47:33 . Memory (MB): peak = 3848.102 ; gain = 3414.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:17:50 ; elapsed = 00:47:41 . Memory (MB): peak = 3848.102 ; gain = 3414.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:17:51 ; elapsed = 00:47:41 . Memory (MB): peak = 3848.102 ; gain = 3414.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:18:00 ; elapsed = 00:47:50 . Memory (MB): peak = 3848.102 ; gain = 3414.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:18:00 ; elapsed = 00:47:50 . Memory (MB): peak = 3848.102 ; gain = 3414.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:18:02 ; elapsed = 00:47:53 . Memory (MB): peak = 3848.102 ; gain = 3414.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:18:03 ; elapsed = 00:47:53 . Memory (MB): peak = 3848.102 ; gain = 3414.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BUFG         |     6|
|2     |BUFG_PS      |     1|
|3     |CARRY4       |    83|
|4     |CARRY8       |   756|
|5     |CFGLUT5      |   212|
|6     |LUT1         |   793|
|7     |LUT2         |  6727|
|8     |LUT3         |  5133|
|9     |LUT4         |  5726|
|10    |LUT5         |  3440|
|11    |LUT6         |  9867|
|12    |MMCME4_ADV   |     1|
|13    |MMCME4_ADV_1 |     1|
|14    |MULT_AND     |  3736|
|15    |MUXCY        |  5862|
|16    |MUXF7        |  2475|
|17    |MUXF8        |  1100|
|18    |PS8          |     1|
|19    |RAM32M16     |    35|
|20    |RAM64M8      |    16|
|21    |RAMB18E2     |     4|
|22    |RAMB18E2_1   |    12|
|23    |RAMB18E2_2   |     3|
|24    |RAMB18E2_3   |     6|
|25    |RAMB36E2     |     7|
|26    |RAMB36E2_1   |    39|
|27    |RAMB36E2_2   |     3|
|28    |RAMB36E2_3   |     3|
|29    |RAMB36E2_4   |    12|
|30    |SRL16        |     1|
|31    |SRL16E       |    54|
|32    |SRLC16E      |     2|
|33    |SRLC32E      |    87|
|34    |XORCY        |  6276|
|35    |FDCE         | 18407|
|36    |FDPE         |   169|
|37    |FDR          |     8|
|38    |FDRE         | 16021|
|39    |FDSE         |    73|
|40    |IBUF         |   111|
|41    |IBUFDS       |     1|
|42    |IOBUF        |     1|
|43    |OBUF         |    22|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:18:03 ; elapsed = 00:47:53 . Memory (MB): peak = 3848.102 ; gain = 3414.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 622 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:12 ; elapsed = 00:46:34 . Memory (MB): peak = 3848.102 ; gain = 2341.672
Synthesis Optimization Complete : Time (s): cpu = 00:18:03 ; elapsed = 00:47:54 . Memory (MB): peak = 3848.102 ; gain = 3414.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20681 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. syspll_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Chipscope 16-324] Core: fpga_rx_0/ila_0 UUID: 385b7a43-4ca8-54d0-aca9-a13a8bb4b56a 
INFO: [Chipscope 16-324] Core: vio_0 UUID: 3e848536-4072-5514-988e-f94a9a327d34 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance clk_wiz_0/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance syspll_0/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Out_BRAM_Ctrl_0/Out_BRAM_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Seq_BRAM_Ctrl_0/Seq_BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Seq_BRAM_Ctrl_0/Seq_BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Seq_BRAM_Ctrl_0/Seq_BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Seq_BRAM_Ctrl_0/Seq_BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Seq_BRAM_Ctrl_0/Seq_BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Seq_BRAM_Ctrl_0/Seq_BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Seq_BRAM_Ctrl_0/Seq_BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PSS_Searcher_0/Seq_BRAM_Ctrl_0/Seq_BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3900.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5151 instances were transformed.
  (CARRY4) => CARRY8: 1025 instances
  BUFG => BUFGCE: 6 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 172 instances
  CFGLUT5 => SRLC32E: 40 instances
  FDR => FDRE: 8 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 110 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  MULT_AND => LUT2: 3736 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 35 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1243 Infos, 348 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:18:45 ; elapsed = 00:48:36 . Memory (MB): peak = 3900.551 ; gain = 3468.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3900.551 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Documents/Project/PSS_Searcher_v7/HELPS_vf_pss_rev_13/HELPS_vf_pss_rev_13.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3900.551 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  4 17:58:34 2020...
