// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "04/03/2024 01:49:50"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	REG_write_outp,
	clk,
	global_reset,
	write_data,
	rd2,
	branch_offset,
	IMEM_out,
	output_sys,
	output_sel);
output 	REG_write_outp;
input 	clk;
input 	global_reset;
output 	[7:0] write_data;
output 	[7:0] rd2;
output 	[31:0] branch_offset;
output 	[31:0] IMEM_out;
output 	[7:0] output_sys;
input 	[2:0] output_sel;

// Design Ports Information
// REG_write_outp	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[3]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[0]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[7]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[31]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[30]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[29]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[28]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[27]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[26]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[25]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[24]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[23]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[22]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[21]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[20]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[19]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[18]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[17]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[16]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[15]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[14]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[13]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[12]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[10]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[9]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[8]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[7]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[1]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_offset[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[31]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[30]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[29]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[28]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[27]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[26]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[25]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[24]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[23]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[22]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[21]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[20]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[19]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[18]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[17]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[16]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[15]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[14]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[13]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[12]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[10]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[9]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[8]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[6]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[5]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[3]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[1]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[7]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[6]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[4]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[3]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[2]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[1]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// global_reset	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sel[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sel[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sel[2]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rd2[7]~output_o ;
wire \rd2[6]~output_o ;
wire \rd2[5]~output_o ;
wire \rd2[4]~output_o ;
wire \rd2[3]~output_o ;
wire \rd2[2]~output_o ;
wire \rd2[1]~output_o ;
wire \rd2[0]~output_o ;
wire \output_sys[7]~output_o ;
wire \output_sys[6]~output_o ;
wire \output_sys[5]~output_o ;
wire \output_sys[4]~output_o ;
wire \output_sys[3]~output_o ;
wire \output_sys[2]~output_o ;
wire \output_sys[1]~output_o ;
wire \output_sys[0]~output_o ;
wire \REG_write_outp~output_o ;
wire \write_data[7]~output_o ;
wire \write_data[6]~output_o ;
wire \write_data[5]~output_o ;
wire \write_data[4]~output_o ;
wire \write_data[3]~output_o ;
wire \write_data[2]~output_o ;
wire \write_data[1]~output_o ;
wire \write_data[0]~output_o ;
wire \branch_offset[31]~output_o ;
wire \branch_offset[30]~output_o ;
wire \branch_offset[29]~output_o ;
wire \branch_offset[28]~output_o ;
wire \branch_offset[27]~output_o ;
wire \branch_offset[26]~output_o ;
wire \branch_offset[25]~output_o ;
wire \branch_offset[24]~output_o ;
wire \branch_offset[23]~output_o ;
wire \branch_offset[22]~output_o ;
wire \branch_offset[21]~output_o ;
wire \branch_offset[20]~output_o ;
wire \branch_offset[19]~output_o ;
wire \branch_offset[18]~output_o ;
wire \branch_offset[17]~output_o ;
wire \branch_offset[16]~output_o ;
wire \branch_offset[15]~output_o ;
wire \branch_offset[14]~output_o ;
wire \branch_offset[13]~output_o ;
wire \branch_offset[12]~output_o ;
wire \branch_offset[11]~output_o ;
wire \branch_offset[10]~output_o ;
wire \branch_offset[9]~output_o ;
wire \branch_offset[8]~output_o ;
wire \branch_offset[7]~output_o ;
wire \branch_offset[6]~output_o ;
wire \branch_offset[5]~output_o ;
wire \branch_offset[4]~output_o ;
wire \branch_offset[3]~output_o ;
wire \branch_offset[2]~output_o ;
wire \branch_offset[1]~output_o ;
wire \branch_offset[0]~output_o ;
wire \IMEM_out[31]~output_o ;
wire \IMEM_out[30]~output_o ;
wire \IMEM_out[29]~output_o ;
wire \IMEM_out[28]~output_o ;
wire \IMEM_out[27]~output_o ;
wire \IMEM_out[26]~output_o ;
wire \IMEM_out[25]~output_o ;
wire \IMEM_out[24]~output_o ;
wire \IMEM_out[23]~output_o ;
wire \IMEM_out[22]~output_o ;
wire \IMEM_out[21]~output_o ;
wire \IMEM_out[20]~output_o ;
wire \IMEM_out[19]~output_o ;
wire \IMEM_out[18]~output_o ;
wire \IMEM_out[17]~output_o ;
wire \IMEM_out[16]~output_o ;
wire \IMEM_out[15]~output_o ;
wire \IMEM_out[14]~output_o ;
wire \IMEM_out[13]~output_o ;
wire \IMEM_out[12]~output_o ;
wire \IMEM_out[11]~output_o ;
wire \IMEM_out[10]~output_o ;
wire \IMEM_out[9]~output_o ;
wire \IMEM_out[8]~output_o ;
wire \IMEM_out[7]~output_o ;
wire \IMEM_out[6]~output_o ;
wire \IMEM_out[5]~output_o ;
wire \IMEM_out[4]~output_o ;
wire \IMEM_out[3]~output_o ;
wire \IMEM_out[2]~output_o ;
wire \IMEM_out[1]~output_o ;
wire \IMEM_out[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst1|PC_reg|loop0:0:dff|master|q_t~0_combout ;
wire \global_reset~input_o ;
wire \global_reset~inputclkctrl_outclk ;
wire \inst1|PC_reg|loop0:0:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:0:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:1:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:1:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:2:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:2:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:3:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:3:dff|slave|q_t~q ;
wire \inst|PC_inc_adder|WideAnd2~0_combout ;
wire \inst1|PC_reg|loop0:4:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:4:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:5:dff|master|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:5:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:5:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:6:dff|master|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:6:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:6:dff|slave|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:6:dff|slave|q_t~q ;
wire \inst|PC_inc_adder|a_inc1[7]~0_combout ;
wire \inst1|PC_reg|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:7:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ;
wire \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ;
wire \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ;
wire \inst6|MainControlUnit_rkjerh|RegWrite~combout ;
wire \inst6|registers|decode|Equal0~0_combout ;
wire \inst6|MainControlUnit_rkjerh|MemWrite~combout ;
wire \inst6|registers|decode|Equal0~3_combout ;
wire \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ;
wire \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|dec1|Equal0~0_combout ;
wire \inst6|registers|decode|Equal0~1_combout ;
wire \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|dec1|Equal0~1_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~0_combout ;
wire \inst6|registers|dec1|Equal0~7_combout ;
wire \inst6|registers|decode|Equal0~6_combout ;
wire \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|decode|Equal0~7_combout ;
wire \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|dec1|Equal0~6_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~3_combout ;
wire \inst6|registers|dec1|Equal0~2_combout ;
wire \inst6|registers|decode|Equal0~2_combout ;
wire \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|dec1|Equal0~3_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~1_combout ;
wire \inst6|registers|decode|Equal0~4_combout ;
wire \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|dec1|Equal0~4_combout ;
wire \inst6|registers|decode|Equal0~5_combout ;
wire \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|dec1|Equal0~5_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~2_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ;
wire \inst6|registers|dec2|Equal0~5_combout ;
wire \inst6|registers|dec2|Equal0~4_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout ;
wire \inst6|registers|dec2|Equal0~0_combout ;
wire \inst6|registers|dec2|Equal0~1_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout ;
wire \inst6|registers|dec2|Equal0~7_combout ;
wire \inst6|registers|dec2|Equal0~6_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout ;
wire \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~0_combout ;
wire \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ;
wire \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ;
wire \inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~3_combout ;
wire \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~1_combout ;
wire \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~2_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3]~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~2_combout ;
wire \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~3_combout ;
wire \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|dec2|Equal0~3_combout ;
wire \inst6|registers|dec2|Equal0~2_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~1_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout ;
wire \inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ;
wire \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~2_combout ;
wire \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~3_combout ;
wire \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~1_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ;
wire \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~2_combout ;
wire \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~3_combout ;
wire \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~1_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ;
wire \inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~2_combout ;
wire \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~3_combout ;
wire \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~1_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout ;
wire \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~2_combout ;
wire \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~1_combout ;
wire \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~3_combout ;
wire \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~0_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ;
wire \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~1_combout ;
wire \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~2_combout ;
wire \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~3_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout ;
wire \inst8|tsb0|loop0:6:tsb|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~1_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~3_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~2_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~0_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ;
wire \inst8|tsb0|loop0:5:tsb|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~2_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~1_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~0_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~3_combout ;
wire \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ;
wire \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ;
wire \inst8|tsb0|loop0:4:tsb|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~0_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~2_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~1_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~3_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ;
wire \inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ;
wire \inst8|tsb0|loop0:3:tsb|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~2_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~0_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~3_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~1_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout ;
wire \inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ;
wire \inst8|tsb0|loop0:2:tsb|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~0_combout ;
wire \inst5|ALU_mux|tsb0|loop0:2:tsb|outp~0_combout ;
wire \inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ;
wire \inst8|tsb0|loop0:1:tsb|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~3_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~2_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~1_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~0_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ;
wire \inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ;
wire \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ;
wire \inst8|tsb0|loop0:0:tsb|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~0_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout ;
wire \inst8|tsb0|loop0:7:tsb|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~0_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~2_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~3_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~1_combout ;
wire \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout ;
wire \output_sel[2]~input_o ;
wire \output_sel[1]~input_o ;
wire \output_sel[0]~input_o ;
wire \inst3|loop0:1:mux_i|dec|Equal0~4_combout ;
wire \inst3|loop0:1:mux_i|dec|Equal0~3_combout ;
wire \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0_combout ;
wire \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:1:mux_i|dec|Equal0~2_combout ;
wire \inst3|loop0:1:mux_i|dec|Equal0~1_combout ;
wire \inst3|loop0:1:mux_i|dec|Equal0~0_combout ;
wire \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:6:mux_i|loop0:1:tsb|outp~2_combout ;
wire \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:5:mux_i|loop0:1:tsb|outp~2_combout ;
wire \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:4:mux_i|loop0:5:tsb|outp~5_combout ;
wire \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:3:mux_i|loop0:5:tsb|outp~5_combout ;
wire \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:2:mux_i|loop0:5:tsb|outp~5_combout ;
wire \inst3|loop0:1:mux_i|loop0:1:tsb|outp~2_combout ;
wire \inst3|loop0:1:mux_i|dec|Equal0~5_combout ;
wire \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0_combout ;
wire \inst3|loop0:1:mux_i|loop0:0:tsb|outp~0_combout ;
wire \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1_combout ;
wire \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2_combout ;
wire \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3_combout ;
wire \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4_combout ;
wire \inst3|loop0:0:mux_i|loop0:1:tsb|outp~2_combout ;
wire \inst3|loop0:0:mux_i|loop0:6:tsb|outp~0_combout ;
wire \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1_combout ;
wire \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2_combout ;
wire \inst3|loop0:0:mux_i|loop0:3:tsb|outp~2_combout ;
wire \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3_combout ;
wire \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4_combout ;
wire [3:0] \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum ;
wire [31:0] \IMEM|srom|rom_block|auto_generated|q_a ;
wire [31:0] \inst|PC_inc_adder|a_inc1 ;
wire [2:0] \inst5|ALU_Ctrl_asa|ALUControlSignal ;
wire [3:0] \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum ;
wire [7:0] \DMEM|sram|ram_block|auto_generated|q_a ;

wire [35:0] \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \IMEM|srom|rom_block|auto_generated|q_a [0] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IMEM|srom|rom_block|auto_generated|q_a [1] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IMEM|srom|rom_block|auto_generated|q_a [2] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IMEM|srom|rom_block|auto_generated|q_a [3] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IMEM|srom|rom_block|auto_generated|q_a [4] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IMEM|srom|rom_block|auto_generated|q_a [5] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IMEM|srom|rom_block|auto_generated|q_a [6] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IMEM|srom|rom_block|auto_generated|q_a [7] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \IMEM|srom|rom_block|auto_generated|q_a [8] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \IMEM|srom|rom_block|auto_generated|q_a [9] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \IMEM|srom|rom_block|auto_generated|q_a [10] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \IMEM|srom|rom_block|auto_generated|q_a [11] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \IMEM|srom|rom_block|auto_generated|q_a [12] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \IMEM|srom|rom_block|auto_generated|q_a [13] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \IMEM|srom|rom_block|auto_generated|q_a [14] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \IMEM|srom|rom_block|auto_generated|q_a [15] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \IMEM|srom|rom_block|auto_generated|q_a [16] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \IMEM|srom|rom_block|auto_generated|q_a [17] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \IMEM|srom|rom_block|auto_generated|q_a [18] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \IMEM|srom|rom_block|auto_generated|q_a [19] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \IMEM|srom|rom_block|auto_generated|q_a [20] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \IMEM|srom|rom_block|auto_generated|q_a [21] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \IMEM|srom|rom_block|auto_generated|q_a [22] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \IMEM|srom|rom_block|auto_generated|q_a [23] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \IMEM|srom|rom_block|auto_generated|q_a [24] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \IMEM|srom|rom_block|auto_generated|q_a [25] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \IMEM|srom|rom_block|auto_generated|q_a [26] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \IMEM|srom|rom_block|auto_generated|q_a [27] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \IMEM|srom|rom_block|auto_generated|q_a [28] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \IMEM|srom|rom_block|auto_generated|q_a [29] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \IMEM|srom|rom_block|auto_generated|q_a [30] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \IMEM|srom|rom_block|auto_generated|q_a [31] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \DMEM|sram|ram_block|auto_generated|q_a [0] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DMEM|sram|ram_block|auto_generated|q_a [1] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DMEM|sram|ram_block|auto_generated|q_a [2] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DMEM|sram|ram_block|auto_generated|q_a [3] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DMEM|sram|ram_block|auto_generated|q_a [4] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DMEM|sram|ram_block|auto_generated|q_a [5] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DMEM|sram|ram_block|auto_generated|q_a [6] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DMEM|sram|ram_block|auto_generated|q_a [7] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X25_Y41_N2
cycloneiv_io_obuf \rd2[7]~output (
	.i(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[7]~output .bus_hold = "false";
defparam \rd2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \rd2[6]~output (
	.i(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[6]~output .bus_hold = "false";
defparam \rd2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiv_io_obuf \rd2[5]~output (
	.i(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[5]~output .bus_hold = "false";
defparam \rd2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \rd2[4]~output (
	.i(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[4]~output .bus_hold = "false";
defparam \rd2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N2
cycloneiv_io_obuf \rd2[3]~output (
	.i(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[3]~output .bus_hold = "false";
defparam \rd2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \rd2[2]~output (
	.i(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[2]~output .bus_hold = "false";
defparam \rd2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiv_io_obuf \rd2[1]~output (
	.i(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[1]~output .bus_hold = "false";
defparam \rd2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \rd2[0]~output (
	.i(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[0]~output .bus_hold = "false";
defparam \rd2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N2
cycloneiv_io_obuf \output_sys[7]~output (
	.i(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[7]~output .bus_hold = "false";
defparam \output_sys[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \output_sys[6]~output (
	.i(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[6]~output .bus_hold = "false";
defparam \output_sys[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \output_sys[5]~output (
	.i(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[5]~output .bus_hold = "false";
defparam \output_sys[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N2
cycloneiv_io_obuf \output_sys[4]~output (
	.i(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[4]~output .bus_hold = "false";
defparam \output_sys[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \output_sys[3]~output (
	.i(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[3]~output .bus_hold = "false";
defparam \output_sys[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \output_sys[2]~output (
	.i(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[2]~output .bus_hold = "false";
defparam \output_sys[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneiv_io_obuf \output_sys[1]~output (
	.i(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[1]~output .bus_hold = "false";
defparam \output_sys[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \output_sys[0]~output (
	.i(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[0]~output .bus_hold = "false";
defparam \output_sys[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \REG_write_outp~output (
	.i(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_write_outp~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_write_outp~output .bus_hold = "false";
defparam \REG_write_outp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \write_data[7]~output (
	.i(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data[7]~output .bus_hold = "false";
defparam \write_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N2
cycloneiv_io_obuf \write_data[6]~output (
	.i(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data[6]~output .bus_hold = "false";
defparam \write_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \write_data[5]~output (
	.i(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data[5]~output .bus_hold = "false";
defparam \write_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \write_data[4]~output (
	.i(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data[4]~output .bus_hold = "false";
defparam \write_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N23
cycloneiv_io_obuf \write_data[3]~output (
	.i(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data[3]~output .bus_hold = "false";
defparam \write_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \write_data[2]~output (
	.i(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data[2]~output .bus_hold = "false";
defparam \write_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N9
cycloneiv_io_obuf \write_data[1]~output (
	.i(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data[1]~output .bus_hold = "false";
defparam \write_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiv_io_obuf \write_data[0]~output (
	.i(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data[0]~output .bus_hold = "false";
defparam \write_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \branch_offset[31]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[31]~output .bus_hold = "false";
defparam \branch_offset[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N9
cycloneiv_io_obuf \branch_offset[30]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[30]~output .bus_hold = "false";
defparam \branch_offset[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \branch_offset[29]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[29]~output .bus_hold = "false";
defparam \branch_offset[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N9
cycloneiv_io_obuf \branch_offset[28]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[28]~output .bus_hold = "false";
defparam \branch_offset[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N9
cycloneiv_io_obuf \branch_offset[27]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[27]~output .bus_hold = "false";
defparam \branch_offset[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiv_io_obuf \branch_offset[26]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[26]~output .bus_hold = "false";
defparam \branch_offset[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N2
cycloneiv_io_obuf \branch_offset[25]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[25]~output .bus_hold = "false";
defparam \branch_offset[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \branch_offset[24]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[24]~output .bus_hold = "false";
defparam \branch_offset[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneiv_io_obuf \branch_offset[23]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[23]~output .bus_hold = "false";
defparam \branch_offset[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneiv_io_obuf \branch_offset[22]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[22]~output .bus_hold = "false";
defparam \branch_offset[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N2
cycloneiv_io_obuf \branch_offset[21]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[21]~output .bus_hold = "false";
defparam \branch_offset[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N9
cycloneiv_io_obuf \branch_offset[20]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[20]~output .bus_hold = "false";
defparam \branch_offset[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N2
cycloneiv_io_obuf \branch_offset[19]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[19]~output .bus_hold = "false";
defparam \branch_offset[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N2
cycloneiv_io_obuf \branch_offset[18]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[18]~output .bus_hold = "false";
defparam \branch_offset[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiv_io_obuf \branch_offset[17]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[17]~output .bus_hold = "false";
defparam \branch_offset[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N2
cycloneiv_io_obuf \branch_offset[16]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[16]~output .bus_hold = "false";
defparam \branch_offset[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N9
cycloneiv_io_obuf \branch_offset[15]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[15]~output .bus_hold = "false";
defparam \branch_offset[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N9
cycloneiv_io_obuf \branch_offset[14]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[14]~output .bus_hold = "false";
defparam \branch_offset[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N2
cycloneiv_io_obuf \branch_offset[13]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[13]~output .bus_hold = "false";
defparam \branch_offset[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N2
cycloneiv_io_obuf \branch_offset[12]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[12]~output .bus_hold = "false";
defparam \branch_offset[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N9
cycloneiv_io_obuf \branch_offset[11]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[11]~output .bus_hold = "false";
defparam \branch_offset[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \branch_offset[10]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[10]~output .bus_hold = "false";
defparam \branch_offset[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N2
cycloneiv_io_obuf \branch_offset[9]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[9]~output .bus_hold = "false";
defparam \branch_offset[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneiv_io_obuf \branch_offset[8]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[8]~output .bus_hold = "false";
defparam \branch_offset[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N9
cycloneiv_io_obuf \branch_offset[7]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[7]~output .bus_hold = "false";
defparam \branch_offset[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N2
cycloneiv_io_obuf \branch_offset[6]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[6]~output .bus_hold = "false";
defparam \branch_offset[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \branch_offset[5]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[5]~output .bus_hold = "false";
defparam \branch_offset[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \branch_offset[4]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[4]~output .bus_hold = "false";
defparam \branch_offset[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \branch_offset[3]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[3]~output .bus_hold = "false";
defparam \branch_offset[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \branch_offset[2]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[2]~output .bus_hold = "false";
defparam \branch_offset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \branch_offset[1]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[1]~output .bus_hold = "false";
defparam \branch_offset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N2
cycloneiv_io_obuf \branch_offset[0]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_offset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_offset[0]~output .bus_hold = "false";
defparam \branch_offset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \IMEM_out[31]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[31]~output .bus_hold = "false";
defparam \IMEM_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N2
cycloneiv_io_obuf \IMEM_out[30]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[30]~output .bus_hold = "false";
defparam \IMEM_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiv_io_obuf \IMEM_out[29]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[29]~output .bus_hold = "false";
defparam \IMEM_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \IMEM_out[28]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[28]~output .bus_hold = "false";
defparam \IMEM_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N9
cycloneiv_io_obuf \IMEM_out[27]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[27]~output .bus_hold = "false";
defparam \IMEM_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \IMEM_out[26]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[26]~output .bus_hold = "false";
defparam \IMEM_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \IMEM_out[25]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[25]~output .bus_hold = "false";
defparam \IMEM_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N23
cycloneiv_io_obuf \IMEM_out[24]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[24]~output .bus_hold = "false";
defparam \IMEM_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \IMEM_out[23]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[23]~output .bus_hold = "false";
defparam \IMEM_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \IMEM_out[22]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[22]~output .bus_hold = "false";
defparam \IMEM_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N9
cycloneiv_io_obuf \IMEM_out[21]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[21]~output .bus_hold = "false";
defparam \IMEM_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \IMEM_out[20]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[20]~output .bus_hold = "false";
defparam \IMEM_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \IMEM_out[19]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[19]~output .bus_hold = "false";
defparam \IMEM_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \IMEM_out[18]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[18]~output .bus_hold = "false";
defparam \IMEM_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \IMEM_out[17]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[17]~output .bus_hold = "false";
defparam \IMEM_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N16
cycloneiv_io_obuf \IMEM_out[16]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[16]~output .bus_hold = "false";
defparam \IMEM_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiv_io_obuf \IMEM_out[15]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[15]~output .bus_hold = "false";
defparam \IMEM_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N16
cycloneiv_io_obuf \IMEM_out[14]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[14]~output .bus_hold = "false";
defparam \IMEM_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \IMEM_out[13]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[13]~output .bus_hold = "false";
defparam \IMEM_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N9
cycloneiv_io_obuf \IMEM_out[12]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[12]~output .bus_hold = "false";
defparam \IMEM_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N2
cycloneiv_io_obuf \IMEM_out[11]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[11]~output .bus_hold = "false";
defparam \IMEM_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \IMEM_out[10]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[10]~output .bus_hold = "false";
defparam \IMEM_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N9
cycloneiv_io_obuf \IMEM_out[9]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[9]~output .bus_hold = "false";
defparam \IMEM_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiv_io_obuf \IMEM_out[8]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[8]~output .bus_hold = "false";
defparam \IMEM_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \IMEM_out[7]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[7]~output .bus_hold = "false";
defparam \IMEM_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \IMEM_out[6]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[6]~output .bus_hold = "false";
defparam \IMEM_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \IMEM_out[5]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[5]~output .bus_hold = "false";
defparam \IMEM_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \IMEM_out[4]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[4]~output .bus_hold = "false";
defparam \IMEM_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \IMEM_out[3]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[3]~output .bus_hold = "false";
defparam \IMEM_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \IMEM_out[2]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[2]~output .bus_hold = "false";
defparam \IMEM_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \IMEM_out[1]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[1]~output .bus_hold = "false";
defparam \IMEM_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N9
cycloneiv_io_obuf \IMEM_out[0]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[0]~output .bus_hold = "false";
defparam \IMEM_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneiv_lcell_comb \inst1|PC_reg|loop0:0:dff|master|q_t~0 (
// Equation(s):
// \inst1|PC_reg|loop0:0:dff|master|q_t~0_combout  = !\inst1|PC_reg|loop0:0:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:0:dff|master|q_t~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:0:dff|master|q_t~0 .lut_mask = 16'h00FF;
defparam \inst1|PC_reg|loop0:0:dff|master|q_t~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneiv_io_ibuf \global_reset~input (
	.i(global_reset),
	.ibar(gnd),
	.o(\global_reset~input_o ));
// synopsys translate_off
defparam \global_reset~input .bus_hold = "false";
defparam \global_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiv_clkctrl \global_reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\global_reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\global_reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \global_reset~inputclkctrl .clock_type = "global clock";
defparam \global_reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X38_Y30_N11
dffeas \inst1|PC_reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:0:dff|master|q_t~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneiv_lcell_comb \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder_combout  = \inst1|PC_reg|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|PC_reg|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N29
dffeas \inst1|PC_reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N8
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[1] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [1] = \inst1|PC_reg|loop0:1:dff|slave|q_t~q  $ (\inst1|PC_reg|loop0:0:dff|slave|q_t~q )

	.dataa(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [1]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[1] .lut_mask = 16'h55AA;
defparam \inst|PC_inc_adder|a_inc1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N9
dffeas \inst1|PC_reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [1]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N7
dffeas \inst1|PC_reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|PC_reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N28
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[2] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [2] = \inst1|PC_reg|loop0:2:dff|slave|q_t~q  $ (((\inst1|PC_reg|loop0:1:dff|slave|q_t~q  & \inst1|PC_reg|loop0:0:dff|slave|q_t~q )))

	.dataa(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.datab(gnd),
	.datac(\inst1|PC_reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [2]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[2] .lut_mask = 16'h5AF0;
defparam \inst|PC_inc_adder|a_inc1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N29
dffeas \inst1|PC_reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [2]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N25
dffeas \inst1|PC_reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|PC_reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N14
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[3] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [3] = \inst1|PC_reg|loop0:3:dff|slave|q_t~q  $ (((\inst1|PC_reg|loop0:1:dff|slave|q_t~q  & (\inst1|PC_reg|loop0:2:dff|slave|q_t~q  & \inst1|PC_reg|loop0:0:dff|slave|q_t~q ))))

	.dataa(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst1|PC_reg|loop0:3:dff|slave|q_t~q ),
	.datac(\inst1|PC_reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [3]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[3] .lut_mask = 16'h6CCC;
defparam \inst|PC_inc_adder|a_inc1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N15
dffeas \inst1|PC_reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [3]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N1
dffeas \inst1|PC_reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|PC_reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N24
cycloneiv_lcell_comb \inst|PC_inc_adder|WideAnd2~0 (
// Equation(s):
// \inst|PC_inc_adder|WideAnd2~0_combout  = (\inst1|PC_reg|loop0:1:dff|slave|q_t~q  & (\inst1|PC_reg|loop0:3:dff|slave|q_t~q  & (\inst1|PC_reg|loop0:2:dff|slave|q_t~q  & \inst1|PC_reg|loop0:0:dff|slave|q_t~q )))

	.dataa(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst1|PC_reg|loop0:3:dff|slave|q_t~q ),
	.datac(\inst1|PC_reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|WideAnd2~0 .lut_mask = 16'h8000;
defparam \inst|PC_inc_adder|WideAnd2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N30
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[4] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [4] = \inst1|PC_reg|loop0:4:dff|slave|q_t~q  $ (\inst|PC_inc_adder|WideAnd2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [4]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[4] .lut_mask = 16'h0FF0;
defparam \inst|PC_inc_adder|a_inc1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N31
dffeas \inst1|PC_reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [4]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N13
dffeas \inst1|PC_reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|PC_reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[5] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [5] = \inst1|PC_reg|loop0:5:dff|slave|q_t~q  $ (((\inst|PC_inc_adder|WideAnd2~0_combout  & \inst1|PC_reg|loop0:4:dff|slave|q_t~q )))

	.dataa(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.datab(\inst1|PC_reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [5]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[5] .lut_mask = 16'h6C6C;
defparam \inst|PC_inc_adder|a_inc1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
cycloneiv_lcell_comb \inst1|PC_reg|loop0:5:dff|master|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:5:dff|master|q_t~feeder_combout  = \inst|PC_inc_adder|a_inc1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|PC_inc_adder|a_inc1 [5]),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:5:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:5:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:5:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N11
dffeas \inst1|PC_reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:5:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cycloneiv_lcell_comb \inst1|PC_reg|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:5:dff|slave|q_t~feeder_combout  = \inst1|PC_reg|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|PC_reg|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N9
dffeas \inst1|PC_reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[6] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [6] = \inst1|PC_reg|loop0:6:dff|slave|q_t~q  $ (((\inst|PC_inc_adder|WideAnd2~0_combout  & (\inst1|PC_reg|loop0:5:dff|slave|q_t~q  & \inst1|PC_reg|loop0:4:dff|slave|q_t~q ))))

	.dataa(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.datab(\inst1|PC_reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [6]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[6] .lut_mask = 16'h7F80;
defparam \inst|PC_inc_adder|a_inc1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cycloneiv_lcell_comb \inst1|PC_reg|loop0:6:dff|master|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:6:dff|master|q_t~feeder_combout  = \inst|PC_inc_adder|a_inc1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|PC_inc_adder|a_inc1 [6]),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:6:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:6:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:6:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N25
dffeas \inst1|PC_reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:6:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
cycloneiv_lcell_comb \inst1|PC_reg|loop0:6:dff|slave|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:6:dff|slave|q_t~feeder_combout  = \inst1|PC_reg|loop0:6:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|PC_reg|loop0:6:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:6:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:6:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:6:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N3
dffeas \inst1|PC_reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:6:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[7]~0 (
// Equation(s):
// \inst|PC_inc_adder|a_inc1[7]~0_combout  = (!\inst1|PC_reg|loop0:6:dff|slave|q_t~q ) # (!\inst1|PC_reg|loop0:4:dff|slave|q_t~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[7]~0 .lut_mask = 16'h0FFF;
defparam \inst|PC_inc_adder|a_inc1[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[7] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [7] = \inst1|PC_reg|loop0:7:dff|slave|q_t~q  $ (((!\inst|PC_inc_adder|a_inc1[7]~0_combout  & (\inst1|PC_reg|loop0:5:dff|slave|q_t~q  & \inst|PC_inc_adder|WideAnd2~0_combout ))))

	.dataa(\inst|PC_inc_adder|a_inc1[7]~0_combout ),
	.datab(\inst1|PC_reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.datad(\inst1|PC_reg|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [7]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[7] .lut_mask = 16'hBF40;
defparam \inst|PC_inc_adder|a_inc1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cycloneiv_lcell_comb \inst1|PC_reg|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:7:dff|master|q_t~feeder_combout  = \inst|PC_inc_adder|a_inc1 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|PC_inc_adder|a_inc1 [7]),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N27
dffeas \inst1|PC_reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N1
dffeas \inst1|PC_reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|PC_reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y31_N0
cycloneiv_ram_block \IMEM|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\inst1|PC_reg|loop0:7:dff|slave|q_t~q ,\inst1|PC_reg|loop0:6:dff|slave|q_t~q ,\inst1|PC_reg|loop0:5:dff|slave|q_t~q ,\inst1|PC_reg|loop0:4:dff|slave|q_t~q ,\inst1|PC_reg|loop0:3:dff|slave|q_t~q ,\inst1|PC_reg|loop0:2:dff|slave|q_t~q ,
\inst1|PC_reg|loop0:1:dff|slave|q_t~q ,\inst1|PC_reg|loop0:0:dff|slave|q_t~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .init_file = "IMEM";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:IMEM|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ALTSYNCRAM";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001022FFF801021FFD400800000B08C03000408C0200030AC0100040004308200AC04000300023202500043082208C03000108C020000;
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N6
cycloneiv_lcell_comb \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [28] & (((\IMEM|srom|rom_block|auto_generated|q_a [11])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [28] & ((\IMEM|srom|rom_block|auto_generated|q_a [27] & 
// ((\IMEM|srom|rom_block|auto_generated|q_a [11]))) # (!\IMEM|srom|rom_block|auto_generated|q_a [27] & (\IMEM|srom|rom_block|auto_generated|q_a [16]))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0 .lut_mask = 16'hCCCA;
defparam \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N24
cycloneiv_lcell_comb \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [28] & (((\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [28] & ((\IMEM|srom|rom_block|auto_generated|q_a [27] & 
// ((\IMEM|srom|rom_block|auto_generated|q_a [12]))) # (!\IMEM|srom|rom_block|auto_generated|q_a [27] & (\IMEM|srom|rom_block|auto_generated|q_a [17]))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0 .lut_mask = 16'hCCCA;
defparam \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N14
cycloneiv_lcell_comb \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0 (
// Equation(s):
// \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [27] & (((\IMEM|srom|rom_block|auto_generated|q_a [13])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [27] & ((\IMEM|srom|rom_block|auto_generated|q_a [28] & 
// ((\IMEM|srom|rom_block|auto_generated|q_a [13]))) # (!\IMEM|srom|rom_block|auto_generated|q_a [28] & (\IMEM|srom|rom_block|auto_generated|q_a [18]))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0 .lut_mask = 16'hFE04;
defparam \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N20
cycloneiv_lcell_comb \inst6|MainControlUnit_rkjerh|RegWrite (
// Equation(s):
// \inst6|MainControlUnit_rkjerh|RegWrite~combout  = (\IMEM|srom|rom_block|auto_generated|q_a [27] & (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((!\IMEM|srom|rom_block|auto_generated|q_a [29])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [27] & 
// (((\IMEM|srom|rom_block|auto_generated|q_a [26] & !\IMEM|srom|rom_block|auto_generated|q_a [29])) # (!\IMEM|srom|rom_block|auto_generated|q_a [28])))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|MainControlUnit_rkjerh|RegWrite .lut_mask = 16'h05CD;
defparam \inst6|MainControlUnit_rkjerh|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N28
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~0 (
// Equation(s):
// \inst6|registers|decode|Equal0~0_combout  = (!\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & \inst6|MainControlUnit_rkjerh|RegWrite~combout )))

	.dataa(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~0 .lut_mask = 16'h0100;
defparam \inst6|registers|decode|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N6
cycloneiv_lcell_comb \inst6|MainControlUnit_rkjerh|MemWrite (
// Equation(s):
// \inst6|MainControlUnit_rkjerh|MemWrite~combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & \IMEM|srom|rom_block|auto_generated|q_a [29])

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst6|MainControlUnit_rkjerh|MemWrite~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|MainControlUnit_rkjerh|MemWrite .lut_mask = 16'hAA00;
defparam \inst6|MainControlUnit_rkjerh|MemWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N30
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~3 (
// Equation(s):
// \inst6|registers|decode|Equal0~3_combout  = (\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & \inst6|MainControlUnit_rkjerh|RegWrite~combout )))

	.dataa(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~3 .lut_mask = 16'h0800;
defparam \inst6|registers|decode|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
cycloneiv_lcell_comb \inst5|ALU_Ctrl_asa|ALUControlSignal[1] (
// Equation(s):
// \inst5|ALU_Ctrl_asa|ALUControlSignal [1] = (\IMEM|srom|rom_block|auto_generated|q_a [27]) # ((\IMEM|srom|rom_block|auto_generated|q_a [28]) # (!\IMEM|srom|rom_block|auto_generated|q_a [2]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[1] .lut_mask = 16'hFCFF;
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneiv_lcell_comb \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1 (
// Equation(s):
// \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  = (!\IMEM|srom|rom_block|auto_generated|q_a [27] & (!\IMEM|srom|rom_block|auto_generated|q_a [28] & ((\IMEM|srom|rom_block|auto_generated|q_a [0]) # (\IMEM|srom|rom_block|auto_generated|q_a [3]))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [0]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1 .lut_mask = 16'h0504;
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N22
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~0_combout  & 
// (\inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N23
dffeas \inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N9
dffeas \inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
cycloneiv_lcell_comb \inst6|registers|dec1|Equal0~0 (
// Equation(s):
// \inst6|registers|dec1|Equal0~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & (!\IMEM|srom|rom_block|auto_generated|q_a [23] & !\IMEM|srom|rom_block|auto_generated|q_a [22]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst6|registers|dec1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec1|Equal0~0 .lut_mask = 16'h000C;
defparam \inst6|registers|dec1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N18
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~1 (
// Equation(s):
// \inst6|registers|decode|Equal0~1_combout  = (\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & \inst6|MainControlUnit_rkjerh|RegWrite~combout )))

	.dataa(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~1 .lut_mask = 16'h0200;
defparam \inst6|registers|decode|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~1_combout  & 
// (\inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~1_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N1
dffeas \inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N15
dffeas \inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
cycloneiv_lcell_comb \inst6|registers|dec1|Equal0~1 (
// Equation(s):
// \inst6|registers|dec1|Equal0~1_combout  = (!\IMEM|srom|rom_block|auto_generated|q_a [23] & (!\IMEM|srom|rom_block|auto_generated|q_a [22] & !\IMEM|srom|rom_block|auto_generated|q_a [21]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|dec1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec1|Equal0~1 .lut_mask = 16'h0005;
defparam \inst6|registers|dec1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~0_combout  = (\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q  & (((\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~0_combout ))) # 
// (!\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~1_combout  & ((\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~0_combout ))))

	.dataa(\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~0 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cycloneiv_lcell_comb \inst6|registers|dec1|Equal0~7 (
// Equation(s):
// \inst6|registers|dec1|Equal0~7_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & (\IMEM|srom|rom_block|auto_generated|q_a [23] & !\IMEM|srom|rom_block|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|dec1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec1|Equal0~7 .lut_mask = 16'h00C0;
defparam \inst6|registers|dec1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N16
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~6 (
// Equation(s):
// \inst6|registers|decode|Equal0~6_combout  = (!\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & \inst6|MainControlUnit_rkjerh|RegWrite~combout )))

	.dataa(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~6 .lut_mask = 16'h4000;
defparam \inst6|registers|decode|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~6_combout  & 
// (\inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~6_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N27
dffeas \inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N2
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~7 (
// Equation(s):
// \inst6|registers|decode|Equal0~7_combout  = (\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & \inst6|MainControlUnit_rkjerh|RegWrite~combout )))

	.dataa(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~7 .lut_mask = 16'h8000;
defparam \inst6|registers|decode|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N8
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~7_combout  & 
// (\inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~7_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N9
dffeas \inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N21
dffeas \inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cycloneiv_lcell_comb \inst6|registers|dec1|Equal0~6 (
// Equation(s):
// \inst6|registers|dec1|Equal0~6_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & (\IMEM|srom|rom_block|auto_generated|q_a [22] & \IMEM|srom|rom_block|auto_generated|q_a [21]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|dec1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec1|Equal0~6 .lut_mask = 16'h8800;
defparam \inst6|registers|dec1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~3_combout  = (\inst6|registers|dec1|Equal0~7_combout  & (\inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q  & ((\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~6_combout )))) # (!\inst6|registers|dec1|Equal0~7_combout  & (((\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~6_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~7_combout ),
	.datab(\inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~3 .lut_mask = 16'hD0DD;
defparam \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cycloneiv_lcell_comb \inst6|registers|dec1|Equal0~2 (
// Equation(s):
// \inst6|registers|dec1|Equal0~2_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & (!\IMEM|srom|rom_block|auto_generated|q_a [23] & \IMEM|srom|rom_block|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|dec1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec1|Equal0~2 .lut_mask = 16'h0C00;
defparam \inst6|registers|dec1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N8
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~2 (
// Equation(s):
// \inst6|registers|decode|Equal0~2_combout  = (!\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & \inst6|MainControlUnit_rkjerh|RegWrite~combout )))

	.dataa(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~2 .lut_mask = 16'h0400;
defparam \inst6|registers|decode|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N6
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~2_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~2_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N7
dffeas \inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N25
dffeas \inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cycloneiv_lcell_comb \inst6|registers|dec1|Equal0~3 (
// Equation(s):
// \inst6|registers|dec1|Equal0~3_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & (!\IMEM|srom|rom_block|auto_generated|q_a [23] & !\IMEM|srom|rom_block|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|dec1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec1|Equal0~3 .lut_mask = 16'h000C;
defparam \inst6|registers|dec1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~1_combout  = (\inst6|registers|dec1|Equal0~2_combout  & (\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q  & ((\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~3_combout )))) # (!\inst6|registers|dec1|Equal0~2_combout  & ((\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ) # ((!\inst6|registers|dec1|Equal0~3_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~2_combout ),
	.datab(\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~1 .lut_mask = 16'hC4F5;
defparam \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N12
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~4 (
// Equation(s):
// \inst6|registers|decode|Equal0~4_combout  = (!\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & \inst6|MainControlUnit_rkjerh|RegWrite~combout )))

	.dataa(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~4 .lut_mask = 16'h1000;
defparam \inst6|registers|decode|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N10
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~4_combout  & 
// (\inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N11
dffeas \inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cycloneiv_lcell_comb \inst6|registers|dec1|Equal0~4 (
// Equation(s):
// \inst6|registers|dec1|Equal0~4_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & (!\IMEM|srom|rom_block|auto_generated|q_a [22] & \IMEM|srom|rom_block|auto_generated|q_a [21]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|dec1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec1|Equal0~4 .lut_mask = 16'h0A00;
defparam \inst6|registers|dec1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N22
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~5 (
// Equation(s):
// \inst6|registers|decode|Equal0~5_combout  = (\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & \inst6|MainControlUnit_rkjerh|RegWrite~combout )))

	.dataa(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~5 .lut_mask = 16'h2000;
defparam \inst6|registers|decode|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N16
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~5_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~5_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N17
dffeas \inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N31
dffeas \inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
cycloneiv_lcell_comb \inst6|registers|dec1|Equal0~5 (
// Equation(s):
// \inst6|registers|dec1|Equal0~5_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & (!\IMEM|srom|rom_block|auto_generated|q_a [22] & !\IMEM|srom|rom_block|auto_generated|q_a [21]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|dec1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec1|Equal0~5 .lut_mask = 16'h000A;
defparam \inst6|registers|dec1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~2_combout  = (\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q  & (((\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~4_combout ))) # 
// (!\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~4_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~2 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout  = (\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~0_combout  & (\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~3_combout  & (\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~1_combout  & 
// \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~2_combout )))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~0_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~3_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~1_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneiv_lcell_comb \inst6|registers|dec2|Equal0~5 (
// Equation(s):
// \inst6|registers|dec2|Equal0~5_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [18] & (!\IMEM|srom|rom_block|auto_generated|q_a [16] & !\IMEM|srom|rom_block|auto_generated|q_a [17]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst6|registers|dec2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec2|Equal0~5 .lut_mask = 16'h000C;
defparam \inst6|registers|dec2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneiv_lcell_comb \inst6|registers|dec2|Equal0~4 (
// Equation(s):
// \inst6|registers|dec2|Equal0~4_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [18] & (\IMEM|srom|rom_block|auto_generated|q_a [16] & !\IMEM|srom|rom_block|auto_generated|q_a [17]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst6|registers|dec2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec2|Equal0~4 .lut_mask = 16'h00C0;
defparam \inst6|registers|dec2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout  = (\inst6|registers|dec2|Equal0~5_combout  & (\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q  & ((\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec2|Equal0~4_combout )))) # (!\inst6|registers|dec2|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~4_combout ))))

	.dataa(\inst6|registers|dec2|Equal0~5_combout ),
	.datab(\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~1 .lut_mask = 16'hC4F5;
defparam \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cycloneiv_lcell_comb \inst6|registers|dec2|Equal0~0 (
// Equation(s):
// \inst6|registers|dec2|Equal0~0_combout  = (!\IMEM|srom|rom_block|auto_generated|q_a [18] & (\IMEM|srom|rom_block|auto_generated|q_a [16] & !\IMEM|srom|rom_block|auto_generated|q_a [17]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst6|registers|dec2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec2|Equal0~0 .lut_mask = 16'h0050;
defparam \inst6|registers|dec2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cycloneiv_lcell_comb \inst6|registers|dec2|Equal0~1 (
// Equation(s):
// \inst6|registers|dec2|Equal0~1_combout  = (!\IMEM|srom|rom_block|auto_generated|q_a [18] & (!\IMEM|srom|rom_block|auto_generated|q_a [16] & !\IMEM|srom|rom_block|auto_generated|q_a [17]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst6|registers|dec2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec2|Equal0~1 .lut_mask = 16'h0005;
defparam \inst6|registers|dec2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout  = (\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q  & (((\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~1_combout )))) # 
// (!\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~0_combout  & ((\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~1_combout ))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~2 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cycloneiv_lcell_comb \inst6|registers|dec2|Equal0~7 (
// Equation(s):
// \inst6|registers|dec2|Equal0~7_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [18] & (!\IMEM|srom|rom_block|auto_generated|q_a [16] & \IMEM|srom|rom_block|auto_generated|q_a [17]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst6|registers|dec2|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec2|Equal0~7 .lut_mask = 16'h0A00;
defparam \inst6|registers|dec2|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneiv_lcell_comb \inst6|registers|dec2|Equal0~6 (
// Equation(s):
// \inst6|registers|dec2|Equal0~6_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [18] & (\IMEM|srom|rom_block|auto_generated|q_a [16] & \IMEM|srom|rom_block|auto_generated|q_a [17]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst6|registers|dec2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec2|Equal0~6 .lut_mask = 16'hA000;
defparam \inst6|registers|dec2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout  = (\inst6|registers|dec2|Equal0~7_combout  & (\inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q  & ((\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec2|Equal0~6_combout )))) # (!\inst6|registers|dec2|Equal0~7_combout  & ((\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~6_combout ))))

	.dataa(\inst6|registers|dec2|Equal0~7_combout ),
	.datab(\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~3 .lut_mask = 16'hC4F5;
defparam \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cycloneiv_lcell_comb \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & (((\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout  & \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout )))) # 
// (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (\IMEM|srom|rom_block|auto_generated|q_a [0]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [0]),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~0 .lut_mask = 16'hE444;
defparam \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cycloneiv_lcell_comb \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1 (
// Equation(s):
// \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout  = (\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~0_combout  & (((\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout  & \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~0_combout )) # 
// (!\IMEM|srom|rom_block|auto_generated|q_a [26])))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout ),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~0_combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1 .lut_mask = 16'hD500;
defparam \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout  = (\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout  $ (\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout )))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] 
// & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ) # (\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout ))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & 
// (\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout  & \inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0 .lut_mask = 16'h5EE0;
defparam \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N14
cycloneiv_lcell_comb \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0 (
// Equation(s):
// \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [28]) # ((\IMEM|srom|rom_block|auto_generated|q_a [1] & !\IMEM|srom|rom_block|auto_generated|q_a [27]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [1]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0 .lut_mask = 16'hCCEE;
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N4
cycloneiv_lcell_comb \inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0 (
// Equation(s):
// \inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (\IMEM|srom|rom_block|auto_generated|q_a 
// [7]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [7]),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0 .lut_mask = 16'hFA50;
defparam \inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N28
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~6_combout  & 
// (\inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~6_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N29
dffeas \inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N13
dffeas \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N12
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~7_combout  & 
// (\inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~7_combout ),
	.datac(\inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N13
dffeas \inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N11
dffeas \inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N26
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~3_combout  = (\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q  & ((\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ) # ((!\inst6|registers|dec1|Equal0~6_combout )))) # 
// (!\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~7_combout  & ((\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~6_combout ))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec1|Equal0~7_combout ),
	.datad(\inst6|registers|dec1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~3 .lut_mask = 16'h8CAF;
defparam \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N4
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~1_combout  & 
// (\inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~1_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N5
dffeas \inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N31
dffeas \inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N22
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~0_combout  = (\inst6|registers|dec1|Equal0~0_combout  & (\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q  & ((\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~1_combout )))) # (!\inst6|registers|dec1|Equal0~0_combout  & (((\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~1_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~0_combout ),
	.datab(\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~0 .lut_mask = 16'hD0DD;
defparam \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N0
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~2_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~2_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N1
dffeas \inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N0
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N1
dffeas \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N30
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~3_combout  & 
// (\inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~3_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N31
dffeas \inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N15
dffeas \inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N24
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~1_combout  = (\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q  & (((\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~2_combout ))) # 
// (!\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~3_combout  & ((\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~2_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~2_combout ),
	.datac(\inst6|registers|dec1|Equal0~3_combout ),
	.datad(\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~1 .lut_mask = 16'hAF23;
defparam \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N20
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~4_combout  & 
// (\inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N21
dffeas \inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N7
dffeas \inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N6
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~5_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~5_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N7
dffeas \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N16
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N17
dffeas \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N26
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~2_combout  = (\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q  & ((\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ) # ((!\inst6|registers|dec1|Equal0~4_combout )))) # 
// (!\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec1|Equal0~5_combout ),
	.datad(\inst6|registers|dec1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~2 .lut_mask = 16'h8CAF;
defparam \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout  = (\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~3_combout  & (\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~0_combout  & (\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~1_combout  & 
// \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~2_combout )))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~3_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~1_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N12
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout  = (\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & ((\inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0_combout ) # (\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ))) # 
// (!\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & (\inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0_combout  & \inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ),
	.datab(gnd),
	.datac(\inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0 .lut_mask = 16'hFAA0;
defparam \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N18
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3]~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3]~0_combout  = \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0_combout  $ (\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ))

	.dataa(gnd),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datac(\inst5|ALU_mux|tsb0|loop0:7:tsb|outp~0_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3]~0 .lut_mask = 16'hC33C;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N24
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & ((\inst8|tsb0|loop0:6:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~5_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~5_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N25
dffeas \inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N31
dffeas \inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & ((\inst8|tsb0|loop0:6:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~4_combout  & 
// (\inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N31
dffeas \inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N1
dffeas \inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~2_combout  = (\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q  & ((\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~5_combout )))) # 
// (!\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~4_combout  & ((\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~5_combout ))))

	.dataa(\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec2|Equal0~4_combout ),
	.datad(\inst6|registers|dec2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~2 .lut_mask = 16'h8CAF;
defparam \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N26
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & ((\inst8|tsb0|loop0:6:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~0_combout  & 
// (\inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N27
dffeas \inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N13
dffeas \inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & ((\inst8|tsb0|loop0:6:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~1_combout  & 
// (\inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~1_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N23
dffeas \inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N15
dffeas \inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~0_combout  = (\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q  & (((\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q )) # (!\inst6|registers|dec2|Equal0~0_combout ))) # 
// (!\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~1_combout  & ((\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~0_combout ))))

	.dataa(\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~0 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N14
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & ((\inst8|tsb0|loop0:6:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~6_combout  & 
// (\inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~6_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N15
dffeas \inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N19
dffeas \inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & ((\inst8|tsb0|loop0:6:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~7_combout  & 
// (\inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~7_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N9
dffeas \inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N21
dffeas \inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~3_combout  = (\inst6|registers|dec2|Equal0~6_combout  & (\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q  & ((\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec2|Equal0~7_combout )))) # (!\inst6|registers|dec2|Equal0~6_combout  & ((\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~7_combout ))))

	.dataa(\inst6|registers|dec2|Equal0~6_combout ),
	.datab(\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~3 .lut_mask = 16'hC4F5;
defparam \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N22
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & ((\inst8|tsb0|loop0:6:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~2_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~2_combout ),
	.datac(\inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N23
dffeas \inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N7
dffeas \inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N30
cycloneiv_lcell_comb \inst6|registers|dec2|Equal0~3 (
// Equation(s):
// \inst6|registers|dec2|Equal0~3_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [17] & (!\IMEM|srom|rom_block|auto_generated|q_a [18] & !\IMEM|srom|rom_block|auto_generated|q_a [16]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst6|registers|dec2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec2|Equal0~3 .lut_mask = 16'h000C;
defparam \inst6|registers|dec2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N16
cycloneiv_lcell_comb \inst6|registers|dec2|Equal0~2 (
// Equation(s):
// \inst6|registers|dec2|Equal0~2_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [17] & (!\IMEM|srom|rom_block|auto_generated|q_a [18] & \IMEM|srom|rom_block|auto_generated|q_a [16]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst6|registers|dec2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|dec2|Equal0~2 .lut_mask = 16'h0C00;
defparam \inst6|registers|dec2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N24
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~1_combout  = (\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q  & (((\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~2_combout )))) # 
// (!\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~3_combout  & ((\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~2_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~3_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~1 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout  = (\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~2_combout  & (\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~0_combout  & (\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~3_combout  & 
// \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~1_combout )))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~2_combout ),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~3_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N20
cycloneiv_lcell_comb \inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0 (
// Equation(s):
// \inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (\IMEM|srom|rom_block|auto_generated|q_a 
// [6]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0 .lut_mask = 16'hEE44;
defparam \inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N12
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  = \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout  $ (\inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout ))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ),
	.datac(gnd),
	.datad(\inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum .lut_mask = 16'h9966;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N4
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & ((\inst8|tsb0|loop0:4:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~4_combout  & 
// (\inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~4_combout ),
	.datac(\inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N5
dffeas \inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N8
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & ((\inst8|tsb0|loop0:4:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~5_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~5_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N9
dffeas \inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N31
dffeas \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N30
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~2_combout  = (\inst6|registers|dec1|Equal0~5_combout  & (\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q  & ((\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~4_combout )))) # (!\inst6|registers|dec1|Equal0~5_combout  & (((\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~5_combout ),
	.datab(\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~2 .lut_mask = 16'hD0DD;
defparam \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N14
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & ((\inst8|tsb0|loop0:4:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~6_combout  & 
// (\inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~6_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N15
dffeas \inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N13
dffeas \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & ((\inst8|tsb0|loop0:4:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~7_combout  & 
// (\inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~7_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N7
dffeas \inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N17
dffeas \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N16
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~3_combout  = (\inst6|registers|dec1|Equal0~7_combout  & (\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q  & ((\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~6_combout )))) # (!\inst6|registers|dec1|Equal0~7_combout  & (((\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~6_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~7_combout ),
	.datab(\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~3 .lut_mask = 16'hD0DD;
defparam \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & ((\inst8|tsb0|loop0:4:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~0_combout  & 
// (\inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N19
dffeas \inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N11
dffeas \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N2
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~0_combout  = (\inst6|registers|dec1|Equal0~0_combout  & (\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q  & ((\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~1_combout )))) # (!\inst6|registers|dec1|Equal0~0_combout  & (((\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~1_combout )))

	.dataa(\inst6|registers|dec1|Equal0~0_combout ),
	.datab(\inst6|registers|dec1|Equal0~1_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~0 .lut_mask = 16'hF531;
defparam \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N0
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & ((\inst8|tsb0|loop0:4:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~2_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~2_combout ),
	.datac(\inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N1
dffeas \inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N5
dffeas \inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N26
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & ((\inst8|tsb0|loop0:4:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~3_combout  & 
// (\inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~3_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N27
dffeas \inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N29
dffeas \inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N28
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~1_combout  = (\inst6|registers|dec1|Equal0~3_combout  & (\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q  & ((\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~2_combout )))) # (!\inst6|registers|dec1|Equal0~3_combout  & (((\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~2_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~3_combout ),
	.datab(\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~1 .lut_mask = 16'hD0DD;
defparam \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout  = (\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~2_combout  & (\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~3_combout  & (\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~0_combout  & 
// \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~1_combout )))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~2_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~3_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~0_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  = (\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout )))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datab(gnd),
	.datac(\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out .lut_mask = 16'h5A00;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & ((\inst8|tsb0|loop0:5:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~5_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~5_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N25
dffeas \inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N27
dffeas \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~2_combout  = (\inst6|registers|dec2|Equal0~5_combout  & (\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q  & ((\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec2|Equal0~4_combout )))) # (!\inst6|registers|dec2|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~4_combout ))))

	.dataa(\inst6|registers|dec2|Equal0~5_combout ),
	.datab(\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~2 .lut_mask = 16'hC4F5;
defparam \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & ((\inst8|tsb0|loop0:5:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~1_combout  & 
// (\inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~1_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N11
dffeas \inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N25
dffeas \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N26
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & ((\inst8|tsb0|loop0:5:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~0_combout  & 
// (\inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N27
dffeas \inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N21
dffeas \inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~0_combout  = (\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q  & (((\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~1_combout )))) # 
// (!\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~0_combout  & ((\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~1_combout ))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~0 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N16
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & ((\inst8|tsb0|loop0:5:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~7_combout  & 
// (\inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~7_combout ),
	.datac(\inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N17
dffeas \inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N21
dffeas \inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N30
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & ((\inst8|tsb0|loop0:5:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~6_combout  & 
// (\inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~6_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N31
dffeas \inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N5
dffeas \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~3_combout  = (\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q  & (((\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~7_combout )))) # 
// (!\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~6_combout  & ((\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~7_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~6_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~3 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N30
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & ((\inst8|tsb0|loop0:5:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~2_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~2_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N31
dffeas \inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N8
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N9
dffeas \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N2
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & ((\inst8|tsb0|loop0:5:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~3_combout  & 
// (\inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~3_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N3
dffeas \inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N29
dffeas \inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N22
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~1_combout  = (\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q  & ((\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~2_combout )))) # 
// (!\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~3_combout  & ((\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~2_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec2|Equal0~3_combout ),
	.datad(\inst6|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~1 .lut_mask = 16'h8CAF;
defparam \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout  = (\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~2_combout  & (\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~0_combout  & (\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~3_combout  & 
// \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~1_combout )))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~2_combout ),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~3_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneiv_lcell_comb \inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (\IMEM|srom|rom_block|auto_generated|q_a 
// [5]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [5]),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0 .lut_mask = 16'hF0CC;
defparam \inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  = (\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout )))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out .lut_mask = 16'h50A0;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout  = (\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout  & ((\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ) # 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout )))) # (!\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout  & (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  
// & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2 .lut_mask = 16'hD4E8;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N8
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0_combout  = (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ) # ((\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & 
// (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout )))

	.dataa(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datab(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datac(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0 .lut_mask = 16'hF8F0;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N14
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~0_combout  & 
// (\inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N15
dffeas \inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N28
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~1_combout  & 
// (\inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~1_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N29
dffeas \inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~0_combout  = (\inst6|registers|dec1|Equal0~1_combout  & (\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q  & ((\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~0_combout )))) # (!\inst6|registers|dec1|Equal0~1_combout  & (((\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~0_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~1_combout ),
	.datab(\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~0 .lut_mask = 16'hD0DD;
defparam \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~4_combout  & 
// (\inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N19
dffeas \inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N13
dffeas \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~2_combout  = (\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q  & (((\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~4_combout ))) # 
// (!\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~4_combout ),
	.datac(\inst6|registers|dec1|Equal0~5_combout ),
	.datad(\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~2 .lut_mask = 16'hAF23;
defparam \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N30
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~7_combout  & 
// (\inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~7_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N31
dffeas \inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N15
dffeas \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N0
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~6_combout  & 
// (\inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~6_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N1
dffeas \inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N31
dffeas \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~3_combout  = (\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q  & ((\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ) # ((!\inst6|registers|dec1|Equal0~7_combout )))) # 
// (!\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~6_combout  & ((\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~7_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec1|Equal0~6_combout ),
	.datad(\inst6|registers|dec1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~3 .lut_mask = 16'h8CAF;
defparam \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N18
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~2_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~2_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N19
dffeas \inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N7
dffeas \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~3_combout  & 
// (\inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~3_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N13
dffeas \inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N1
dffeas \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~1_combout  = (\inst6|registers|dec1|Equal0~2_combout  & (\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q  & ((\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~3_combout )))) # (!\inst6|registers|dec1|Equal0~2_combout  & ((\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ) # ((!\inst6|registers|dec1|Equal0~3_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~2_combout ),
	.datab(\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~1 .lut_mask = 16'hC4F5;
defparam \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout  = (\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~0_combout  & (\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~2_combout  & (\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~3_combout  & 
// \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~1_combout )))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~0_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~2_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~3_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N14
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & ((\inst8|tsb0|loop0:2:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~4_combout  & 
// (\inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N15
dffeas \inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N20
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & ((\inst8|tsb0|loop0:2:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~5_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~5_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N21
dffeas \inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N7
dffeas \inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~2_combout  = (\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q  & (((\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~4_combout ))) # 
// (!\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~4_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~2 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N16
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & ((\inst8|tsb0|loop0:2:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~2_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~2_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N17
dffeas \inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N28
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N29
dffeas \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N0
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & ((\inst8|tsb0|loop0:2:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~3_combout  & 
// (\inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~3_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N1
dffeas \inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N5
dffeas \inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~1_combout  = (\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q  & (((\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~2_combout )))) # 
// (!\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~3_combout  & ((\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~2_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~3_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~1 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N18
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & ((\inst8|tsb0|loop0:2:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~6_combout  & 
// (\inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~6_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N19
dffeas \inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas \inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N4
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & ((\inst8|tsb0|loop0:2:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~7_combout  & 
// (\inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~7_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N5
dffeas \inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N9
dffeas \inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~3_combout  = (\inst6|registers|dec1|Equal0~7_combout  & (\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q  & ((\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~6_combout )))) # (!\inst6|registers|dec1|Equal0~7_combout  & (((\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~6_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~7_combout ),
	.datab(\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~3 .lut_mask = 16'hD0DD;
defparam \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N16
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & ((\inst8|tsb0|loop0:2:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~1_combout  & 
// (\inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~1_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N17
dffeas \inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N9
dffeas \inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~0_combout  = (\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q  & (((\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~0_combout ))) # 
// (!\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~1_combout  & ((\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~0_combout ))))

	.dataa(\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~0 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout  = (\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~2_combout  & (\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~1_combout  & (\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~3_combout  & 
// \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~0_combout )))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~2_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~1_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~3_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N20
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  = \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout  $ (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout ))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ),
	.datab(gnd),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum .lut_mask = 16'hA55A;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  = (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  & (\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout  $ 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout ))))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datac(\inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 .lut_mask = 16'h9600;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N6
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout  = (\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout )))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ),
	.datab(gnd),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out .lut_mask = 16'h0AA0;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout  = (\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout  & ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ) # 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout )))) # (!\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout  & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout  
// & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout ))))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datac(\inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0 .lut_mask = 16'hBE28;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout  = (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ 
// (\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout  $ (\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ),
	.datac(\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0 .lut_mask = 16'h9600;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout  = (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  & (\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout  $ (!\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout )))

	.dataa(\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datac(gnd),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0 .lut_mask = 16'h8844;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  = (\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout  & (\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout  $ (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout )))

	.dataa(\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datac(gnd),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out .lut_mask = 16'h6600;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N10
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & ((\inst8|tsb0|loop0:1:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~2_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~2_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N11
dffeas \inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N4
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & ((\inst8|tsb0|loop0:1:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~3_combout  & 
// (\inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~3_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N5
dffeas \inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N23
dffeas \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N22
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~1_combout  = (\inst6|registers|dec1|Equal0~3_combout  & (\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q  & ((\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~2_combout )))) # (!\inst6|registers|dec1|Equal0~3_combout  & (((\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~2_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~3_combout ),
	.datab(\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~1 .lut_mask = 16'hD0DD;
defparam \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N6
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & ((\inst8|tsb0|loop0:1:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~4_combout  & 
// (\inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N7
dffeas \inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N19
dffeas \inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N20
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & ((\inst8|tsb0|loop0:1:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~5_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~5_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N21
dffeas \inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N13
dffeas \inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~2_combout  = (\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q  & (((\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~4_combout ))) # 
// (!\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~4_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~2 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N14
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & ((\inst8|tsb0|loop0:1:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~0_combout  & 
// (\inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N15
dffeas \inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N24
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N25
dffeas \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N16
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & ((\inst8|tsb0|loop0:1:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~1_combout  & 
// (\inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~1_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N17
dffeas \inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N13
dffeas \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~0_combout  = (\inst6|registers|dec1|Equal0~1_combout  & (\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q  & ((\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~0_combout )))) # (!\inst6|registers|dec1|Equal0~1_combout  & (((\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~0_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~1_combout ),
	.datab(\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~0 .lut_mask = 16'hD0DD;
defparam \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N22
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & ((\inst8|tsb0|loop0:1:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~6_combout  & 
// (\inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~6_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N23
dffeas \inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N14
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N15
dffeas \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N18
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~3_combout  = (\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q  & (((\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~6_combout )))) # 
// (!\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~7_combout  & ((\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~6_combout ))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~7_combout ),
	.datac(\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~3 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N10
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout  = (\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~1_combout  & (\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~2_combout  & (\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~0_combout  & 
// \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~3_combout )))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~1_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~2_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~0_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N4
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  = (\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout )))

	.dataa(gnd),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datac(\inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out .lut_mask = 16'h3C00;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout  = (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ) # ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & 
// ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ) # (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ))))

	.dataa(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datac(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1 .lut_mask = 16'hFFE0;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout  = (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout  & ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ) # ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  & 
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ))))

	.dataa(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1 .lut_mask = 16'hE0C0;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3] (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum [3] = \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3]~0_combout  $ (((\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0_combout ) # 
// ((\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  & \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ))))

	.dataa(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3]~0_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datac(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum [3]),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3] .lut_mask = 16'h565A;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N14
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout  = (\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum [3]))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ))

	.dataa(\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(gnd),
	.datad(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum [3]),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1 .lut_mask = 16'hEE22;
defparam \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout  = (\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q  & (((\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~7_combout )))) # 
// (!\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~6_combout  & ((\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~7_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~6_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~3 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N14
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout  = (\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q  & ((\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~3_combout )))) # 
// (!\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~2_combout  & ((\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~3_combout ))))

	.dataa(\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec2|Equal0~3_combout ),
	.datad(\inst6|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~1 .lut_mask = 16'h8ACF;
defparam \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout  = (\inst6|registers|dec2|Equal0~5_combout  & (\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q  & ((\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec2|Equal0~4_combout )))) # (!\inst6|registers|dec2|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~4_combout ))))

	.dataa(\inst6|registers|dec2|Equal0~5_combout ),
	.datab(\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~2 .lut_mask = 16'hC4F5;
defparam \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N20
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~5 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout  = (\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout  & (\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout  & (\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout  & 
// \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~0_combout )))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout ),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout ),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cycloneiv_ram_block \DMEM|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\inst6|MainControlUnit_rkjerh|MemWrite~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout ,\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout ,\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ,
\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ,\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout ,\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout ,\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ,
\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout }),
	.portaaddr({\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ,\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ,\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ,\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ,\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ,
\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ,\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ,\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .init_file = "DMEM";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_rc91:auto_generated|ALTSYNCRAM";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF003FC0000002A80055;
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneiv_lcell_comb \inst8|tsb0|loop0:6:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:6:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\IMEM|srom|rom_block|auto_generated|q_a [29] & ((\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [29] & 
// (\DMEM|sram|ram_block|auto_generated|q_a [6])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (((\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datac(\DMEM|sram|ram_block|auto_generated|q_a [6]),
	.datad(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:6:tsb|outp~0 .lut_mask = 16'hFD20;
defparam \inst8|tsb0|loop0:6:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & ((\inst8|tsb0|loop0:6:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~3_combout  & 
// (\inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~3_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N5
dffeas \inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N25
dffeas \inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N6
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~1_combout  = (\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q  & (((\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~3_combout )))) # 
// (!\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~2_combout  & ((\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~3_combout ))))

	.dataa(\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~2_combout ),
	.datac(\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~1 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N18
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~3_combout  = (\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q  & (((\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~7_combout ))) # 
// (!\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~6_combout  & ((\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~7_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~7_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~3 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N0
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~2_combout  = (\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q  & (((\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~5_combout ))) # 
// (!\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~4_combout  & ((\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~5_combout ))))

	.dataa(\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~5_combout ),
	.datac(\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~2 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N2
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~0_combout  = (\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q  & ((\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ) # ((!\inst6|registers|dec1|Equal0~0_combout )))) # 
// (!\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~1_combout  & ((\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~0_combout ))))

	.dataa(\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec1|Equal0~0_combout ),
	.datad(\inst6|registers|dec1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~0 .lut_mask = 16'h8ACF;
defparam \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N28
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout  = (\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~1_combout  & (\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~3_combout  & (\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~2_combout  & 
// \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~0_combout )))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~1_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~3_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~2_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout  = (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ) # 
// (\inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout ))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & (\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout  & \inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0 .lut_mask = 16'h3220;
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3_combout  = (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & ((\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ) # 
// (\inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout  $ (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout )))) # (!\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & (\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout  
// & (\inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout  $ (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ))))

	.dataa(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datab(\inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3 .lut_mask = 16'hBE28;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3_combout  = (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ) # ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  & 
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ))

	.dataa(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ),
	.datac(gnd),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3 .lut_mask = 16'hEECC;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout  = (!\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3_combout  & ((!\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3_combout ) # (!\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout )))

	.dataa(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ),
	.datac(gnd),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1 .lut_mask = 16'h1155;
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout  = (\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ) # ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  $ 
// (!\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ))))

	.dataa(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datad(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2 .lut_mask = 16'hEAAE;
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
cycloneiv_lcell_comb \inst8|tsb0|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:5:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\IMEM|srom|rom_block|auto_generated|q_a [29] & ((\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [29] & 
// (\DMEM|sram|ram_block|auto_generated|q_a [5])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (((\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datac(\DMEM|sram|ram_block|auto_generated|q_a [5]),
	.datad(\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:5:tsb|outp~0 .lut_mask = 16'hFD20;
defparam \inst8|tsb0|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N26
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & ((\inst8|tsb0|loop0:5:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~4_combout  & 
// (\inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N27
dffeas \inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N13
dffeas \inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~2_combout  = (\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q  & (((\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q )) # (!\inst6|registers|dec1|Equal0~4_combout ))) # 
// (!\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~4_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~2 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~1_combout  = (\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q  & (((\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~2_combout )))) # 
// (!\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q  & (!\inst6|registers|dec1|Equal0~3_combout  & ((\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~2_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec1|Equal0~3_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~1 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N30
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~0_combout  = (\inst6|registers|dec1|Equal0~1_combout  & (\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q  & ((\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~0_combout )))) # (!\inst6|registers|dec1|Equal0~1_combout  & ((\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ) # ((!\inst6|registers|dec1|Equal0~0_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~1_combout ),
	.datab(\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~0 .lut_mask = 16'hC4F5;
defparam \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~3_combout  = (\inst6|registers|dec1|Equal0~7_combout  & (\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q  & ((\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec1|Equal0~6_combout )))) # (!\inst6|registers|dec1|Equal0~7_combout  & (((\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ) # (!\inst6|registers|dec1|Equal0~6_combout ))))

	.dataa(\inst6|registers|dec1|Equal0~7_combout ),
	.datab(\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~3 .lut_mask = 16'hD0DD;
defparam \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
cycloneiv_lcell_comb \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout  = (\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~2_combout  & (\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~1_combout  & (\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~0_combout  & 
// \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~3_combout )))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~2_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~1_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~0_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  = \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout  $ (\inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout ))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum .lut_mask = 16'hA55A;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout  = (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ) # 
// (\inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout ))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & (\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout  & \inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0 .lut_mask = 16'h5440;
defparam \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4_combout  = (\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout  & ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3_combout ) # (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ 
// (\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout )))) # (!\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout  & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3_combout  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ 
// (\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datab(\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4 .lut_mask = 16'hF660;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N2
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout  = (\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ) # ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  $ 
// (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4_combout ))))

	.dataa(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1 .lut_mask = 16'hF4F8;
defparam \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneiv_lcell_comb \inst8|tsb0|loop0:4:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:4:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\IMEM|srom|rom_block|auto_generated|q_a [29] & ((\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [29] & 
// (\DMEM|sram|ram_block|auto_generated|q_a [4])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (((\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\DMEM|sram|ram_block|auto_generated|q_a [4]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datad(\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:4:tsb|outp~0 .lut_mask = 16'hFD08;
defparam \inst8|tsb0|loop0:4:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N22
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & ((\inst8|tsb0|loop0:4:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~1_combout  & 
// (\inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~1_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N23
dffeas \inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N3
dffeas \inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N10
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~0_combout  = (\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q  & (((\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~1_combout )))) # 
// (!\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~0_combout  & ((\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~1_combout ))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~0 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~2_combout  = (\inst6|registers|dec2|Equal0~5_combout  & (\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q  & ((\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec2|Equal0~4_combout )))) # (!\inst6|registers|dec2|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~4_combout ))))

	.dataa(\inst6|registers|dec2|Equal0~5_combout ),
	.datab(\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~2 .lut_mask = 16'hC4F5;
defparam \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N4
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~1_combout  = (\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q  & (((\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~3_combout )))) # 
// (!\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~2_combout  & ((\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~3_combout ))))

	.dataa(\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~2_combout ),
	.datac(\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~1 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N12
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~3_combout  = (\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q  & (((\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~7_combout )))) # 
// (!\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~6_combout  & ((\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~7_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~6_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~3 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N18
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout  = (\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~0_combout  & (\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~2_combout  & (\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~1_combout  & 
// \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~3_combout )))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~0_combout ),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~2_combout ),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~1_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
cycloneiv_lcell_comb \inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0 (
// Equation(s):
// \inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (\IMEM|srom|rom_block|auto_generated|q_a 
// [4]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0 .lut_mask = 16'hEE44;
defparam \inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout  = (\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((!\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] 
// & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ) # (\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ))))) # (!\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout  & (\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout  & 
// ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1]) # (\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ))))

	.dataa(\inst5|ALU_mux|tsb0|loop0:4:tsb|outp~0_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0 .lut_mask = 16'h76A8;
defparam \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout  = \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout  $ (((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ 
// (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3_combout )))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1 .lut_mask = 16'hB478;
defparam \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneiv_lcell_comb \inst8|tsb0|loop0:3:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:3:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\IMEM|srom|rom_block|auto_generated|q_a [29] & (\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout )) # (!\IMEM|srom|rom_block|auto_generated|q_a [29] & 
// ((\DMEM|sram|ram_block|auto_generated|q_a [3]))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (((\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datac(\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ),
	.datad(\DMEM|sram|ram_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:3:tsb|outp~0 .lut_mask = 16'hF2D0;
defparam \inst8|tsb0|loop0:3:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N4
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~5_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~5_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N5
dffeas \inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N1
dffeas \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~2_combout  = (\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q  & (((\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q )) # (!\inst6|registers|dec2|Equal0~5_combout ))) # 
// (!\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~4_combout  & ((\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~5_combout ))))

	.dataa(\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~5_combout ),
	.datac(\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~2 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~0_combout  = (\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q  & (((\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~1_combout )))) # 
// (!\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~0_combout  & ((\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~1_combout ))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~0 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~3_combout  = (\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q  & (((\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~7_combout )))) # 
// (!\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~6_combout  & ((\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~7_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~6_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~3 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N6
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~1_combout  = (\inst6|registers|dec2|Equal0~3_combout  & (\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q  & ((\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ) # 
// (!\inst6|registers|dec2|Equal0~2_combout )))) # (!\inst6|registers|dec2|Equal0~3_combout  & ((\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~2_combout ))))

	.dataa(\inst6|registers|dec2|Equal0~3_combout ),
	.datab(\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~1 .lut_mask = 16'hC4F5;
defparam \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout  = (\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~2_combout  & (\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~0_combout  & (\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~3_combout  & 
// \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~1_combout )))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~2_combout ),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~3_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cycloneiv_lcell_comb \inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0 (
// Equation(s):
// \inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (\IMEM|srom|rom_block|auto_generated|q_a 
// [3]))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0 .lut_mask = 16'hEE44;
defparam \inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout  = (\inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout  & ((!\inst5|ALU_Ctrl_asa|ALUControlSignal [1]))) # 
// (!\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ) # (\inst5|ALU_Ctrl_asa|ALUControlSignal [1]))))) # (!\inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout  & 
// (\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ) # (\inst5|ALU_Ctrl_asa|ALUControlSignal [1]))))

	.dataa(\inst5|ALU_mux|tsb0|loop0:3:tsb|outp~0_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout ),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0 .lut_mask = 16'h5AE8;
defparam \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout  = (\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout  & ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ) # 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout )))) # (!\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout  & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  
// & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1 .lut_mask = 16'hD4E8;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout  = (\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ))) # (!\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout  & 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:0:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0 .lut_mask = 16'hF0AA;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout  = (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ) # ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & 
// (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  & \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout )))

	.dataa(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datac(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1 .lut_mask = 16'hEAAA;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout  = \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout  $ (((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ 
// (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout )))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datac(\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1 .lut_mask = 16'hD278;
defparam \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N20
cycloneiv_lcell_comb \inst8|tsb0|loop0:2:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:2:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\IMEM|srom|rom_block|auto_generated|q_a [29] & ((\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [29] & 
// (\DMEM|sram|ram_block|auto_generated|q_a [2])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (((\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datac(\DMEM|sram|ram_block|auto_generated|q_a [2]),
	.datad(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:2:tsb|outp~0 .lut_mask = 16'hFD20;
defparam \inst8|tsb0|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N22
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & ((\inst8|tsb0|loop0:2:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~0_combout  & 
// (\inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N23
dffeas \inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N7
dffeas \inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N8
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~0_combout  = (\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q  & (((\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~0_combout )))) # 
// (!\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~1_combout  & ((\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~0_combout ))))

	.dataa(\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~1_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~0 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneiv_lcell_comb \inst5|ALU_mux|tsb0|loop0:2:tsb|outp~0 (
// Equation(s):
// \inst5|ALU_mux|tsb0|loop0:2:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & (\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout  & ((\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout )))) # 
// (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (((\IMEM|srom|rom_block|auto_generated|q_a [2]))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [2]),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|tsb0|loop0:2:tsb|outp~0 .lut_mask = 16'hD850;
defparam \inst5|ALU_mux|tsb0|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
cycloneiv_lcell_comb \inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1 (
// Equation(s):
// \inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout  = (\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~0_combout  & (((\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~0_combout  & \inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout )) # 
// (!\IMEM|srom|rom_block|auto_generated|q_a [26])))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~0_combout ),
	.datac(\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1 .lut_mask = 16'hD050;
defparam \inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N8
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout  = (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & ((\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout ) # 
// (\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & (\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout  & \inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ),
	.datab(\inst5|ALU_mux|tsb0|loop0:2:tsb|outp~1_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0 .lut_mask = 16'h00E8;
defparam \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N14
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout  = (\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout  & ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ) # 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout )))) # (!\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout  & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  
// & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout ))))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2 .lut_mask = 16'hB2E8;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N28
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum[2] (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum [2] = \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  $ (((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout ) # 
// ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout  & \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ))))

	.dataa(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum [2]),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum[2] .lut_mask = 16'h565A;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N10
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout  = (\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ) # ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum [2]))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(gnd),
	.datac(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum [2]),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1 .lut_mask = 16'hFAF0;
defparam \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N12
cycloneiv_lcell_comb \inst8|tsb0|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:1:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\IMEM|srom|rom_block|auto_generated|q_a [29] & ((\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [29] & 
// (\DMEM|sram|ram_block|auto_generated|q_a [1])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (((\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ))))

	.dataa(\DMEM|sram|ram_block|auto_generated|q_a [1]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datad(\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:1:tsb|outp~0 .lut_mask = 16'hFB08;
defparam \inst8|tsb0|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N24
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & ((\inst8|tsb0|loop0:1:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~7_combout  & 
// (\inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~7_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N25
dffeas \inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N19
dffeas \inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N22
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~3_combout  = (\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q  & ((\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~7_combout )))) # 
// (!\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~6_combout  & ((\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~7_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec2|Equal0~7_combout ),
	.datad(\inst6|registers|dec2|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~3 .lut_mask = 16'h8ACF;
defparam \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~2_combout  = (\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q  & (((\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~5_combout )))) # 
// (!\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~4_combout  & ((\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~5_combout ))))

	.dataa(\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~4_combout ),
	.datac(\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~2 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N2
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~1_combout  = (\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q  & ((\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~2_combout )))) # 
// (!\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~3_combout  & ((\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~2_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec2|Equal0~3_combout ),
	.datad(\inst6|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~1 .lut_mask = 16'h8CAF;
defparam \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N20
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~0_combout  = (\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q  & ((\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~1_combout )))) # 
// (!\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~0_combout  & ((\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~1_combout ))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec2|Equal0~0_combout ),
	.datad(\inst6|registers|dec2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~0 .lut_mask = 16'h8CAF;
defparam \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N12
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout  = (\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~3_combout  & (\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~2_combout  & (\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~1_combout  & 
// \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~0_combout )))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~3_combout ),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~2_combout ),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~1_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N30
cycloneiv_lcell_comb \inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & (\IMEM|srom|rom_block|auto_generated|q_a 
// [1]))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [1]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0 .lut_mask = 16'hFC0C;
defparam \inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N6
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  = \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout  $ (\inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout  $ (\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ))

	.dataa(gnd),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~0_combout ),
	.datac(\inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datad(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum .lut_mask = 16'hC33C;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout  = (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ) # 
// (\inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout ))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout  & (\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout  & \inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~1_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ),
	.datad(\inst5|ALU_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0 .lut_mask = 16'h5440;
defparam \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout  = (\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ) # ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  $ 
// (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datac(\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1 .lut_mask = 16'hF2F8;
defparam \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cycloneiv_lcell_comb \inst8|tsb0|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:0:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [29] & (((\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [29] & ((\IMEM|srom|rom_block|auto_generated|q_a [26] & 
// (\DMEM|sram|ram_block|auto_generated|q_a [0])) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout )))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datac(\DMEM|sram|ram_block|auto_generated|q_a [0]),
	.datad(\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:0:tsb|outp~0 .lut_mask = 16'hFB40;
defparam \inst8|tsb0|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N20
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~3_combout  & 
// (\inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~3_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N21
dffeas \inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N26
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~0_combout  = (\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q  & ((\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~3_combout )))) # 
// (!\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~2_combout  & ((\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~3_combout ))))

	.dataa(\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec2|Equal0~3_combout ),
	.datad(\inst6|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~0 .lut_mask = 16'h8ACF;
defparam \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~5 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout  = (\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~0_combout  & (\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout  & (\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout  & 
// \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout )))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~0_combout ),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout ),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N2
cycloneiv_lcell_comb \inst8|tsb0|loop0:7:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:7:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [29] & (((\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [29] & ((\IMEM|srom|rom_block|auto_generated|q_a [26] & 
// (\DMEM|sram|ram_block|auto_generated|q_a [7])) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & ((\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout )))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datab(\DMEM|sram|ram_block|auto_generated|q_a [7]),
	.datac(\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:7:tsb|outp~0 .lut_mask = 16'hE4F0;
defparam \inst8|tsb0|loop0:7:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N8
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~0_combout  & 
// (\inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N9
dffeas \inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N23
dffeas \inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N30
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~0 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~0_combout  = (\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q  & (((\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~0_combout )))) # 
// (!\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~1_combout  & ((\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~0_combout ))))

	.dataa(\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~1_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~0 .lut_mask = 16'hB0BB;
defparam \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N28
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~2 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~2_combout  = (\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q  & ((\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~4_combout )))) # 
// (!\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~5_combout  & ((\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~4_combout ))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec2|Equal0~5_combout ),
	.datad(\inst6|registers|dec2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~2 .lut_mask = 16'h8CAF;
defparam \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N10
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~3 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~3_combout  = (\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q  & (((\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q )) # (!\inst6|registers|dec2|Equal0~6_combout ))) # 
// (!\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~7_combout  & ((\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~6_combout ))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst6|registers|dec2|Equal0~6_combout ),
	.datac(\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst6|registers|dec2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~3 .lut_mask = 16'hA2F3;
defparam \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N2
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~1 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~1_combout  = (\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q  & ((\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ) # ((!\inst6|registers|dec2|Equal0~3_combout )))) # 
// (!\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q  & (!\inst6|registers|dec2|Equal0~2_combout  & ((\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ) # (!\inst6|registers|dec2|Equal0~3_combout ))))

	.dataa(\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst6|registers|dec2|Equal0~3_combout ),
	.datad(\inst6|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~1 .lut_mask = 16'h8ACF;
defparam \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N2
cycloneiv_lcell_comb \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4 (
// Equation(s):
// \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout  = (\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~0_combout  & (\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~2_combout  & (\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~3_combout  & 
// \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~1_combout )))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~0_combout ),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~2_combout ),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~3_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4 .lut_mask = 16'h8000;
defparam \inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneiv_io_ibuf \output_sel[2]~input (
	.i(output_sel[2]),
	.ibar(gnd),
	.o(\output_sel[2]~input_o ));
// synopsys translate_off
defparam \output_sel[2]~input .bus_hold = "false";
defparam \output_sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N8
cycloneiv_io_ibuf \output_sel[1]~input (
	.i(output_sel[1]),
	.ibar(gnd),
	.o(\output_sel[1]~input_o ));
// synopsys translate_off
defparam \output_sel[1]~input .bus_hold = "false";
defparam \output_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N8
cycloneiv_io_ibuf \output_sel[0]~input (
	.i(output_sel[0]),
	.ibar(gnd),
	.o(\output_sel[0]~input_o ));
// synopsys translate_off
defparam \output_sel[0]~input .bus_hold = "false";
defparam \output_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N26
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~4 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~4_combout  = (\output_sel[2]~input_o  & (!\output_sel[1]~input_o  & !\output_sel[0]~input_o ))

	.dataa(\output_sel[2]~input_o ),
	.datab(gnd),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~4 .lut_mask = 16'h000A;
defparam \inst3|loop0:1:mux_i|dec|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~3 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~3_combout  = (\output_sel[0]~input_o  & (!\output_sel[1]~input_o  & !\output_sel[2]~input_o ))

	.dataa(gnd),
	.datab(\output_sel[0]~input_o ),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~3 .lut_mask = 16'h000C;
defparam \inst3|loop0:1:mux_i|dec|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
cycloneiv_lcell_comb \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0_combout  = ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum [3])) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout )))) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout )

	.dataa(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum [3]),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.datac(\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cin(gnd),
	.combout(\inst3|loop0:7:mux_i|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0 .lut_mask = 16'hBBF3;
defparam \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cycloneiv_lcell_comb \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1_combout  = ((!\output_sel[0]~input_o  & ((\IMEM|srom|rom_block|auto_generated|q_a [31]) # (!\output_sel[1]~input_o )))) # (!\output_sel[2]~input_o )

	.dataa(\output_sel[2]~input_o ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [31]),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h55DF;
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N8
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~2 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~2_combout  = (!\output_sel[2]~input_o  & (!\output_sel[1]~input_o  & !\output_sel[0]~input_o ))

	.dataa(\output_sel[2]~input_o ),
	.datab(gnd),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~2 .lut_mask = 16'h0005;
defparam \inst3|loop0:1:mux_i|dec|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N2
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~1 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~1_combout  = (!\output_sel[2]~input_o  & (\output_sel[1]~input_o  & \output_sel[0]~input_o ))

	.dataa(\output_sel[2]~input_o ),
	.datab(gnd),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~1 .lut_mask = 16'h5000;
defparam \inst3|loop0:1:mux_i|dec|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~0 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~0_combout  = (!\output_sel[0]~input_o  & (\output_sel[1]~input_o  & !\output_sel[2]~input_o ))

	.dataa(gnd),
	.datab(\output_sel[0]~input_o ),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~0 .lut_mask = 16'h0030;
defparam \inst3|loop0:1:mux_i|dec|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
cycloneiv_lcell_comb \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & (\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout )))) # (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & (((\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout )) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout )))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'hF351;
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
cycloneiv_lcell_comb \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3_combout  = (\inst3|loop0:7:mux_i|loop0:5:tsb|outp~1_combout  & (\inst3|loop0:7:mux_i|loop0:5:tsb|outp~2_combout  & ((\inst|PC_inc_adder|a_inc1 [7]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout ))))

	.dataa(\inst|PC_inc_adder|a_inc1 [7]),
	.datab(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~1_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.datad(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'h8C00;
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cycloneiv_lcell_comb \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:7:mux_i|loop0:1:tsb|outp~0_combout  & (\inst3|loop0:7:mux_i|loop0:5:tsb|outp~3_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout ))))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.datab(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.datac(\inst3|loop0:7:mux_i|loop0:1:tsb|outp~0_combout ),
	.datad(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'hD000;
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N24
cycloneiv_lcell_comb \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & (\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout  & ((\inst|PC_inc_adder|a_inc1 [6]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout )))) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & (((\inst|PC_inc_adder|a_inc1 [6])) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout )))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.datac(\inst6|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout ),
	.datad(\inst|PC_inc_adder|a_inc1 [6]),
	.cin(gnd),
	.combout(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'hF531;
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneiv_lcell_comb \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1_combout  = ((!\output_sel[0]~input_o  & ((\IMEM|srom|rom_block|auto_generated|q_a [30]) # (!\output_sel[1]~input_o )))) # (!\output_sel[2]~input_o )

	.dataa(\output_sel[2]~input_o ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [30]),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h55DF;
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneiv_lcell_comb \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3_combout  = (\inst3|loop0:6:mux_i|loop0:5:tsb|outp~2_combout  & (\inst3|loop0:6:mux_i|loop0:5:tsb|outp~1_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~2_combout ),
	.datab(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~1_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'h8088;
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneiv_lcell_comb \inst3|loop0:6:mux_i|loop0:1:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:6:mux_i|loop0:1:tsb|outp~2_combout  = (\output_sel[2]~input_o ) # (((\output_sel[1]~input_o ) # (\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout )) # (!\output_sel[0]~input_o ))

	.dataa(\output_sel[2]~input_o ),
	.datab(\output_sel[0]~input_o ),
	.datac(\output_sel[1]~input_o ),
	.datad(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:6:mux_i|loop0:1:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:6:mux_i|loop0:1:tsb|outp~2 .lut_mask = 16'hFFFB;
defparam \inst3|loop0:6:mux_i|loop0:1:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneiv_lcell_comb \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:6:mux_i|loop0:5:tsb|outp~3_combout  & (\inst3|loop0:6:mux_i|loop0:1:tsb|outp~2_combout  & ((\inst8|tsb0|loop0:6:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout ))))

	.dataa(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~3_combout ),
	.datab(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.datad(\inst3|loop0:6:mux_i|loop0:1:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'h8A00;
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cycloneiv_lcell_comb \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2_combout  = ((!\output_sel[0]~input_o  & ((\IMEM|srom|rom_block|auto_generated|q_a [29]) # (!\output_sel[1]~input_o )))) # (!\output_sel[2]~input_o )

	.dataa(\output_sel[2]~input_o ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'h55DF;
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cycloneiv_lcell_comb \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1_combout  = (\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout  & (((\inst|PC_inc_adder|a_inc1 [5])) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout ))) # 
// (!\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout  & (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout  & ((\inst|PC_inc_adder|a_inc1 [5]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout ))))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datad(\inst|PC_inc_adder|a_inc1 [5]),
	.cin(gnd),
	.combout(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'hAF23;
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N4
cycloneiv_lcell_comb \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3_combout  = (\inst3|loop0:5:mux_i|loop0:5:tsb|outp~2_combout  & (\inst3|loop0:5:mux_i|loop0:5:tsb|outp~1_combout  & ((\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout ))))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datac(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~2_combout ),
	.datad(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'hB000;
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cycloneiv_lcell_comb \inst3|loop0:5:mux_i|loop0:1:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:5:mux_i|loop0:1:tsb|outp~2_combout  = (\output_sel[2]~input_o ) # ((\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ) # ((\output_sel[1]~input_o ) # (!\output_sel[0]~input_o )))

	.dataa(\output_sel[2]~input_o ),
	.datab(\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:5:mux_i|loop0:1:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:5:mux_i|loop0:1:tsb|outp~2 .lut_mask = 16'hFEFF;
defparam \inst3|loop0:5:mux_i|loop0:1:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N14
cycloneiv_lcell_comb \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:5:mux_i|loop0:5:tsb|outp~3_combout  & (\inst3|loop0:5:mux_i|loop0:1:tsb|outp~2_combout  & ((\inst8|tsb0|loop0:5:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout ))))

	.dataa(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.datab(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~3_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.datad(\inst3|loop0:5:mux_i|loop0:1:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'h8C00;
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
cycloneiv_lcell_comb \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:1:mux_i|dec|Equal0~4_combout  & (\inst8|tsb0|loop0:4:tsb|outp~0_combout  & ((\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout )))) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout  & (((\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout ))))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.datab(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.datac(\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'hD0DD;
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N18
cycloneiv_lcell_comb \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1_combout  = ((!\output_sel[0]~input_o  & ((\IMEM|srom|rom_block|auto_generated|q_a [28]) # (!\output_sel[1]~input_o )))) # (!\output_sel[2]~input_o )

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datab(\output_sel[2]~input_o ),
	.datac(\output_sel[0]~input_o ),
	.datad(\output_sel[1]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h3B3F;
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N12
cycloneiv_lcell_comb \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:4:mux_i|loop0:5:tsb|outp~1_combout  & ((\inst1|PC_reg|loop0:4:dff|slave|q_t~q  $ (\inst|PC_inc_adder|WideAnd2~0_combout )) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout )))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.datab(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~1_combout ),
	.datac(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'h4CC4;
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N0
cycloneiv_lcell_comb \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3_combout  = (\inst3|loop0:4:mux_i|loop0:5:tsb|outp~2_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout )))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ),
	.datac(gnd),
	.datad(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'hDD00;
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneiv_lcell_comb \inst3|loop0:4:mux_i|loop0:5:tsb|outp~5 (
// Equation(s):
// \inst3|loop0:4:mux_i|loop0:5:tsb|outp~5_combout  = (\inst3|loop0:4:mux_i|loop0:5:tsb|outp~4_combout  & (\inst3|loop0:4:mux_i|loop0:5:tsb|outp~3_combout  & ((\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout ))))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datab(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~4_combout ),
	.datac(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~3_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~5 .lut_mask = 16'hC040;
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N20
cycloneiv_lcell_comb \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1_combout  = ((!\output_sel[0]~input_o  & ((\IMEM|srom|rom_block|auto_generated|q_a [27]) # (!\output_sel[1]~input_o )))) # (!\output_sel[2]~input_o )

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datab(\output_sel[2]~input_o ),
	.datac(\output_sel[0]~input_o ),
	.datad(\output_sel[1]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h3B3F;
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N10
cycloneiv_lcell_comb \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:3:mux_i|loop0:5:tsb|outp~1_combout  & ((\inst|PC_inc_adder|a_inc1 [3]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout )))

	.dataa(\inst|PC_inc_adder|a_inc1 [3]),
	.datab(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~1_combout ),
	.datac(gnd),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'h88CC;
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N16
cycloneiv_lcell_comb \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3_combout  = (\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout  & (!\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout  & (\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))) # 
// (!\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout  & ((\inst3|loop0:1:mux_i|dec|Equal0~1_combout ) # ((!\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout  & \inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout ),
	.datab(\inst6|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'h7530;
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N22
cycloneiv_lcell_comb \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:3:mux_i|loop0:5:tsb|outp~2_combout  & (!\inst3|loop0:3:mux_i|loop0:5:tsb|outp~3_combout  & ((\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout 
// ))))

	.dataa(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~2_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.datac(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~3_combout ),
	.datad(\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'h0A02;
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N18
cycloneiv_lcell_comb \inst3|loop0:3:mux_i|loop0:5:tsb|outp~5 (
// Equation(s):
// \inst3|loop0:3:mux_i|loop0:5:tsb|outp~5_combout  = (\inst3|loop0:3:mux_i|loop0:5:tsb|outp~4_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout )))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.datad(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~5 .lut_mask = 16'hF500;
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
cycloneiv_lcell_comb \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4_combout  = (\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout  & (((\inst8|tsb0|loop0:2:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout )))) # (!\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout  & 
// (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout  & ((\inst8|tsb0|loop0:2:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout ))))

	.dataa(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.datad(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'hBB0B;
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N2
cycloneiv_lcell_comb \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1_combout  = ((!\output_sel[0]~input_o  & ((\IMEM|srom|rom_block|auto_generated|q_a [26]) # (!\output_sel[1]~input_o )))) # (!\output_sel[2]~input_o )

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(\output_sel[0]~input_o ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h3F37;
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N16
cycloneiv_lcell_comb \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:2:mux_i|loop0:5:tsb|outp~1_combout  & ((\inst|PC_inc_adder|a_inc1 [2]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout )))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.datab(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~1_combout ),
	.datac(gnd),
	.datad(\inst|PC_inc_adder|a_inc1 [2]),
	.cin(gnd),
	.combout(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'hCC44;
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
cycloneiv_lcell_comb \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3_combout  = (\inst3|loop0:2:mux_i|loop0:5:tsb|outp~2_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout )))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datab(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~2_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'hC4C4;
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N0
cycloneiv_lcell_comb \inst3|loop0:2:mux_i|loop0:5:tsb|outp~5 (
// Equation(s):
// \inst3|loop0:2:mux_i|loop0:5:tsb|outp~5_combout  = (\inst3|loop0:2:mux_i|loop0:5:tsb|outp~4_combout  & (\inst3|loop0:2:mux_i|loop0:5:tsb|outp~3_combout  & ((\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout ) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout ))))

	.dataa(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~4_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datac(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~3_combout ),
	.datad(\inst6|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~5 .lut_mask = 16'hA020;
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N10
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:1:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:1:tsb|outp~2_combout  = (\output_sel[2]~input_o ) # ((\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ) # ((\output_sel[1]~input_o ) # (!\output_sel[0]~input_o )))

	.dataa(\output_sel[2]~input_o ),
	.datab(\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:1:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:1:tsb|outp~2 .lut_mask = 16'hFEFF;
defparam \inst3|loop0:1:mux_i|loop0:1:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~5 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~5_combout  = (\output_sel[0]~input_o  & (!\output_sel[1]~input_o  & \output_sel[2]~input_o ))

	.dataa(gnd),
	.datab(\output_sel[0]~input_o ),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~5 .lut_mask = 16'h0C00;
defparam \inst3|loop0:1:mux_i|dec|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N4
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0_combout  = ((!\IMEM|srom|rom_block|auto_generated|q_a [27] & !\IMEM|srom|rom_block|auto_generated|q_a [28])) # (!\inst3|loop0:1:mux_i|dec|Equal0~5_combout )

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0 .lut_mask = 16'h05FF;
defparam \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N6
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:0:tsb|outp~0_combout  = (\inst1|PC_reg|loop0:1:dff|slave|q_t~q  $ (\inst1|PC_reg|loop0:0:dff|slave|q_t~q )) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout )

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.datab(gnd),
	.datac(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:0:tsb|outp~0 .lut_mask = 16'h5FF5;
defparam \inst3|loop0:1:mux_i|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N20
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1_combout  = (\inst3|loop0:1:mux_i|loop0:5:tsb|outp~0_combout  & (\inst3|loop0:1:mux_i|loop0:0:tsb|outp~0_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst3|loop0:1:mux_i|loop0:5:tsb|outp~0_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datac(\inst6|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ),
	.datad(\inst3|loop0:1:mux_i|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1 .lut_mask = 16'hA200;
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N22
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2_combout  = (((!\output_sel[0]~input_o  & \IMEM|srom|rom_block|auto_generated|q_a [25])) # (!\output_sel[1]~input_o )) # (!\output_sel[2]~input_o )

	.dataa(\output_sel[2]~input_o ),
	.datab(\output_sel[0]~input_o ),
	.datac(\output_sel[1]~input_o ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2 .lut_mask = 16'h7F5F;
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N24
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3_combout  = (\inst3|loop0:1:mux_i|loop0:7:tsb|outp~1_combout  & (\inst3|loop0:1:mux_i|loop0:7:tsb|outp~2_combout  & ((\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout ))))

	.dataa(\inst6|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ),
	.datab(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~1_combout ),
	.datac(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~2_combout ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3 .lut_mask = 16'h80C0;
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N6
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4_combout  = (\inst3|loop0:1:mux_i|loop0:1:tsb|outp~2_combout  & (\inst3|loop0:1:mux_i|loop0:7:tsb|outp~3_combout  & ((\inst8|tsb0|loop0:1:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout ))))

	.dataa(\inst3|loop0:1:mux_i|loop0:1:tsb|outp~2_combout ),
	.datab(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.datad(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4 .lut_mask = 16'h8A00;
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:1:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:1:tsb|outp~2_combout  = (\output_sel[2]~input_o ) # ((\output_sel[1]~input_o ) # ((\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ) # (!\output_sel[0]~input_o )))

	.dataa(\output_sel[2]~input_o ),
	.datab(\output_sel[1]~input_o ),
	.datac(\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:1:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:1:tsb|outp~2 .lut_mask = 16'hFEFF;
defparam \inst3|loop0:0:mux_i|loop0:1:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:6:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:6:tsb|outp~0_combout  = (((\IMEM|srom|rom_block|auto_generated|q_a [24]) # (\output_sel[0]~input_o )) # (!\output_sel[1]~input_o )) # (!\output_sel[2]~input_o )

	.dataa(\output_sel[2]~input_o ),
	.datab(\output_sel[1]~input_o ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [24]),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:6:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:6:tsb|outp~0 .lut_mask = 16'hFFF7;
defparam \inst3|loop0:0:mux_i|loop0:6:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1_combout  = (\output_sel[2]~input_o  & (((!\output_sel[0]~input_o ) # (!\output_sel[1]~input_o )))) # (!\output_sel[2]~input_o  & (((\output_sel[1]~input_o ) # (\output_sel[0]~input_o )) # 
// (!\inst1|PC_reg|loop0:0:dff|slave|q_t~q )))

	.dataa(\output_sel[2]~input_o ),
	.datab(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1 .lut_mask = 16'h5FFB;
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2_combout  = (\inst3|loop0:0:mux_i|loop0:6:tsb|outp~0_combout  & (\inst3|loop0:0:mux_i|loop0:7:tsb|outp~1_combout  & ((\IMEM|srom|rom_block|auto_generated|q_a [28]) # (!\inst3|loop0:1:mux_i|dec|Equal0~5_combout ))))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~5_combout ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datac(\inst3|loop0:0:mux_i|loop0:6:tsb|outp~0_combout ),
	.datad(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2 .lut_mask = 16'hD000;
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N26
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:3:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:3:tsb|outp~2_combout  = ((\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout ) # ((\output_sel[2]~input_o ) # (!\output_sel[1]~input_o ))) # (!\output_sel[0]~input_o )

	.dataa(\output_sel[0]~input_o ),
	.datab(\inst6|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout ),
	.datac(\output_sel[2]~input_o ),
	.datad(\output_sel[1]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:3:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:3:tsb|outp~2 .lut_mask = 16'hFDFF;
defparam \inst3|loop0:0:mux_i|loop0:3:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3_combout  = (\inst3|loop0:0:mux_i|loop0:7:tsb|outp~2_combout  & (\inst3|loop0:0:mux_i|loop0:3:tsb|outp~2_combout  & ((\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst6|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ),
	.datab(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~2_combout ),
	.datac(\inst3|loop0:0:mux_i|loop0:3:tsb|outp~2_combout ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3 .lut_mask = 16'h80C0;
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4_combout  = (\inst3|loop0:0:mux_i|loop0:1:tsb|outp~2_combout  & (\inst3|loop0:0:mux_i|loop0:7:tsb|outp~3_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout ))))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.datab(\inst3|loop0:0:mux_i|loop0:1:tsb|outp~2_combout ),
	.datac(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~3_combout ),
	.datad(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4 .lut_mask = 16'hC040;
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

assign REG_write_outp = \REG_write_outp~output_o ;

assign write_data[7] = \write_data[7]~output_o ;

assign write_data[6] = \write_data[6]~output_o ;

assign write_data[5] = \write_data[5]~output_o ;

assign write_data[4] = \write_data[4]~output_o ;

assign write_data[3] = \write_data[3]~output_o ;

assign write_data[2] = \write_data[2]~output_o ;

assign write_data[1] = \write_data[1]~output_o ;

assign write_data[0] = \write_data[0]~output_o ;

assign rd2[7] = \rd2[7]~output_o ;

assign rd2[6] = \rd2[6]~output_o ;

assign rd2[5] = \rd2[5]~output_o ;

assign rd2[4] = \rd2[4]~output_o ;

assign rd2[3] = \rd2[3]~output_o ;

assign rd2[2] = \rd2[2]~output_o ;

assign rd2[1] = \rd2[1]~output_o ;

assign rd2[0] = \rd2[0]~output_o ;

assign branch_offset[31] = \branch_offset[31]~output_o ;

assign branch_offset[30] = \branch_offset[30]~output_o ;

assign branch_offset[29] = \branch_offset[29]~output_o ;

assign branch_offset[28] = \branch_offset[28]~output_o ;

assign branch_offset[27] = \branch_offset[27]~output_o ;

assign branch_offset[26] = \branch_offset[26]~output_o ;

assign branch_offset[25] = \branch_offset[25]~output_o ;

assign branch_offset[24] = \branch_offset[24]~output_o ;

assign branch_offset[23] = \branch_offset[23]~output_o ;

assign branch_offset[22] = \branch_offset[22]~output_o ;

assign branch_offset[21] = \branch_offset[21]~output_o ;

assign branch_offset[20] = \branch_offset[20]~output_o ;

assign branch_offset[19] = \branch_offset[19]~output_o ;

assign branch_offset[18] = \branch_offset[18]~output_o ;

assign branch_offset[17] = \branch_offset[17]~output_o ;

assign branch_offset[16] = \branch_offset[16]~output_o ;

assign branch_offset[15] = \branch_offset[15]~output_o ;

assign branch_offset[14] = \branch_offset[14]~output_o ;

assign branch_offset[13] = \branch_offset[13]~output_o ;

assign branch_offset[12] = \branch_offset[12]~output_o ;

assign branch_offset[11] = \branch_offset[11]~output_o ;

assign branch_offset[10] = \branch_offset[10]~output_o ;

assign branch_offset[9] = \branch_offset[9]~output_o ;

assign branch_offset[8] = \branch_offset[8]~output_o ;

assign branch_offset[7] = \branch_offset[7]~output_o ;

assign branch_offset[6] = \branch_offset[6]~output_o ;

assign branch_offset[5] = \branch_offset[5]~output_o ;

assign branch_offset[4] = \branch_offset[4]~output_o ;

assign branch_offset[3] = \branch_offset[3]~output_o ;

assign branch_offset[2] = \branch_offset[2]~output_o ;

assign branch_offset[1] = \branch_offset[1]~output_o ;

assign branch_offset[0] = \branch_offset[0]~output_o ;

assign IMEM_out[31] = \IMEM_out[31]~output_o ;

assign IMEM_out[30] = \IMEM_out[30]~output_o ;

assign IMEM_out[29] = \IMEM_out[29]~output_o ;

assign IMEM_out[28] = \IMEM_out[28]~output_o ;

assign IMEM_out[27] = \IMEM_out[27]~output_o ;

assign IMEM_out[26] = \IMEM_out[26]~output_o ;

assign IMEM_out[25] = \IMEM_out[25]~output_o ;

assign IMEM_out[24] = \IMEM_out[24]~output_o ;

assign IMEM_out[23] = \IMEM_out[23]~output_o ;

assign IMEM_out[22] = \IMEM_out[22]~output_o ;

assign IMEM_out[21] = \IMEM_out[21]~output_o ;

assign IMEM_out[20] = \IMEM_out[20]~output_o ;

assign IMEM_out[19] = \IMEM_out[19]~output_o ;

assign IMEM_out[18] = \IMEM_out[18]~output_o ;

assign IMEM_out[17] = \IMEM_out[17]~output_o ;

assign IMEM_out[16] = \IMEM_out[16]~output_o ;

assign IMEM_out[15] = \IMEM_out[15]~output_o ;

assign IMEM_out[14] = \IMEM_out[14]~output_o ;

assign IMEM_out[13] = \IMEM_out[13]~output_o ;

assign IMEM_out[12] = \IMEM_out[12]~output_o ;

assign IMEM_out[11] = \IMEM_out[11]~output_o ;

assign IMEM_out[10] = \IMEM_out[10]~output_o ;

assign IMEM_out[9] = \IMEM_out[9]~output_o ;

assign IMEM_out[8] = \IMEM_out[8]~output_o ;

assign IMEM_out[7] = \IMEM_out[7]~output_o ;

assign IMEM_out[6] = \IMEM_out[6]~output_o ;

assign IMEM_out[5] = \IMEM_out[5]~output_o ;

assign IMEM_out[4] = \IMEM_out[4]~output_o ;

assign IMEM_out[3] = \IMEM_out[3]~output_o ;

assign IMEM_out[2] = \IMEM_out[2]~output_o ;

assign IMEM_out[1] = \IMEM_out[1]~output_o ;

assign IMEM_out[0] = \IMEM_out[0]~output_o ;

assign output_sys[7] = \output_sys[7]~output_o ;

assign output_sys[6] = \output_sys[6]~output_o ;

assign output_sys[5] = \output_sys[5]~output_o ;

assign output_sys[4] = \output_sys[4]~output_o ;

assign output_sys[3] = \output_sys[3]~output_o ;

assign output_sys[2] = \output_sys[2]~output_o ;

assign output_sys[1] = \output_sys[1]~output_o ;

assign output_sys[0] = \output_sys[0]~output_o ;

endmodule
