// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "11/07/2024 12:48:25"

// 
// Device: Altera 10M04SAE144C8G Package EQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_commutation (
	start,
	shorts,
	DesiredLoad,
	Sout,
	shorted);
input 	start;
input 	[2:0] shorts;
input 	[5:0] DesiredLoad;
output 	[17:0] Sout;
output 	shorted;

// Design Ports Information
// Sout[0]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[1]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[2]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[3]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[4]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[5]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[6]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[7]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[8]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[9]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[10]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[11]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[12]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[13]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[14]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[15]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[16]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Sout[17]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// shorted	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// shorts[0]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// shorts[1]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// shorts[2]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// DesiredLoad[0]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// DesiredLoad[1]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// start	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// DesiredLoad[2]	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// DesiredLoad[3]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// DesiredLoad[4]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// DesiredLoad[5]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \Sout[0]~output_o ;
wire \Sout[1]~output_o ;
wire \Sout[2]~output_o ;
wire \Sout[3]~output_o ;
wire \Sout[4]~output_o ;
wire \Sout[5]~output_o ;
wire \Sout[6]~output_o ;
wire \Sout[7]~output_o ;
wire \Sout[8]~output_o ;
wire \Sout[9]~output_o ;
wire \Sout[10]~output_o ;
wire \Sout[11]~output_o ;
wire \Sout[12]~output_o ;
wire \Sout[13]~output_o ;
wire \Sout[14]~output_o ;
wire \Sout[15]~output_o ;
wire \Sout[16]~output_o ;
wire \Sout[17]~output_o ;
wire \shorted~output_o ;
wire \~GND~combout ;
wire \u0|int_osc_0|wire_clkout ;
wire \u0|int_osc_0|wire_clkout~clkctrl_outclk ;
wire \DesiredLoad[0]~input_o ;
wire \DesiredLoad[1]~input_o ;
wire \PhaseC|Selector10~0_combout ;
wire \PhaseC|NextState~22_combout ;
wire \PhaseC|NextState.0000~q ;
wire \PhaseC|State.0000~feeder_combout ;
wire \start~input_o ;
wire \_rst~0_combout ;
wire \_rst~q ;
wire \PhaseC|Selector8~0_combout ;
wire \PhaseC|Selector8~1_combout ;
wire \PhaseC|NextState.1001~q ;
wire \PhaseC|State.1001~q ;
wire \PhaseC|Selector9~0_combout ;
wire \PhaseC|Selector9~1_combout ;
wire \PhaseC|NextState.1010~q ;
wire \PhaseC|State.1010~q ;
wire \PhaseC|Selector5~0_combout ;
wire \PhaseC|Selector5~1_combout ;
wire \PhaseC|NextState.0110~q ;
wire \PhaseC|State.0110~q ;
wire \PhaseC|Selector4~0_combout ;
wire \PhaseC|Selector4~1_combout ;
wire \PhaseC|NextState.0101~q ;
wire \PhaseC|State.0101~q ;
wire \PhaseC|Selector1~0_combout ;
wire \PhaseC|Selector1~1_combout ;
wire \PhaseC|NextState.0010~q ;
wire \PhaseC|State.0010~q ;
wire \PhaseC|Selector0~0_combout ;
wire \PhaseC|Selector0~1_combout ;
wire \PhaseC|NextState.0001~q ;
wire \PhaseC|State.0001~feeder_combout ;
wire \PhaseC|State.0001~q ;
wire \PhaseC|Selector3~0_combout ;
wire \PhaseC|Selector13~0_combout ;
wire \PhaseC|Selector13~1_combout ;
wire \PhaseC|NextState.1110~q ;
wire \PhaseC|State.1110~q ;
wire \PhaseC|Selector2~0_combout ;
wire \PhaseC|Selector2~1_combout ;
wire \PhaseC|NextState.0011~q ;
wire \PhaseC|State.0011~q ;
wire \PhaseC|Selector3~1_combout ;
wire \PhaseC|Selector3~2_combout ;
wire \PhaseC|NextState.0100~q ;
wire \PhaseC|State.0100~q ;
wire \PhaseC|WideOr6~0_combout ;
wire \PhaseC|WideOr6~1_combout ;
wire \PhaseC|Counter~0_combout ;
wire \PhaseC|Counter~1_combout ;
wire \PhaseC|Counter~2_combout ;
wire \PhaseC|Add0~0_combout ;
wire \PhaseC|Counter~3_combout ;
wire \PhaseC|WideOr7~combout ;
wire \PhaseC|LessThan0~0_combout ;
wire \PhaseC|LessThan0~1_combout ;
wire \PhaseC|State.0000~q ;
wire \PhaseC|Selector12~0_combout ;
wire \PhaseC|Selector12~1_combout ;
wire \PhaseC|NextState.1101~q ;
wire \PhaseC|State.1101~feeder_combout ;
wire \PhaseC|State.1101~q ;
wire \PhaseC|Selector10~1_combout ;
wire \PhaseC|Selector10~2_combout ;
wire \PhaseC|NextState.1011~q ;
wire \PhaseC|State.1011~q ;
wire \PhaseC|Selector11~0_combout ;
wire \PhaseC|Selector11~1_combout ;
wire \PhaseC|NextState.1100~q ;
wire \PhaseC|State.1100~q ;
wire \PhaseC|Selector7~0_combout ;
wire \PhaseC|Selector14~0_combout ;
wire \PhaseC|Selector14~1_combout ;
wire \PhaseC|NextState.1111~q ;
wire \PhaseC|State.1111~q ;
wire \PhaseC|Selector7~1_combout ;
wire \PhaseC|NextState.1000~q ;
wire \PhaseC|State.1000~q ;
wire \PhaseC|Selector6~0_combout ;
wire \PhaseC|Selector6~1_combout ;
wire \PhaseC|NextState.0111~q ;
wire \PhaseC|State.0111~q ;
wire \PhaseC|WideOr15~0_combout ;
wire \shorts[0]~input_o ;
wire \shorts[2]~input_o ;
wire \shorts[1]~input_o ;
wire \_short~0_combout ;
wire \_short~q ;
wire \Sout~0_combout ;
wire \Sout[0]~reg0_q ;
wire \PhaseC|WideOr17~0_combout ;
wire \Sout~1_combout ;
wire \Sout[1]~reg0_q ;
wire \PhaseC|WideOr11~0_combout ;
wire \Sout~2_combout ;
wire \Sout[2]~reg0_q ;
wire \PhaseC|WideOr12~0_combout ;
wire \Sout~3_combout ;
wire \Sout[3]~reg0_q ;
wire \PhaseC|WideOr18~0_combout ;
wire \Sout~4_combout ;
wire \Sout[4]~reg0_q ;
wire \PhaseC|WideOr8~0_combout ;
wire \Sout~5_combout ;
wire \Sout[5]~reg0_q ;
wire \DesiredLoad[2]~input_o ;
wire \DesiredLoad[3]~input_o ;
wire \PhaseB|Selector3~0_combout ;
wire \PhaseB|Selector5~0_combout ;
wire \PhaseB|Selector8~0_combout ;
wire \PhaseB|Selector1~0_combout ;
wire \PhaseB|Selector1~1_combout ;
wire \PhaseB|NextState.0010~q ;
wire \PhaseB|Selector2~0_combout ;
wire \PhaseB|Selector2~1_combout ;
wire \PhaseB|NextState.0011~q ;
wire \PhaseB|State.0011~q ;
wire \PhaseB|NextState~22_combout ;
wire \PhaseB|NextState.0000~q ;
wire \PhaseB|State.0000~feeder_combout ;
wire \PhaseB|State.0000~q ;
wire \PhaseB|Selector12~0_combout ;
wire \PhaseB|Selector12~1_combout ;
wire \PhaseB|NextState.1101~q ;
wire \PhaseB|State.1101~q ;
wire \PhaseB|Selector10~1_combout ;
wire \PhaseB|Selector11~0_combout ;
wire \PhaseB|Selector11~1_combout ;
wire \PhaseB|NextState.1100~q ;
wire \PhaseB|State.1100~q ;
wire \PhaseB|Selector10~0_combout ;
wire \PhaseB|Selector10~2_combout ;
wire \PhaseB|NextState.1011~q ;
wire \PhaseB|State.1011~q ;
wire \PhaseB|WideOr6~0_combout ;
wire \PhaseB|WideOr7~combout ;
wire \PhaseB|WideOr6~1_combout ;
wire \PhaseB|Counter~0_combout ;
wire \PhaseB|Counter~1_combout ;
wire \PhaseB|LessThan0~0_combout ;
wire \PhaseB|Counter~2_combout ;
wire \PhaseB|Add0~0_combout ;
wire \PhaseB|Counter~3_combout ;
wire \PhaseB|LessThan0~1_combout ;
wire \PhaseB|State.0010~q ;
wire \PhaseB|Selector0~0_combout ;
wire \PhaseB|Selector0~1_combout ;
wire \PhaseB|NextState.0001~q ;
wire \PhaseB|State.0001~feeder_combout ;
wire \PhaseB|State.0001~q ;
wire \PhaseB|Selector8~1_combout ;
wire \PhaseB|NextState.1001~q ;
wire \PhaseB|State.1001~q ;
wire \PhaseB|Selector9~0_combout ;
wire \PhaseB|Selector9~1_combout ;
wire \PhaseB|NextState.1010~q ;
wire \PhaseB|State.1010~q ;
wire \PhaseB|Selector5~1_combout ;
wire \PhaseB|NextState.0110~q ;
wire \PhaseB|State.0110~q ;
wire \PhaseB|Selector4~0_combout ;
wire \PhaseB|Selector4~1_combout ;
wire \PhaseB|NextState.0101~q ;
wire \PhaseB|State.0101~q ;
wire \PhaseB|Selector13~0_combout ;
wire \PhaseB|Selector13~1_combout ;
wire \PhaseB|NextState.1110~q ;
wire \PhaseB|State.1110~q ;
wire \PhaseB|Selector3~1_combout ;
wire \PhaseB|Selector3~2_combout ;
wire \PhaseB|NextState.0100~q ;
wire \PhaseB|State.0100~q ;
wire \PhaseB|Selector6~0_combout ;
wire \PhaseB|Selector6~1_combout ;
wire \PhaseB|NextState.0111~q ;
wire \PhaseB|State.0111~q ;
wire \PhaseB|Selector7~0_combout ;
wire \PhaseB|Selector14~0_combout ;
wire \PhaseB|Selector14~1_combout ;
wire \PhaseB|NextState.1111~q ;
wire \PhaseB|State.1111~q ;
wire \PhaseB|Selector7~1_combout ;
wire \PhaseB|NextState.1000~q ;
wire \PhaseB|State.1000~q ;
wire \PhaseB|WideOr15~0_combout ;
wire \Sout~6_combout ;
wire \Sout[6]~reg0_q ;
wire \PhaseB|WideOr17~0_combout ;
wire \Sout~7_combout ;
wire \Sout[7]~reg0_q ;
wire \PhaseB|WideOr11~0_combout ;
wire \Sout~8_combout ;
wire \Sout[8]~reg0_q ;
wire \PhaseB|WideOr12~0_combout ;
wire \Sout~9_combout ;
wire \Sout[9]~reg0_q ;
wire \PhaseB|WideOr18~0_combout ;
wire \Sout~10_combout ;
wire \Sout[10]~reg0_q ;
wire \PhaseB|WideOr8~0_combout ;
wire \Sout~11_combout ;
wire \Sout[11]~reg0_q ;
wire \DesiredLoad[5]~input_o ;
wire \DesiredLoad[4]~input_o ;
wire \PhaseA|NextState~22_combout ;
wire \PhaseA|NextState.0000~q ;
wire \PhaseA|Counter~0_combout ;
wire \PhaseA|Counter~1_combout ;
wire \PhaseA|Counter~2_combout ;
wire \PhaseA|Selector5~0_combout ;
wire \PhaseA|Selector5~1_combout ;
wire \PhaseA|NextState.0110~q ;
wire \PhaseA|State.0110~q ;
wire \PhaseA|Selector4~0_combout ;
wire \PhaseA|Selector4~1_combout ;
wire \PhaseA|NextState.0101~q ;
wire \PhaseA|State.0101~q ;
wire \PhaseA|Selector1~0_combout ;
wire \PhaseA|Selector1~1_combout ;
wire \PhaseA|NextState.0010~q ;
wire \PhaseA|State.0010~q ;
wire \PhaseA|Selector0~0_combout ;
wire \PhaseA|Selector0~1_combout ;
wire \PhaseA|NextState.0001~q ;
wire \PhaseA|State.0001~q ;
wire \PhaseA|Selector8~0_combout ;
wire \PhaseA|Selector8~1_combout ;
wire \PhaseA|NextState.1001~q ;
wire \PhaseA|State.1001~q ;
wire \PhaseA|Selector9~0_combout ;
wire \PhaseA|Selector9~1_combout ;
wire \PhaseA|NextState.1010~q ;
wire \PhaseA|State.1010~q ;
wire \PhaseA|Selector12~0_combout ;
wire \PhaseA|Selector12~1_combout ;
wire \PhaseA|NextState.1101~q ;
wire \PhaseA|State.1101~q ;
wire \PhaseA|Selector2~0_combout ;
wire \PhaseA|Selector2~1_combout ;
wire \PhaseA|NextState.0011~q ;
wire \PhaseA|State.0011~q ;
wire \PhaseA|Selector10~1_combout ;
wire \PhaseA|Selector10~0_combout ;
wire \PhaseA|Selector10~2_combout ;
wire \PhaseA|NextState.1011~q ;
wire \PhaseA|State.1011~q ;
wire \PhaseA|Selector11~0_combout ;
wire \PhaseA|Selector11~1_combout ;
wire \PhaseA|NextState.1100~q ;
wire \PhaseA|State.1100~q ;
wire \PhaseA|Selector7~0_combout ;
wire \PhaseA|Selector14~0_combout ;
wire \PhaseA|Selector14~1_combout ;
wire \PhaseA|NextState.1111~q ;
wire \PhaseA|State.1111~q ;
wire \PhaseA|Selector7~1_combout ;
wire \PhaseA|NextState.1000~q ;
wire \PhaseA|State.1000~q ;
wire \PhaseA|WideOr6~0_combout ;
wire \PhaseA|WideOr7~combout ;
wire \PhaseA|WideOr6~1_combout ;
wire \PhaseA|LessThan0~0_combout ;
wire \PhaseA|Add0~0_combout ;
wire \PhaseA|Counter~3_combout ;
wire \PhaseA|LessThan0~1_combout ;
wire \PhaseA|State.0000~q ;
wire \PhaseA|Selector13~0_combout ;
wire \PhaseA|Selector13~1_combout ;
wire \PhaseA|NextState.1110~q ;
wire \PhaseA|State.1110~q ;
wire \PhaseA|Selector3~1_combout ;
wire \PhaseA|Selector3~0_combout ;
wire \PhaseA|Selector3~2_combout ;
wire \PhaseA|NextState.0100~q ;
wire \PhaseA|State.0100~q ;
wire \PhaseA|Selector6~0_combout ;
wire \PhaseA|Selector6~1_combout ;
wire \PhaseA|NextState.0111~q ;
wire \PhaseA|State.0111~q ;
wire \PhaseA|WideOr15~0_combout ;
wire \Sout~12_combout ;
wire \Sout[12]~reg0_q ;
wire \PhaseA|WideOr17~0_combout ;
wire \Sout~13_combout ;
wire \Sout[13]~reg0_q ;
wire \PhaseA|WideOr11~0_combout ;
wire \Sout~14_combout ;
wire \Sout[14]~reg0_q ;
wire \PhaseA|WideOr12~0_combout ;
wire \Sout~15_combout ;
wire \Sout[15]~reg0_q ;
wire \PhaseA|WideOr18~0_combout ;
wire \Sout~16_combout ;
wire \Sout[16]~reg0_q ;
wire \PhaseA|WideOr8~0_combout ;
wire \Sout~17_combout ;
wire \Sout[17]~reg0_q ;
wire [5:0] \PhaseA|Sout ;
wire [5:0] \PhaseC|Sout ;
wire [5:0] \PhaseB|Sout ;
wire [3:0] \PhaseC|CntTot ;
wire [3:0] \PhaseC|Counter ;
wire [3:0] \PhaseB|CntTot ;
wire [3:0] \PhaseB|Counter ;
wire [3:0] \PhaseA|CntTot ;
wire [3:0] \PhaseA|Counter ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X9_Y0_N2
fiftyfivenm_io_obuf \Sout[0]~output (
	.i(\Sout[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[0]~output .bus_hold = "false";
defparam \Sout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
fiftyfivenm_io_obuf \Sout[1]~output (
	.i(\Sout[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[1]~output .bus_hold = "false";
defparam \Sout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
fiftyfivenm_io_obuf \Sout[2]~output (
	.i(\Sout[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[2]~output .bus_hold = "false";
defparam \Sout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
fiftyfivenm_io_obuf \Sout[3]~output (
	.i(\Sout[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[3]~output .bus_hold = "false";
defparam \Sout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
fiftyfivenm_io_obuf \Sout[4]~output (
	.i(\Sout[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[4]~output .bus_hold = "false";
defparam \Sout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N16
fiftyfivenm_io_obuf \Sout[5]~output (
	.i(\Sout[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[5]~output .bus_hold = "false";
defparam \Sout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N30
fiftyfivenm_io_obuf \Sout[6]~output (
	.i(\Sout[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[6]~output .bus_hold = "false";
defparam \Sout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N23
fiftyfivenm_io_obuf \Sout[7]~output (
	.i(\Sout[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[7]~output .bus_hold = "false";
defparam \Sout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
fiftyfivenm_io_obuf \Sout[8]~output (
	.i(\Sout[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[8]~output .bus_hold = "false";
defparam \Sout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
fiftyfivenm_io_obuf \Sout[9]~output (
	.i(\Sout[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[9]~output .bus_hold = "false";
defparam \Sout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N30
fiftyfivenm_io_obuf \Sout[10]~output (
	.i(\Sout[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[10]~output .bus_hold = "false";
defparam \Sout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
fiftyfivenm_io_obuf \Sout[11]~output (
	.i(\Sout[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[11]~output .bus_hold = "false";
defparam \Sout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \Sout[12]~output (
	.i(\Sout[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[12]~output .bus_hold = "false";
defparam \Sout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \Sout[13]~output (
	.i(\Sout[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[13]~output .bus_hold = "false";
defparam \Sout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N9
fiftyfivenm_io_obuf \Sout[14]~output (
	.i(\Sout[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[14]~output .bus_hold = "false";
defparam \Sout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N23
fiftyfivenm_io_obuf \Sout[15]~output (
	.i(\Sout[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[15]~output .bus_hold = "false";
defparam \Sout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N2
fiftyfivenm_io_obuf \Sout[16]~output (
	.i(\Sout[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[16]~output .bus_hold = "false";
defparam \Sout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N16
fiftyfivenm_io_obuf \Sout[17]~output (
	.i(\Sout[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sout[17]~output .bus_hold = "false";
defparam \Sout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
fiftyfivenm_io_obuf \shorted~output (
	.i(\_short~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shorted~output_o ),
	.obar());
// synopsys translate_off
defparam \shorted~output .bus_hold = "false";
defparam \shorted~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: OSCILLATOR_X10_Y11_N3
fiftyfivenm_oscillator \u0|int_osc_0|oscillator_dut (
	.oscena(!\~GND~combout ),
	.clkout(\u0|int_osc_0|wire_clkout ),
	.clkout1());
// synopsys translate_off
defparam \u0|int_osc_0|oscillator_dut .clock_frequency = "55";
defparam \u0|int_osc_0|oscillator_dut .device_id = "04";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \u0|int_osc_0|wire_clkout~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|int_osc_0|wire_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|int_osc_0|wire_clkout~clkctrl .clock_type = "global clock";
defparam \u0|int_osc_0|wire_clkout~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
fiftyfivenm_io_ibuf \DesiredLoad[0]~input (
	.i(DesiredLoad[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DesiredLoad[0]~input_o ));
// synopsys translate_off
defparam \DesiredLoad[0]~input .bus_hold = "false";
defparam \DesiredLoad[0]~input .listen_to_nsleep_signal = "false";
defparam \DesiredLoad[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
fiftyfivenm_io_ibuf \DesiredLoad[1]~input (
	.i(DesiredLoad[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DesiredLoad[1]~input_o ));
// synopsys translate_off
defparam \DesiredLoad[1]~input .bus_hold = "false";
defparam \DesiredLoad[1]~input .listen_to_nsleep_signal = "false";
defparam \DesiredLoad[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
fiftyfivenm_lcell_comb \PhaseC|Selector10~0 (
// Equation(s):
// \PhaseC|Selector10~0_combout  = (\DesiredLoad[1]~input_o  & (\PhaseC|State.1100~q  & ((!\DesiredLoad[0]~input_o )))) # (!\DesiredLoad[1]~input_o  & ((\DesiredLoad[0]~input_o  & (\PhaseC|State.1100~q )) # (!\DesiredLoad[0]~input_o  & ((\PhaseC|State.1011~q 
// )))))

	.dataa(\PhaseC|State.1100~q ),
	.datab(\DesiredLoad[1]~input_o ),
	.datac(\PhaseC|State.1011~q ),
	.datad(\DesiredLoad[0]~input_o ),
	.cin(gnd),
	.combout(\PhaseC|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector10~0 .lut_mask = 16'h22B8;
defparam \PhaseC|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N10
fiftyfivenm_lcell_comb \PhaseC|NextState~22 (
// Equation(s):
// \PhaseC|NextState~22_combout  = (\DesiredLoad[1]~input_o ) # ((\DesiredLoad[0]~input_o ) # (\PhaseC|State.0000~q ))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(gnd),
	.datac(\DesiredLoad[0]~input_o ),
	.datad(\PhaseC|State.0000~q ),
	.cin(gnd),
	.combout(\PhaseC|NextState~22_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|NextState~22 .lut_mask = 16'hFFFA;
defparam \PhaseC|NextState~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N11
dffeas \PhaseC|NextState.0000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|NextState~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.0000 .is_wysiwyg = "true";
defparam \PhaseC|NextState.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N0
fiftyfivenm_lcell_comb \PhaseC|State.0000~feeder (
// Equation(s):
// \PhaseC|State.0000~feeder_combout  = \PhaseC|NextState.0000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PhaseC|NextState.0000~q ),
	.cin(gnd),
	.combout(\PhaseC|State.0000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|State.0000~feeder .lut_mask = 16'hFF00;
defparam \PhaseC|State.0000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N15
fiftyfivenm_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .listen_to_nsleep_signal = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
fiftyfivenm_lcell_comb \_rst~0 (
// Equation(s):
// \_rst~0_combout  = !\start~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\start~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_rst~0_combout ),
	.cout());
// synopsys translate_off
defparam \_rst~0 .lut_mask = 16'h0F0F;
defparam \_rst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas _rst(
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\_rst~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam _rst.is_wysiwyg = "true";
defparam _rst.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
fiftyfivenm_lcell_comb \PhaseC|Selector8~0 (
// Equation(s):
// \PhaseC|Selector8~0_combout  = (!\DesiredLoad[1]~input_o  & ((\DesiredLoad[0]~input_o  & (\PhaseC|State.1010~q )) # (!\DesiredLoad[0]~input_o  & ((\PhaseC|State.1001~q )))))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.1010~q ),
	.datad(\PhaseC|State.1001~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector8~0 .lut_mask = 16'h5140;
defparam \PhaseC|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
fiftyfivenm_lcell_comb \PhaseC|Selector8~1 (
// Equation(s):
// \PhaseC|Selector8~1_combout  = (\PhaseC|Selector8~0_combout ) # ((\DesiredLoad[1]~input_o  & (\DesiredLoad[0]~input_o  & \PhaseC|State.0001~q )))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|Selector8~0_combout ),
	.datad(\PhaseC|State.0001~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector8~1 .lut_mask = 16'hF8F0;
defparam \PhaseC|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \PhaseC|NextState.1001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.1001 .is_wysiwyg = "true";
defparam \PhaseC|NextState.1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \PhaseC|State.1001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.1001~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.1001 .is_wysiwyg = "true";
defparam \PhaseC|State.1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
fiftyfivenm_lcell_comb \PhaseC|Selector9~0 (
// Equation(s):
// \PhaseC|Selector9~0_combout  = (\DesiredLoad[1]~input_o  & (\DesiredLoad[0]~input_o  & ((\PhaseC|State.1001~q ) # (\PhaseC|State.0110~q ))))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.1001~q ),
	.datad(\PhaseC|State.0110~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector9~0 .lut_mask = 16'h8880;
defparam \PhaseC|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
fiftyfivenm_lcell_comb \PhaseC|Selector9~1 (
// Equation(s):
// \PhaseC|Selector9~1_combout  = (\PhaseC|Selector9~0_combout ) # ((!\DesiredLoad[1]~input_o  & (!\DesiredLoad[0]~input_o  & \PhaseC|State.1010~q )))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.1010~q ),
	.datad(\PhaseC|Selector9~0_combout ),
	.cin(gnd),
	.combout(\PhaseC|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector9~1 .lut_mask = 16'hFF10;
defparam \PhaseC|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N15
dffeas \PhaseC|NextState.1010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.1010 .is_wysiwyg = "true";
defparam \PhaseC|NextState.1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \PhaseC|State.1010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.1010~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.1010 .is_wysiwyg = "true";
defparam \PhaseC|State.1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
fiftyfivenm_lcell_comb \PhaseC|Selector5~0 (
// Equation(s):
// \PhaseC|Selector5~0_combout  = (\DesiredLoad[1]~input_o  & (\DesiredLoad[0]~input_o  & ((\PhaseC|State.0101~q )))) # (!\DesiredLoad[1]~input_o  & (!\DesiredLoad[0]~input_o  & (\PhaseC|State.0110~q )))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.0110~q ),
	.datad(\PhaseC|State.0101~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector5~0 .lut_mask = 16'h9810;
defparam \PhaseC|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
fiftyfivenm_lcell_comb \PhaseC|Selector5~1 (
// Equation(s):
// \PhaseC|Selector5~1_combout  = (\PhaseC|Selector5~0_combout ) # ((\DesiredLoad[1]~input_o  & (!\DesiredLoad[0]~input_o  & \PhaseC|State.1010~q )))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.1010~q ),
	.datad(\PhaseC|Selector5~0_combout ),
	.cin(gnd),
	.combout(\PhaseC|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector5~1 .lut_mask = 16'hFF20;
defparam \PhaseC|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \PhaseC|NextState.0110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.0110 .is_wysiwyg = "true";
defparam \PhaseC|NextState.0110 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N11
dffeas \PhaseC|State.0110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.0110~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.0110 .is_wysiwyg = "true";
defparam \PhaseC|State.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
fiftyfivenm_lcell_comb \PhaseC|Selector4~0 (
// Equation(s):
// \PhaseC|Selector4~0_combout  = (\DesiredLoad[1]~input_o  & (!\DesiredLoad[0]~input_o  & ((\PhaseC|State.0110~q )))) # (!\DesiredLoad[1]~input_o  & ((\DesiredLoad[0]~input_o  & ((\PhaseC|State.0110~q ))) # (!\DesiredLoad[0]~input_o  & (\PhaseC|State.0101~q 
// ))))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.0101~q ),
	.datad(\PhaseC|State.0110~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector4~0 .lut_mask = 16'h7610;
defparam \PhaseC|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
fiftyfivenm_lcell_comb \PhaseC|Selector4~1 (
// Equation(s):
// \PhaseC|Selector4~1_combout  = (\PhaseC|Selector4~0_combout ) # ((\DesiredLoad[1]~input_o  & \PhaseC|State.0010~q ))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(gnd),
	.datac(\PhaseC|State.0010~q ),
	.datad(\PhaseC|Selector4~0_combout ),
	.cin(gnd),
	.combout(\PhaseC|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector4~1 .lut_mask = 16'hFFA0;
defparam \PhaseC|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \PhaseC|NextState.0101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.0101 .is_wysiwyg = "true";
defparam \PhaseC|NextState.0101 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \PhaseC|State.0101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.0101~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.0101 .is_wysiwyg = "true";
defparam \PhaseC|State.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
fiftyfivenm_lcell_comb \PhaseC|Selector1~0 (
// Equation(s):
// \PhaseC|Selector1~0_combout  = (!\DesiredLoad[1]~input_o  & ((\DesiredLoad[0]~input_o  & ((\PhaseC|State.0101~q ))) # (!\DesiredLoad[0]~input_o  & (\PhaseC|State.0010~q ))))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.0010~q ),
	.datad(\PhaseC|State.0101~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector1~0 .lut_mask = 16'h5410;
defparam \PhaseC|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
fiftyfivenm_lcell_comb \PhaseC|Selector1~1 (
// Equation(s):
// \PhaseC|Selector1~1_combout  = (\PhaseC|Selector1~0_combout ) # ((\DesiredLoad[1]~input_o  & (!\DesiredLoad[0]~input_o  & \PhaseC|State.0001~q )))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.0001~q ),
	.datad(\PhaseC|Selector1~0_combout ),
	.cin(gnd),
	.combout(\PhaseC|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector1~1 .lut_mask = 16'hFF20;
defparam \PhaseC|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \PhaseC|NextState.0010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.0010 .is_wysiwyg = "true";
defparam \PhaseC|NextState.0010 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \PhaseC|State.0010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.0010~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.0010 .is_wysiwyg = "true";
defparam \PhaseC|State.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
fiftyfivenm_lcell_comb \PhaseC|Selector0~0 (
// Equation(s):
// \PhaseC|Selector0~0_combout  = (\DesiredLoad[1]~input_o  & (!\DesiredLoad[0]~input_o  & ((\PhaseC|State.1001~q )))) # (!\DesiredLoad[1]~input_o  & (\DesiredLoad[0]~input_o  & ((\PhaseC|State.0010~q ) # (\PhaseC|State.1001~q ))))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.0010~q ),
	.datad(\PhaseC|State.1001~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector0~0 .lut_mask = 16'h6640;
defparam \PhaseC|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
fiftyfivenm_lcell_comb \PhaseC|Selector0~1 (
// Equation(s):
// \PhaseC|Selector0~1_combout  = (\PhaseC|Selector0~0_combout ) # ((!\DesiredLoad[1]~input_o  & (!\DesiredLoad[0]~input_o  & \PhaseC|State.0001~q )))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.0001~q ),
	.datad(\PhaseC|Selector0~0_combout ),
	.cin(gnd),
	.combout(\PhaseC|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector0~1 .lut_mask = 16'hFF10;
defparam \PhaseC|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \PhaseC|NextState.0001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.0001 .is_wysiwyg = "true";
defparam \PhaseC|NextState.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
fiftyfivenm_lcell_comb \PhaseC|State.0001~feeder (
// Equation(s):
// \PhaseC|State.0001~feeder_combout  = \PhaseC|NextState.0001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PhaseC|NextState.0001~q ),
	.cin(gnd),
	.combout(\PhaseC|State.0001~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|State.0001~feeder .lut_mask = 16'hFF00;
defparam \PhaseC|State.0001~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \PhaseC|State.0001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|State.0001~feeder_combout ),
	.asdata(vcc),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.0001 .is_wysiwyg = "true";
defparam \PhaseC|State.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
fiftyfivenm_lcell_comb \PhaseC|Selector3~0 (
// Equation(s):
// \PhaseC|Selector3~0_combout  = (\DesiredLoad[0]~input_o  & (!\DesiredLoad[1]~input_o  & ((\PhaseC|State.0111~q )))) # (!\DesiredLoad[0]~input_o  & ((\DesiredLoad[1]~input_o  & ((\PhaseC|State.0111~q ))) # (!\DesiredLoad[1]~input_o  & (\PhaseC|State.0100~q 
// ))))

	.dataa(\DesiredLoad[0]~input_o ),
	.datab(\DesiredLoad[1]~input_o ),
	.datac(\PhaseC|State.0100~q ),
	.datad(\PhaseC|State.0111~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector3~0 .lut_mask = 16'h7610;
defparam \PhaseC|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
fiftyfivenm_lcell_comb \PhaseC|Selector13~0 (
// Equation(s):
// \PhaseC|Selector13~0_combout  = (\PhaseC|State.0100~q ) # ((\PhaseC|State.0101~q ) # (!\PhaseC|State.0000~q ))

	.dataa(gnd),
	.datab(\PhaseC|State.0100~q ),
	.datac(\PhaseC|State.0101~q ),
	.datad(\PhaseC|State.0000~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector13~0 .lut_mask = 16'hFCFF;
defparam \PhaseC|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
fiftyfivenm_lcell_comb \PhaseC|Selector13~1 (
// Equation(s):
// \PhaseC|Selector13~1_combout  = (!\DesiredLoad[0]~input_o  & ((\PhaseC|State.1110~q ) # ((\PhaseC|Selector13~0_combout  & \DesiredLoad[1]~input_o ))))

	.dataa(\PhaseC|Selector13~0_combout ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\DesiredLoad[1]~input_o ),
	.datad(\PhaseC|State.1110~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector13~1 .lut_mask = 16'h3320;
defparam \PhaseC|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \PhaseC|NextState.1110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.1110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.1110 .is_wysiwyg = "true";
defparam \PhaseC|NextState.1110 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N25
dffeas \PhaseC|State.1110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.1110~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.1110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.1110 .is_wysiwyg = "true";
defparam \PhaseC|State.1110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
fiftyfivenm_lcell_comb \PhaseC|Selector2~0 (
// Equation(s):
// \PhaseC|Selector2~0_combout  = (!\DesiredLoad[1]~input_o  & ((\DesiredLoad[0]~input_o  & ((\PhaseC|State.0100~q ))) # (!\DesiredLoad[0]~input_o  & (\PhaseC|State.0011~q ))))

	.dataa(\DesiredLoad[0]~input_o ),
	.datab(\DesiredLoad[1]~input_o ),
	.datac(\PhaseC|State.0011~q ),
	.datad(\PhaseC|State.0100~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector2~0 .lut_mask = 16'h3210;
defparam \PhaseC|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
fiftyfivenm_lcell_comb \PhaseC|Selector2~1 (
// Equation(s):
// \PhaseC|Selector2~1_combout  = (\PhaseC|Selector2~0_combout ) # ((!\DesiredLoad[0]~input_o  & (\DesiredLoad[1]~input_o  & \PhaseC|State.1011~q )))

	.dataa(\DesiredLoad[0]~input_o ),
	.datab(\PhaseC|Selector2~0_combout ),
	.datac(\DesiredLoad[1]~input_o ),
	.datad(\PhaseC|State.1011~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector2~1 .lut_mask = 16'hDCCC;
defparam \PhaseC|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N15
dffeas \PhaseC|NextState.0011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.0011 .is_wysiwyg = "true";
defparam \PhaseC|NextState.0011 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N13
dffeas \PhaseC|State.0011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.0011~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.0011 .is_wysiwyg = "true";
defparam \PhaseC|State.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
fiftyfivenm_lcell_comb \PhaseC|Selector3~1 (
// Equation(s):
// \PhaseC|Selector3~1_combout  = (\DesiredLoad[0]~input_o  & ((\PhaseC|State.1110~q ) # ((\DesiredLoad[1]~input_o  & \PhaseC|State.0011~q )))) # (!\DesiredLoad[0]~input_o  & (\DesiredLoad[1]~input_o  & ((\PhaseC|State.0011~q ))))

	.dataa(\DesiredLoad[0]~input_o ),
	.datab(\DesiredLoad[1]~input_o ),
	.datac(\PhaseC|State.1110~q ),
	.datad(\PhaseC|State.0011~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector3~1 .lut_mask = 16'hECA0;
defparam \PhaseC|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
fiftyfivenm_lcell_comb \PhaseC|Selector3~2 (
// Equation(s):
// \PhaseC|Selector3~2_combout  = (\PhaseC|Selector3~0_combout ) # (\PhaseC|Selector3~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseC|Selector3~0_combout ),
	.datad(\PhaseC|Selector3~1_combout ),
	.cin(gnd),
	.combout(\PhaseC|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector3~2 .lut_mask = 16'hFFF0;
defparam \PhaseC|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N31
dffeas \PhaseC|NextState.0100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.0100 .is_wysiwyg = "true";
defparam \PhaseC|NextState.0100 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N7
dffeas \PhaseC|State.0100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.0100~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.0100 .is_wysiwyg = "true";
defparam \PhaseC|State.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
fiftyfivenm_lcell_comb \PhaseC|WideOr6~0 (
// Equation(s):
// \PhaseC|WideOr6~0_combout  = (!\PhaseC|State.0001~q  & (!\PhaseC|State.0100~q  & (!\PhaseC|State.0101~q  & !\PhaseC|State.1011~q )))

	.dataa(\PhaseC|State.0001~q ),
	.datab(\PhaseC|State.0100~q ),
	.datac(\PhaseC|State.0101~q ),
	.datad(\PhaseC|State.1011~q ),
	.cin(gnd),
	.combout(\PhaseC|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|WideOr6~0 .lut_mask = 16'h0001;
defparam \PhaseC|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
fiftyfivenm_lcell_comb \PhaseC|WideOr6~1 (
// Equation(s):
// \PhaseC|WideOr6~1_combout  = ((\PhaseC|State.1000~q ) # (\PhaseC|State.1010~q )) # (!\PhaseC|WideOr6~0_combout )

	.dataa(\PhaseC|WideOr6~0_combout ),
	.datab(\PhaseC|State.1000~q ),
	.datac(gnd),
	.datad(\PhaseC|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseC|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|WideOr6~1 .lut_mask = 16'hFFDD;
defparam \PhaseC|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N27
dffeas \PhaseC|CntTot[3] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|WideOr6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|CntTot [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|CntTot[3] .is_wysiwyg = "true";
defparam \PhaseC|CntTot[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
fiftyfivenm_lcell_comb \PhaseC|Counter~0 (
// Equation(s):
// \PhaseC|Counter~0_combout  = (!\PhaseC|LessThan0~1_combout  & !\PhaseC|Counter [0])

	.dataa(gnd),
	.datab(\PhaseC|LessThan0~1_combout ),
	.datac(\PhaseC|Counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PhaseC|Counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Counter~0 .lut_mask = 16'h0303;
defparam \PhaseC|Counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \PhaseC|Counter[0] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|Counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|Counter[0] .is_wysiwyg = "true";
defparam \PhaseC|Counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
fiftyfivenm_lcell_comb \PhaseC|Counter~1 (
// Equation(s):
// \PhaseC|Counter~1_combout  = (!\PhaseC|LessThan0~1_combout  & (\PhaseC|Counter [0] $ (\PhaseC|Counter [1])))

	.dataa(\PhaseC|Counter [0]),
	.datab(\PhaseC|LessThan0~1_combout ),
	.datac(\PhaseC|Counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PhaseC|Counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Counter~1 .lut_mask = 16'h1212;
defparam \PhaseC|Counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \PhaseC|Counter[1] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|Counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|Counter[1] .is_wysiwyg = "true";
defparam \PhaseC|Counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
fiftyfivenm_lcell_comb \PhaseC|Counter~2 (
// Equation(s):
// \PhaseC|Counter~2_combout  = (!\PhaseC|LessThan0~1_combout  & (\PhaseC|Counter [2] $ (((\PhaseC|Counter [0] & \PhaseC|Counter [1])))))

	.dataa(\PhaseC|Counter [0]),
	.datab(\PhaseC|LessThan0~1_combout ),
	.datac(\PhaseC|Counter [2]),
	.datad(\PhaseC|Counter [1]),
	.cin(gnd),
	.combout(\PhaseC|Counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Counter~2 .lut_mask = 16'h1230;
defparam \PhaseC|Counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \PhaseC|Counter[2] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|Counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|Counter[2] .is_wysiwyg = "true";
defparam \PhaseC|Counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
fiftyfivenm_lcell_comb \PhaseC|Add0~0 (
// Equation(s):
// \PhaseC|Add0~0_combout  = \PhaseC|Counter [3] $ (((\PhaseC|Counter [1] & (\PhaseC|Counter [0] & \PhaseC|Counter [2]))))

	.dataa(\PhaseC|Counter [3]),
	.datab(\PhaseC|Counter [1]),
	.datac(\PhaseC|Counter [0]),
	.datad(\PhaseC|Counter [2]),
	.cin(gnd),
	.combout(\PhaseC|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Add0~0 .lut_mask = 16'h6AAA;
defparam \PhaseC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
fiftyfivenm_lcell_comb \PhaseC|Counter~3 (
// Equation(s):
// \PhaseC|Counter~3_combout  = (!\PhaseC|LessThan0~1_combout  & \PhaseC|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseC|LessThan0~1_combout ),
	.datad(\PhaseC|Add0~0_combout ),
	.cin(gnd),
	.combout(\PhaseC|Counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Counter~3 .lut_mask = 16'h0F00;
defparam \PhaseC|Counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N15
dffeas \PhaseC|Counter[3] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|Counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|Counter[3] .is_wysiwyg = "true";
defparam \PhaseC|Counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
fiftyfivenm_lcell_comb \PhaseC|WideOr7 (
// Equation(s):
// \PhaseC|WideOr7~combout  = (\PhaseC|WideOr6~0_combout  & (!\PhaseC|State.1000~q  & (\PhaseC|State.0000~q  & !\PhaseC|State.1010~q )))

	.dataa(\PhaseC|WideOr6~0_combout ),
	.datab(\PhaseC|State.1000~q ),
	.datac(\PhaseC|State.0000~q ),
	.datad(\PhaseC|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseC|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|WideOr7 .lut_mask = 16'h0020;
defparam \PhaseC|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \PhaseC|CntTot[1] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|WideOr7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|CntTot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|CntTot[1] .is_wysiwyg = "true";
defparam \PhaseC|CntTot[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
fiftyfivenm_lcell_comb \PhaseC|LessThan0~0 (
// Equation(s):
// \PhaseC|LessThan0~0_combout  = (\PhaseC|CntTot [1] & (((\PhaseC|CntTot [3] & !\PhaseC|Counter [0])) # (!\PhaseC|Counter [1]))) # (!\PhaseC|CntTot [1] & (\PhaseC|CntTot [3] & (!\PhaseC|Counter [0] & !\PhaseC|Counter [1])))

	.dataa(\PhaseC|CntTot [3]),
	.datab(\PhaseC|CntTot [1]),
	.datac(\PhaseC|Counter [0]),
	.datad(\PhaseC|Counter [1]),
	.cin(gnd),
	.combout(\PhaseC|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|LessThan0~0 .lut_mask = 16'h08CE;
defparam \PhaseC|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
fiftyfivenm_lcell_comb \PhaseC|LessThan0~1 (
// Equation(s):
// \PhaseC|LessThan0~1_combout  = (\PhaseC|CntTot [3] & (\PhaseC|Counter [3] & ((\PhaseC|Counter [2]) # (!\PhaseC|LessThan0~0_combout )))) # (!\PhaseC|CntTot [3] & ((\PhaseC|Counter [3]) # ((\PhaseC|Counter [2]) # (!\PhaseC|LessThan0~0_combout ))))

	.dataa(\PhaseC|CntTot [3]),
	.datab(\PhaseC|Counter [3]),
	.datac(\PhaseC|Counter [2]),
	.datad(\PhaseC|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\PhaseC|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|LessThan0~1 .lut_mask = 16'hD4DD;
defparam \PhaseC|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N1
dffeas \PhaseC|State.0000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|State.0000~feeder_combout ),
	.asdata(vcc),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.0000 .is_wysiwyg = "true";
defparam \PhaseC|State.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N24
fiftyfivenm_lcell_comb \PhaseC|Selector12~0 (
// Equation(s):
// \PhaseC|Selector12~0_combout  = (!\PhaseC|State.1011~q  & (\PhaseC|State.0000~q  & !\PhaseC|State.0001~q ))

	.dataa(\PhaseC|State.1011~q ),
	.datab(gnd),
	.datac(\PhaseC|State.0000~q ),
	.datad(\PhaseC|State.0001~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector12~0 .lut_mask = 16'h0050;
defparam \PhaseC|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N6
fiftyfivenm_lcell_comb \PhaseC|Selector12~1 (
// Equation(s):
// \PhaseC|Selector12~1_combout  = (!\DesiredLoad[1]~input_o  & ((\PhaseC|State.1101~q ) # ((\DesiredLoad[0]~input_o  & !\PhaseC|Selector12~0_combout ))))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\PhaseC|State.1101~q ),
	.datac(\DesiredLoad[0]~input_o ),
	.datad(\PhaseC|Selector12~0_combout ),
	.cin(gnd),
	.combout(\PhaseC|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector12~1 .lut_mask = 16'h4454;
defparam \PhaseC|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N7
dffeas \PhaseC|NextState.1101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.1101 .is_wysiwyg = "true";
defparam \PhaseC|NextState.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N18
fiftyfivenm_lcell_comb \PhaseC|State.1101~feeder (
// Equation(s):
// \PhaseC|State.1101~feeder_combout  = \PhaseC|NextState.1101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PhaseC|NextState.1101~q ),
	.cin(gnd),
	.combout(\PhaseC|State.1101~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|State.1101~feeder .lut_mask = 16'hFF00;
defparam \PhaseC|State.1101~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N19
dffeas \PhaseC|State.1101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|State.1101~feeder_combout ),
	.asdata(vcc),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.1101 .is_wysiwyg = "true";
defparam \PhaseC|State.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
fiftyfivenm_lcell_comb \PhaseC|Selector10~1 (
// Equation(s):
// \PhaseC|Selector10~1_combout  = (\DesiredLoad[1]~input_o  & (((\PhaseC|State.1101~q )))) # (!\DesiredLoad[1]~input_o  & (\DesiredLoad[0]~input_o  & ((\PhaseC|State.0011~q ))))

	.dataa(\DesiredLoad[0]~input_o ),
	.datab(\DesiredLoad[1]~input_o ),
	.datac(\PhaseC|State.1101~q ),
	.datad(\PhaseC|State.0011~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector10~1 .lut_mask = 16'hE2C0;
defparam \PhaseC|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
fiftyfivenm_lcell_comb \PhaseC|Selector10~2 (
// Equation(s):
// \PhaseC|Selector10~2_combout  = (\PhaseC|Selector10~0_combout ) # (\PhaseC|Selector10~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseC|Selector10~0_combout ),
	.datad(\PhaseC|Selector10~1_combout ),
	.cin(gnd),
	.combout(\PhaseC|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector10~2 .lut_mask = 16'hFFF0;
defparam \PhaseC|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N5
dffeas \PhaseC|NextState.1011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.1011 .is_wysiwyg = "true";
defparam \PhaseC|NextState.1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N29
dffeas \PhaseC|State.1011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.1011~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.1011 .is_wysiwyg = "true";
defparam \PhaseC|State.1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
fiftyfivenm_lcell_comb \PhaseC|Selector11~0 (
// Equation(s):
// \PhaseC|Selector11~0_combout  = (\DesiredLoad[0]~input_o  & (\DesiredLoad[1]~input_o  & ((\PhaseC|State.1011~q )))) # (!\DesiredLoad[0]~input_o  & (!\DesiredLoad[1]~input_o  & (\PhaseC|State.1100~q )))

	.dataa(\DesiredLoad[0]~input_o ),
	.datab(\DesiredLoad[1]~input_o ),
	.datac(\PhaseC|State.1100~q ),
	.datad(\PhaseC|State.1011~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector11~0 .lut_mask = 16'h9810;
defparam \PhaseC|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
fiftyfivenm_lcell_comb \PhaseC|Selector11~1 (
// Equation(s):
// \PhaseC|Selector11~1_combout  = (\PhaseC|Selector11~0_combout ) # ((\DesiredLoad[0]~input_o  & (!\DesiredLoad[1]~input_o  & \PhaseC|State.1000~q )))

	.dataa(\DesiredLoad[0]~input_o ),
	.datab(\DesiredLoad[1]~input_o ),
	.datac(\PhaseC|State.1000~q ),
	.datad(\PhaseC|Selector11~0_combout ),
	.cin(gnd),
	.combout(\PhaseC|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector11~1 .lut_mask = 16'hFF20;
defparam \PhaseC|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N9
dffeas \PhaseC|NextState.1100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.1100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.1100 .is_wysiwyg = "true";
defparam \PhaseC|NextState.1100 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N19
dffeas \PhaseC|State.1100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.1100~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.1100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.1100 .is_wysiwyg = "true";
defparam \PhaseC|State.1100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
fiftyfivenm_lcell_comb \PhaseC|Selector7~0 (
// Equation(s):
// \PhaseC|Selector7~0_combout  = (\DesiredLoad[0]~input_o  & ((\PhaseC|State.1100~q ) # ((\PhaseC|State.0111~q )))) # (!\DesiredLoad[0]~input_o  & (((\PhaseC|State.1000~q ))))

	.dataa(\PhaseC|State.1100~q ),
	.datab(\DesiredLoad[0]~input_o ),
	.datac(\PhaseC|State.1000~q ),
	.datad(\PhaseC|State.0111~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector7~0 .lut_mask = 16'hFCB8;
defparam \PhaseC|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N8
fiftyfivenm_lcell_comb \PhaseC|Selector14~0 (
// Equation(s):
// \PhaseC|Selector14~0_combout  = (\PhaseC|State.1010~q ) # ((\PhaseC|State.1000~q ) # (!\PhaseC|State.0000~q ))

	.dataa(\PhaseC|State.1010~q ),
	.datab(\PhaseC|State.0000~q ),
	.datac(gnd),
	.datad(\PhaseC|State.1000~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector14~0 .lut_mask = 16'hFFBB;
defparam \PhaseC|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N4
fiftyfivenm_lcell_comb \PhaseC|Selector14~1 (
// Equation(s):
// \PhaseC|Selector14~1_combout  = (\DesiredLoad[1]~input_o  & (\DesiredLoad[0]~input_o  & ((\PhaseC|Selector14~0_combout ) # (\PhaseC|State.1111~q )))) # (!\DesiredLoad[1]~input_o  & (((!\DesiredLoad[0]~input_o  & \PhaseC|State.1111~q ))))

	.dataa(\DesiredLoad[1]~input_o ),
	.datab(\PhaseC|Selector14~0_combout ),
	.datac(\DesiredLoad[0]~input_o ),
	.datad(\PhaseC|State.1111~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector14~1 .lut_mask = 16'hA580;
defparam \PhaseC|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N5
dffeas \PhaseC|NextState.1111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.1111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.1111 .is_wysiwyg = "true";
defparam \PhaseC|NextState.1111 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y8_N9
dffeas \PhaseC|State.1111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.1111~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.1111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.1111 .is_wysiwyg = "true";
defparam \PhaseC|State.1111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N22
fiftyfivenm_lcell_comb \PhaseC|Selector7~1 (
// Equation(s):
// \PhaseC|Selector7~1_combout  = (\DesiredLoad[0]~input_o  & ((\DesiredLoad[1]~input_o  & (\PhaseC|Selector7~0_combout )) # (!\DesiredLoad[1]~input_o  & ((\PhaseC|State.1111~q ))))) # (!\DesiredLoad[0]~input_o  & ((\DesiredLoad[1]~input_o  & 
// ((\PhaseC|State.1111~q ))) # (!\DesiredLoad[1]~input_o  & (\PhaseC|Selector7~0_combout ))))

	.dataa(\DesiredLoad[0]~input_o ),
	.datab(\PhaseC|Selector7~0_combout ),
	.datac(\DesiredLoad[1]~input_o ),
	.datad(\PhaseC|State.1111~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector7~1 .lut_mask = 16'hDE84;
defparam \PhaseC|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N23
dffeas \PhaseC|NextState.1000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.1000 .is_wysiwyg = "true";
defparam \PhaseC|NextState.1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N21
dffeas \PhaseC|State.1000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.1000~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.1000 .is_wysiwyg = "true";
defparam \PhaseC|State.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
fiftyfivenm_lcell_comb \PhaseC|Selector6~0 (
// Equation(s):
// \PhaseC|Selector6~0_combout  = (\DesiredLoad[0]~input_o  & (\DesiredLoad[1]~input_o  & ((\PhaseC|State.0100~q )))) # (!\DesiredLoad[0]~input_o  & (!\DesiredLoad[1]~input_o  & (\PhaseC|State.0111~q )))

	.dataa(\DesiredLoad[0]~input_o ),
	.datab(\DesiredLoad[1]~input_o ),
	.datac(\PhaseC|State.0111~q ),
	.datad(\PhaseC|State.0100~q ),
	.cin(gnd),
	.combout(\PhaseC|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector6~0 .lut_mask = 16'h9810;
defparam \PhaseC|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
fiftyfivenm_lcell_comb \PhaseC|Selector6~1 (
// Equation(s):
// \PhaseC|Selector6~1_combout  = (\PhaseC|Selector6~0_combout ) # ((!\DesiredLoad[0]~input_o  & (\DesiredLoad[1]~input_o  & \PhaseC|State.1000~q )))

	.dataa(\DesiredLoad[0]~input_o ),
	.datab(\DesiredLoad[1]~input_o ),
	.datac(\PhaseC|State.1000~q ),
	.datad(\PhaseC|Selector6~0_combout ),
	.cin(gnd),
	.combout(\PhaseC|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|Selector6~1 .lut_mask = 16'hFF40;
defparam \PhaseC|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N27
dffeas \PhaseC|NextState.0111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|NextState.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|NextState.0111 .is_wysiwyg = "true";
defparam \PhaseC|NextState.0111 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N1
dffeas \PhaseC|State.0111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseC|NextState.0111~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseC|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|State.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|State.0111 .is_wysiwyg = "true";
defparam \PhaseC|State.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
fiftyfivenm_lcell_comb \PhaseC|WideOr15~0 (
// Equation(s):
// \PhaseC|WideOr15~0_combout  = (\PhaseC|State.0111~q ) # ((\PhaseC|State.1000~q ) # ((\PhaseC|State.1111~q ) # (\PhaseC|State.1100~q )))

	.dataa(\PhaseC|State.0111~q ),
	.datab(\PhaseC|State.1000~q ),
	.datac(\PhaseC|State.1111~q ),
	.datad(\PhaseC|State.1100~q ),
	.cin(gnd),
	.combout(\PhaseC|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|WideOr15~0 .lut_mask = 16'hFFFE;
defparam \PhaseC|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \PhaseC|Sout[0] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|Sout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|Sout[0] .is_wysiwyg = "true";
defparam \PhaseC|Sout[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y6_N22
fiftyfivenm_io_ibuf \shorts[0]~input (
	.i(shorts[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\shorts[0]~input_o ));
// synopsys translate_off
defparam \shorts[0]~input .bus_hold = "false";
defparam \shorts[0]~input .listen_to_nsleep_signal = "false";
defparam \shorts[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y25_N1
fiftyfivenm_io_ibuf \shorts[2]~input (
	.i(shorts[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\shorts[2]~input_o ));
// synopsys translate_off
defparam \shorts[2]~input .bus_hold = "false";
defparam \shorts[2]~input .listen_to_nsleep_signal = "false";
defparam \shorts[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N22
fiftyfivenm_io_ibuf \shorts[1]~input (
	.i(shorts[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\shorts[1]~input_o ));
// synopsys translate_off
defparam \shorts[1]~input .bus_hold = "false";
defparam \shorts[1]~input .listen_to_nsleep_signal = "false";
defparam \shorts[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N18
fiftyfivenm_lcell_comb \_short~0 (
// Equation(s):
// \_short~0_combout  = (\shorts[0]~input_o ) # ((\shorts[2]~input_o ) # ((\_short~q ) # (\shorts[1]~input_o )))

	.dataa(\shorts[0]~input_o ),
	.datab(\shorts[2]~input_o ),
	.datac(\_short~q ),
	.datad(\shorts[1]~input_o ),
	.cin(gnd),
	.combout(\_short~0_combout ),
	.cout());
// synopsys translate_off
defparam \_short~0 .lut_mask = 16'hFFFE;
defparam \_short~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N19
dffeas _short(
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\_short~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_short~q ),
	.prn(vcc));
// synopsys translate_off
defparam _short.is_wysiwyg = "true";
defparam _short.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
fiftyfivenm_lcell_comb \Sout~0 (
// Equation(s):
// \Sout~0_combout  = (\PhaseC|Sout [0] & !\_short~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseC|Sout [0]),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~0 .lut_mask = 16'h00F0;
defparam \Sout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \Sout[0]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[0]~reg0 .is_wysiwyg = "true";
defparam \Sout[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
fiftyfivenm_lcell_comb \PhaseC|WideOr17~0 (
// Equation(s):
// \PhaseC|WideOr17~0_combout  = (\PhaseC|State.1001~q ) # ((\PhaseC|State.0110~q ) # ((\PhaseC|State.1111~q ) # (\PhaseC|State.1010~q )))

	.dataa(\PhaseC|State.1001~q ),
	.datab(\PhaseC|State.0110~q ),
	.datac(\PhaseC|State.1111~q ),
	.datad(\PhaseC|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseC|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|WideOr17~0 .lut_mask = 16'hFFFE;
defparam \PhaseC|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \PhaseC|Sout[1] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|WideOr17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|Sout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|Sout[1] .is_wysiwyg = "true";
defparam \PhaseC|Sout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N8
fiftyfivenm_lcell_comb \Sout~1 (
// Equation(s):
// \Sout~1_combout  = (!\_short~q  & \PhaseC|Sout [1])

	.dataa(\_short~q ),
	.datab(gnd),
	.datac(\PhaseC|Sout [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sout~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~1 .lut_mask = 16'h5050;
defparam \Sout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N9
dffeas \Sout[1]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[1]~reg0 .is_wysiwyg = "true";
defparam \Sout[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
fiftyfivenm_lcell_comb \PhaseC|WideOr11~0 (
// Equation(s):
// \PhaseC|WideOr11~0_combout  = (\PhaseC|State.0111~q ) # ((\PhaseC|State.1110~q ) # ((\PhaseC|State.0100~q ) # (\PhaseC|State.0011~q )))

	.dataa(\PhaseC|State.0111~q ),
	.datab(\PhaseC|State.1110~q ),
	.datac(\PhaseC|State.0100~q ),
	.datad(\PhaseC|State.0011~q ),
	.cin(gnd),
	.combout(\PhaseC|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|WideOr11~0 .lut_mask = 16'hFFFE;
defparam \PhaseC|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N9
dffeas \PhaseC|Sout[2] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|Sout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|Sout[2] .is_wysiwyg = "true";
defparam \PhaseC|Sout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
fiftyfivenm_lcell_comb \Sout~2 (
// Equation(s):
// \Sout~2_combout  = (\PhaseC|Sout [2] & !\_short~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseC|Sout [2]),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~2 .lut_mask = 16'h00F0;
defparam \Sout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \Sout[2]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[2]~reg0 .is_wysiwyg = "true";
defparam \Sout[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
fiftyfivenm_lcell_comb \PhaseC|WideOr12~0 (
// Equation(s):
// \PhaseC|WideOr12~0_combout  = (\PhaseC|State.1110~q ) # ((\PhaseC|State.0101~q ) # ((\PhaseC|State.0010~q ) # (\PhaseC|State.0110~q )))

	.dataa(\PhaseC|State.1110~q ),
	.datab(\PhaseC|State.0101~q ),
	.datac(\PhaseC|State.0010~q ),
	.datad(\PhaseC|State.0110~q ),
	.cin(gnd),
	.combout(\PhaseC|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|WideOr12~0 .lut_mask = 16'hFFFE;
defparam \PhaseC|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \PhaseC|Sout[3] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|Sout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|Sout[3] .is_wysiwyg = "true";
defparam \PhaseC|Sout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
fiftyfivenm_lcell_comb \Sout~3 (
// Equation(s):
// \Sout~3_combout  = (!\_short~q  & \PhaseC|Sout [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\_short~q ),
	.datad(\PhaseC|Sout [3]),
	.cin(gnd),
	.combout(\Sout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~3 .lut_mask = 16'h0F00;
defparam \Sout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \Sout[3]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[3]~reg0 .is_wysiwyg = "true";
defparam \Sout[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
fiftyfivenm_lcell_comb \PhaseC|WideOr18~0 (
// Equation(s):
// \PhaseC|WideOr18~0_combout  = (\PhaseC|State.1101~q ) # ((\PhaseC|State.1011~q ) # ((\PhaseC|State.1100~q ) # (\PhaseC|State.0011~q )))

	.dataa(\PhaseC|State.1101~q ),
	.datab(\PhaseC|State.1011~q ),
	.datac(\PhaseC|State.1100~q ),
	.datad(\PhaseC|State.0011~q ),
	.cin(gnd),
	.combout(\PhaseC|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|WideOr18~0 .lut_mask = 16'hFFFE;
defparam \PhaseC|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N3
dffeas \PhaseC|Sout[4] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|WideOr18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|Sout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|Sout[4] .is_wysiwyg = "true";
defparam \PhaseC|Sout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N8
fiftyfivenm_lcell_comb \Sout~4 (
// Equation(s):
// \Sout~4_combout  = (\PhaseC|Sout [4] & !\_short~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseC|Sout [4]),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~4 .lut_mask = 16'h00F0;
defparam \Sout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N9
dffeas \Sout[4]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[4]~reg0 .is_wysiwyg = "true";
defparam \Sout[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
fiftyfivenm_lcell_comb \PhaseC|WideOr8~0 (
// Equation(s):
// \PhaseC|WideOr8~0_combout  = (\PhaseC|State.1001~q ) # ((\PhaseC|State.1101~q ) # ((\PhaseC|State.0010~q ) # (\PhaseC|State.0001~q )))

	.dataa(\PhaseC|State.1001~q ),
	.datab(\PhaseC|State.1101~q ),
	.datac(\PhaseC|State.0010~q ),
	.datad(\PhaseC|State.0001~q ),
	.cin(gnd),
	.combout(\PhaseC|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseC|WideOr8~0 .lut_mask = 16'hFFFE;
defparam \PhaseC|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \PhaseC|Sout[5] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseC|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseC|Sout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseC|Sout[5] .is_wysiwyg = "true";
defparam \PhaseC|Sout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N2
fiftyfivenm_lcell_comb \Sout~5 (
// Equation(s):
// \Sout~5_combout  = (\PhaseC|Sout [5] & !\_short~q )

	.dataa(\PhaseC|Sout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~5 .lut_mask = 16'h00AA;
defparam \Sout~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N3
dffeas \Sout[5]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[5]~reg0 .is_wysiwyg = "true";
defparam \Sout[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
fiftyfivenm_io_ibuf \DesiredLoad[2]~input (
	.i(DesiredLoad[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DesiredLoad[2]~input_o ));
// synopsys translate_off
defparam \DesiredLoad[2]~input .bus_hold = "false";
defparam \DesiredLoad[2]~input .listen_to_nsleep_signal = "false";
defparam \DesiredLoad[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N15
fiftyfivenm_io_ibuf \DesiredLoad[3]~input (
	.i(DesiredLoad[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DesiredLoad[3]~input_o ));
// synopsys translate_off
defparam \DesiredLoad[3]~input .bus_hold = "false";
defparam \DesiredLoad[3]~input .listen_to_nsleep_signal = "false";
defparam \DesiredLoad[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
fiftyfivenm_lcell_comb \PhaseB|Selector3~0 (
// Equation(s):
// \PhaseB|Selector3~0_combout  = (\DesiredLoad[3]~input_o  & (\PhaseB|State.0111~q  & ((!\DesiredLoad[2]~input_o )))) # (!\DesiredLoad[3]~input_o  & ((\DesiredLoad[2]~input_o  & (\PhaseB|State.0111~q )) # (!\DesiredLoad[2]~input_o  & ((\PhaseB|State.0100~q 
// )))))

	.dataa(\PhaseB|State.0111~q ),
	.datab(\DesiredLoad[3]~input_o ),
	.datac(\PhaseB|State.0100~q ),
	.datad(\DesiredLoad[2]~input_o ),
	.cin(gnd),
	.combout(\PhaseB|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector3~0 .lut_mask = 16'h22B8;
defparam \PhaseB|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
fiftyfivenm_lcell_comb \PhaseB|Selector5~0 (
// Equation(s):
// \PhaseB|Selector5~0_combout  = (\DesiredLoad[3]~input_o  & (\DesiredLoad[2]~input_o  & ((\PhaseB|State.0101~q )))) # (!\DesiredLoad[3]~input_o  & (!\DesiredLoad[2]~input_o  & (\PhaseB|State.0110~q )))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\DesiredLoad[2]~input_o ),
	.datac(\PhaseB|State.0110~q ),
	.datad(\PhaseB|State.0101~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector5~0 .lut_mask = 16'h9810;
defparam \PhaseB|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
fiftyfivenm_lcell_comb \PhaseB|Selector8~0 (
// Equation(s):
// \PhaseB|Selector8~0_combout  = (!\DesiredLoad[3]~input_o  & ((\DesiredLoad[2]~input_o  & (\PhaseB|State.1010~q )) # (!\DesiredLoad[2]~input_o  & ((\PhaseB|State.1001~q )))))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\DesiredLoad[2]~input_o ),
	.datac(\PhaseB|State.1010~q ),
	.datad(\PhaseB|State.1001~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector8~0 .lut_mask = 16'h5140;
defparam \PhaseB|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
fiftyfivenm_lcell_comb \PhaseB|Selector1~0 (
// Equation(s):
// \PhaseB|Selector1~0_combout  = (!\DesiredLoad[3]~input_o  & ((\DesiredLoad[2]~input_o  & ((\PhaseB|State.0101~q ))) # (!\DesiredLoad[2]~input_o  & (\PhaseB|State.0010~q ))))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\DesiredLoad[2]~input_o ),
	.datac(\PhaseB|State.0010~q ),
	.datad(\PhaseB|State.0101~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector1~0 .lut_mask = 16'h5410;
defparam \PhaseB|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
fiftyfivenm_lcell_comb \PhaseB|Selector1~1 (
// Equation(s):
// \PhaseB|Selector1~1_combout  = (\PhaseB|Selector1~0_combout ) # ((\DesiredLoad[3]~input_o  & (!\DesiredLoad[2]~input_o  & \PhaseB|State.0001~q )))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\PhaseB|Selector1~0_combout ),
	.datac(\DesiredLoad[2]~input_o ),
	.datad(\PhaseB|State.0001~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector1~1 .lut_mask = 16'hCECC;
defparam \PhaseB|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \PhaseB|NextState.0010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.0010 .is_wysiwyg = "true";
defparam \PhaseB|NextState.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
fiftyfivenm_lcell_comb \PhaseB|Selector2~0 (
// Equation(s):
// \PhaseB|Selector2~0_combout  = (!\DesiredLoad[3]~input_o  & ((\DesiredLoad[2]~input_o  & (\PhaseB|State.0100~q )) # (!\DesiredLoad[2]~input_o  & ((\PhaseB|State.0011~q )))))

	.dataa(\PhaseB|State.0100~q ),
	.datab(\DesiredLoad[3]~input_o ),
	.datac(\PhaseB|State.0011~q ),
	.datad(\DesiredLoad[2]~input_o ),
	.cin(gnd),
	.combout(\PhaseB|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector2~0 .lut_mask = 16'h2230;
defparam \PhaseB|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
fiftyfivenm_lcell_comb \PhaseB|Selector2~1 (
// Equation(s):
// \PhaseB|Selector2~1_combout  = (\PhaseB|Selector2~0_combout ) # ((\PhaseB|State.1011~q  & (!\DesiredLoad[2]~input_o  & \DesiredLoad[3]~input_o )))

	.dataa(\PhaseB|State.1011~q ),
	.datab(\DesiredLoad[2]~input_o ),
	.datac(\DesiredLoad[3]~input_o ),
	.datad(\PhaseB|Selector2~0_combout ),
	.cin(gnd),
	.combout(\PhaseB|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector2~1 .lut_mask = 16'hFF20;
defparam \PhaseB|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \PhaseB|NextState.0011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.0011 .is_wysiwyg = "true";
defparam \PhaseB|NextState.0011 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \PhaseB|State.0011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.0011~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.0011 .is_wysiwyg = "true";
defparam \PhaseB|State.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
fiftyfivenm_lcell_comb \PhaseB|NextState~22 (
// Equation(s):
// \PhaseB|NextState~22_combout  = (\DesiredLoad[3]~input_o ) # ((\DesiredLoad[2]~input_o ) # (\PhaseB|State.0000~q ))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(gnd),
	.datac(\DesiredLoad[2]~input_o ),
	.datad(\PhaseB|State.0000~q ),
	.cin(gnd),
	.combout(\PhaseB|NextState~22_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|NextState~22 .lut_mask = 16'hFFFA;
defparam \PhaseB|NextState~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \PhaseB|NextState.0000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|NextState~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.0000 .is_wysiwyg = "true";
defparam \PhaseB|NextState.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
fiftyfivenm_lcell_comb \PhaseB|State.0000~feeder (
// Equation(s):
// \PhaseB|State.0000~feeder_combout  = \PhaseB|NextState.0000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PhaseB|NextState.0000~q ),
	.cin(gnd),
	.combout(\PhaseB|State.0000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|State.0000~feeder .lut_mask = 16'hFF00;
defparam \PhaseB|State.0000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \PhaseB|State.0000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|State.0000~feeder_combout ),
	.asdata(vcc),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.0000 .is_wysiwyg = "true";
defparam \PhaseB|State.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
fiftyfivenm_lcell_comb \PhaseB|Selector12~0 (
// Equation(s):
// \PhaseB|Selector12~0_combout  = (!\PhaseB|State.0001~q  & (\PhaseB|State.0000~q  & !\PhaseB|State.1011~q ))

	.dataa(\PhaseB|State.0001~q ),
	.datab(\PhaseB|State.0000~q ),
	.datac(gnd),
	.datad(\PhaseB|State.1011~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector12~0 .lut_mask = 16'h0044;
defparam \PhaseB|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
fiftyfivenm_lcell_comb \PhaseB|Selector12~1 (
// Equation(s):
// \PhaseB|Selector12~1_combout  = (!\DesiredLoad[3]~input_o  & ((\PhaseB|State.1101~q ) # ((!\PhaseB|Selector12~0_combout  & \DesiredLoad[2]~input_o ))))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\PhaseB|Selector12~0_combout ),
	.datac(\DesiredLoad[2]~input_o ),
	.datad(\PhaseB|State.1101~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector12~1 .lut_mask = 16'h5510;
defparam \PhaseB|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \PhaseB|NextState.1101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.1101 .is_wysiwyg = "true";
defparam \PhaseB|NextState.1101 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \PhaseB|State.1101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.1101~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.1101 .is_wysiwyg = "true";
defparam \PhaseB|State.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
fiftyfivenm_lcell_comb \PhaseB|Selector10~1 (
// Equation(s):
// \PhaseB|Selector10~1_combout  = (\DesiredLoad[3]~input_o  & (((\PhaseB|State.1101~q )))) # (!\DesiredLoad[3]~input_o  & (\PhaseB|State.0011~q  & (\DesiredLoad[2]~input_o )))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\PhaseB|State.0011~q ),
	.datac(\DesiredLoad[2]~input_o ),
	.datad(\PhaseB|State.1101~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector10~1 .lut_mask = 16'hEA40;
defparam \PhaseB|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
fiftyfivenm_lcell_comb \PhaseB|Selector11~0 (
// Equation(s):
// \PhaseB|Selector11~0_combout  = (\DesiredLoad[2]~input_o  & (\DesiredLoad[3]~input_o  & ((\PhaseB|State.1011~q )))) # (!\DesiredLoad[2]~input_o  & (!\DesiredLoad[3]~input_o  & (\PhaseB|State.1100~q )))

	.dataa(\DesiredLoad[2]~input_o ),
	.datab(\DesiredLoad[3]~input_o ),
	.datac(\PhaseB|State.1100~q ),
	.datad(\PhaseB|State.1011~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector11~0 .lut_mask = 16'h9810;
defparam \PhaseB|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
fiftyfivenm_lcell_comb \PhaseB|Selector11~1 (
// Equation(s):
// \PhaseB|Selector11~1_combout  = (\PhaseB|Selector11~0_combout ) # ((\DesiredLoad[2]~input_o  & (\PhaseB|State.1000~q  & !\DesiredLoad[3]~input_o )))

	.dataa(\DesiredLoad[2]~input_o ),
	.datab(\PhaseB|Selector11~0_combout ),
	.datac(\PhaseB|State.1000~q ),
	.datad(\DesiredLoad[3]~input_o ),
	.cin(gnd),
	.combout(\PhaseB|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector11~1 .lut_mask = 16'hCCEC;
defparam \PhaseB|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \PhaseB|NextState.1100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.1100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.1100 .is_wysiwyg = "true";
defparam \PhaseB|NextState.1100 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \PhaseB|State.1100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.1100~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.1100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.1100 .is_wysiwyg = "true";
defparam \PhaseB|State.1100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
fiftyfivenm_lcell_comb \PhaseB|Selector10~0 (
// Equation(s):
// \PhaseB|Selector10~0_combout  = (\DesiredLoad[2]~input_o  & (!\DesiredLoad[3]~input_o  & ((\PhaseB|State.1100~q )))) # (!\DesiredLoad[2]~input_o  & ((\DesiredLoad[3]~input_o  & ((\PhaseB|State.1100~q ))) # (!\DesiredLoad[3]~input_o  & 
// (\PhaseB|State.1011~q ))))

	.dataa(\DesiredLoad[2]~input_o ),
	.datab(\DesiredLoad[3]~input_o ),
	.datac(\PhaseB|State.1011~q ),
	.datad(\PhaseB|State.1100~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector10~0 .lut_mask = 16'h7610;
defparam \PhaseB|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
fiftyfivenm_lcell_comb \PhaseB|Selector10~2 (
// Equation(s):
// \PhaseB|Selector10~2_combout  = (\PhaseB|Selector10~1_combout ) # (\PhaseB|Selector10~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseB|Selector10~1_combout ),
	.datad(\PhaseB|Selector10~0_combout ),
	.cin(gnd),
	.combout(\PhaseB|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector10~2 .lut_mask = 16'hFFF0;
defparam \PhaseB|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \PhaseB|NextState.1011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.1011 .is_wysiwyg = "true";
defparam \PhaseB|NextState.1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \PhaseB|State.1011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.1011~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.1011 .is_wysiwyg = "true";
defparam \PhaseB|State.1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
fiftyfivenm_lcell_comb \PhaseB|WideOr6~0 (
// Equation(s):
// \PhaseB|WideOr6~0_combout  = (!\PhaseB|State.1011~q  & (!\PhaseB|State.0101~q  & (!\PhaseB|State.0001~q  & !\PhaseB|State.0100~q )))

	.dataa(\PhaseB|State.1011~q ),
	.datab(\PhaseB|State.0101~q ),
	.datac(\PhaseB|State.0001~q ),
	.datad(\PhaseB|State.0100~q ),
	.cin(gnd),
	.combout(\PhaseB|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|WideOr6~0 .lut_mask = 16'h0001;
defparam \PhaseB|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
fiftyfivenm_lcell_comb \PhaseB|WideOr7 (
// Equation(s):
// \PhaseB|WideOr7~combout  = (\PhaseB|WideOr6~0_combout  & (\PhaseB|State.0000~q  & (!\PhaseB|State.1000~q  & !\PhaseB|State.1010~q )))

	.dataa(\PhaseB|WideOr6~0_combout ),
	.datab(\PhaseB|State.0000~q ),
	.datac(\PhaseB|State.1000~q ),
	.datad(\PhaseB|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseB|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|WideOr7 .lut_mask = 16'h0008;
defparam \PhaseB|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \PhaseB|CntTot[1] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|WideOr7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|CntTot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|CntTot[1] .is_wysiwyg = "true";
defparam \PhaseB|CntTot[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
fiftyfivenm_lcell_comb \PhaseB|WideOr6~1 (
// Equation(s):
// \PhaseB|WideOr6~1_combout  = ((\PhaseB|State.1000~q ) # (\PhaseB|State.1010~q )) # (!\PhaseB|WideOr6~0_combout )

	.dataa(\PhaseB|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\PhaseB|State.1000~q ),
	.datad(\PhaseB|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseB|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|WideOr6~1 .lut_mask = 16'hFFF5;
defparam \PhaseB|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \PhaseB|CntTot[3] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|WideOr6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|CntTot [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|CntTot[3] .is_wysiwyg = "true";
defparam \PhaseB|CntTot[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
fiftyfivenm_lcell_comb \PhaseB|Counter~0 (
// Equation(s):
// \PhaseB|Counter~0_combout  = (!\PhaseB|Counter [0] & !\PhaseB|LessThan0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseB|Counter [0]),
	.datad(\PhaseB|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PhaseB|Counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Counter~0 .lut_mask = 16'h000F;
defparam \PhaseB|Counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \PhaseB|Counter[0] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|Counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|Counter[0] .is_wysiwyg = "true";
defparam \PhaseB|Counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
fiftyfivenm_lcell_comb \PhaseB|Counter~1 (
// Equation(s):
// \PhaseB|Counter~1_combout  = (!\PhaseB|LessThan0~1_combout  & (\PhaseB|Counter [0] $ (\PhaseB|Counter [1])))

	.dataa(\PhaseB|Counter [0]),
	.datab(gnd),
	.datac(\PhaseB|Counter [1]),
	.datad(\PhaseB|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PhaseB|Counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Counter~1 .lut_mask = 16'h005A;
defparam \PhaseB|Counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \PhaseB|Counter[1] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|Counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|Counter[1] .is_wysiwyg = "true";
defparam \PhaseB|Counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
fiftyfivenm_lcell_comb \PhaseB|LessThan0~0 (
// Equation(s):
// \PhaseB|LessThan0~0_combout  = (\PhaseB|CntTot [1] & (((\PhaseB|CntTot [3] & !\PhaseB|Counter [0])) # (!\PhaseB|Counter [1]))) # (!\PhaseB|CntTot [1] & (\PhaseB|CntTot [3] & (!\PhaseB|Counter [1] & !\PhaseB|Counter [0])))

	.dataa(\PhaseB|CntTot [1]),
	.datab(\PhaseB|CntTot [3]),
	.datac(\PhaseB|Counter [1]),
	.datad(\PhaseB|Counter [0]),
	.cin(gnd),
	.combout(\PhaseB|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|LessThan0~0 .lut_mask = 16'h0A8E;
defparam \PhaseB|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
fiftyfivenm_lcell_comb \PhaseB|Counter~2 (
// Equation(s):
// \PhaseB|Counter~2_combout  = (!\PhaseB|LessThan0~1_combout  & (\PhaseB|Counter [2] $ (((\PhaseB|Counter [0] & \PhaseB|Counter [1])))))

	.dataa(\PhaseB|Counter [0]),
	.datab(\PhaseB|Counter [1]),
	.datac(\PhaseB|Counter [2]),
	.datad(\PhaseB|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PhaseB|Counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Counter~2 .lut_mask = 16'h0078;
defparam \PhaseB|Counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \PhaseB|Counter[2] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|Counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|Counter[2] .is_wysiwyg = "true";
defparam \PhaseB|Counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
fiftyfivenm_lcell_comb \PhaseB|Add0~0 (
// Equation(s):
// \PhaseB|Add0~0_combout  = \PhaseB|Counter [3] $ (((\PhaseB|Counter [1] & (\PhaseB|Counter [2] & \PhaseB|Counter [0]))))

	.dataa(\PhaseB|Counter [1]),
	.datab(\PhaseB|Counter [3]),
	.datac(\PhaseB|Counter [2]),
	.datad(\PhaseB|Counter [0]),
	.cin(gnd),
	.combout(\PhaseB|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Add0~0 .lut_mask = 16'h6CCC;
defparam \PhaseB|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
fiftyfivenm_lcell_comb \PhaseB|Counter~3 (
// Equation(s):
// \PhaseB|Counter~3_combout  = (\PhaseB|Add0~0_combout  & !\PhaseB|LessThan0~1_combout )

	.dataa(gnd),
	.datab(\PhaseB|Add0~0_combout ),
	.datac(gnd),
	.datad(\PhaseB|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PhaseB|Counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Counter~3 .lut_mask = 16'h00CC;
defparam \PhaseB|Counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \PhaseB|Counter[3] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|Counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|Counter[3] .is_wysiwyg = "true";
defparam \PhaseB|Counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
fiftyfivenm_lcell_comb \PhaseB|LessThan0~1 (
// Equation(s):
// \PhaseB|LessThan0~1_combout  = (\PhaseB|CntTot [3] & (\PhaseB|Counter [3] & ((\PhaseB|Counter [2]) # (!\PhaseB|LessThan0~0_combout )))) # (!\PhaseB|CntTot [3] & (((\PhaseB|Counter [2]) # (\PhaseB|Counter [3])) # (!\PhaseB|LessThan0~0_combout )))

	.dataa(\PhaseB|LessThan0~0_combout ),
	.datab(\PhaseB|CntTot [3]),
	.datac(\PhaseB|Counter [2]),
	.datad(\PhaseB|Counter [3]),
	.cin(gnd),
	.combout(\PhaseB|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|LessThan0~1 .lut_mask = 16'hF731;
defparam \PhaseB|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \PhaseB|State.0010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.0010~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.0010 .is_wysiwyg = "true";
defparam \PhaseB|State.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
fiftyfivenm_lcell_comb \PhaseB|Selector0~0 (
// Equation(s):
// \PhaseB|Selector0~0_combout  = (\DesiredLoad[3]~input_o  & (((!\DesiredLoad[2]~input_o  & \PhaseB|State.1001~q )))) # (!\DesiredLoad[3]~input_o  & (\DesiredLoad[2]~input_o  & ((\PhaseB|State.0010~q ) # (\PhaseB|State.1001~q ))))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\PhaseB|State.0010~q ),
	.datac(\DesiredLoad[2]~input_o ),
	.datad(\PhaseB|State.1001~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector0~0 .lut_mask = 16'h5A40;
defparam \PhaseB|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
fiftyfivenm_lcell_comb \PhaseB|Selector0~1 (
// Equation(s):
// \PhaseB|Selector0~1_combout  = (\PhaseB|Selector0~0_combout ) # ((!\DesiredLoad[3]~input_o  & (!\DesiredLoad[2]~input_o  & \PhaseB|State.0001~q )))

	.dataa(\PhaseB|Selector0~0_combout ),
	.datab(\DesiredLoad[3]~input_o ),
	.datac(\DesiredLoad[2]~input_o ),
	.datad(\PhaseB|State.0001~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector0~1 .lut_mask = 16'hABAA;
defparam \PhaseB|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \PhaseB|NextState.0001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.0001 .is_wysiwyg = "true";
defparam \PhaseB|NextState.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
fiftyfivenm_lcell_comb \PhaseB|State.0001~feeder (
// Equation(s):
// \PhaseB|State.0001~feeder_combout  = \PhaseB|NextState.0001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PhaseB|NextState.0001~q ),
	.cin(gnd),
	.combout(\PhaseB|State.0001~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|State.0001~feeder .lut_mask = 16'hFF00;
defparam \PhaseB|State.0001~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \PhaseB|State.0001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|State.0001~feeder_combout ),
	.asdata(vcc),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.0001 .is_wysiwyg = "true";
defparam \PhaseB|State.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
fiftyfivenm_lcell_comb \PhaseB|Selector8~1 (
// Equation(s):
// \PhaseB|Selector8~1_combout  = (\PhaseB|Selector8~0_combout ) # ((\DesiredLoad[3]~input_o  & (\DesiredLoad[2]~input_o  & \PhaseB|State.0001~q )))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\PhaseB|Selector8~0_combout ),
	.datac(\DesiredLoad[2]~input_o ),
	.datad(\PhaseB|State.0001~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector8~1 .lut_mask = 16'hECCC;
defparam \PhaseB|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \PhaseB|NextState.1001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.1001 .is_wysiwyg = "true";
defparam \PhaseB|NextState.1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \PhaseB|State.1001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.1001~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.1001 .is_wysiwyg = "true";
defparam \PhaseB|State.1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
fiftyfivenm_lcell_comb \PhaseB|Selector9~0 (
// Equation(s):
// \PhaseB|Selector9~0_combout  = (\DesiredLoad[3]~input_o  & (\DesiredLoad[2]~input_o  & ((\PhaseB|State.1001~q ) # (\PhaseB|State.0110~q ))))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\DesiredLoad[2]~input_o ),
	.datac(\PhaseB|State.1001~q ),
	.datad(\PhaseB|State.0110~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector9~0 .lut_mask = 16'h8880;
defparam \PhaseB|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
fiftyfivenm_lcell_comb \PhaseB|Selector9~1 (
// Equation(s):
// \PhaseB|Selector9~1_combout  = (\PhaseB|Selector9~0_combout ) # ((!\DesiredLoad[3]~input_o  & (!\DesiredLoad[2]~input_o  & \PhaseB|State.1010~q )))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\PhaseB|Selector9~0_combout ),
	.datac(\DesiredLoad[2]~input_o ),
	.datad(\PhaseB|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector9~1 .lut_mask = 16'hCDCC;
defparam \PhaseB|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \PhaseB|NextState.1010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.1010 .is_wysiwyg = "true";
defparam \PhaseB|NextState.1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \PhaseB|State.1010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.1010~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.1010 .is_wysiwyg = "true";
defparam \PhaseB|State.1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
fiftyfivenm_lcell_comb \PhaseB|Selector5~1 (
// Equation(s):
// \PhaseB|Selector5~1_combout  = (\PhaseB|Selector5~0_combout ) # ((\DesiredLoad[3]~input_o  & (!\DesiredLoad[2]~input_o  & \PhaseB|State.1010~q )))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\PhaseB|Selector5~0_combout ),
	.datac(\DesiredLoad[2]~input_o ),
	.datad(\PhaseB|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector5~1 .lut_mask = 16'hCECC;
defparam \PhaseB|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \PhaseB|NextState.0110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.0110 .is_wysiwyg = "true";
defparam \PhaseB|NextState.0110 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \PhaseB|State.0110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.0110~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.0110 .is_wysiwyg = "true";
defparam \PhaseB|State.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
fiftyfivenm_lcell_comb \PhaseB|Selector4~0 (
// Equation(s):
// \PhaseB|Selector4~0_combout  = (\DesiredLoad[3]~input_o  & (!\DesiredLoad[2]~input_o  & ((\PhaseB|State.0110~q )))) # (!\DesiredLoad[3]~input_o  & ((\DesiredLoad[2]~input_o  & ((\PhaseB|State.0110~q ))) # (!\DesiredLoad[2]~input_o  & (\PhaseB|State.0101~q 
// ))))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\DesiredLoad[2]~input_o ),
	.datac(\PhaseB|State.0101~q ),
	.datad(\PhaseB|State.0110~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector4~0 .lut_mask = 16'h7610;
defparam \PhaseB|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
fiftyfivenm_lcell_comb \PhaseB|Selector4~1 (
// Equation(s):
// \PhaseB|Selector4~1_combout  = (\PhaseB|Selector4~0_combout ) # ((\DesiredLoad[3]~input_o  & \PhaseB|State.0010~q ))

	.dataa(\DesiredLoad[3]~input_o ),
	.datab(\PhaseB|Selector4~0_combout ),
	.datac(\PhaseB|State.0010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PhaseB|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector4~1 .lut_mask = 16'hECEC;
defparam \PhaseB|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \PhaseB|NextState.0101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.0101 .is_wysiwyg = "true";
defparam \PhaseB|NextState.0101 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \PhaseB|State.0101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.0101~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.0101 .is_wysiwyg = "true";
defparam \PhaseB|State.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
fiftyfivenm_lcell_comb \PhaseB|Selector13~0 (
// Equation(s):
// \PhaseB|Selector13~0_combout  = (\PhaseB|State.0100~q ) # ((\PhaseB|State.0101~q ) # (!\PhaseB|State.0000~q ))

	.dataa(\PhaseB|State.0100~q ),
	.datab(\PhaseB|State.0101~q ),
	.datac(gnd),
	.datad(\PhaseB|State.0000~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector13~0 .lut_mask = 16'hEEFF;
defparam \PhaseB|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
fiftyfivenm_lcell_comb \PhaseB|Selector13~1 (
// Equation(s):
// \PhaseB|Selector13~1_combout  = (!\DesiredLoad[2]~input_o  & ((\PhaseB|State.1110~q ) # ((\DesiredLoad[3]~input_o  & \PhaseB|Selector13~0_combout ))))

	.dataa(\PhaseB|State.1110~q ),
	.datab(\DesiredLoad[2]~input_o ),
	.datac(\DesiredLoad[3]~input_o ),
	.datad(\PhaseB|Selector13~0_combout ),
	.cin(gnd),
	.combout(\PhaseB|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector13~1 .lut_mask = 16'h3222;
defparam \PhaseB|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N27
dffeas \PhaseB|NextState.1110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.1110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.1110 .is_wysiwyg = "true";
defparam \PhaseB|NextState.1110 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \PhaseB|State.1110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.1110~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.1110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.1110 .is_wysiwyg = "true";
defparam \PhaseB|State.1110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
fiftyfivenm_lcell_comb \PhaseB|Selector3~1 (
// Equation(s):
// \PhaseB|Selector3~1_combout  = (\PhaseB|State.1110~q  & ((\DesiredLoad[2]~input_o ) # ((\DesiredLoad[3]~input_o  & \PhaseB|State.0011~q )))) # (!\PhaseB|State.1110~q  & (((\DesiredLoad[3]~input_o  & \PhaseB|State.0011~q ))))

	.dataa(\PhaseB|State.1110~q ),
	.datab(\DesiredLoad[2]~input_o ),
	.datac(\DesiredLoad[3]~input_o ),
	.datad(\PhaseB|State.0011~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector3~1 .lut_mask = 16'hF888;
defparam \PhaseB|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
fiftyfivenm_lcell_comb \PhaseB|Selector3~2 (
// Equation(s):
// \PhaseB|Selector3~2_combout  = (\PhaseB|Selector3~0_combout ) # (\PhaseB|Selector3~1_combout )

	.dataa(gnd),
	.datab(\PhaseB|Selector3~0_combout ),
	.datac(gnd),
	.datad(\PhaseB|Selector3~1_combout ),
	.cin(gnd),
	.combout(\PhaseB|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector3~2 .lut_mask = 16'hFFCC;
defparam \PhaseB|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \PhaseB|NextState.0100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.0100 .is_wysiwyg = "true";
defparam \PhaseB|NextState.0100 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \PhaseB|State.0100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.0100~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.0100 .is_wysiwyg = "true";
defparam \PhaseB|State.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
fiftyfivenm_lcell_comb \PhaseB|Selector6~0 (
// Equation(s):
// \PhaseB|Selector6~0_combout  = (\DesiredLoad[3]~input_o  & (\PhaseB|State.0100~q  & ((\DesiredLoad[2]~input_o )))) # (!\DesiredLoad[3]~input_o  & (((\PhaseB|State.0111~q  & !\DesiredLoad[2]~input_o ))))

	.dataa(\PhaseB|State.0100~q ),
	.datab(\DesiredLoad[3]~input_o ),
	.datac(\PhaseB|State.0111~q ),
	.datad(\DesiredLoad[2]~input_o ),
	.cin(gnd),
	.combout(\PhaseB|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector6~0 .lut_mask = 16'h8830;
defparam \PhaseB|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
fiftyfivenm_lcell_comb \PhaseB|Selector6~1 (
// Equation(s):
// \PhaseB|Selector6~1_combout  = (\PhaseB|Selector6~0_combout ) # ((\PhaseB|State.1000~q  & (!\DesiredLoad[2]~input_o  & \DesiredLoad[3]~input_o )))

	.dataa(\PhaseB|State.1000~q ),
	.datab(\DesiredLoad[2]~input_o ),
	.datac(\DesiredLoad[3]~input_o ),
	.datad(\PhaseB|Selector6~0_combout ),
	.cin(gnd),
	.combout(\PhaseB|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector6~1 .lut_mask = 16'hFF20;
defparam \PhaseB|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \PhaseB|NextState.0111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.0111 .is_wysiwyg = "true";
defparam \PhaseB|NextState.0111 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \PhaseB|State.0111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.0111~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.0111 .is_wysiwyg = "true";
defparam \PhaseB|State.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
fiftyfivenm_lcell_comb \PhaseB|Selector7~0 (
// Equation(s):
// \PhaseB|Selector7~0_combout  = (\DesiredLoad[2]~input_o  & ((\PhaseB|State.0111~q ) # ((\PhaseB|State.1100~q )))) # (!\DesiredLoad[2]~input_o  & (((\PhaseB|State.1000~q ))))

	.dataa(\DesiredLoad[2]~input_o ),
	.datab(\PhaseB|State.0111~q ),
	.datac(\PhaseB|State.1000~q ),
	.datad(\PhaseB|State.1100~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector7~0 .lut_mask = 16'hFAD8;
defparam \PhaseB|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
fiftyfivenm_lcell_comb \PhaseB|Selector14~0 (
// Equation(s):
// \PhaseB|Selector14~0_combout  = (\PhaseB|State.1000~q ) # ((\PhaseB|State.1010~q ) # (!\PhaseB|State.0000~q ))

	.dataa(\PhaseB|State.1000~q ),
	.datab(\PhaseB|State.1010~q ),
	.datac(gnd),
	.datad(\PhaseB|State.0000~q ),
	.cin(gnd),
	.combout(\PhaseB|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector14~0 .lut_mask = 16'hEEFF;
defparam \PhaseB|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
fiftyfivenm_lcell_comb \PhaseB|Selector14~1 (
// Equation(s):
// \PhaseB|Selector14~1_combout  = (\DesiredLoad[2]~input_o  & (\DesiredLoad[3]~input_o  & ((\PhaseB|Selector14~0_combout ) # (\PhaseB|State.1111~q )))) # (!\DesiredLoad[2]~input_o  & (((\PhaseB|State.1111~q  & !\DesiredLoad[3]~input_o ))))

	.dataa(\DesiredLoad[2]~input_o ),
	.datab(\PhaseB|Selector14~0_combout ),
	.datac(\PhaseB|State.1111~q ),
	.datad(\DesiredLoad[3]~input_o ),
	.cin(gnd),
	.combout(\PhaseB|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector14~1 .lut_mask = 16'hA850;
defparam \PhaseB|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \PhaseB|NextState.1111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.1111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.1111 .is_wysiwyg = "true";
defparam \PhaseB|NextState.1111 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \PhaseB|State.1111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.1111~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.1111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.1111 .is_wysiwyg = "true";
defparam \PhaseB|State.1111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
fiftyfivenm_lcell_comb \PhaseB|Selector7~1 (
// Equation(s):
// \PhaseB|Selector7~1_combout  = (\DesiredLoad[2]~input_o  & ((\DesiredLoad[3]~input_o  & (\PhaseB|Selector7~0_combout )) # (!\DesiredLoad[3]~input_o  & ((\PhaseB|State.1111~q ))))) # (!\DesiredLoad[2]~input_o  & ((\DesiredLoad[3]~input_o  & 
// ((\PhaseB|State.1111~q ))) # (!\DesiredLoad[3]~input_o  & (\PhaseB|Selector7~0_combout ))))

	.dataa(\DesiredLoad[2]~input_o ),
	.datab(\PhaseB|Selector7~0_combout ),
	.datac(\PhaseB|State.1111~q ),
	.datad(\DesiredLoad[3]~input_o ),
	.cin(gnd),
	.combout(\PhaseB|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|Selector7~1 .lut_mask = 16'hD8E4;
defparam \PhaseB|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \PhaseB|NextState.1000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|NextState.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|NextState.1000 .is_wysiwyg = "true";
defparam \PhaseB|NextState.1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \PhaseB|State.1000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseB|NextState.1000~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseB|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|State.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|State.1000 .is_wysiwyg = "true";
defparam \PhaseB|State.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
fiftyfivenm_lcell_comb \PhaseB|WideOr15~0 (
// Equation(s):
// \PhaseB|WideOr15~0_combout  = (\PhaseB|State.1000~q ) # ((\PhaseB|State.0111~q ) # ((\PhaseB|State.1111~q ) # (\PhaseB|State.1100~q )))

	.dataa(\PhaseB|State.1000~q ),
	.datab(\PhaseB|State.0111~q ),
	.datac(\PhaseB|State.1111~q ),
	.datad(\PhaseB|State.1100~q ),
	.cin(gnd),
	.combout(\PhaseB|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|WideOr15~0 .lut_mask = 16'hFFFE;
defparam \PhaseB|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \PhaseB|Sout[0] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|Sout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|Sout[0] .is_wysiwyg = "true";
defparam \PhaseB|Sout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N4
fiftyfivenm_lcell_comb \Sout~6 (
// Equation(s):
// \Sout~6_combout  = (\PhaseB|Sout [0] & !\_short~q )

	.dataa(\PhaseB|Sout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~6_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~6 .lut_mask = 16'h00AA;
defparam \Sout~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N5
dffeas \Sout[6]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[6]~reg0 .is_wysiwyg = "true";
defparam \Sout[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
fiftyfivenm_lcell_comb \PhaseB|WideOr17~0 (
// Equation(s):
// \PhaseB|WideOr17~0_combout  = (\PhaseB|State.0110~q ) # ((\PhaseB|State.1001~q ) # ((\PhaseB|State.1111~q ) # (\PhaseB|State.1010~q )))

	.dataa(\PhaseB|State.0110~q ),
	.datab(\PhaseB|State.1001~q ),
	.datac(\PhaseB|State.1111~q ),
	.datad(\PhaseB|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseB|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|WideOr17~0 .lut_mask = 16'hFFFE;
defparam \PhaseB|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \PhaseB|Sout[1] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|WideOr17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|Sout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|Sout[1] .is_wysiwyg = "true";
defparam \PhaseB|Sout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
fiftyfivenm_lcell_comb \Sout~7 (
// Equation(s):
// \Sout~7_combout  = (\PhaseB|Sout [1] & !\_short~q )

	.dataa(gnd),
	.datab(\PhaseB|Sout [1]),
	.datac(gnd),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~7_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~7 .lut_mask = 16'h00CC;
defparam \Sout~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \Sout[7]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[7]~reg0 .is_wysiwyg = "true";
defparam \Sout[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
fiftyfivenm_lcell_comb \PhaseB|WideOr11~0 (
// Equation(s):
// \PhaseB|WideOr11~0_combout  = (\PhaseB|State.1110~q ) # ((\PhaseB|State.0100~q ) # ((\PhaseB|State.0111~q ) # (\PhaseB|State.0011~q )))

	.dataa(\PhaseB|State.1110~q ),
	.datab(\PhaseB|State.0100~q ),
	.datac(\PhaseB|State.0111~q ),
	.datad(\PhaseB|State.0011~q ),
	.cin(gnd),
	.combout(\PhaseB|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|WideOr11~0 .lut_mask = 16'hFFFE;
defparam \PhaseB|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \PhaseB|Sout[2] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|Sout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|Sout[2] .is_wysiwyg = "true";
defparam \PhaseB|Sout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
fiftyfivenm_lcell_comb \Sout~8 (
// Equation(s):
// \Sout~8_combout  = (\PhaseB|Sout [2] & !\_short~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseB|Sout [2]),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~8_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~8 .lut_mask = 16'h00F0;
defparam \Sout~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \Sout[8]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[8]~reg0 .is_wysiwyg = "true";
defparam \Sout[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
fiftyfivenm_lcell_comb \PhaseB|WideOr12~0 (
// Equation(s):
// \PhaseB|WideOr12~0_combout  = (\PhaseB|State.0101~q ) # ((\PhaseB|State.0010~q ) # ((\PhaseB|State.1110~q ) # (\PhaseB|State.0110~q )))

	.dataa(\PhaseB|State.0101~q ),
	.datab(\PhaseB|State.0010~q ),
	.datac(\PhaseB|State.1110~q ),
	.datad(\PhaseB|State.0110~q ),
	.cin(gnd),
	.combout(\PhaseB|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|WideOr12~0 .lut_mask = 16'hFFFE;
defparam \PhaseB|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \PhaseB|Sout[3] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|Sout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|Sout[3] .is_wysiwyg = "true";
defparam \PhaseB|Sout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N6
fiftyfivenm_lcell_comb \Sout~9 (
// Equation(s):
// \Sout~9_combout  = (\PhaseB|Sout [3] & !\_short~q )

	.dataa(gnd),
	.datab(\PhaseB|Sout [3]),
	.datac(gnd),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~9_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~9 .lut_mask = 16'h00CC;
defparam \Sout~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N7
dffeas \Sout[9]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[9]~reg0 .is_wysiwyg = "true";
defparam \Sout[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
fiftyfivenm_lcell_comb \PhaseB|WideOr18~0 (
// Equation(s):
// \PhaseB|WideOr18~0_combout  = (\PhaseB|State.1011~q ) # ((\PhaseB|State.1100~q ) # ((\PhaseB|State.1101~q ) # (\PhaseB|State.0011~q )))

	.dataa(\PhaseB|State.1011~q ),
	.datab(\PhaseB|State.1100~q ),
	.datac(\PhaseB|State.1101~q ),
	.datad(\PhaseB|State.0011~q ),
	.cin(gnd),
	.combout(\PhaseB|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|WideOr18~0 .lut_mask = 16'hFFFE;
defparam \PhaseB|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \PhaseB|Sout[4] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|WideOr18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|Sout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|Sout[4] .is_wysiwyg = "true";
defparam \PhaseB|Sout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N24
fiftyfivenm_lcell_comb \Sout~10 (
// Equation(s):
// \Sout~10_combout  = (\PhaseB|Sout [4] & !\_short~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseB|Sout [4]),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~10_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~10 .lut_mask = 16'h00F0;
defparam \Sout~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N25
dffeas \Sout[10]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[10]~reg0 .is_wysiwyg = "true";
defparam \Sout[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
fiftyfivenm_lcell_comb \PhaseB|WideOr8~0 (
// Equation(s):
// \PhaseB|WideOr8~0_combout  = (\PhaseB|State.0001~q ) # ((\PhaseB|State.1001~q ) # ((\PhaseB|State.0010~q ) # (\PhaseB|State.1101~q )))

	.dataa(\PhaseB|State.0001~q ),
	.datab(\PhaseB|State.1001~q ),
	.datac(\PhaseB|State.0010~q ),
	.datad(\PhaseB|State.1101~q ),
	.cin(gnd),
	.combout(\PhaseB|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseB|WideOr8~0 .lut_mask = 16'hFFFE;
defparam \PhaseB|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \PhaseB|Sout[5] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseB|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseB|Sout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseB|Sout[5] .is_wysiwyg = "true";
defparam \PhaseB|Sout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
fiftyfivenm_lcell_comb \Sout~11 (
// Equation(s):
// \Sout~11_combout  = (\PhaseB|Sout [5] & !\_short~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseB|Sout [5]),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~11_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~11 .lut_mask = 16'h00F0;
defparam \Sout~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \Sout[11]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[11]~reg0 .is_wysiwyg = "true";
defparam \Sout[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
fiftyfivenm_io_ibuf \DesiredLoad[5]~input (
	.i(DesiredLoad[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DesiredLoad[5]~input_o ));
// synopsys translate_off
defparam \DesiredLoad[5]~input .bus_hold = "false";
defparam \DesiredLoad[5]~input .listen_to_nsleep_signal = "false";
defparam \DesiredLoad[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N22
fiftyfivenm_io_ibuf \DesiredLoad[4]~input (
	.i(DesiredLoad[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DesiredLoad[4]~input_o ));
// synopsys translate_off
defparam \DesiredLoad[4]~input .bus_hold = "false";
defparam \DesiredLoad[4]~input .listen_to_nsleep_signal = "false";
defparam \DesiredLoad[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
fiftyfivenm_lcell_comb \PhaseA|NextState~22 (
// Equation(s):
// \PhaseA|NextState~22_combout  = (\DesiredLoad[5]~input_o ) # ((\DesiredLoad[4]~input_o ) # (\PhaseA|State.0000~q ))

	.dataa(gnd),
	.datab(\DesiredLoad[5]~input_o ),
	.datac(\DesiredLoad[4]~input_o ),
	.datad(\PhaseA|State.0000~q ),
	.cin(gnd),
	.combout(\PhaseA|NextState~22_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|NextState~22 .lut_mask = 16'hFFFC;
defparam \PhaseA|NextState~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N31
dffeas \PhaseA|NextState.0000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|NextState~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.0000 .is_wysiwyg = "true";
defparam \PhaseA|NextState.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
fiftyfivenm_lcell_comb \PhaseA|Counter~0 (
// Equation(s):
// \PhaseA|Counter~0_combout  = (!\PhaseA|LessThan0~1_combout  & !\PhaseA|Counter [0])

	.dataa(gnd),
	.datab(\PhaseA|LessThan0~1_combout ),
	.datac(\PhaseA|Counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PhaseA|Counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Counter~0 .lut_mask = 16'h0303;
defparam \PhaseA|Counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \PhaseA|Counter[0] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|Counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|Counter[0] .is_wysiwyg = "true";
defparam \PhaseA|Counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
fiftyfivenm_lcell_comb \PhaseA|Counter~1 (
// Equation(s):
// \PhaseA|Counter~1_combout  = (!\PhaseA|LessThan0~1_combout  & (\PhaseA|Counter [0] $ (\PhaseA|Counter [1])))

	.dataa(\PhaseA|Counter [0]),
	.datab(\PhaseA|LessThan0~1_combout ),
	.datac(\PhaseA|Counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PhaseA|Counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Counter~1 .lut_mask = 16'h1212;
defparam \PhaseA|Counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \PhaseA|Counter[1] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|Counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|Counter[1] .is_wysiwyg = "true";
defparam \PhaseA|Counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
fiftyfivenm_lcell_comb \PhaseA|Counter~2 (
// Equation(s):
// \PhaseA|Counter~2_combout  = (!\PhaseA|LessThan0~1_combout  & (\PhaseA|Counter [2] $ (((\PhaseA|Counter [0] & \PhaseA|Counter [1])))))

	.dataa(\PhaseA|Counter [0]),
	.datab(\PhaseA|LessThan0~1_combout ),
	.datac(\PhaseA|Counter [2]),
	.datad(\PhaseA|Counter [1]),
	.cin(gnd),
	.combout(\PhaseA|Counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Counter~2 .lut_mask = 16'h1230;
defparam \PhaseA|Counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \PhaseA|Counter[2] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|Counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|Counter[2] .is_wysiwyg = "true";
defparam \PhaseA|Counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
fiftyfivenm_lcell_comb \PhaseA|Selector5~0 (
// Equation(s):
// \PhaseA|Selector5~0_combout  = (\DesiredLoad[5]~input_o  & (\DesiredLoad[4]~input_o  & ((\PhaseA|State.0101~q )))) # (!\DesiredLoad[5]~input_o  & (!\DesiredLoad[4]~input_o  & (\PhaseA|State.0110~q )))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.0110~q ),
	.datad(\PhaseA|State.0101~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector5~0 .lut_mask = 16'h9810;
defparam \PhaseA|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
fiftyfivenm_lcell_comb \PhaseA|Selector5~1 (
// Equation(s):
// \PhaseA|Selector5~1_combout  = (\PhaseA|Selector5~0_combout ) # ((!\DesiredLoad[4]~input_o  & (\DesiredLoad[5]~input_o  & \PhaseA|State.1010~q )))

	.dataa(\DesiredLoad[4]~input_o ),
	.datab(\PhaseA|Selector5~0_combout ),
	.datac(\DesiredLoad[5]~input_o ),
	.datad(\PhaseA|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector5~1 .lut_mask = 16'hDCCC;
defparam \PhaseA|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \PhaseA|NextState.0110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.0110 .is_wysiwyg = "true";
defparam \PhaseA|NextState.0110 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \PhaseA|State.0110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.0110~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.0110 .is_wysiwyg = "true";
defparam \PhaseA|State.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
fiftyfivenm_lcell_comb \PhaseA|Selector4~0 (
// Equation(s):
// \PhaseA|Selector4~0_combout  = (\DesiredLoad[5]~input_o  & (!\DesiredLoad[4]~input_o  & ((\PhaseA|State.0110~q )))) # (!\DesiredLoad[5]~input_o  & ((\DesiredLoad[4]~input_o  & ((\PhaseA|State.0110~q ))) # (!\DesiredLoad[4]~input_o  & (\PhaseA|State.0101~q 
// ))))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.0101~q ),
	.datad(\PhaseA|State.0110~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector4~0 .lut_mask = 16'h7610;
defparam \PhaseA|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
fiftyfivenm_lcell_comb \PhaseA|Selector4~1 (
// Equation(s):
// \PhaseA|Selector4~1_combout  = (\PhaseA|Selector4~0_combout ) # ((\PhaseA|State.0010~q  & \DesiredLoad[5]~input_o ))

	.dataa(\PhaseA|State.0010~q ),
	.datab(gnd),
	.datac(\DesiredLoad[5]~input_o ),
	.datad(\PhaseA|Selector4~0_combout ),
	.cin(gnd),
	.combout(\PhaseA|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector4~1 .lut_mask = 16'hFFA0;
defparam \PhaseA|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \PhaseA|NextState.0101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.0101 .is_wysiwyg = "true";
defparam \PhaseA|NextState.0101 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \PhaseA|State.0101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.0101~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.0101 .is_wysiwyg = "true";
defparam \PhaseA|State.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
fiftyfivenm_lcell_comb \PhaseA|Selector1~0 (
// Equation(s):
// \PhaseA|Selector1~0_combout  = (!\DesiredLoad[5]~input_o  & ((\DesiredLoad[4]~input_o  & ((\PhaseA|State.0101~q ))) # (!\DesiredLoad[4]~input_o  & (\PhaseA|State.0010~q ))))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.0010~q ),
	.datad(\PhaseA|State.0101~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector1~0 .lut_mask = 16'h5410;
defparam \PhaseA|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
fiftyfivenm_lcell_comb \PhaseA|Selector1~1 (
// Equation(s):
// \PhaseA|Selector1~1_combout  = (\PhaseA|Selector1~0_combout ) # ((\PhaseA|State.0001~q  & (\DesiredLoad[5]~input_o  & !\DesiredLoad[4]~input_o )))

	.dataa(\PhaseA|Selector1~0_combout ),
	.datab(\PhaseA|State.0001~q ),
	.datac(\DesiredLoad[5]~input_o ),
	.datad(\DesiredLoad[4]~input_o ),
	.cin(gnd),
	.combout(\PhaseA|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector1~1 .lut_mask = 16'hAAEA;
defparam \PhaseA|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \PhaseA|NextState.0010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.0010 .is_wysiwyg = "true";
defparam \PhaseA|NextState.0010 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \PhaseA|State.0010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.0010~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.0010 .is_wysiwyg = "true";
defparam \PhaseA|State.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
fiftyfivenm_lcell_comb \PhaseA|Selector0~0 (
// Equation(s):
// \PhaseA|Selector0~0_combout  = (\DesiredLoad[4]~input_o  & (!\DesiredLoad[5]~input_o  & ((\PhaseA|State.0010~q ) # (\PhaseA|State.1001~q )))) # (!\DesiredLoad[4]~input_o  & (((\DesiredLoad[5]~input_o  & \PhaseA|State.1001~q ))))

	.dataa(\PhaseA|State.0010~q ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\DesiredLoad[5]~input_o ),
	.datad(\PhaseA|State.1001~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector0~0 .lut_mask = 16'h3C08;
defparam \PhaseA|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
fiftyfivenm_lcell_comb \PhaseA|Selector0~1 (
// Equation(s):
// \PhaseA|Selector0~1_combout  = (\PhaseA|Selector0~0_combout ) # ((!\DesiredLoad[4]~input_o  & (!\DesiredLoad[5]~input_o  & \PhaseA|State.0001~q )))

	.dataa(\PhaseA|Selector0~0_combout ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\DesiredLoad[5]~input_o ),
	.datad(\PhaseA|State.0001~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector0~1 .lut_mask = 16'hABAA;
defparam \PhaseA|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \PhaseA|NextState.0001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.0001 .is_wysiwyg = "true";
defparam \PhaseA|NextState.0001 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N3
dffeas \PhaseA|State.0001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.0001~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.0001 .is_wysiwyg = "true";
defparam \PhaseA|State.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
fiftyfivenm_lcell_comb \PhaseA|Selector8~0 (
// Equation(s):
// \PhaseA|Selector8~0_combout  = (!\DesiredLoad[5]~input_o  & ((\DesiredLoad[4]~input_o  & (\PhaseA|State.1010~q )) # (!\DesiredLoad[4]~input_o  & ((\PhaseA|State.1001~q )))))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.1010~q ),
	.datad(\PhaseA|State.1001~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector8~0 .lut_mask = 16'h5140;
defparam \PhaseA|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
fiftyfivenm_lcell_comb \PhaseA|Selector8~1 (
// Equation(s):
// \PhaseA|Selector8~1_combout  = (\PhaseA|Selector8~0_combout ) # ((\DesiredLoad[4]~input_o  & (\PhaseA|State.0001~q  & \DesiredLoad[5]~input_o )))

	.dataa(\DesiredLoad[4]~input_o ),
	.datab(\PhaseA|State.0001~q ),
	.datac(\DesiredLoad[5]~input_o ),
	.datad(\PhaseA|Selector8~0_combout ),
	.cin(gnd),
	.combout(\PhaseA|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector8~1 .lut_mask = 16'hFF80;
defparam \PhaseA|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \PhaseA|NextState.1001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.1001 .is_wysiwyg = "true";
defparam \PhaseA|NextState.1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \PhaseA|State.1001 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.1001~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.1001 .is_wysiwyg = "true";
defparam \PhaseA|State.1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
fiftyfivenm_lcell_comb \PhaseA|Selector9~0 (
// Equation(s):
// \PhaseA|Selector9~0_combout  = (\DesiredLoad[5]~input_o  & (\DesiredLoad[4]~input_o  & ((\PhaseA|State.1001~q ) # (\PhaseA|State.0110~q ))))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.1001~q ),
	.datad(\PhaseA|State.0110~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector9~0 .lut_mask = 16'h8880;
defparam \PhaseA|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
fiftyfivenm_lcell_comb \PhaseA|Selector9~1 (
// Equation(s):
// \PhaseA|Selector9~1_combout  = (\PhaseA|Selector9~0_combout ) # ((!\DesiredLoad[4]~input_o  & (!\DesiredLoad[5]~input_o  & \PhaseA|State.1010~q )))

	.dataa(\DesiredLoad[4]~input_o ),
	.datab(\PhaseA|Selector9~0_combout ),
	.datac(\DesiredLoad[5]~input_o ),
	.datad(\PhaseA|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector9~1 .lut_mask = 16'hCDCC;
defparam \PhaseA|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \PhaseA|NextState.1010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.1010 .is_wysiwyg = "true";
defparam \PhaseA|NextState.1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \PhaseA|State.1010 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.1010~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.1010 .is_wysiwyg = "true";
defparam \PhaseA|State.1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
fiftyfivenm_lcell_comb \PhaseA|Selector12~0 (
// Equation(s):
// \PhaseA|Selector12~0_combout  = (\PhaseA|State.0000~q  & (!\PhaseA|State.1011~q  & !\PhaseA|State.0001~q ))

	.dataa(\PhaseA|State.0000~q ),
	.datab(gnd),
	.datac(\PhaseA|State.1011~q ),
	.datad(\PhaseA|State.0001~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector12~0 .lut_mask = 16'h000A;
defparam \PhaseA|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
fiftyfivenm_lcell_comb \PhaseA|Selector12~1 (
// Equation(s):
// \PhaseA|Selector12~1_combout  = (!\DesiredLoad[5]~input_o  & ((\PhaseA|State.1101~q ) # ((!\PhaseA|Selector12~0_combout  & \DesiredLoad[4]~input_o ))))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\PhaseA|Selector12~0_combout ),
	.datac(\DesiredLoad[4]~input_o ),
	.datad(\PhaseA|State.1101~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector12~1 .lut_mask = 16'h5510;
defparam \PhaseA|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \PhaseA|NextState.1101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.1101 .is_wysiwyg = "true";
defparam \PhaseA|NextState.1101 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N3
dffeas \PhaseA|State.1101 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.1101~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.1101 .is_wysiwyg = "true";
defparam \PhaseA|State.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
fiftyfivenm_lcell_comb \PhaseA|Selector2~0 (
// Equation(s):
// \PhaseA|Selector2~0_combout  = (!\DesiredLoad[5]~input_o  & ((\DesiredLoad[4]~input_o  & ((\PhaseA|State.0100~q ))) # (!\DesiredLoad[4]~input_o  & (\PhaseA|State.0011~q ))))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.0011~q ),
	.datad(\PhaseA|State.0100~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector2~0 .lut_mask = 16'h5410;
defparam \PhaseA|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
fiftyfivenm_lcell_comb \PhaseA|Selector2~1 (
// Equation(s):
// \PhaseA|Selector2~1_combout  = (\PhaseA|Selector2~0_combout ) # ((!\DesiredLoad[4]~input_o  & (\PhaseA|State.1011~q  & \DesiredLoad[5]~input_o )))

	.dataa(\PhaseA|Selector2~0_combout ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.1011~q ),
	.datad(\DesiredLoad[5]~input_o ),
	.cin(gnd),
	.combout(\PhaseA|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector2~1 .lut_mask = 16'hBAAA;
defparam \PhaseA|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \PhaseA|NextState.0011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.0011 .is_wysiwyg = "true";
defparam \PhaseA|NextState.0011 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \PhaseA|State.0011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.0011~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.0011 .is_wysiwyg = "true";
defparam \PhaseA|State.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
fiftyfivenm_lcell_comb \PhaseA|Selector10~1 (
// Equation(s):
// \PhaseA|Selector10~1_combout  = (\DesiredLoad[5]~input_o  & (((\PhaseA|State.1101~q )))) # (!\DesiredLoad[5]~input_o  & (\DesiredLoad[4]~input_o  & ((\PhaseA|State.0011~q ))))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.1101~q ),
	.datad(\PhaseA|State.0011~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector10~1 .lut_mask = 16'hE4A0;
defparam \PhaseA|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
fiftyfivenm_lcell_comb \PhaseA|Selector10~0 (
// Equation(s):
// \PhaseA|Selector10~0_combout  = (\DesiredLoad[5]~input_o  & (!\DesiredLoad[4]~input_o  & ((\PhaseA|State.1100~q )))) # (!\DesiredLoad[5]~input_o  & ((\DesiredLoad[4]~input_o  & ((\PhaseA|State.1100~q ))) # (!\DesiredLoad[4]~input_o  & 
// (\PhaseA|State.1011~q ))))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.1011~q ),
	.datad(\PhaseA|State.1100~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector10~0 .lut_mask = 16'h7610;
defparam \PhaseA|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
fiftyfivenm_lcell_comb \PhaseA|Selector10~2 (
// Equation(s):
// \PhaseA|Selector10~2_combout  = (\PhaseA|Selector10~1_combout ) # (\PhaseA|Selector10~0_combout )

	.dataa(gnd),
	.datab(\PhaseA|Selector10~1_combout ),
	.datac(gnd),
	.datad(\PhaseA|Selector10~0_combout ),
	.cin(gnd),
	.combout(\PhaseA|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector10~2 .lut_mask = 16'hFFCC;
defparam \PhaseA|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \PhaseA|NextState.1011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.1011 .is_wysiwyg = "true";
defparam \PhaseA|NextState.1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \PhaseA|State.1011 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.1011~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.1011 .is_wysiwyg = "true";
defparam \PhaseA|State.1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
fiftyfivenm_lcell_comb \PhaseA|Selector11~0 (
// Equation(s):
// \PhaseA|Selector11~0_combout  = (\DesiredLoad[5]~input_o  & (\PhaseA|State.1011~q  & ((\DesiredLoad[4]~input_o )))) # (!\DesiredLoad[5]~input_o  & (((\PhaseA|State.1100~q  & !\DesiredLoad[4]~input_o ))))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\PhaseA|State.1011~q ),
	.datac(\PhaseA|State.1100~q ),
	.datad(\DesiredLoad[4]~input_o ),
	.cin(gnd),
	.combout(\PhaseA|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector11~0 .lut_mask = 16'h8850;
defparam \PhaseA|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
fiftyfivenm_lcell_comb \PhaseA|Selector11~1 (
// Equation(s):
// \PhaseA|Selector11~1_combout  = (\PhaseA|Selector11~0_combout ) # ((!\DesiredLoad[5]~input_o  & (\DesiredLoad[4]~input_o  & \PhaseA|State.1000~q )))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\PhaseA|Selector11~0_combout ),
	.datac(\DesiredLoad[4]~input_o ),
	.datad(\PhaseA|State.1000~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector11~1 .lut_mask = 16'hDCCC;
defparam \PhaseA|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \PhaseA|NextState.1100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.1100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.1100 .is_wysiwyg = "true";
defparam \PhaseA|NextState.1100 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N29
dffeas \PhaseA|State.1100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.1100~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.1100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.1100 .is_wysiwyg = "true";
defparam \PhaseA|State.1100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
fiftyfivenm_lcell_comb \PhaseA|Selector7~0 (
// Equation(s):
// \PhaseA|Selector7~0_combout  = (\DesiredLoad[4]~input_o  & ((\PhaseA|State.0111~q ) # ((\PhaseA|State.1100~q )))) # (!\DesiredLoad[4]~input_o  & (((\PhaseA|State.1000~q ))))

	.dataa(\PhaseA|State.0111~q ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.1000~q ),
	.datad(\PhaseA|State.1100~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector7~0 .lut_mask = 16'hFCB8;
defparam \PhaseA|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
fiftyfivenm_lcell_comb \PhaseA|Selector14~0 (
// Equation(s):
// \PhaseA|Selector14~0_combout  = (\PhaseA|State.1000~q ) # ((\PhaseA|State.1010~q ) # (!\PhaseA|State.0000~q ))

	.dataa(\PhaseA|State.1000~q ),
	.datab(\PhaseA|State.0000~q ),
	.datac(gnd),
	.datad(\PhaseA|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector14~0 .lut_mask = 16'hFFBB;
defparam \PhaseA|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
fiftyfivenm_lcell_comb \PhaseA|Selector14~1 (
// Equation(s):
// \PhaseA|Selector14~1_combout  = (\PhaseA|State.1111~q  & (\DesiredLoad[5]~input_o  $ ((!\DesiredLoad[4]~input_o )))) # (!\PhaseA|State.1111~q  & (\DesiredLoad[5]~input_o  & (\DesiredLoad[4]~input_o  & \PhaseA|Selector14~0_combout )))

	.dataa(\PhaseA|State.1111~q ),
	.datab(\DesiredLoad[5]~input_o ),
	.datac(\DesiredLoad[4]~input_o ),
	.datad(\PhaseA|Selector14~0_combout ),
	.cin(gnd),
	.combout(\PhaseA|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector14~1 .lut_mask = 16'hC282;
defparam \PhaseA|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N27
dffeas \PhaseA|NextState.1111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.1111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.1111 .is_wysiwyg = "true";
defparam \PhaseA|NextState.1111 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N25
dffeas \PhaseA|State.1111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.1111~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.1111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.1111 .is_wysiwyg = "true";
defparam \PhaseA|State.1111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
fiftyfivenm_lcell_comb \PhaseA|Selector7~1 (
// Equation(s):
// \PhaseA|Selector7~1_combout  = (\PhaseA|Selector7~0_combout  & ((\PhaseA|State.1111~q ) # (\DesiredLoad[4]~input_o  $ (!\DesiredLoad[5]~input_o )))) # (!\PhaseA|Selector7~0_combout  & (\PhaseA|State.1111~q  & (\DesiredLoad[4]~input_o  $ 
// (\DesiredLoad[5]~input_o ))))

	.dataa(\PhaseA|Selector7~0_combout ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\DesiredLoad[5]~input_o ),
	.datad(\PhaseA|State.1111~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector7~1 .lut_mask = 16'hBE82;
defparam \PhaseA|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \PhaseA|NextState.1000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.1000 .is_wysiwyg = "true";
defparam \PhaseA|NextState.1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \PhaseA|State.1000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.1000~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.1000 .is_wysiwyg = "true";
defparam \PhaseA|State.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
fiftyfivenm_lcell_comb \PhaseA|WideOr6~0 (
// Equation(s):
// \PhaseA|WideOr6~0_combout  = (!\PhaseA|State.1011~q  & (!\PhaseA|State.0100~q  & (!\PhaseA|State.0001~q  & !\PhaseA|State.0101~q )))

	.dataa(\PhaseA|State.1011~q ),
	.datab(\PhaseA|State.0100~q ),
	.datac(\PhaseA|State.0001~q ),
	.datad(\PhaseA|State.0101~q ),
	.cin(gnd),
	.combout(\PhaseA|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|WideOr6~0 .lut_mask = 16'h0001;
defparam \PhaseA|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
fiftyfivenm_lcell_comb \PhaseA|WideOr7 (
// Equation(s):
// \PhaseA|WideOr7~combout  = (!\PhaseA|State.1010~q  & (\PhaseA|State.0000~q  & (!\PhaseA|State.1000~q  & \PhaseA|WideOr6~0_combout )))

	.dataa(\PhaseA|State.1010~q ),
	.datab(\PhaseA|State.0000~q ),
	.datac(\PhaseA|State.1000~q ),
	.datad(\PhaseA|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\PhaseA|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|WideOr7 .lut_mask = 16'h0400;
defparam \PhaseA|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \PhaseA|CntTot[1] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|WideOr7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|CntTot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|CntTot[1] .is_wysiwyg = "true";
defparam \PhaseA|CntTot[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
fiftyfivenm_lcell_comb \PhaseA|WideOr6~1 (
// Equation(s):
// \PhaseA|WideOr6~1_combout  = (\PhaseA|State.1010~q ) # ((\PhaseA|State.1000~q ) # (!\PhaseA|WideOr6~0_combout ))

	.dataa(\PhaseA|State.1010~q ),
	.datab(gnd),
	.datac(\PhaseA|State.1000~q ),
	.datad(\PhaseA|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\PhaseA|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|WideOr6~1 .lut_mask = 16'hFAFF;
defparam \PhaseA|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \PhaseA|CntTot[3] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|WideOr6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|CntTot [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|CntTot[3] .is_wysiwyg = "true";
defparam \PhaseA|CntTot[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
fiftyfivenm_lcell_comb \PhaseA|LessThan0~0 (
// Equation(s):
// \PhaseA|LessThan0~0_combout  = (\PhaseA|CntTot [1] & (((!\PhaseA|Counter [0] & \PhaseA|CntTot [3])) # (!\PhaseA|Counter [1]))) # (!\PhaseA|CntTot [1] & (!\PhaseA|Counter [0] & (!\PhaseA|Counter [1] & \PhaseA|CntTot [3])))

	.dataa(\PhaseA|Counter [0]),
	.datab(\PhaseA|CntTot [1]),
	.datac(\PhaseA|Counter [1]),
	.datad(\PhaseA|CntTot [3]),
	.cin(gnd),
	.combout(\PhaseA|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|LessThan0~0 .lut_mask = 16'h4D0C;
defparam \PhaseA|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
fiftyfivenm_lcell_comb \PhaseA|Add0~0 (
// Equation(s):
// \PhaseA|Add0~0_combout  = \PhaseA|Counter [3] $ (((\PhaseA|Counter [2] & (\PhaseA|Counter [1] & \PhaseA|Counter [0]))))

	.dataa(\PhaseA|Counter [2]),
	.datab(\PhaseA|Counter [1]),
	.datac(\PhaseA|Counter [0]),
	.datad(\PhaseA|Counter [3]),
	.cin(gnd),
	.combout(\PhaseA|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Add0~0 .lut_mask = 16'h7F80;
defparam \PhaseA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
fiftyfivenm_lcell_comb \PhaseA|Counter~3 (
// Equation(s):
// \PhaseA|Counter~3_combout  = (!\PhaseA|LessThan0~1_combout  & \PhaseA|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseA|LessThan0~1_combout ),
	.datad(\PhaseA|Add0~0_combout ),
	.cin(gnd),
	.combout(\PhaseA|Counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Counter~3 .lut_mask = 16'h0F00;
defparam \PhaseA|Counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \PhaseA|Counter[3] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|Counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|Counter[3] .is_wysiwyg = "true";
defparam \PhaseA|Counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
fiftyfivenm_lcell_comb \PhaseA|LessThan0~1 (
// Equation(s):
// \PhaseA|LessThan0~1_combout  = (\PhaseA|CntTot [3] & (\PhaseA|Counter [3] & ((\PhaseA|Counter [2]) # (!\PhaseA|LessThan0~0_combout )))) # (!\PhaseA|CntTot [3] & ((\PhaseA|Counter [2]) # ((\PhaseA|Counter [3]) # (!\PhaseA|LessThan0~0_combout ))))

	.dataa(\PhaseA|Counter [2]),
	.datab(\PhaseA|LessThan0~0_combout ),
	.datac(\PhaseA|CntTot [3]),
	.datad(\PhaseA|Counter [3]),
	.cin(gnd),
	.combout(\PhaseA|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|LessThan0~1 .lut_mask = 16'hBF0B;
defparam \PhaseA|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N13
dffeas \PhaseA|State.0000 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.0000~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.0000 .is_wysiwyg = "true";
defparam \PhaseA|State.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
fiftyfivenm_lcell_comb \PhaseA|Selector13~0 (
// Equation(s):
// \PhaseA|Selector13~0_combout  = ((\PhaseA|State.0100~q ) # (\PhaseA|State.0101~q )) # (!\PhaseA|State.0000~q )

	.dataa(\PhaseA|State.0000~q ),
	.datab(gnd),
	.datac(\PhaseA|State.0100~q ),
	.datad(\PhaseA|State.0101~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector13~0 .lut_mask = 16'hFFF5;
defparam \PhaseA|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
fiftyfivenm_lcell_comb \PhaseA|Selector13~1 (
// Equation(s):
// \PhaseA|Selector13~1_combout  = (!\DesiredLoad[4]~input_o  & ((\PhaseA|State.1110~q ) # ((\PhaseA|Selector13~0_combout  & \DesiredLoad[5]~input_o ))))

	.dataa(\PhaseA|Selector13~0_combout ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\DesiredLoad[5]~input_o ),
	.datad(\PhaseA|State.1110~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector13~1 .lut_mask = 16'h3320;
defparam \PhaseA|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N3
dffeas \PhaseA|NextState.1110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.1110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.1110 .is_wysiwyg = "true";
defparam \PhaseA|NextState.1110 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \PhaseA|State.1110 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.1110~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.1110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.1110 .is_wysiwyg = "true";
defparam \PhaseA|State.1110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
fiftyfivenm_lcell_comb \PhaseA|Selector3~1 (
// Equation(s):
// \PhaseA|Selector3~1_combout  = (\DesiredLoad[5]~input_o  & ((\PhaseA|State.0011~q ) # ((\DesiredLoad[4]~input_o  & \PhaseA|State.1110~q )))) # (!\DesiredLoad[5]~input_o  & (\DesiredLoad[4]~input_o  & (\PhaseA|State.1110~q )))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.1110~q ),
	.datad(\PhaseA|State.0011~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector3~1 .lut_mask = 16'hEAC0;
defparam \PhaseA|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
fiftyfivenm_lcell_comb \PhaseA|Selector3~0 (
// Equation(s):
// \PhaseA|Selector3~0_combout  = (\DesiredLoad[4]~input_o  & (\PhaseA|State.0111~q  & ((!\DesiredLoad[5]~input_o )))) # (!\DesiredLoad[4]~input_o  & ((\DesiredLoad[5]~input_o  & (\PhaseA|State.0111~q )) # (!\DesiredLoad[5]~input_o  & ((\PhaseA|State.0100~q 
// )))))

	.dataa(\PhaseA|State.0111~q ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.0100~q ),
	.datad(\DesiredLoad[5]~input_o ),
	.cin(gnd),
	.combout(\PhaseA|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector3~0 .lut_mask = 16'h22B8;
defparam \PhaseA|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
fiftyfivenm_lcell_comb \PhaseA|Selector3~2 (
// Equation(s):
// \PhaseA|Selector3~2_combout  = (\PhaseA|Selector3~1_combout ) # (\PhaseA|Selector3~0_combout )

	.dataa(\PhaseA|Selector3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PhaseA|Selector3~0_combout ),
	.cin(gnd),
	.combout(\PhaseA|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector3~2 .lut_mask = 16'hFFAA;
defparam \PhaseA|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \PhaseA|NextState.0100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.0100 .is_wysiwyg = "true";
defparam \PhaseA|NextState.0100 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \PhaseA|State.0100 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.0100~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.0100 .is_wysiwyg = "true";
defparam \PhaseA|State.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
fiftyfivenm_lcell_comb \PhaseA|Selector6~0 (
// Equation(s):
// \PhaseA|Selector6~0_combout  = (\DesiredLoad[5]~input_o  & (\DesiredLoad[4]~input_o  & ((\PhaseA|State.0100~q )))) # (!\DesiredLoad[5]~input_o  & (!\DesiredLoad[4]~input_o  & (\PhaseA|State.0111~q )))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\DesiredLoad[4]~input_o ),
	.datac(\PhaseA|State.0111~q ),
	.datad(\PhaseA|State.0100~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector6~0 .lut_mask = 16'h9810;
defparam \PhaseA|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
fiftyfivenm_lcell_comb \PhaseA|Selector6~1 (
// Equation(s):
// \PhaseA|Selector6~1_combout  = (\PhaseA|Selector6~0_combout ) # ((\DesiredLoad[5]~input_o  & (!\DesiredLoad[4]~input_o  & \PhaseA|State.1000~q )))

	.dataa(\DesiredLoad[5]~input_o ),
	.datab(\PhaseA|Selector6~0_combout ),
	.datac(\DesiredLoad[4]~input_o ),
	.datad(\PhaseA|State.1000~q ),
	.cin(gnd),
	.combout(\PhaseA|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|Selector6~1 .lut_mask = 16'hCECC;
defparam \PhaseA|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \PhaseA|NextState.0111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|NextState.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|NextState.0111 .is_wysiwyg = "true";
defparam \PhaseA|NextState.0111 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \PhaseA|State.0111 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PhaseA|NextState.0111~q ),
	.clrn(!\_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PhaseA|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|State.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|State.0111 .is_wysiwyg = "true";
defparam \PhaseA|State.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
fiftyfivenm_lcell_comb \PhaseA|WideOr15~0 (
// Equation(s):
// \PhaseA|WideOr15~0_combout  = (\PhaseA|State.0111~q ) # ((\PhaseA|State.1000~q ) # ((\PhaseA|State.1100~q ) # (\PhaseA|State.1111~q )))

	.dataa(\PhaseA|State.0111~q ),
	.datab(\PhaseA|State.1000~q ),
	.datac(\PhaseA|State.1100~q ),
	.datad(\PhaseA|State.1111~q ),
	.cin(gnd),
	.combout(\PhaseA|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|WideOr15~0 .lut_mask = 16'hFFFE;
defparam \PhaseA|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \PhaseA|Sout[0] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|Sout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|Sout[0] .is_wysiwyg = "true";
defparam \PhaseA|Sout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
fiftyfivenm_lcell_comb \Sout~12 (
// Equation(s):
// \Sout~12_combout  = (\PhaseA|Sout [0] & !\_short~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseA|Sout [0]),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~12_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~12 .lut_mask = 16'h00F0;
defparam \Sout~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \Sout[12]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[12]~reg0 .is_wysiwyg = "true";
defparam \Sout[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
fiftyfivenm_lcell_comb \PhaseA|WideOr17~0 (
// Equation(s):
// \PhaseA|WideOr17~0_combout  = (\PhaseA|State.0110~q ) # ((\PhaseA|State.1111~q ) # ((\PhaseA|State.1001~q ) # (\PhaseA|State.1010~q )))

	.dataa(\PhaseA|State.0110~q ),
	.datab(\PhaseA|State.1111~q ),
	.datac(\PhaseA|State.1001~q ),
	.datad(\PhaseA|State.1010~q ),
	.cin(gnd),
	.combout(\PhaseA|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|WideOr17~0 .lut_mask = 16'hFFFE;
defparam \PhaseA|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \PhaseA|Sout[1] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|WideOr17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|Sout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|Sout[1] .is_wysiwyg = "true";
defparam \PhaseA|Sout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
fiftyfivenm_lcell_comb \Sout~13 (
// Equation(s):
// \Sout~13_combout  = (\PhaseA|Sout [1] & !\_short~q )

	.dataa(gnd),
	.datab(\PhaseA|Sout [1]),
	.datac(gnd),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~13_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~13 .lut_mask = 16'h00CC;
defparam \Sout~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \Sout[13]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[13]~reg0 .is_wysiwyg = "true";
defparam \Sout[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
fiftyfivenm_lcell_comb \PhaseA|WideOr11~0 (
// Equation(s):
// \PhaseA|WideOr11~0_combout  = (\PhaseA|State.1110~q ) # ((\PhaseA|State.0100~q ) # ((\PhaseA|State.0111~q ) # (\PhaseA|State.0011~q )))

	.dataa(\PhaseA|State.1110~q ),
	.datab(\PhaseA|State.0100~q ),
	.datac(\PhaseA|State.0111~q ),
	.datad(\PhaseA|State.0011~q ),
	.cin(gnd),
	.combout(\PhaseA|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|WideOr11~0 .lut_mask = 16'hFFFE;
defparam \PhaseA|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \PhaseA|Sout[2] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|Sout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|Sout[2] .is_wysiwyg = "true";
defparam \PhaseA|Sout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N26
fiftyfivenm_lcell_comb \Sout~14 (
// Equation(s):
// \Sout~14_combout  = (\PhaseA|Sout [2] & !\_short~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseA|Sout [2]),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~14_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~14 .lut_mask = 16'h00F0;
defparam \Sout~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N27
dffeas \Sout[14]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[14]~reg0 .is_wysiwyg = "true";
defparam \Sout[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
fiftyfivenm_lcell_comb \PhaseA|WideOr12~0 (
// Equation(s):
// \PhaseA|WideOr12~0_combout  = (\PhaseA|State.0010~q ) # ((\PhaseA|State.0101~q ) # ((\PhaseA|State.1110~q ) # (\PhaseA|State.0110~q )))

	.dataa(\PhaseA|State.0010~q ),
	.datab(\PhaseA|State.0101~q ),
	.datac(\PhaseA|State.1110~q ),
	.datad(\PhaseA|State.0110~q ),
	.cin(gnd),
	.combout(\PhaseA|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|WideOr12~0 .lut_mask = 16'hFFFE;
defparam \PhaseA|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \PhaseA|Sout[3] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|Sout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|Sout[3] .is_wysiwyg = "true";
defparam \PhaseA|Sout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N12
fiftyfivenm_lcell_comb \Sout~15 (
// Equation(s):
// \Sout~15_combout  = (!\_short~q  & \PhaseA|Sout [3])

	.dataa(gnd),
	.datab(\_short~q ),
	.datac(\PhaseA|Sout [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sout~15_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~15 .lut_mask = 16'h3030;
defparam \Sout~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N13
dffeas \Sout[15]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[15]~reg0 .is_wysiwyg = "true";
defparam \Sout[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
fiftyfivenm_lcell_comb \PhaseA|WideOr18~0 (
// Equation(s):
// \PhaseA|WideOr18~0_combout  = (\PhaseA|State.1101~q ) # ((\PhaseA|State.0011~q ) # ((\PhaseA|State.1011~q ) # (\PhaseA|State.1100~q )))

	.dataa(\PhaseA|State.1101~q ),
	.datab(\PhaseA|State.0011~q ),
	.datac(\PhaseA|State.1011~q ),
	.datad(\PhaseA|State.1100~q ),
	.cin(gnd),
	.combout(\PhaseA|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|WideOr18~0 .lut_mask = 16'hFFFE;
defparam \PhaseA|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \PhaseA|Sout[4] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|WideOr18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|Sout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|Sout[4] .is_wysiwyg = "true";
defparam \PhaseA|Sout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N22
fiftyfivenm_lcell_comb \Sout~16 (
// Equation(s):
// \Sout~16_combout  = (\PhaseA|Sout [4] & !\_short~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PhaseA|Sout [4]),
	.datad(\_short~q ),
	.cin(gnd),
	.combout(\Sout~16_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~16 .lut_mask = 16'h00F0;
defparam \Sout~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N23
dffeas \Sout[16]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[16]~reg0 .is_wysiwyg = "true";
defparam \Sout[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
fiftyfivenm_lcell_comb \PhaseA|WideOr8~0 (
// Equation(s):
// \PhaseA|WideOr8~0_combout  = (\PhaseA|State.0010~q ) # ((\PhaseA|State.0001~q ) # ((\PhaseA|State.1101~q ) # (\PhaseA|State.1001~q )))

	.dataa(\PhaseA|State.0010~q ),
	.datab(\PhaseA|State.0001~q ),
	.datac(\PhaseA|State.1101~q ),
	.datad(\PhaseA|State.1001~q ),
	.cin(gnd),
	.combout(\PhaseA|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \PhaseA|WideOr8~0 .lut_mask = 16'hFFFE;
defparam \PhaseA|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \PhaseA|Sout[5] (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\PhaseA|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PhaseA|Sout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PhaseA|Sout[5] .is_wysiwyg = "true";
defparam \PhaseA|Sout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N0
fiftyfivenm_lcell_comb \Sout~17 (
// Equation(s):
// \Sout~17_combout  = (!\_short~q  & \PhaseA|Sout [5])

	.dataa(gnd),
	.datab(\_short~q ),
	.datac(gnd),
	.datad(\PhaseA|Sout [5]),
	.cin(gnd),
	.combout(\Sout~17_combout ),
	.cout());
// synopsys translate_off
defparam \Sout~17 .lut_mask = 16'h3300;
defparam \Sout~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N1
dffeas \Sout[17]~reg0 (
	.clk(\u0|int_osc_0|wire_clkout~clkctrl_outclk ),
	.d(\Sout~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sout[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sout[17]~reg0 .is_wysiwyg = "true";
defparam \Sout[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign Sout[0] = \Sout[0]~output_o ;

assign Sout[1] = \Sout[1]~output_o ;

assign Sout[2] = \Sout[2]~output_o ;

assign Sout[3] = \Sout[3]~output_o ;

assign Sout[4] = \Sout[4]~output_o ;

assign Sout[5] = \Sout[5]~output_o ;

assign Sout[6] = \Sout[6]~output_o ;

assign Sout[7] = \Sout[7]~output_o ;

assign Sout[8] = \Sout[8]~output_o ;

assign Sout[9] = \Sout[9]~output_o ;

assign Sout[10] = \Sout[10]~output_o ;

assign Sout[11] = \Sout[11]~output_o ;

assign Sout[12] = \Sout[12]~output_o ;

assign Sout[13] = \Sout[13]~output_o ;

assign Sout[14] = \Sout[14]~output_o ;

assign Sout[15] = \Sout[15]~output_o ;

assign Sout[16] = \Sout[16]~output_o ;

assign Sout[17] = \Sout[17]~output_o ;

assign shorted = \shorted~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_JTAGEN~	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ~ALTERA_DEV_CLRn~	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_129,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_136,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_138,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_JTAGEN~~padout ;
wire \~ALTERA_DEV_CLRn~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_JTAGEN~~ibuf_o ;
wire \~ALTERA_DEV_CLRn~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
