#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Apr 27 09:42:31 2016
# Process ID: 18752
# Current directory: C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2
# Command line: vivado.exe -log system_top.vdi -applog -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/system_top.vdi
# Journal file: C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
Command: open_checkpoint C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/system_top.dcp
INFO: [Netlist 29-17] Analyzing 5509 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/.Xil/Vivado-18752-/dcp/system_top_board.xdc]
Finished Parsing XDC File [C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/.Xil/Vivado-18752-/dcp/system_top_board.xdc]
Parsing XDC File [C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/.Xil/Vivado-18752-/dcp/system_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2050.559 ; gain = 849.734
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_0/mb_system_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/.Xil/Vivado-18752-/dcp/system_top_early.xdc]
Parsing XDC File [C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/.Xil/Vivado-18752-/dcp/system_top.xdc]
Finished Parsing XDC File [C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/.Xil/Vivado-18752-/dcp/system_top.xdc]
Parsing XDC File [C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/.Xil/Vivado-18752-/dcp/system_top_late.xdc]
Finished Parsing XDC File [C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/.Xil/Vivado-18752-/dcp/system_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2061.035 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2061.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 176 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 64 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 58 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 2061.035 ; gain = 1873.719
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -118 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.035 ; gain = 0.000

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 18857f6c4

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 35 inverter(s) to 378 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13805a2f9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.035 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1008 cells.
Phase 2 Constant Propagation | Checksum: 1834cdf47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2061.035 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_dcmp_64ns_64ns_1_3_U39/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/din0_buf1_reg[49][0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_dcmp_64ns_64ns_1_3_U39/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_dcmp_64ns_64ns_1_3_U39/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_dcmp_64ns_64ns_1_3_U39/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_dcmp_64ns_64ns_1_3_U40/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/din0_buf1_reg[49][0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_dcmp_64ns_64ns_1_3_U40/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_dcmp_64ns_64ns_1_3_U40/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_dcmp_64ns_64ns_1_3_U40/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fadd_32ns_32ns_32_9_full_dsp_U10/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fadd_32ns_32ns_32_9_full_dsp_U3/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fadd_32ns_32ns_32_9_full_dsp_U7/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fadd_32ns_32ns_32_9_full_dsp_U8/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fptrunc_64ns_32_3_U26/mcml_ap_fptrunc_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/RND_BIT_GEN/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fptrunc_64ns_32_3_U26/mcml_ap_fptrunc_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fptrunc_64ns_32_3_U26/mcml_ap_fptrunc_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fsub_32ns_32ns_32_9_full_dsp_U2/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fsub_32ns_32ns_32_9_full_dsp_U4/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fsub_32ns_32ns_32_9_full_dsp_U5/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fsub_32ns_32ns_32_9_full_dsp_U6/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fsub_32ns_32ns_32_9_full_dsp_U9/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_dcmp_64ns_64ns_1_3_U68/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/din0_buf1_reg[49][0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_dcmp_64ns_64ns_1_3_U68/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_dcmp_64ns_64ns_1_3_U68/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_dcmp_64ns_64ns_1_3_U68/mcml_ap_dcmp_1_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_fadd_32ns_32ns_32_9_full_dsp_U46/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_fadd_32ns_32ns_32_9_full_dsp_U48/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_faddfsub_32ns_32ns_32_9_full_dsp_U44/mcml_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_faddfsub_32ns_32ns_32_9_full_dsp_U45/mcml_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_fptrunc_64ns_32_3_U59/mcml_ap_fptrunc_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/RND_BIT_GEN/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_fptrunc_64ns_32_3_U59/mcml_ap_fptrunc_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_fptrunc_64ns_32_3_U59/mcml_ap_fptrunc_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/mcml_0/inst/mcml_fsub_32ns_32ns_32_9_full_dsp_U47/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[0].carry_and_I1/carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[1].carry_and_I1/carry_1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[1].carry_and_I1/carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[2].carry_and_I1/carry_1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[0].carry_and_I1/carry_7.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[1].carry_and_I1/carry_6.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[1].carry_and_I1/carry_7.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[2].carry_and_I1/carry_6.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[3].carry_and_I1/carry_4.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[4].carry_and_I1/carry_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[4].carry_and_I1/carry_4.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[5].carry_and_I1/carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[5].carry_and_I1/carry_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[6].carry_and_I1/carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[0].carry_and_I1/carry_5.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[1].carry_and_I1/carry_5.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[2].carry_and_I1/carry_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[3].carry_and_I1/carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[3].carry_and_I1/carry_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[4].carry_and_I1/carry_1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[4].carry_and_I1/carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[5].carry_and_I1/carry_1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[0].carry_and_I1/carry_5.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[1].carry_and_I1/carry_5.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[2].carry_and_I1/carry_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[3].carry_and_I1/carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[3].carry_and_I1/carry_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[4].carry_and_I1/carry_1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[4].carry_and_I1/carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[5].carry_and_I1/carry_1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/carry1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/carry1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/carry2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/carry2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/ib_ready_MMU_or_not_if_fetch_in_progress.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/ib_ready_MMU_or_not_if_fetch_in_progress.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/WriteThrough_Exists.write_through_gate/tag_hit_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/valid_check_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/valid_data_normal.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I/valid_check_carry_1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I/valid_check_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I/valid_check_carry_1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/cache_valid_bit_detect_I1/valid_data_normal.
INFO: [Common 17-14] Message 'Opt 31-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-12] Eliminated 36189 unconnected nets.
INFO: [Opt 31-11] Eliminated 8005 unconnected cells.
Phase 3 Sweep | Checksum: cf75c131

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2061.035 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 2061.035 ; gain = 0.000
Ending Logic Optimization Task | Checksum: cf75c131

Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2061.035 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 48 BRAM(s) out of a total of 122 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 50 newly gated: 8 Total Ports: 244
Ending PowerOpt Patch Enables Task | Checksum: c649a186

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.498 . Memory (MB): peak = 2955.191 ; gain = 0.000
Ending Power Optimization Task | Checksum: c649a186

Time (s): cpu = 00:01:23 ; elapsed = 00:00:42 . Memory (MB): peak = 2955.191 ; gain = 894.156
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:20 ; elapsed = 00:01:39 . Memory (MB): peak = 2955.191 ; gain = 894.156
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2955.191 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2955.191 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/system_top_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2955.191 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -118 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fadd_32ns_32ns_32_9_full_dsp_U10/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fadd_32ns_32ns_32_9_full_dsp_U3/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fadd_32ns_32ns_32_9_full_dsp_U7/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fadd_32ns_32ns_32_9_full_dsp_U8/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fsub_32ns_32ns_32_9_full_dsp_U2/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fsub_32ns_32ns_32_9_full_dsp_U4/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fsub_32ns_32ns_32_9_full_dsp_U5/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fsub_32ns_32ns_32_9_full_dsp_U6/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/grp_mcml_rFresnel_fu_5654/mcml_fsub_32ns_32ns_32_9_full_dsp_U9/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/mcml_fadd_32ns_32ns_32_9_full_dsp_U46/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/mcml_fadd_32ns_32ns_32_9_full_dsp_U48/mcml_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/mcml_faddfsub_32ns_32ns_32_9_full_dsp_U44/mcml_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/mcml_faddfsub_32ns_32ns_32_9_full_dsp_U45/mcml_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - system_i/mb_system_i/mcml_0/inst/mcml_fsub_32ns_32ns_32_9_full_dsp_U47/mcml_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 14 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 2955.191 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: e03fb458

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2955.191 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: e03fb458

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: e03fb458

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 4befc204

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a9369ef

Time (s): cpu = 00:01:01 ; elapsed = 00:00:57 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1f4a11585

Time (s): cpu = 00:01:09 ; elapsed = 00:01:04 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1d4b62b22

Time (s): cpu = 00:01:56 ; elapsed = 00:01:36 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1d4b62b22

Time (s): cpu = 00:01:56 ; elapsed = 00:01:36 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1d4b62b22

Time (s): cpu = 00:01:56 ; elapsed = 00:01:36 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d4b62b22

Time (s): cpu = 00:01:56 ; elapsed = 00:01:36 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d4b62b22

Time (s): cpu = 00:01:56 ; elapsed = 00:01:36 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e4fb5678

Time (s): cpu = 00:04:36 ; elapsed = 00:03:28 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e4fb5678

Time (s): cpu = 00:04:37 ; elapsed = 00:03:28 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25fccc3f3

Time (s): cpu = 00:05:40 ; elapsed = 00:04:14 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2213e9a26

Time (s): cpu = 00:05:43 ; elapsed = 00:04:16 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 2213e9a26

Time (s): cpu = 00:05:43 ; elapsed = 00:04:17 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 285ef8b31

Time (s): cpu = 00:05:59 ; elapsed = 00:04:27 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 20b535083

Time (s): cpu = 00:06:00 ; elapsed = 00:04:28 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 124ea87c5

Time (s): cpu = 00:06:48 ; elapsed = 00:05:16 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 124ea87c5

Time (s): cpu = 00:06:49 ; elapsed = 00:05:17 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 124ea87c5

Time (s): cpu = 00:06:50 ; elapsed = 00:05:18 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 124ea87c5

Time (s): cpu = 00:06:52 ; elapsed = 00:05:20 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 124ea87c5

Time (s): cpu = 00:06:53 ; elapsed = 00:05:21 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a889e49d

Time (s): cpu = 00:06:58 ; elapsed = 00:05:26 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a889e49d

Time (s): cpu = 00:06:59 ; elapsed = 00:05:27 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 242daa6bd

Time (s): cpu = 00:07:36 ; elapsed = 00:05:47 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 242daa6bd

Time (s): cpu = 00:07:37 ; elapsed = 00:05:48 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 242daa6bd

Time (s): cpu = 00:07:38 ; elapsed = 00:05:49 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: e684fdde

Time (s): cpu = 00:07:39 ; elapsed = 00:05:51 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: e684fdde

Time (s): cpu = 00:07:40 ; elapsed = 00:05:52 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: e684fdde

Time (s): cpu = 00:07:41 ; elapsed = 00:05:53 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 14153f550

Time (s): cpu = 00:07:48 ; elapsed = 00:06:00 . Memory (MB): peak = 2955.191 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.509. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 14153f550

Time (s): cpu = 00:07:49 ; elapsed = 00:06:01 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 14153f550

Time (s): cpu = 00:07:50 ; elapsed = 00:06:02 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 14153f550

Time (s): cpu = 00:07:51 ; elapsed = 00:06:03 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 14153f550

Time (s): cpu = 00:07:52 ; elapsed = 00:06:04 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 14153f550

Time (s): cpu = 00:07:53 ; elapsed = 00:06:05 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 14153f550

Time (s): cpu = 00:07:54 ; elapsed = 00:06:06 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 14153f550

Time (s): cpu = 00:07:55 ; elapsed = 00:06:07 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1a1d07f19

Time (s): cpu = 00:07:56 ; elapsed = 00:06:08 . Memory (MB): peak = 2955.191 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a1d07f19

Time (s): cpu = 00:07:57 ; elapsed = 00:06:09 . Memory (MB): peak = 2955.191 ; gain = 0.000
Ending Placer Task | Checksum: 134cc92c3

Time (s): cpu = 00:07:57 ; elapsed = 00:06:09 . Memory (MB): peak = 2955.191 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:12 ; elapsed = 00:06:19 . Memory (MB): peak = 2955.191 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2955.191 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2955.191 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2955.191 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2955.191 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 2955.191 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -118 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c0e26f19 ConstDB: 0 ShapeSum: 73ea23aa RouteDB: 0

Phase 1 Build RT Design
Using Offlined NodeGraph Builder
Phase 1 Build RT Design | Checksum: 1b01b3f2f

Time (s): cpu = 00:01:47 ; elapsed = 00:00:53 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b01b3f2f

Time (s): cpu = 00:01:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2955.191 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b01b3f2f

Time (s): cpu = 00:01:51 ; elapsed = 00:00:57 . Memory (MB): peak = 2955.191 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 199541bab

Time (s): cpu = 00:02:52 ; elapsed = 00:01:37 . Memory (MB): peak = 3003.000 ; gain = 47.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.508  | TNS=0.000  | WHS=-0.382 | THS=-4153.965|

Phase 2 Router Initialization | Checksum: 18a39396a

Time (s): cpu = 00:03:20 ; elapsed = 00:01:54 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1279066df

Time (s): cpu = 00:03:53 ; elapsed = 00:02:13 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13031
 Number of Nodes with overlaps = 1602
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a16db444

Time (s): cpu = 00:05:55 ; elapsed = 00:03:37 . Memory (MB): peak = 3153.414 ; gain = 198.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.104 | TNS=-0.104 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1a13985f9

Time (s): cpu = 00:05:59 ; elapsed = 00:03:40 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1cb2241e0

Time (s): cpu = 00:06:07 ; elapsed = 00:03:48 . Memory (MB): peak = 3153.414 ; gain = 198.223
Phase 4.1.2 GlobIterForTiming | Checksum: 1df5d7bb9

Time (s): cpu = 00:06:10 ; elapsed = 00:03:51 . Memory (MB): peak = 3153.414 ; gain = 198.223
Phase 4.1 Global Iteration 0 | Checksum: 1df5d7bb9

Time (s): cpu = 00:06:10 ; elapsed = 00:03:51 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 957
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: f70637a6

Time (s): cpu = 00:07:02 ; elapsed = 00:04:48 . Memory (MB): peak = 3153.414 ; gain = 198.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.046 | TNS=-0.079 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1391ca589

Time (s): cpu = 00:07:05 ; elapsed = 00:04:51 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 13ef163a4

Time (s): cpu = 00:07:13 ; elapsed = 00:04:59 . Memory (MB): peak = 3153.414 ; gain = 198.223
Phase 4.2.2 GlobIterForTiming | Checksum: 223ad709a

Time (s): cpu = 00:07:18 ; elapsed = 00:05:06 . Memory (MB): peak = 3153.414 ; gain = 198.223
Phase 4.2 Global Iteration 1 | Checksum: 223ad709a

Time (s): cpu = 00:07:18 ; elapsed = 00:05:06 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 721
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 20f8ba784

Time (s): cpu = 00:08:06 ; elapsed = 00:05:55 . Memory (MB): peak = 3153.414 ; gain = 198.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.010  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a85adc48

Time (s): cpu = 00:08:07 ; elapsed = 00:05:57 . Memory (MB): peak = 3153.414 ; gain = 198.223
Phase 4 Rip-up And Reroute | Checksum: 1a85adc48

Time (s): cpu = 00:08:08 ; elapsed = 00:05:57 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b7843640

Time (s): cpu = 00:08:15 ; elapsed = 00:06:02 . Memory (MB): peak = 3153.414 ; gain = 198.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.096  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b7843640

Time (s): cpu = 00:08:15 ; elapsed = 00:06:02 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7843640

Time (s): cpu = 00:08:16 ; elapsed = 00:06:02 . Memory (MB): peak = 3153.414 ; gain = 198.223
Phase 5 Delay and Skew Optimization | Checksum: 1b7843640

Time (s): cpu = 00:08:16 ; elapsed = 00:06:03 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 150689167

Time (s): cpu = 00:08:26 ; elapsed = 00:06:09 . Memory (MB): peak = 3153.414 ; gain = 198.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.096  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 162ded2d5

Time (s): cpu = 00:08:26 ; elapsed = 00:06:09 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.24515 %
  Global Horizontal Routing Utilization  = 4.35407 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 198438f9e

Time (s): cpu = 00:08:28 ; elapsed = 00:06:10 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 198438f9e

Time (s): cpu = 00:08:28 ; elapsed = 00:06:10 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 152d0271d

Time (s): cpu = 00:08:37 ; elapsed = 00:06:19 . Memory (MB): peak = 3153.414 ; gain = 198.223

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.096  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 152d0271d

Time (s): cpu = 00:08:37 ; elapsed = 00:06:20 . Memory (MB): peak = 3153.414 ; gain = 198.223
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:38 ; elapsed = 00:06:20 . Memory (MB): peak = 3153.414 ; gain = 198.223

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:50 ; elapsed = 00:06:28 . Memory (MB): peak = 3153.414 ; gain = 198.223
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 3153.414 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 3153.414 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/lawpark/Documents/hls_project/mcml_project/mcml_project.runs/impl_2/system_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.414 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 3153.414 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3183.699 ; gain = 30.285
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 10:00:55 2016...
