// Seed: 2851376443
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    output tri0 id_4,
    output wire id_5,
    input wire id_6,
    output wire id_7,
    output supply1 id_8,
    input wand id_9,
    output wor id_10,
    input wor id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri1 id_14,
    output wor id_15,
    output tri0 id_16,
    output uwire id_17,
    input wire id_18,
    input tri0 id_19,
    output supply0 id_20,
    input tri1 id_21,
    input wand id_22,
    input uwire id_23,
    output tri0 id_24
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    inout  uwire id_0,
    output logic id_1
);
  always @* begin : LABEL_0
    $unsigned(43);
    ;
    id_1 <= #1 -1;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
