/*
 * PwmDrive.c
 *
 *  Created on: May 12, 2025
 *      Author: user
 */


/*
 * PwmDrive.c
 *  Created on: May 12, 2023
 *      Author: Gal Lior
 */
#include "..\Application\StructDef.h"
#include "LowLevel.h"

void ClearTrip(void)
{
    EALLOW ;

    // Clear comparator latches
    HWREGH(CMPSS_VBUS_BASE   + CMPSS_O_COMPSTSCLR ) = 0x2 + (2<<8) ;
    HWREGH(CMPSS_BUSCUR_BASE + CMPSS_O_COMPSTSCLR ) = 0x2 + (2<<8) ;

    // Next
    // CMPSS2.High: Mux 2.0
    // CMPSS2.Lo  : Mux 3.0
    // CMPSS3.High: Mux 4.0
    // EPWM XBAR must define trip 4/5
    EALLOW ;
    HWREG(EPWMXBARA_BASE + XBAR_O_OUT4MUX0TO15CFG) = 0 ;
    HWREG(EPWMXBARA_BASE + XBAR_O_OUT5MUX0TO15CFG) = 0 ;


    HWREGH(PWM_A_BASE + EPWM_O_TZOSTCLR) = 0xff ;
    HWREGH(PWM_A_BASE + EPWM_O_TZCBCCLR) = 0xff ;
    HWREGH(PWM_A_BASE + EPWM_O_TZCLR) = 0x7f ;
    HWREGH(PWM_B_BASE + EPWM_O_TZOSTCLR) = 0xff ;
    HWREGH(PWM_B_BASE + EPWM_O_TZCBCCLR) = 0xff ;
    HWREGH(PWM_B_BASE + EPWM_O_TZCLR) = 0x7f ;
    HWREGH(PWM_C_BASE + EPWM_O_TZOSTCLR) = 0xff ;
    HWREGH(PWM_C_BASE + EPWM_O_TZCBCCLR) = 0xff ;
    HWREGH(PWM_C_BASE + EPWM_O_TZCLR) = 0x7f ;
    EDIS ;
}


void PwmEnable()
{
// Release PWM A for standard work
EALLOW ;

// See that there will be no comparison, thus no switching to ON at all
    HWREGH(PWM_A_BASE + EPWM_O_CMPB + 0x1U) =  ClaState.PwmMax ;
    HWREGH(PWM_A_BASE + EPWM_O_CMPA + 0x1U) =  ClaState.PwmMax ;
    HWREGH(PWM_B_BASE + EPWM_O_CMPB + 0x1U) =  ClaState.PwmMax ;
    HWREGH(PWM_B_BASE + EPWM_O_CMPA + 0x1U) =  ClaState.PwmMax ;
    HWREGH(PWM_C_BASE + EPWM_O_CMPB + 0x1U) =  ClaState.PwmMax ;
    HWREGH(PWM_C_BASE + EPWM_O_CMPA + 0x1U) =  ClaState.PwmMax ;


    HWREGH(PWM_A_BASE + EPWM_O_AQCSFRC) = 0x4 ;
    HWREGH(PWM_B_BASE + EPWM_O_AQCSFRC) = 0x4 ;
    HWREGH(PWM_C_BASE + EPWM_O_AQCSFRC) = 0x4 ;

    // Normal dead band control - complementary
    HWREGH(PWM_A_BASE + EPWM_O_DBCTL ) = 0xb ;
    HWREGH(PWM_B_BASE + EPWM_O_DBCTL ) = 0xb ;
    HWREGH(PWM_C_BASE + EPWM_O_DBCTL ) = 0xb ;

    GpioDataRegs.GPDSET.all = (1<<3); //SetGateDrvEnable
}


#pragma FUNCTION_OPTIONS ( setupPwmParams, "--opt_level=0" );

void setupPwmParams(void)
{
    SysState.Timing.PwmFrame = HWREGH(PWM_A_BASE + EPWM_O_TBPRD);

    ClaState.PwmMax = SysState.Timing.PwmFrame + 4 ; // if above the frame it will not switch, so the PWM will be identically zero, which is ok
    ClaState.PwmMin = 2; // Start immediately after PWM start
    ClaState.PwmMinB = __max( DEAD_TIME_USEC* CPU_CLK_MHZ  , CURSAMPWINDOW_TIME_USEC* CPU_CLK_MHZ)  ;
    ClaState.PwmFrame = SysState.Timing.PwmFrame;
    ClaState.InvPwmFrame = 1.0f / __fmax(ClaState.PwmFrame,1)  ;
    ClaMailIn.Ts = SysState.Timing.Ts ;

    ClaState.PwmFrame2 = ClaState.PwmFrame * 2.0f ;
    ClaState.MaxWB = ClaState.PwmFrame - ClaState.PwmMinB ;
    ClaState.MaxWA = ClaState.PwmFrame - ClaState.PwmMin  ;
    ClaState.PwmOffset = (float) ( (short unsigned )( ClaState.PwmFrame2 - ( ClaState.PwmMin + ClaState.PwmMinB) ) * 0.5f ) ;
}

/*
 * Set the GAP of the super speed recorder as prescaling of the DMA-generating event
 */
void SetSuperSpeedGap( short unsigned gap )
{
    if ( gap > 15 )
    {
        gap = 15 ;
    }
    EPWM_setADCTriggerEventPrescale(EPWM4_BASE, EPWM_SOC_B,gap);
}


void KillMotor(void)
{
    short unsigned mask ;
    mask = BlockInts() ;
    EALLOW ;
    HWREGH(PWM_A_BASE + EPWM_O_AQCSFRC) = 0x5  ; // Kill both
    HWREGH(PWM_A_BASE + EPWM_O_DBCTL) = 0x2002 ; // Set both output to B

    HWREGH(PWM_B_BASE + EPWM_O_AQCSFRC) = 0x5  ; // Kill both
    HWREGH(PWM_B_BASE + EPWM_O_DBCTL) = 0x2002 ; // Set both output to B

    HWREGH(PWM_C_BASE + EPWM_O_AQCSFRC) = 0x5  ; // Kill both
    HWREGH(PWM_C_BASE + EPWM_O_DBCTL) = 0x2002 ; // Set both output to B
    EDIS ;
    ClaState.MotorOnRequest = 0 ;
    RestoreInts(mask) ;
}



/*
 * Setup PWM9 as fast-sync counter. It just ticks. Not connected to ant external pins
 */
void InitEPwm9AsFastCounter(void)
{
    EPwm9Regs.TBPRD = (unsigned short) (CPU_CLK_MHZ * LMeasTsampUsec )-1;                        // Set timer period
    EPwm9Regs.TBPHS.bit.TBPHS = 0x0000;            // Phase is 0
    EPwm9Regs.TBCTR = 0x0000;                      // Clear counter

    //
    // Setup TBCLK to 50MHZ
    //
    EPwm9Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP  ; // Count up
    EPwm9Regs.TBCTL.bit.PHSEN = TB_DISABLE;        // Disable phase loading
    EPwm9Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;       // Clock ratio to SYSCLKOUT
    EPwm9Regs.TBCTL.bit.CLKDIV = TB_DIV1;

    // Set sync out on zero
    EPwm9Regs.EPWMSYNCOUTEN.all = 0x2 ; // Sync out on zero

}
/*
 * Setup PWM7 as master-sync counter. It just ticks. Not connected to ant external pins
 */
void InitEPwm7AsMasterCounter()
{
    EPwm7Regs.TBPRD = (unsigned short) (CPU_CLK_MHZ * 250UL)-1;                        // Set timer period
    EPwm7Regs.TBPHS.bit.TBPHS = 0x0000;            // Phase is 0
    EPwm7Regs.TBCTR = 0x0000;                      // Clear counter

    //
    // Setup TBCLK to 50MHZ
    //
    EPwm7Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP  ; // Count up
    EPwm7Regs.TBCTL.bit.PHSEN = TB_DISABLE;        // Disable phase loading
    EPwm7Regs.TBCTL.bit.HSPCLKDIV = TB_DIV4;       // Clock ratio to SYSCLKOUT
    EPwm7Regs.TBCTL.bit.CLKDIV = TB_DIV1;

    // Set sync out on zero
    EPwm7Regs.EPWMSYNCOUTEN.all = 0x2 ; // Sync out on zero
}


void setupPWMForDacEna(uint32_t base,unsigned long DacSet_nsec,unsigned long DisablePeriod_nsec,unsigned long pwmPeriod_nsec)
{
    HWREGH(base + EPWM_O_TBCTL) = 0xc00b ; // Stop, immediate period load

    // setup the Timer-Based Phase Register (TBPHS)
    EPWM_setPhaseShift(base, 0);

    // setup the Time-Base Counter Register (TBCTR)
    EPWM_setTimeBaseCounter(base, 0);

    // setup the Time-Base Period Register (TBPRD)
    // set to zero initially
    EPWM_setTimeBasePeriod(base, (pwmPeriod_nsec / CPU_CLK_NSEC) - 1 );
    HWREGH(base + EPWM_O_CMPA + 0x1U)  = (short unsigned) (DisablePeriod_nsec  / CPU_CLK_NSEC) ;

    // setup the Counter-Compare Control Register (CMPCTL)
    EALLOW ;

    HWREGH( base + EPWM_O_CMPCTL)  =  0x55 ; // Load A B immediate
    HWREGH( base + EPWM_O_CMPCTL2) =  0x55  ; // Immediate load for C and for D


    HWREGH(base + EPWM_O_AQCTLA) =  0x21 ; // Zero on zero rise on A up

    HWREGH(base + EPWM_O_AQCTL) = 0x0a ; // Load on either event , immediate action qualifier writes

    HWREGH(base + EPWM_O_TZSEL) = 0 ; // One shot disablers, events A1 and B1

    HWREGH(base + EPWM_O_TZCTL) = 0 ;

    HWREGH(base + EPWM_O_TBCTL) = 0x600c ; // Up , phase enable , immediate period load, emulation stop at next frame start

    HWREGH(base + EPWM_O_AQSFRC) = 0x0   ; // Shadowed continuous software load, next counter = 0

    // Set PWM synchronization scheme all to PWM5
    HWREGH(base + EPWM_O_HRPCTL) = 0x60  ; // CMPD will synchronize DAC
    HWREGH(base + EPWM_O_CMPD  ) = (short unsigned) (DacSet_nsec/ CPU_CLK_NSEC )  ; // CMP3 will synchronize DAC

    HWREGH(base + EPWM_O_SYNCINSEL) = PWM_SYNCSEL ;

    return;

}

void SetupPWM_Phase(uint32_t base,unsigned long pwmPeriod_nsec)
{
    uint32_t LUT_BASE =   base + EPWM1MINDBLUT_BASE -  EPWM1_BASE ;
    short unsigned Halfprd ;
    HWREGH(base + EPWM_O_TBCTL) = 0xc00b ; // Stop, immediate period load

    // setup the Timer-Based Phase Register (TBPHS)
    EPWM_setPhaseShift(base, 0);

    // setup the Time-Base Counter Register (TBCTR)
    EPWM_setTimeBaseCounter(base, 0);

    // setup the Time-Base Period Register (TBPRD)
    // set to zero initially
    Halfprd = pwmPeriod_nsec / ( 2UL * CPU_CLK_NSEC) ;
    EPWM_setTimeBasePeriod(base,  Halfprd );
    EALLOW ;

    // setup the Counter-Compare Control Register (CMPCTL)
    HWREGH( base + EPWM_O_CMPCTL)  =  0x55 ; // Load A B immediate
    HWREGH(base + EPWM_O_CMPA + 0x1U)  = ( Halfprd >> 1 ) ;
    HWREGH(base + EPWM_O_CMPB + 0x1U)  = ( Halfprd >> 1 ) ;
    HWREGH( base + EPWM_O_CMPCTL)  =  0x5 ; // Load A B as shadows at period
    HWREGH( base + EPWM_O_CMPCTL2) =  0x55  ; // Immediate load for C and for D
    HWREGH(base + EPWM_O_CMPA + 0x1U)  = ( Halfprd >> 1 ) ;
    HWREGH(base + EPWM_O_CMPB + 0x1U)  = ( Halfprd >> 1 ) ;

    // setup the Dead-Band Rising Edge Delay Register (DBRED)
    EPWM_setRisingEdgeDelayCount(base, (short unsigned) ( DEAD_TIME_USEC * CPU_CLK_MHZ ) );

    // setup the Dead-Band Falling Edge Delay Register (DBFED)
    EPWM_setFallingEdgeDelayCount(base, (short unsigned) ( DEAD_TIME_USEC * CPU_CLK_MHZ ));

    // setup the PWM-Chopper Control Register (PCCTL)
    EPWM_disableChopper(base);


    EALLOW ;
    HWREGH(base + EPWM_O_AQCTLA) = 0x421 ; // Zero on zero and B down, rise on A up
    HWREGH(base + EPWM_O_AQCTL)  = 0x0a ; // Load on either event , immediate action qualifier writes

    HWREGH(base + EPWM_O_DBCTL2) = 0x0 ; // Load DBCTL immediate
    HWREGH(base + EPWM_O_DBCTL ) = 0x2002 ;
    HWREGH(base + EPWM_O_DBCTL2) = 0x4 ; // Load DBCTL from shadow on counter = 0
    HWREGH(base + EPWM_O_DBCTL ) = 0x2002 ;

    // setup the Trip Zone Select Register (TZSEL)
    HWREGH(base + EPWM_O_TZSEL) = 0xc000 ; // One shot disablers, events A1 and B1

    HWREGH(base + EPWM_O_TZDCSEL) = (2<<6)+2 ; // Consider only AH1, B1H

    HWREGH(base + EPWM_O_TZCTLDCB) = 2 + (2<<3) + (2<<6) + (2<<9)  ; // Trip actions will force all to LO

    HWREGH(base + EPWM_O_TZCTLDCA) = 2 + (2<<3) + (2<<6) + (2<<9)  ; // Trip actions will force all to LO

    HWREGH(base + EPWM_O_DCTRIPSEL) = 3 + (3<<4) + (4<<8) + (4<<12) ; // DCA H/L are trip 4 , DCB H/L are trip 5

    //HWREGH(base + EPWM_O_TZSEL) = 0 ; // One shot disablers, events A1 and B1
    //HWREGH(base + EPWM_O_TZCTL) = 0 ;
    HWREGH(base + EPWM_O_TZCTL) = (2<<4) + (2<<8) ; // Legacy, force A and B to low by compare events

    HWREGH(base + EPWM_O_TBCTL) = 0x600e ; // Up down, phase enable , immediate period load, emulation stop at next frame start

    HWREGH(base + EPWM_O_AQSFRC) = 0x0   ; // Shadowed continuous software load, next counter = 0


    HWREGH(base + EPWM_O_SYNCINSEL) = PWM_SYNCSEL ;

    HWREG(LUT_BASE+EPWM_O_MINDBCFG) = 0x00090009 ; // Each block selects its mate as its blocking source , enabled
    HWREG(LUT_BASE+EPWM_O_MINDBDLY) = 0x000c000c ; // Set 80nsec as minimum delay
    HWREG(LUT_BASE+EPWM_O_LUTCTLA) = 0x00aa0000  ; // Set equal to in1
    HWREG(LUT_BASE+EPWM_O_LUTCTLB) = 0x00aa0000  ; // Set equal to in1

    // Set PWM synchronization scheme all to PWM5
    //HWREGH(base + EPWM_O_HRPCTL) = 0x40  ; // CMPC will synchronize DAC
    //HWREGH(base + EPWM_O_CMPC) = (short unsigned) (DacSet_nsec/ CPU_CLK_NSEC )  ; // CMP3 will synchronize DAC

    return;

}

void StopPwmsAndSync(void)
{
    EALLOW ;
    CpuSysRegs.PCLKCR0.bit.TBCLKSYNC = 0;
    HWREGH(EPWM1_BASE+EPWM_O_TBCTR) = 0 ;
    HWREGH(EPWM2_BASE+EPWM_O_TBCTR) = 0 ;
    HWREGH(EPWM3_BASE+EPWM_O_TBCTR) = 0 ;
    HWREGH(EPWM4_BASE+EPWM_O_TBCTR) = 0 ;
    HWREGH(EPWM5_BASE+EPWM_O_TBCTR) = 0 ;
    HWREGH(EPWM6_BASE+EPWM_O_TBCTR) = 0 ;
    HWREGH(EPWM7_BASE+EPWM_O_TBCTR) = 0 ;
    HWREGH(EPWM8_BASE+EPWM_O_TBCTR) = 0 ;
    HWREGH(EPWM9_BASE+EPWM_O_TBCTR) = 0 ;
    HWREGH(EPWM10_BASE+EPWM_O_TBCTR) = 0 ;
}

void StartPwmsAndSync(void)
{
    StopPwmsAndSync() ;
    EALLOW ;
    CpuSysRegs.PCLKCR0.bit.TBCLKSYNC = 1;
}


void SetPwmSyncSource( short unsigned idx )
{
    StopPwmsAndSync() ;
    HWREGH(PWM_A_BASE + EPWM_O_SYNCINSEL) = idx ;
    HWREGH(PWM_B_BASE + EPWM_O_SYNCINSEL) = idx ;
    HWREGH(PWM_C_BASE + EPWM_O_SYNCINSEL) = idx ;
}
