mot:0.0463871889288
fault:0.0453634712361
sot:0.0355239011194
rmot:0.0302611009535
fs:0.0301535617721
bx:0.0174610297668
circuits:0.0166737035907
mbx:0.0164462505182
circuit:0.0150077051999
mx:0.0122856774865
coverage:0.0111757729955
symbolic:0.00995102990934
faulty:0.00991393595679
obdd:0.00988938393585
simulation:0.00939732937409
obdds:0.00864675390125
detectable:0.00825370541494
mb:0.00792150326326
valued:0.0075169125513
gate:0.00603190969151
mode:0.00601859278201
sfp:0.0059470755037
faults:0.00592555534109
modes:0.0055916493623
cct:0.00526280016583
simulator:0.00482314615244
hitec:0.00475766040296
atpg:0.00466008456383
po:0.00442518318798
sequential:0.00423403351877
hybrid:0.00418573498994
logic:0.00414231080109
synchronous:0.00409354287373
initialized:0.00362515690074
detectability:0.00306676008609
sim:0.00301595484575
stuck:0.00270423056534
combinational:0.00261479172546
patterns:0.00247466740181
evaluations:0.00245867005902
coverages:0.00240187608368
pis:0.00234078772709
logics:0.00211690334711
fsim:0.00197355006219
benchmark:0.00190040494851
event:0.00186345885761
mux:0.00175591611702
jzj:0.00166733450196
tautology:0.00161819569248
reset:0.00160367449946
synchronizing:0.00159775477242
mixed:0.00152788340646
scan:0.00152746081623
sequences:0.00151973002673
exactness:0.00148340759038
unknown:0.0014803674525
accuracy:0.0014769283848
switch:0.0014633056243
frame:0.00145985036612
initialize:0.00145265911495
detect:0.00136192362398
undetectable:0.00131693708777
detected:0.00131608678396
resetability:0.00131570004146
resimulation:0.00131570004146
vectors:0.00120022397296
undetect:0.00118941510074
switching:0.00118232344834
outputs:0.00117929508585
free:0.00117240547466
boolean:0.0011695315718
fsm:0.00116613050054
injected:0.00116613050054
secondary:0.00115511569967
undefined:0.00111265313678
traversal:0.00109104344017
sym:0.00107909416201
strategy:0.0010746185798
drechsler:0.00106299784464
marked:0.00105972903885
sos:0.00102225336203
responses:0.00101486683366
detection:0.00100325849981
deterministic:0.00100104473286
untestable:0.000988938393585
driven:0.000980919894605
sec:0.000953324295626
simulators:0.000951707965871
switches:0.000948088854574
gap:0.000940911335863
cpu:0.000937838655241
symbolically:0.000931817013426
fa:0.000927998970216
propagation:0.000916658912901
exact:0.000915567143283
exceeded:0.000913196756339
pos:0.000913196756339
procedures:0.000883070391104
memory:0.000880085234872
efficiency:0.000869295270125
assignment:0.00082244275528
besides:0.000818336134413
detects:0.000817725225714
guarantees:0.000807845400085
transformation:0.000805851387839
multiplexers:0.000767951170293
iff:0.000757808544296
signals:0.000757808544296
output:0.000749871773821
observation:0.000749723330409
limit:0.000743644787741
working:0.000732234713964
injective:0.000726668652006
additionally:0.000724247222955
generation:0.000723540284438
inputs:0.000713446209749
succeeded:0.000712392895107
max:0.00070228094987
analogously:0.000701940802296
signal:0.000697067813546
upon:0.000696921717203
inaccuracy:0.000692813265951
propagated:0.000681611003941
gas:0.000658820016858
uninitializable:0.000657850020729
mixedare:0.000657850020729
tect:0.000657850020729
sog:0.000657850020729
atgp:0.000657850020729
initializability:0.000657850020729
atpgs:0.000657850020729
resetable:0.000657850020729
operationthree:0.000657850020729
stored:0.000635412691568
sis:0.000629950245228
considerably:0.000627274223909
ga:0.000621211342284
requirements:0.000617419213278
realized:0.000613293919286
jf:0.000612848453906
cultivation:0.00059470755037
cris:0.00059470755037
pomeranz:0.00059470755037
initializable:0.00059470755037
veritas:0.00059470755037
strategies:0.000583089900625
benchmarks:0.000582694398787
advantages:0.000574806980165
initialization:0.000570368983855
delta:0.000567688108567
lambda:0.000559424021939
numerous:0.000558462764593
fault simulation:0.0448220795626
h fs:0.0374933041372
three valued:0.0264233528596
fault coverage:0.0251233036739
fault free:0.020194873081
b fs:0.018025626989
free circuit:0.0155093592871
hybrid fault:0.014474017593
mode mb:0.0129784514321
test evaluation:0.0125002879212
sequential circuits:0.0124120058685
bx fs:0.0122574263525
memory elements:0.0117985471719
synchronous sequential:0.0109366944717
valued logic:0.010551787543
test sequence:0.0102234639564
observation time:0.00986864835884
x fs:0.00986864835884
fault simulator:0.00885351457235
fault f:0.00869366633718
multiple observation:0.00865230095473
faulty circuit:0.00861631071508
simulation procedure:0.00855282857766
sequence z:0.00797320939758
exact fault:0.00793127587517
mode mx:0.00793127587517
value simulation:0.00793127587517
symbolic fault:0.00789491868707
time test:0.0074517140033
f z:0.00730803040659
detect f:0.00721025079561
input sequence:0.00702430368036
state vectors:0.00692319876681
output sequence:0.00677033467297
algorithm bx:0.00648922571605
gate evaluations:0.00648922571605
mx mbx:0.00648922571605
valued fault:0.00648922571605
initial state:0.00641608073467
faulty circuits:0.00620976166942
test sequences:0.00613407837386
unknown initial:0.0059211890153
mbx mb:0.00576820063649
mot strategy:0.00576820063649
space limit:0.00576820063649
bx sim:0.00576820063649
test strategy:0.00558878550248
test generation:0.00546279014916
true value:0.00542952943262
mixed logic:0.00504717555693
symbolic methods:0.00475809338989
time frame:0.00474106857739
output sequences:0.00460536923412
large circuits:0.0046005587804
random patterns:0.00446235908996
benchmark circuits:0.00443285923875
explicit fault:0.00434683316859
procedure bx:0.00432615047737
simulation steps:0.00432615047737
simulation based:0.00427620097
space requirements:0.0039511708202
sequential circuit:0.00379285486192
symbolic simulation:0.00372585700165
event driven:0.00364127166413
based upon:0.00361758020456
mot f:0.00360512539781
mot detectable:0.00360512539781
sec cct:0.00360512539781
simulation modes:0.00360512539781
simulator h:0.00360512539781
valued simulation:0.00360512539781
coverage determined:0.00360512539781
sot detectable:0.00360512539781
d mot:0.00360512539781
obdd based:0.00356857004242
simulation step:0.00328954945295
largest benchmark:0.00328954945295
full scan:0.00310488083471
different logics:0.00310488083471
valued state:0.00310488083471
fault coverages:0.00297380836868
symbolic state:0.00297380836868
combinational circuit:0.00296708518578
rmot detectable:0.00288410031824
fa sim:0.00288410031824
modes mx:0.00288410031824
non tautology:0.00288410031824
driven sfp:0.00288410031824
mode mbx:0.00288410031824
mot fault:0.00288410031824
bx fa:0.00288410031824
fs based:0.00288410031824
deterministic test:0.00287210357169
different modes:0.00265773646586
deterministic patterns:0.00263163956236
detection function:0.00263163956236
next state:0.00259763033376
circuit test:0.00248390466777
fault propagation:0.00248390466777
time sec:0.00234723602841
time step:0.00233049736016
symbolic atpg:0.00216307523868
partial reset:0.00216307523868
fs works:0.00216307523868
detectable according:0.00216307523868
driven single:0.00216307523868
sot fsim:0.00216307523868
fault free circuit:0.0170576255108
three valued logic:0.0138173651983
synchronous sequential circuits:0.0107399864327
rmot and mot:0.00985407512449
multiple observation time:0.00909606934568
observation time test:0.00909606934568
symbolic fault simulation:0.00833875017138
true value simulation:0.00833806356687
exact fault coverage:0.00833806356687
hybrid fault simulator:0.00833806356687
hybrid fault simulation:0.00833806356687
fault simulation procedure:0.00833806356687
respect to sot:0.00833806356687
detect f z:0.00758005778807
circuit under test:0.00723766748482
three valued fault:0.00682205200926
unknown initial state:0.00682205200926
input sequence z:0.00606404623045
time test strategy:0.00606404623045
mx mbx mb:0.00606404623045
fault simulation based:0.00550288907392
valued fault simulation:0.00530604045165
explicit fault simulation:0.0048642709333
upon the three:0.00454803467284
simulator for synchronous:0.00454803467284
free and faulty:0.00454803467284
algorithm bx sim:0.00454803467284
cpu time sec:0.00379058344684
simulator h fs:0.00379002889403
mot f z:0.00379002889403
fault coverage determined:0.00379002889403
simulation for synchronous:0.00379002889403
f z p:0.00379002889403
limit s max:0.00379002889403
symbolic state vectors:0.00379002889403
time sec cct:0.00379002889403
fault simulator h:0.00379002889403
three valued simulation:0.00379002889403
d mot f:0.00379002889403
three valued state:0.00379002889403
simulation with respect:0.00347447923807
z p q:0.00347447923807
number of gate:0.00347447923807
number of memory:0.00303561397313
procedure bx fs:0.00303202311523
test sequence z:0.00303202311523
respect to rmot:0.00303202311523
coverage with respect:0.00303202311523
event driven sfp:0.00303202311523
determined in mode:0.00303202311523
based fault simulation:0.00303202311523
bx fa sim:0.00303202311523
largest benchmark circuits:0.00303202311523
hard to initialize:0.00303202311523
circuits are initialized:0.00303202311523
valued state vectors:0.00303202311523
sequential circuit test:0.00277958339046
synchronous sequential circuit:0.00277958339046
single fault propagation:0.00277958339046
fault simulation using:0.00277958339046
circuit test generation:0.00277958339046
mx or mbx:0.00227401733642
driven single fault:0.00227401733642
po in time:0.00227401733642
transformation of symbolic:0.00227401733642
fault is sot:0.00227401733642
mb mx mbx:0.00227401733642
detects more faults:0.00227401733642
cct jzj mx:0.00227401733642
mbx and mb:0.00227401733642
coverage cpu time:0.00227401733642
requirements of b:0.00227401733642
h fs works:0.00227401733642
based upon obdds:0.00227401733642
works in mode:0.00227401733642
according to sot:0.00227401733642
based on mot:0.00227401733642
fs the symbolic:0.00227401733642
fs based upon:0.00227401733642
mot test evaluation:0.00227401733642
test strategy mot:0.00227401733642
algorithm bx fa:0.00227401733642
mbx mb mx:0.00227401733642
fault coverage cpu:0.00227401733642
