// Seed: 3147339230
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    input supply1 id_6,
    input wor id_7,
    output supply0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output wor id_11,
    input uwire id_12,
    output wor id_13,
    output uwire id_14,
    input wire id_15,
    input uwire id_16,
    input tri id_17,
    input wire id_18,
    input uwire id_19,
    output supply0 id_20,
    input tri0 id_21,
    input tri0 id_22
);
  assign id_8 = id_6;
endmodule
module module_1 (
    output tri1 id_0,
    inout  tri0 id_1,
    input  wor  id_2
);
  wire id_4;
  module_0(
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2
  );
endmodule
