INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Carry_Lookahead_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_Lookahead_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Carry_Out_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_Out_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Half_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sim_1/new/Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
