Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 15 23:23:11 2020
| Host         : DESKTOP-A6N57EC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |              22 |            4 |
| No           | Yes                   | No                     |              64 |           12 |
| Yes          | No                    | No                     |              32 |           16 |
| Yes          | No                    | Yes                    |             340 |           97 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG |               |                  |                2 |              6 |
|  CLK_IBUF_BUFG |               | RESET_IBUF       |                4 |             22 |
|  CLK_IBUF_BUFG | CE_IBUF       | RESET_IBUF       |                3 |             24 |
|  U2/cnt_of     |               | RESET_IBUF       |                5 |             32 |
|  CLK_IBUF_BUFG | U1/RE         |                  |               16 |             32 |
| ~CLK_IBUF_BUFG |               | U1/SR[0]         |                7 |             32 |
|  CLK_IBUF_BUFG | U4/CEO        | RESET_IBUF       |               94 |            316 |
+----------------+---------------+------------------+------------------+----------------+


