Timing Analyzer report for sls_mem_v
Fri Mar 07 15:07:08 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'intClock'
 14. Slow 1200mV 85C Model Hold: 'intClock'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'intClock'
 25. Slow 1200mV 0C Model Hold: 'intClock'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'intClock'
 35. Fast 1200mV 0C Model Hold: 'intClock'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; sls_mem_v                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
;     Processors 3-8         ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
; intClock   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { intClock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 247.83 MHz ; 247.83 MHz      ; CLOCK_50   ;      ;
; 257.86 MHz ; 257.86 MHz      ; intClock   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.035 ; -63.459         ;
; intClock ; -2.878 ; -59.773         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; intClock ; 0.323 ; 0.000           ;
; CLOCK_50 ; 0.391 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -30.000                       ;
; intClock ; -2.174 ; -45.696                       ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                          ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; -3.035 ; intclockcnt[17] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.968      ;
; -3.030 ; intclockcnt[18] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.963      ;
; -3.014 ; intclockcnt[16] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.947      ;
; -2.949 ; intclockcnt[21] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.882      ;
; -2.882 ; intclockcnt[23] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.815      ;
; -2.815 ; intclockcnt[20] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.748      ;
; -2.796 ; intclockcnt[19] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.729      ;
; -2.712 ; intclockcnt[24] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.645      ;
; -2.706 ; intclockcnt[22] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.639      ;
; -2.694 ; intclockcnt[15] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.627      ;
; -2.682 ; intclockcnt[8]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.617      ;
; -2.674 ; intclockcnt[6]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.609      ;
; -2.671 ; intclockcnt[13] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.604      ;
; -2.650 ; intclockcnt[7]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.585      ;
; -2.546 ; intclockcnt[14] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.479      ;
; -2.440 ; intclockcnt[11] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.375      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.416 ; intclockcnt[18] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.350      ;
; -2.415 ; intclockcnt[9]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.350      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.412 ; intclockcnt[17] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.346      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.391 ; intclockcnt[16] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.325      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.326 ; intclockcnt[21] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.260      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.259 ; intclockcnt[17] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; intclockcnt[18] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.186      ;
; -2.238 ; intclockcnt[16] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.170      ;
; -2.238 ; intclockcnt[16] ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.170      ;
; -2.238 ; intclockcnt[16] ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.170      ;
; -2.238 ; intclockcnt[16] ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.170      ;
; -2.238 ; intclockcnt[16] ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.170      ;
; -2.238 ; intclockcnt[16] ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.170      ;
; -2.238 ; intclockcnt[16] ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.170      ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'intClock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.878 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[1]     ; intClock     ; intClock    ; 1.000        ; -0.023     ; 3.850      ;
; -2.847 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[3]     ; intClock     ; intClock    ; 1.000        ; -0.023     ; 3.819      ;
; -2.826 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[2]     ; intClock     ; intClock    ; 1.000        ; -0.023     ; 3.798      ;
; -2.818 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[0]     ; intClock     ; intClock    ; 1.000        ; -0.023     ; 3.790      ;
; -2.594 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[1]     ; intClock     ; intClock    ; 1.000        ; -0.051     ; 3.538      ;
; -2.578 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[0]   ; intClock     ; intClock    ; 1.000        ; -0.060     ; 3.513      ;
; -2.570 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[1]   ; intClock     ; intClock    ; 1.000        ; -0.060     ; 3.505      ;
; -2.562 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[3]     ; intClock     ; intClock    ; 1.000        ; -0.051     ; 3.506      ;
; -2.550 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[2]   ; intClock     ; intClock    ; 1.000        ; -0.060     ; 3.485      ;
; -2.545 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[2]     ; intClock     ; intClock    ; 1.000        ; -0.051     ; 3.489      ;
; -2.543 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[3]   ; intClock     ; intClock    ; 1.000        ; -0.060     ; 3.478      ;
; -2.534 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[0]     ; intClock     ; intClock    ; 1.000        ; -0.051     ; 3.478      ;
; -2.127 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 3.060      ;
; -2.127 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 3.060      ;
; -2.127 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 3.060      ;
; -2.127 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 3.060      ;
; -2.127 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 3.060      ;
; -2.127 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 3.060      ;
; -1.981 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.914      ;
; -1.981 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.914      ;
; -1.981 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.914      ;
; -1.981 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.914      ;
; -1.981 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.914      ;
; -1.981 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.914      ;
; -1.894 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.827      ;
; -1.894 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.827      ;
; -1.894 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.827      ;
; -1.894 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.827      ;
; -1.894 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.827      ;
; -1.894 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.827      ;
; -1.732 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.665      ;
; -1.732 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.665      ;
; -1.732 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.665      ;
; -1.732 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.665      ;
; -1.732 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.665      ;
; -1.732 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.665      ;
; -1.520 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.453      ;
; -1.520 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.453      ;
; -1.520 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.453      ;
; -1.520 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.453      ;
; -1.520 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.453      ;
; -1.520 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.453      ;
; -1.465 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.396      ;
; -1.465 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.396      ;
; -1.465 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.396      ;
; -1.465 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.396      ;
; -1.465 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.396      ;
; -1.465 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.396      ;
; -1.288 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.219      ;
; -1.288 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.219      ;
; -1.288 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.219      ;
; -1.288 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.219      ;
; -1.288 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.219      ;
; -1.288 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.219      ;
; -1.261 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.192      ;
; -1.261 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.192      ;
; -1.261 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.192      ;
; -1.261 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.192      ;
; -1.261 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.192      ;
; -1.261 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.192      ;
; -1.259 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.000              ; intClock     ; intClock    ; 1.000        ; -0.060     ; 2.194      ;
; -1.257 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.060     ; 2.192      ;
; -1.196 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 2.132      ;
; -1.167 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.010              ; intClock     ; intClock    ; 1.000        ; -0.060     ; 2.102      ;
; -1.118 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.049      ;
; -1.118 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.049      ;
; -1.118 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.049      ;
; -1.118 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.049      ;
; -1.118 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.049      ;
; -1.118 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 2.049      ;
; -1.113 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|state.000              ; intClock     ; intClock    ; 1.000        ; -0.060     ; 2.048      ;
; -1.111 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.060     ; 2.046      ;
; -1.107 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.040      ;
; -1.107 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.040      ;
; -1.107 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.040      ;
; -1.107 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.040      ;
; -1.107 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.040      ;
; -1.107 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 2.040      ;
; -1.097 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 2.033      ;
; -1.080 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 2.016      ;
; -1.080 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.011              ; intClock     ; intClock    ; 1.000        ; -0.060     ; 2.015      ;
; -1.039 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.062     ; 1.972      ;
; -1.026 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|state.000              ; intClock     ; intClock    ; 1.000        ; -0.060     ; 1.961      ;
; -1.025 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|state.010              ; intClock     ; intClock    ; 1.000        ; -0.060     ; 1.960      ;
; -1.024 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.060     ; 1.959      ;
; -1.021 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 1.957      ;
; -1.021 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 1.957      ;
; -1.021 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 1.957      ;
; -1.021 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 1.957      ;
; -1.021 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 1.957      ;
; -1.021 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 1.957      ;
; -1.021 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 1.957      ;
; -1.021 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 1.957      ;
; -1.007 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 1.938      ;
; -1.007 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 1.938      ;
; -1.007 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 1.938      ;
; -1.007 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 1.938      ;
; -1.007 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 1.938      ;
; -1.007 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.064     ; 1.938      ;
; -0.981 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; intClock     ; intClock    ; 1.000        ; -0.059     ; 1.917      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'intClock'                                                                                                                                                                                                                   ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.323 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.378      ; 0.888      ;
; 0.326 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.378      ; 0.891      ;
; 0.330 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.378      ; 0.895      ;
; 0.333 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.378      ; 0.898      ;
; 0.348 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.378      ; 0.913      ;
; 0.356 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.378      ; 0.921      ;
; 0.358 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.577      ;
; 0.370 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.379      ; 0.936      ;
; 0.391 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.611      ;
; 0.420 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.639      ;
; 0.502 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.721      ;
; 0.508 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.727      ;
; 0.567 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.786      ;
; 0.569 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.793      ;
; 0.579 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|state.100                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.798      ;
; 0.583 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.802      ;
; 0.586 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.805      ;
; 0.592 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.378      ; 1.157      ;
; 0.602 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.379      ; 1.168      ;
; 0.607 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.379      ; 1.173      ;
; 0.612 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.379      ; 1.178      ;
; 0.617 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.379      ; 1.183      ;
; 0.620 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.379      ; 1.186      ;
; 0.631 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.850      ;
; 0.642 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.379      ; 1.208      ;
; 0.642 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.379      ; 1.208      ;
; 0.647 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.866      ;
; 0.651 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.870      ;
; 0.690 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|LD_EN_H                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.909      ;
; 0.698 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.917      ;
; 0.712 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.931      ;
; 0.712 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|LD_EN_M                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.931      ;
; 0.714 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.933      ;
; 0.751 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 0.970      ;
; 0.783 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; intClock     ; intClock    ; 0.000        ; 0.382      ; 1.352      ;
; 0.783 ; sls_mem_cu_v:mem_cu|state.101              ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.002      ;
; 0.802 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.021      ;
; 0.806 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.025      ;
; 0.816 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.035      ;
; 0.841 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.060      ;
; 0.844 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.066      ;
; 0.850 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.069      ;
; 0.852 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.071      ;
; 0.858 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.077      ;
; 0.860 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[0]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.397      ; 1.417      ;
; 0.863 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[1]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.397      ; 1.417      ;
; 0.863 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[2]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.397      ; 1.417      ;
; 0.863 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[3]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.397      ; 1.417      ;
; 0.863 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.082      ;
; 0.874 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.093      ;
; 0.889 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[3]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.065      ; 1.141      ;
; 0.890 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[0]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.065      ; 1.142      ;
; 0.902 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.378      ; 1.467      ;
; 0.922 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.141      ;
; 0.926 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.145      ;
; 0.927 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[2]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.065      ; 1.179      ;
; 0.933 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.152      ;
; 0.941 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[1]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.065      ; 1.193      ;
; 0.951 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.170      ;
; 0.952 ; sls_mem_cu_v:mem_cu|Cnt_EN                 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.065      ; 1.174      ;
; 0.953 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.176      ;
; 0.958 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.177      ;
; 0.962 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.181      ;
; 0.964 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.183      ;
; 0.970 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.189      ;
; 0.973 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.192      ;
; 0.975 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.194      ;
; 0.975 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.194      ;
; 1.006 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[0]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.407      ; 1.570      ;
; 1.006 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[1]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.407      ; 1.570      ;
; 1.006 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[2]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.407      ; 1.570      ;
; 1.006 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[3]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.407      ; 1.570      ;
; 1.006 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.062      ; 1.225      ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                          ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; intclockcnt[25] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.609      ;
; 0.550 ; intclockcnt[3]  ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.768      ;
; 0.551 ; intclockcnt[2]  ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; intclockcnt[1]  ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.770      ;
; 0.553 ; intclockcnt[0]  ; intclockcnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.786      ;
; 0.553 ; intclockcnt[5]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.771      ;
; 0.555 ; intclockcnt[4]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.773      ;
; 0.558 ; intclockcnt[19] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; intclockcnt[16] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; intclockcnt[8]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; intclockcnt[9]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.562 ; intclockcnt[21] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; intclockcnt[22] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.563 ; intclockcnt[6]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.570 ; intclockcnt[13] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; intclockcnt[12] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; intclockcnt[10] ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; intclockcnt[11] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; intclockcnt[24] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; intclockcnt[18] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; intclockcnt[14] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; intclockcnt[7]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.707 ; intclockcnt[15] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.925      ;
; 0.709 ; intclockcnt[20] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.927      ;
; 0.714 ; intclockcnt[23] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.932      ;
; 0.723 ; intclockcnt[17] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.941      ;
; 0.825 ; intclockcnt[3]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.043      ;
; 0.826 ; intclockcnt[1]  ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.044      ;
; 0.827 ; intclockcnt[5]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.045      ;
; 0.833 ; intclockcnt[9]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.833 ; intclockcnt[19] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.836 ; intclockcnt[21] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.054      ;
; 0.839 ; intclockcnt[2]  ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.057      ;
; 0.841 ; intclockcnt[2]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.059      ;
; 0.842 ; intclockcnt[4]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.060      ;
; 0.844 ; intclockcnt[13] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; intclockcnt[4]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; intclockcnt[11] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; intclockcnt[8]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; intclockcnt[16] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; intclockcnt[7]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.065      ;
; 0.848 ; intclockcnt[16] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.848 ; intclockcnt[8]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.850 ; intclockcnt[6]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; intclockcnt[22] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.068      ;
; 0.852 ; intclockcnt[22] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.070      ;
; 0.852 ; intclockcnt[6]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.070      ;
; 0.856 ; intclockcnt[12] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.076      ;
; 0.858 ; intclockcnt[10] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.076      ;
; 0.858 ; intclockcnt[12] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.078      ;
; 0.860 ; intclockcnt[24] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; intclockcnt[18] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; intclockcnt[14] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; intclockcnt[10] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.862 ; intclockcnt[14] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; intclockcnt[18] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.080      ;
; 0.935 ; intclockcnt[3]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.153      ;
; 0.936 ; intclockcnt[1]  ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.154      ;
; 0.937 ; intclockcnt[3]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.155      ;
; 0.937 ; intclockcnt[5]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.155      ;
; 0.938 ; intclockcnt[1]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.156      ;
; 0.939 ; intclockcnt[5]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.157      ;
; 0.943 ; intclockcnt[19] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.161      ;
; 0.943 ; intclockcnt[9]  ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.161      ;
; 0.945 ; intclockcnt[19] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.163      ;
; 0.945 ; intclockcnt[9]  ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.163      ;
; 0.946 ; intclockcnt[21] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.164      ;
; 0.948 ; intclockcnt[21] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.166      ;
; 0.951 ; intclockcnt[2]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.169      ;
; 0.953 ; intclockcnt[11] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.173      ;
; 0.953 ; intclockcnt[2]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.171      ;
; 0.954 ; intclockcnt[13] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.172      ;
; 0.954 ; intclockcnt[4]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.172      ;
; 0.955 ; intclockcnt[11] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.175      ;
; 0.956 ; intclockcnt[13] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.174      ;
; 0.956 ; intclockcnt[4]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.174      ;
; 0.957 ; intclockcnt[7]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.175      ;
; 0.958 ; intclockcnt[16] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.176      ;
; 0.958 ; intclockcnt[8]  ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.176      ;
; 0.959 ; intclockcnt[7]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.177      ;
; 0.960 ; intclockcnt[16] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.178      ;
; 0.960 ; intclockcnt[8]  ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.178      ;
; 0.962 ; intclockcnt[22] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.180      ;
; 0.962 ; intclockcnt[6]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.180      ;
; 0.964 ; intclockcnt[6]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.182      ;
; 0.968 ; intclockcnt[10] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.188      ;
; 0.968 ; intclockcnt[12] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.188      ;
; 0.970 ; intclockcnt[10] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.190      ;
; 0.970 ; intclockcnt[12] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.190      ;
; 0.972 ; intclockcnt[14] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.190      ;
; 0.972 ; intclockcnt[18] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.190      ;
; 0.974 ; intclockcnt[14] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.192      ;
; 0.974 ; intclockcnt[18] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.192      ;
; 0.981 ; intclockcnt[15] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.199      ;
; 0.989 ; intclockcnt[23] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.207      ;
; 0.997 ; intclockcnt[20] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.215      ;
; 0.998 ; intclockcnt[17] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.216      ;
; 0.999 ; intclockcnt[20] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.217      ;
; 1.028 ; intClock        ; intClock        ; intClock     ; CLOCK_50    ; 0.000        ; 2.174      ; 3.588      ;
; 1.047 ; intclockcnt[3]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.265      ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 273.75 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 285.06 MHz ; 285.06 MHz      ; intClock   ;                                                               ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.653 ; -55.198        ;
; intClock ; -2.508 ; -50.097        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; intClock ; 0.311 ; 0.000          ;
; CLOCK_50 ; 0.347 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -30.000                      ;
; intClock ; -2.174 ; -45.696                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                           ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; -2.653 ; intclockcnt[17] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.592      ;
; -2.647 ; intclockcnt[18] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.586      ;
; -2.633 ; intclockcnt[16] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.572      ;
; -2.572 ; intclockcnt[21] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.511      ;
; -2.533 ; intclockcnt[23] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.472      ;
; -2.459 ; intclockcnt[20] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.398      ;
; -2.441 ; intclockcnt[19] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.380      ;
; -2.374 ; intclockcnt[15] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.313      ;
; -2.358 ; intclockcnt[22] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.297      ;
; -2.348 ; intclockcnt[8]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.290      ;
; -2.345 ; intclockcnt[24] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.284      ;
; -2.341 ; intclockcnt[6]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.283      ;
; -2.326 ; intclockcnt[13] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.265      ;
; -2.324 ; intclockcnt[7]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.266      ;
; -2.227 ; intclockcnt[14] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.166      ;
; -2.125 ; intclockcnt[11] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.067      ;
; -2.114 ; intclockcnt[9]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.056      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.108 ; intclockcnt[18] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.048      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.100 ; intclockcnt[17] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.040      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.080 ; intclockcnt[16] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.020      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -2.019 ; intclockcnt[21] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.959      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.958 ; intclockcnt[17] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.896      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.952 ; intclockcnt[18] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.890      ;
; -1.938 ; intclockcnt[16] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.876      ;
; -1.938 ; intclockcnt[16] ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.876      ;
; -1.938 ; intclockcnt[16] ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.876      ;
; -1.938 ; intclockcnt[16] ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.876      ;
; -1.938 ; intclockcnt[16] ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.876      ;
; -1.938 ; intclockcnt[16] ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.876      ;
; -1.938 ; intclockcnt[16] ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.876      ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'intClock'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.508 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[1]     ; intClock     ; intClock    ; 1.000        ; -0.020     ; 3.483      ;
; -2.482 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[3]     ; intClock     ; intClock    ; 1.000        ; -0.020     ; 3.457      ;
; -2.465 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[2]     ; intClock     ; intClock    ; 1.000        ; -0.020     ; 3.440      ;
; -2.453 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[0]     ; intClock     ; intClock    ; 1.000        ; -0.020     ; 3.428      ;
; -2.255 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[1]     ; intClock     ; intClock    ; 1.000        ; -0.047     ; 3.203      ;
; -2.237 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[0]   ; intClock     ; intClock    ; 1.000        ; -0.055     ; 3.177      ;
; -2.233 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[1]   ; intClock     ; intClock    ; 1.000        ; -0.055     ; 3.173      ;
; -2.228 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[3]     ; intClock     ; intClock    ; 1.000        ; -0.047     ; 3.176      ;
; -2.222 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[2]   ; intClock     ; intClock    ; 1.000        ; -0.055     ; 3.162      ;
; -2.213 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[2]     ; intClock     ; intClock    ; 1.000        ; -0.047     ; 3.161      ;
; -2.209 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[3]   ; intClock     ; intClock    ; 1.000        ; -0.055     ; 3.149      ;
; -2.200 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[0]     ; intClock     ; intClock    ; 1.000        ; -0.047     ; 3.148      ;
; -1.800 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.739      ;
; -1.800 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.739      ;
; -1.800 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.739      ;
; -1.800 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.739      ;
; -1.800 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.739      ;
; -1.800 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.739      ;
; -1.676 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.615      ;
; -1.676 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.615      ;
; -1.676 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.615      ;
; -1.676 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.615      ;
; -1.676 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.615      ;
; -1.676 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.615      ;
; -1.602 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.541      ;
; -1.602 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.541      ;
; -1.602 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.541      ;
; -1.602 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.541      ;
; -1.602 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.541      ;
; -1.602 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.541      ;
; -1.453 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.392      ;
; -1.453 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.392      ;
; -1.453 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.392      ;
; -1.453 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.392      ;
; -1.453 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.392      ;
; -1.453 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.392      ;
; -1.290 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.229      ;
; -1.290 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.229      ;
; -1.290 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.229      ;
; -1.290 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.229      ;
; -1.290 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.229      ;
; -1.290 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 2.229      ;
; -1.223 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.160      ;
; -1.223 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.160      ;
; -1.223 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.160      ;
; -1.223 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.160      ;
; -1.223 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.160      ;
; -1.223 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.160      ;
; -1.073 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.010      ;
; -1.073 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.010      ;
; -1.073 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.010      ;
; -1.073 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.010      ;
; -1.073 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.010      ;
; -1.073 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 2.010      ;
; -1.037 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.974      ;
; -1.037 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.974      ;
; -1.037 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.974      ;
; -1.037 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.974      ;
; -1.037 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.974      ;
; -1.037 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.974      ;
; -1.008 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.000              ; intClock     ; intClock    ; 1.000        ; -0.054     ; 1.949      ;
; -1.005 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.054     ; 1.946      ;
; -0.974 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.916      ;
; -0.953 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.010              ; intClock     ; intClock    ; 1.000        ; -0.054     ; 1.894      ;
; -0.916 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.853      ;
; -0.916 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.853      ;
; -0.916 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.853      ;
; -0.916 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.853      ;
; -0.916 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.853      ;
; -0.916 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.853      ;
; -0.897 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 1.836      ;
; -0.897 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 1.836      ;
; -0.897 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 1.836      ;
; -0.897 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 1.836      ;
; -0.897 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 1.836      ;
; -0.897 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 1.836      ;
; -0.884 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|state.000              ; intClock     ; intClock    ; 1.000        ; -0.054     ; 1.825      ;
; -0.881 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.054     ; 1.822      ;
; -0.874 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.816      ;
; -0.867 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.011              ; intClock     ; intClock    ; 1.000        ; -0.054     ; 1.808      ;
; -0.866 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.808      ;
; -0.834 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.056     ; 1.773      ;
; -0.831 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|state.010              ; intClock     ; intClock    ; 1.000        ; -0.054     ; 1.772      ;
; -0.824 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.766      ;
; -0.824 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.766      ;
; -0.824 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.766      ;
; -0.824 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.766      ;
; -0.824 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.766      ;
; -0.824 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.766      ;
; -0.824 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.766      ;
; -0.824 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.766      ;
; -0.810 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|state.000              ; intClock     ; intClock    ; 1.000        ; -0.054     ; 1.751      ;
; -0.807 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.054     ; 1.748      ;
; -0.804 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.741      ;
; -0.804 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.741      ;
; -0.804 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.741      ;
; -0.804 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.741      ;
; -0.804 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.741      ;
; -0.804 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.058     ; 1.741      ;
; -0.774 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; intClock     ; intClock    ; 1.000        ; -0.053     ; 1.716      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'intClock'                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.339      ; 0.820      ;
; 0.317 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.339      ; 0.825      ;
; 0.318 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.339      ; 0.826      ;
; 0.321 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.339      ; 0.829      ;
; 0.334 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.339      ; 0.842      ;
; 0.346 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.339      ; 0.854      ;
; 0.346 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.546      ;
; 0.348 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.548      ;
; 0.354 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.340      ; 0.863      ;
; 0.375 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.575      ;
; 0.445 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.645      ;
; 0.449 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.649      ;
; 0.510 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.710      ;
; 0.510 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.710      ;
; 0.510 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.710      ;
; 0.511 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.711      ;
; 0.514 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.714      ;
; 0.515 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.715      ;
; 0.516 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.716      ;
; 0.519 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|state.100                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.719      ;
; 0.521 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.721      ;
; 0.524 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.724      ;
; 0.526 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.726      ;
; 0.564 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.339      ; 1.072      ;
; 0.564 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.764      ;
; 0.566 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.340      ; 1.075      ;
; 0.574 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.340      ; 1.083      ;
; 0.580 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.780      ;
; 0.581 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.340      ; 1.090      ;
; 0.583 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.340      ; 1.092      ;
; 0.586 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.340      ; 1.095      ;
; 0.596 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.796      ;
; 0.603 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.340      ; 1.112      ;
; 0.603 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.340      ; 1.112      ;
; 0.618 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.818      ;
; 0.631 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|LD_EN_H                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.831      ;
; 0.647 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.847      ;
; 0.653 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.853      ;
; 0.654 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|LD_EN_M                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.854      ;
; 0.680 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.880      ;
; 0.705 ; sls_mem_cu_v:mem_cu|state.101              ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.905      ;
; 0.706 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; intClock     ; intClock    ; 0.000        ; 0.343      ; 1.218      ;
; 0.716 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.916      ;
; 0.726 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.926      ;
; 0.737 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.937      ;
; 0.754 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.954      ;
; 0.754 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.954      ;
; 0.755 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.955      ;
; 0.755 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.955      ;
; 0.759 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.959      ;
; 0.759 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.959      ;
; 0.759 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.959      ;
; 0.761 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.961      ;
; 0.764 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.964      ;
; 0.764 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.964      ;
; 0.765 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.965      ;
; 0.766 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.966      ;
; 0.771 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.971      ;
; 0.772 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.972      ;
; 0.772 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.972      ;
; 0.773 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 0.973      ;
; 0.779 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[0]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.355      ; 1.278      ;
; 0.779 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[1]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.355      ; 1.278      ;
; 0.779 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[2]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.355      ; 1.278      ;
; 0.779 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[3]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.355      ; 1.278      ;
; 0.822 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.022      ;
; 0.832 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[3]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.060      ; 1.061      ;
; 0.832 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.032      ;
; 0.833 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[0]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.060      ; 1.062      ;
; 0.835 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.035      ;
; 0.843 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.043      ;
; 0.844 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.044      ;
; 0.844 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.044      ;
; 0.846 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.339      ; 1.354      ;
; 0.848 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.048      ;
; 0.848 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.048      ;
; 0.850 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.050      ;
; 0.851 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.051      ;
; 0.851 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.051      ;
; 0.855 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.055      ;
; 0.855 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.055      ;
; 0.857 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.057      ;
; 0.860 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.060      ;
; 0.861 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.061      ;
; 0.861 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.061      ;
; 0.863 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[2]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.060      ; 1.092      ;
; 0.868 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.068      ;
; 0.868 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.068      ;
; 0.872 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[1]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.060      ; 1.101      ;
; 0.879 ; sls_mem_cu_v:mem_cu|Cnt_EN                 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.059      ; 1.082      ;
; 0.909 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.056      ; 1.109      ;
; 0.918 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[0]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.364      ; 1.426      ;
; 0.918 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[1]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.364      ; 1.426      ;
; 0.918 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[2]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.364      ; 1.426      ;
; 0.918 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[3]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.364      ; 1.426      ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                           ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; intclockcnt[25] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.495 ; intclockcnt[3]  ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; intclockcnt[2]  ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; intclockcnt[0]  ; intclockcnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.708      ;
; 0.497 ; intclockcnt[1]  ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; intclockcnt[5]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.696      ;
; 0.500 ; intclockcnt[4]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; intclockcnt[19] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; intclockcnt[16] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; intclockcnt[8]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; intclockcnt[21] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; intclockcnt[9]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.701      ;
; 0.505 ; intclockcnt[6]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.506 ; intclockcnt[22] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.705      ;
; 0.512 ; intclockcnt[13] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; intclockcnt[12] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; intclockcnt[10] ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; intclockcnt[24] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; intclockcnt[18] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; intclockcnt[14] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; intclockcnt[11] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; intclockcnt[7]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.640 ; intclockcnt[15] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.839      ;
; 0.646 ; intclockcnt[20] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.845      ;
; 0.651 ; intclockcnt[23] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.850      ;
; 0.654 ; intclockcnt[17] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.853      ;
; 0.739 ; intclockcnt[3]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.937      ;
; 0.742 ; intclockcnt[1]  ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.940      ;
; 0.743 ; intclockcnt[5]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.941      ;
; 0.745 ; intclockcnt[2]  ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.943      ;
; 0.745 ; intclockcnt[19] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.748 ; intclockcnt[21] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; intclockcnt[9]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.946      ;
; 0.749 ; intclockcnt[4]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.947      ;
; 0.750 ; intclockcnt[16] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; intclockcnt[8]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.949      ;
; 0.752 ; intclockcnt[2]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.950      ;
; 0.754 ; intclockcnt[6]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.952      ;
; 0.755 ; intclockcnt[22] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; intclockcnt[4]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; intclockcnt[16] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.956      ;
; 0.757 ; intclockcnt[13] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; intclockcnt[12] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.959      ;
; 0.758 ; intclockcnt[8]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.956      ;
; 0.759 ; intclockcnt[11] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.957      ;
; 0.760 ; intclockcnt[7]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; intclockcnt[10] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; intclockcnt[6]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.762 ; intclockcnt[24] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; intclockcnt[22] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; intclockcnt[18] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; intclockcnt[14] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.962      ;
; 0.765 ; intclockcnt[12] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.966      ;
; 0.768 ; intclockcnt[10] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.966      ;
; 0.769 ; intclockcnt[18] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; intclockcnt[14] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.969      ;
; 0.828 ; intclockcnt[3]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.026      ;
; 0.831 ; intclockcnt[1]  ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.029      ;
; 0.832 ; intclockcnt[5]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.030      ;
; 0.834 ; intclockcnt[19] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.033      ;
; 0.835 ; intclockcnt[3]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.033      ;
; 0.837 ; intclockcnt[21] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.036      ;
; 0.837 ; intclockcnt[9]  ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.035      ;
; 0.838 ; intclockcnt[1]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.036      ;
; 0.839 ; intclockcnt[5]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.037      ;
; 0.841 ; intclockcnt[19] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.040      ;
; 0.841 ; intclockcnt[2]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.039      ;
; 0.844 ; intclockcnt[21] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; intclockcnt[9]  ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.042      ;
; 0.845 ; intclockcnt[11] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.046      ;
; 0.845 ; intclockcnt[4]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.043      ;
; 0.846 ; intclockcnt[16] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.045      ;
; 0.846 ; intclockcnt[13] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.045      ;
; 0.847 ; intclockcnt[8]  ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.045      ;
; 0.848 ; intclockcnt[2]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.046      ;
; 0.849 ; intclockcnt[7]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.047      ;
; 0.850 ; intclockcnt[6]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.048      ;
; 0.851 ; intclockcnt[22] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.050      ;
; 0.852 ; intclockcnt[11] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.053      ;
; 0.852 ; intclockcnt[4]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.050      ;
; 0.853 ; intclockcnt[16] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.052      ;
; 0.853 ; intclockcnt[13] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.052      ;
; 0.854 ; intclockcnt[8]  ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.052      ;
; 0.854 ; intclockcnt[10] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.055      ;
; 0.854 ; intclockcnt[12] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.055      ;
; 0.856 ; intclockcnt[7]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.054      ;
; 0.857 ; intclockcnt[6]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.055      ;
; 0.858 ; intclockcnt[18] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.057      ;
; 0.859 ; intclockcnt[14] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.058      ;
; 0.861 ; intclockcnt[10] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.062      ;
; 0.861 ; intclockcnt[12] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.062      ;
; 0.865 ; intclockcnt[18] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; intclockcnt[14] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.065      ;
; 0.885 ; intclockcnt[15] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.084      ;
; 0.895 ; intclockcnt[23] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.094      ;
; 0.895 ; intclockcnt[20] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.094      ;
; 0.898 ; intclockcnt[17] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.097      ;
; 0.902 ; intclockcnt[20] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.101      ;
; 0.924 ; intclockcnt[3]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.122      ;
; 0.927 ; intclockcnt[1]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.125      ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.262 ; -22.601        ;
; intClock ; -0.997 ; -16.970        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; intClock ; 0.159 ; 0.000          ;
; CLOCK_50 ; 0.204 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -31.510                      ;
; intClock ; -1.000 ; -41.000                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                           ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; -1.262 ; intclockcnt[18] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.211      ;
; -1.259 ; intclockcnt[17] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.208      ;
; -1.246 ; intclockcnt[16] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.195      ;
; -1.210 ; intclockcnt[21] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.159      ;
; -1.209 ; intclockcnt[23] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.158      ;
; -1.150 ; intclockcnt[24] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.099      ;
; -1.138 ; intclockcnt[20] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.087      ;
; -1.125 ; intclockcnt[19] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.074      ;
; -1.112 ; intclockcnt[15] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.061      ;
; -1.088 ; intclockcnt[13] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.037      ;
; -1.077 ; intclockcnt[8]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.028      ;
; -1.076 ; intclockcnt[6]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.027      ;
; -1.072 ; intclockcnt[22] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.021      ;
; -1.067 ; intclockcnt[7]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.018      ;
; -1.025 ; intclockcnt[14] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.974      ;
; -0.949 ; intclockcnt[11] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.900      ;
; -0.932 ; intclockcnt[9]  ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.883      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; intclockcnt[18] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.824      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.871 ; intclockcnt[17] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.821      ;
; -0.851 ; intclockcnt[25] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.800      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; intclockcnt[16] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.815 ; intclockcnt[21] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.765      ;
; -0.810 ; intclockcnt[10] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.761      ;
; -0.806 ; intclockcnt[0]  ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.561      ;
; -0.791 ; intclockcnt[12] ; intClock        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.742      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.782 ; intclockcnt[18] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.731      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.779 ; intclockcnt[17] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.728      ;
; -0.768 ; intclockcnt[0]  ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.523      ;
; -0.758 ; intclockcnt[16] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; intclockcnt[16] ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.707      ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'intClock'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.997 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[1]     ; intClock     ; intClock    ; 1.000        ; -0.028     ; 1.956      ;
; -0.980 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[3]     ; intClock     ; intClock    ; 1.000        ; -0.028     ; 1.939      ;
; -0.965 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[2]     ; intClock     ; intClock    ; 1.000        ; -0.028     ; 1.924      ;
; -0.960 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_l|Q[0]     ; intClock     ; intClock    ; 1.000        ; -0.028     ; 1.919      ;
; -0.840 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[1]     ; intClock     ; intClock    ; 1.000        ; -0.043     ; 1.784      ;
; -0.828 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[0]   ; intClock     ; intClock    ; 1.000        ; -0.049     ; 1.766      ;
; -0.824 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[1]   ; intClock     ; intClock    ; 1.000        ; -0.049     ; 1.762      ;
; -0.821 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[3]     ; intClock     ; intClock    ; 1.000        ; -0.043     ; 1.765      ;
; -0.816 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[2]   ; intClock     ; intClock    ; 1.000        ; -0.049     ; 1.754      ;
; -0.809 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[2]     ; intClock     ; intClock    ; 1.000        ; -0.043     ; 1.753      ;
; -0.807 ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[3]   ; intClock     ; intClock    ; 1.000        ; -0.049     ; 1.745      ;
; -0.802 ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[0]     ; intClock     ; intClock    ; 1.000        ; -0.043     ; 1.746      ;
; -0.736 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.686      ;
; -0.736 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.686      ;
; -0.736 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.686      ;
; -0.736 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.686      ;
; -0.736 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.686      ;
; -0.736 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.686      ;
; -0.650 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.600      ;
; -0.650 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.600      ;
; -0.650 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.600      ;
; -0.650 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.600      ;
; -0.650 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.600      ;
; -0.650 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.600      ;
; -0.598 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.548      ;
; -0.598 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.548      ;
; -0.598 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.548      ;
; -0.598 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.548      ;
; -0.598 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.548      ;
; -0.598 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.548      ;
; -0.510 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.460      ;
; -0.361 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.311      ;
; -0.361 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.311      ;
; -0.361 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.311      ;
; -0.361 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.311      ;
; -0.361 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.311      ;
; -0.361 ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.311      ;
; -0.357 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.307      ;
; -0.272 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.000              ; intClock     ; intClock    ; 1.000        ; -0.036     ; 1.223      ;
; -0.268 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.036     ; 1.219      ;
; -0.258 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.208      ;
; -0.258 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.208      ;
; -0.258 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.208      ;
; -0.258 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.208      ;
; -0.258 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.208      ;
; -0.258 ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.208      ;
; -0.245 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.195      ;
; -0.216 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.171      ;
; -0.202 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.157      ;
; -0.186 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.010              ; intClock     ; intClock    ; 1.000        ; -0.036     ; 1.137      ;
; -0.186 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|state.000              ; intClock     ; intClock    ; 1.000        ; -0.036     ; 1.137      ;
; -0.182 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.036     ; 1.133      ;
; -0.179 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.129      ;
; -0.179 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.129      ;
; -0.179 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.129      ;
; -0.179 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.129      ;
; -0.179 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.129      ;
; -0.179 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.129      ;
; -0.163 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.113      ;
; -0.163 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.113      ;
; -0.163 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.113      ;
; -0.163 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.113      ;
; -0.163 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.113      ;
; -0.163 ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.037     ; 1.113      ;
; -0.148 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.103      ;
; -0.143 ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; sls_mem_cu_v:mem_cu|state.011              ; intClock     ; intClock    ; 1.000        ; -0.036     ; 1.094      ;
; -0.134 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.089      ;
; -0.134 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.089      ;
; -0.134 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.089      ;
; -0.134 ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.089      ;
; -0.134 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.089      ;
; -0.134 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.089      ;
; -0.134 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.089      ;
; -0.134 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.089      ;
; -0.134 ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; intClock     ; intClock    ; 1.000        ; -0.032     ; 1.089      ;
; -0.134 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|state.000              ; intClock     ; intClock    ; 1.000        ; -0.036     ; 1.085      ;
; -0.132 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; intClock     ; intClock    ; 1.000        ; -0.038     ; 1.081      ;
; -0.132 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; intClock     ; intClock    ; 1.000        ; -0.038     ; 1.081      ;
; -0.132 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; intClock     ; intClock    ; 1.000        ; -0.038     ; 1.081      ;
; -0.132 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; intClock     ; intClock    ; 1.000        ; -0.038     ; 1.081      ;
; -0.132 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; intClock     ; intClock    ; 1.000        ; -0.038     ; 1.081      ;
; -0.132 ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; intClock     ; intClock    ; 1.000        ; -0.038     ; 1.081      ;
; -0.130 ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.036     ; 1.081      ;
; -0.124 ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; sls_mem_cu_v:mem_cu|state.100              ; intClock     ; intClock    ; 1.000        ; -0.036     ; 1.075      ;
; -0.104 ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; sls_mem_cu_v:mem_cu|state.010              ; intClock     ; intClock    ; 1.000        ; -0.036     ; 1.055      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'intClock'                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.159 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.483      ;
; 0.162 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.486      ;
; 0.165 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.489      ;
; 0.167 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.491      ;
; 0.173 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.497      ;
; 0.180 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.504      ;
; 0.183 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.507      ;
; 0.187 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.307      ;
; 0.210 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.331      ;
; 0.219 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.339      ;
; 0.273 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|state.001                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.395      ;
; 0.302 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.631      ;
; 0.307 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|state.100                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[0]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.640      ;
; 0.317 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.641      ;
; 0.321 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.645      ;
; 0.324 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.648      ;
; 0.325 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.649      ;
; 0.337 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.661      ;
; 0.338 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.662      ;
; 0.341 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|state.101                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.462      ;
; 0.346 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|Cnt_EN                                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.466      ;
; 0.350 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.470      ;
; 0.355 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|LD_EN_H                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.476      ;
; 0.365 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|LD_EN_M                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.486      ;
; 0.374 ; sls_mem_cu_v:mem_cu|intcnt[5]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.495      ;
; 0.377 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.497      ;
; 0.379 ; sls_mem_cu_v:mem_cu|state.010              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.499      ;
; 0.398 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.518      ;
; 0.412 ; sls_mem_cu_v:mem_cu|state.101              ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.532      ;
; 0.426 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.546      ;
; 0.428 ; sls_mem_cu_v:mem_cu|state.011              ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_we_reg       ; intClock     ; intClock    ; 0.000        ; 0.224      ; 0.758      ;
; 0.435 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|state.010                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.555      ;
; 0.451 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.576      ;
; 0.458 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[1]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[0]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.219      ; 0.762      ;
; 0.459 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[1]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.219      ; 0.762      ;
; 0.459 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[2]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.219      ; 0.762      ;
; 0.459 ; sls_mem_cu_v:mem_cu|LD_EN_M                ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[3]                                                                                      ; intClock     ; intClock    ; 0.000        ; 0.219      ; 0.762      ;
; 0.461 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[2]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[0]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.051      ; 0.619      ;
; 0.464 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[3]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.051      ; 0.619      ;
; 0.464 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.589      ;
; 0.472 ; sls_mem_cu_v:mem_cu|intcnt[4]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.593      ;
; 0.481 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6] ; sls_mem_v:mut|sls_rom_v:my_rom|altsyncram:altsyncram_component|altsyncram_59a1:auto_generated|ram_block1a0~porta_address_reg0 ; intClock     ; intClock    ; 0.000        ; 0.220      ; 0.805      ;
; 0.482 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[2]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.051      ; 0.637      ;
; 0.487 ; sls_mem_v:mut|sls_4bit_reg_v:my_reg|Q[1]   ; sls_mem_v:mut|sls_ram_v:my_ram|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ram_block1a0~porta_datain_reg0  ; intClock     ; intClock    ; 0.000        ; 0.051      ; 0.642      ;
; 0.493 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|LD_EN_L                                                                                                   ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.613      ;
; 0.495 ; sls_mem_cu_v:mem_cu|state.001              ; sls_mem_cu_v:mem_cu|LD_EN_upcnt                                                                                               ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.615      ;
; 0.508 ; sls_mem_cu_v:mem_cu|Cnt_EN                 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.041      ; 0.633      ;
; 0.514 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.635      ;
; 0.516 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; sls_mem_cu_v:mem_cu|state.100              ; sls_mem_cu_v:mem_cu|state.000                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; sls_mem_cu_v:mem_cu|intcnt[1]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; sls_mem_cu_v:mem_cu|intcnt[3]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[1] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.641      ;
; 0.524 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[3]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.645      ;
; 0.527 ; sls_mem_cu_v:mem_cu|intcnt[0]              ; sls_mem_cu_v:mem_cu|intcnt[4]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.648      ;
; 0.529 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[0]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.225      ; 0.838      ;
; 0.529 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[1]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.225      ; 0.838      ;
; 0.529 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[2]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.225      ; 0.838      ;
; 0.529 ; sls_mem_cu_v:mem_cu|LD_EN_H                ; sls_mem_v:mut|sls_4bit_reg_v:my_h|Q[3]                                                                                        ; intClock     ; intClock    ; 0.000        ; 0.225      ; 0.838      ;
; 0.529 ; sls_mem_cu_v:mem_cu|intcnt[2]              ; sls_mem_cu_v:mem_cu|intcnt[5]                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[3]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[7]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[5]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[0] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[4]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[2] ; sls_mem_v:mut|sls_8bit_upcnt_v:my_cnt|Q[6]                                                                                    ; intClock     ; intClock    ; 0.000        ; 0.037      ; 0.655      ;
; 0.543 ; sls_mem_cu_v:mem_cu|state.000              ; sls_mem_cu_v:mem_cu|state.011                                                                                                 ; intClock     ; intClock    ; 0.000        ; 0.036      ; 0.663      ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                           ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.204 ; intclockcnt[25] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.293 ; intclockcnt[3]  ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; intclockcnt[1]  ; intclockcnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; intclockcnt[2]  ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; intclockcnt[5]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; intclockcnt[0]  ; intclockcnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.423      ;
; 0.295 ; intclockcnt[4]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; intclockcnt[19] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; intclockcnt[16] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; intclockcnt[9]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; intclockcnt[22] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; intclockcnt[21] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; intclockcnt[8]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; intclockcnt[6]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; intclockcnt[13] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; intclockcnt[24] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; intclockcnt[18] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; intclockcnt[14] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; intclockcnt[12] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; intclockcnt[10] ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; intclockcnt[11] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; intclockcnt[7]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.372 ; intclockcnt[15] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.493      ;
; 0.373 ; intclockcnt[20] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.494      ;
; 0.377 ; intclockcnt[23] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.498      ;
; 0.382 ; intclockcnt[17] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.503      ;
; 0.442 ; intclockcnt[3]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; intclockcnt[1]  ; intclockcnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; intclockcnt[5]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.446 ; intclockcnt[19] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; intclockcnt[9]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; intclockcnt[21] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.569      ;
; 0.452 ; intclockcnt[2]  ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; intclockcnt[4]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; intclockcnt[13] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; intclockcnt[11] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; intclockcnt[7]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; intclockcnt[2]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; intclockcnt[16] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; intclockcnt[4]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; intclockcnt[8]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; intclockcnt[22] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; intclockcnt[6]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; intclockcnt[16] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; intclockcnt[22] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; intclockcnt[8]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; intclockcnt[12] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; intclockcnt[6]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; intclockcnt[24] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; intclockcnt[18] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; intclockcnt[10] ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; intclockcnt[14] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; intclockcnt[12] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.586      ;
; 0.466 ; intclockcnt[14] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; intclockcnt[18] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; intclockcnt[10] ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.586      ;
; 0.505 ; intclockcnt[3]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; intclockcnt[1]  ; intclockcnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; intclockcnt[5]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.508 ; intclockcnt[3]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; intclockcnt[19] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; intclockcnt[1]  ; intclockcnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; intclockcnt[5]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; intclockcnt[9]  ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; intclockcnt[21] ; intclockcnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; intclockcnt[19] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; intclockcnt[9]  ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; intclockcnt[21] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; intclockcnt[11] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; intclockcnt[13] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.637      ;
; 0.518 ; intclockcnt[7]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; intclockcnt[11] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; intclockcnt[2]  ; intclockcnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; intclockcnt[13] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; intclockcnt[4]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.639      ;
; 0.521 ; intclockcnt[7]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; intclockcnt[15] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; intclockcnt[2]  ; intclockcnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; intclockcnt[16] ; intclockcnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; intclockcnt[4]  ; intclockcnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; intclockcnt[22] ; intclockcnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; intclockcnt[8]  ; intclockcnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; intclockcnt[6]  ; intclockcnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; intclockcnt[16] ; intclockcnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; intClock        ; intClock        ; intClock     ; CLOCK_50    ; 0.000        ; 1.227      ; 1.972      ;
; 0.526 ; intclockcnt[23] ; intclockcnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; intclockcnt[8]  ; intclockcnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; intclockcnt[10] ; intclockcnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; intclockcnt[12] ; intclockcnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; intclockcnt[6]  ; intclockcnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.647      ;
; 0.529 ; intclockcnt[14] ; intclockcnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; intclockcnt[18] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; intclockcnt[10] ; intclockcnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; intclockcnt[12] ; intclockcnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.652      ;
; 0.531 ; intclockcnt[17] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; intclockcnt[20] ; intclockcnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; intclockcnt[14] ; intclockcnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; intclockcnt[18] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.653      ;
; 0.534 ; intclockcnt[20] ; intclockcnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.655      ;
; 0.571 ; intclockcnt[3]  ; intclockcnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.691      ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.204 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.035   ; 0.159 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.035   ; 0.204 ; N/A      ; N/A     ; -3.000              ;
;  intClock        ; -2.878   ; 0.159 ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS  ; -123.232 ; 0.0   ; 0.0      ; 0.0     ; -75.696             ;
;  CLOCK_50        ; -63.459  ; 0.000 ; N/A      ; N/A     ; -31.510             ;
;  intClock        ; -59.773  ; 0.000 ; N/A      ; N/A     ; -45.696             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; leds[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; pb                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; leds[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; leds[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; leds[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; leds[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; leds[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; leds[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; leds[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; leds[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; leds[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; leds[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; leds[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 945      ; 0        ; 0        ; 0        ;
; intClock   ; CLOCK_50 ; 1        ; 1        ; 0        ; 0        ;
; intClock   ; intClock ; 299      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 945      ; 0        ; 0        ; 0        ;
; intClock   ; CLOCK_50 ; 1        ; 1        ; 0        ; 0        ;
; intClock   ; intClock ; 299      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
; intClock ; intClock ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pb         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; leds[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pb         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; leds[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 07 15:07:06 2025
Info: Command: quartus_sta sls_mem_v -c sls_mem_v
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sls_mem_v.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name intClock intClock
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.035             -63.459 CLOCK_50 
    Info (332119):    -2.878             -59.773 intClock 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 intClock 
    Info (332119):     0.391               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 CLOCK_50 
    Info (332119):    -2.174             -45.696 intClock 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.653             -55.198 CLOCK_50 
    Info (332119):    -2.508             -50.097 intClock 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 intClock 
    Info (332119):     0.347               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 CLOCK_50 
    Info (332119):    -2.174             -45.696 intClock 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.262             -22.601 CLOCK_50 
    Info (332119):    -0.997             -16.970 intClock 
Info (332146): Worst-case hold slack is 0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.159               0.000 intClock 
    Info (332119):     0.204               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.510 CLOCK_50 
    Info (332119):    -1.000             -41.000 intClock 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.204 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Fri Mar 07 15:07:08 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


