<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Feb 25 22:27:20 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets \oled1/clk_in_1Hz]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \oled1/flash_bit_314  (from \oled1/clk_in_1Hz +)
   Destination:    FD1S3IX    D              \oled1/flash_bit_314  (to \oled1/clk_in_1Hz +)

   Delay:                   3.276ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      3.276ns data_path \oled1/flash_bit_314 to \oled1/flash_bit_314 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.564ns

 Path Details: \oled1/flash_bit_314 to \oled1/flash_bit_314

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \oled1/flash_bit_314 (from \oled1/clk_in_1Hz)
Route         4   e 1.398                                  \oled1/flash_bit
LUT4        ---     0.493              A to Z              \oled1/flash_bit_I_0_1_lut
Route         1   e 0.941                                  \oled1/flash_bit_N_1422
                  --------
                    3.276  (28.6% logic, 71.4% route), 2 logic levels.

Report: 3.436 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk_1mhz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_1s]
            892 items scored, 843 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.685ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             sec_i2  (from clk_1s +)
   Destination:    FD1S3AX    D              min_i7  (to clk_1s +)

   Delay:                   9.525ns  (40.1% logic, 59.9% route), 9 logic levels.

 Constraint Details:

      9.525ns data_path sec_i2 to min_i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.685ns

 Path Details: sec_i2 to min_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              sec_i2 (from clk_1s)
Route        10   e 1.662                                  sec[2]
LUT4        ---     0.493              B to Z              i3529_3_lut
Route         1   e 0.941                                  n6_adj_1921
LUT4        ---     0.493              A to Z              i3_4_lut_adj_265
Route         2   e 1.141                                  n18056
A1_TO_FCO   ---     0.827           C[2] to COUT           add_132_1
Route         1   e 0.020                                  n32739
FCI_TO_FCO  ---     0.157            CIN to COUT           add_132_3
Route         1   e 0.020                                  n32740
FCI_TO_FCO  ---     0.157            CIN to COUT           add_132_5
Route         1   e 0.020                                  n32741
FCI_TO_FCO  ---     0.157            CIN to COUT           add_132_7
Route         1   e 0.020                                  n32742
FCI_TO_F    ---     0.598            CIN to S[2]           add_132_9
Route         1   e 0.941                                  n782
LUT4        ---     0.493              D to Z              i19033_4_lut
Route         1   e 0.941                                  min_7__N_11[7]
                  --------
                    9.525  (40.1% logic, 59.9% route), 9 logic levels.


Error:  The following path violates requirements by 4.636ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             sec_i2  (from clk_1s +)
   Destination:    FD1S3AX    D              min_i0  (to clk_1s +)

   Delay:                   9.476ns  (30.7% logic, 69.3% route), 6 logic levels.

 Constraint Details:

      9.476ns data_path sec_i2 to min_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.636ns

 Path Details: sec_i2 to min_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              sec_i2 (from clk_1s)
Route        10   e 1.662                                  sec[2]
LUT4        ---     0.493              B to Z              i3529_3_lut
Route         1   e 0.941                                  n6_adj_1921
LUT4        ---     0.493              A to Z              i3_4_lut_adj_265
Route         2   e 1.141                                  n18056
A1_TO_F     ---     0.493           C[2] to S[2]           add_132_1
Route         1   e 0.941                                  n789
LUT4        ---     0.493              C to Z              i2_4_lut_adj_266
Route         1   e 0.941                                  n35698
LUT4        ---     0.493              D to Z              \key_1/i16263_3_lut_4_lut
Route         1   e 0.941                                  min_7__N_11[0]
                  --------
                    9.476  (30.7% logic, 69.3% route), 6 logic levels.


Error:  The following path violates requirements by 4.582ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             sec_i1  (from clk_1s +)
   Destination:    FD1S3AX    D              min_i7  (to clk_1s +)

   Delay:                   9.422ns  (40.5% logic, 59.5% route), 9 logic levels.

 Constraint Details:

      9.422ns data_path sec_i1 to min_i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.582ns

 Path Details: sec_i1 to min_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              sec_i1 (from clk_1s)
Route         7   e 1.559                                  sec[1]
LUT4        ---     0.493              C to Z              i3529_3_lut
Route         1   e 0.941                                  n6_adj_1921
LUT4        ---     0.493              A to Z              i3_4_lut_adj_265
Route         2   e 1.141                                  n18056
A1_TO_FCO   ---     0.827           C[2] to COUT           add_132_1
Route         1   e 0.020                                  n32739
FCI_TO_FCO  ---     0.157            CIN to COUT           add_132_3
Route         1   e 0.020                                  n32740
FCI_TO_FCO  ---     0.157            CIN to COUT           add_132_5
Route         1   e 0.020                                  n32741
FCI_TO_FCO  ---     0.157            CIN to COUT           add_132_7
Route         1   e 0.020                                  n32742
FCI_TO_F    ---     0.598            CIN to S[2]           add_132_9
Route         1   e 0.941                                  n782
LUT4        ---     0.493              D to Z              i19033_4_lut
Route         1   e 0.941                                  min_7__N_11[7]
                  --------
                    9.422  (40.5% logic, 59.5% route), 9 logic levels.

Warning: 9.685 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets sys_clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 17.098ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             hour_warning__i7  (from sys_clk_c +)
   Destination:    FD1P3IX    D              \oled1/char_i0_i3  (to sys_clk_c +)

   Delay:                  21.938ns  (32.1% logic, 67.9% route), 17 logic levels.

 Constraint Details:

     21.938ns data_path hour_warning__i7 to \oled1/char_i0_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 17.098ns

 Path Details: hour_warning__i7 to \oled1/char_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              hour_warning__i7 (from sys_clk_c)
Route        11   e 1.689                                  hour_warning[7]
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i4288_3_lut_4_lut_3_lut
Route        11   e 1.632                                  \bcd_hour_warning/hundres_1__N_338[1]
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i3370_3_lut_rep_454
Route         2   e 1.141                                  \bcd_hour_warning/n38268
LUT4        ---     0.493              B to Z              \bcd_hour_warning/i4391_2_lut_rep_411_3_lut
Route         4   e 1.340                                  \bcd_hour_warning/n38225
LUT4        ---     0.493              D to Z              \bcd_hour_warning/i3373_3_lut_rep_401_4_lut
Route         1   e 0.941                                  \bcd_hour_warning/n38215
LUT4        ---     0.493              D to Z              \bcd_hour_warning/i4386_3_lut_4_lut
Route         7   e 1.502                                  hundres_1__N_340[1]
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i4351_3_lut_4_lut_3_lut_4_lut
Route         4   e 1.340                                  hundres_0__N_349[3]_adj_1915
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i3901_2_lut_rep_345_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \bcd_hour_warning/n38159
LUT4        ---     0.493              A to Z              \bcd_hour_warning/i3462_4_lut
Route         1   e 0.020                                  hundres_0__N_354_adj_1917
MUXL5       ---     0.233           ALUT to Z              \oled1/mux_3286_i1
Route         6   e 1.457                                  n8142
LUT4        ---     0.493              C to Z              \bcd_hour/i3931_3_lut_4_lut
Route         1   e 0.020                                  n8454
MUXL5       ---     0.233           BLUT to Z              mux_3190_i4
Route         1   e 0.941                                  n7443
LUT4        ---     0.493              D to Z              \oled1/i30703_3_lut_4_lut
Route         1   e 0.020                                  \oled1/n36378
MUXL5       ---     0.233           BLUT to Z              \oled1/i30707
Route         1   e 0.020                                  \oled1/n36382
MUXL5       ---     0.233             D0 to Z              \oled1/i30709
Route         1   e 0.941                                  \oled1/n36384
LUT4        ---     0.493              B to Z              \oled1/mux_37_Mux_3_i15_4_lut
Route         1   e 0.020                                  \oled1/n15_adj_1769
MUXL5       ---     0.233           BLUT to Z              \oled1/mux_37_Mux_3_i31
Route         1   e 0.941                                  \oled1/n2104
                  --------
                   21.938  (32.1% logic, 67.9% route), 17 logic levels.


Error:  The following path violates requirements by 17.098ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             hour_warning__i7  (from sys_clk_c +)
   Destination:    FD1P3IX    D              \oled1/char_i0_i3  (to sys_clk_c +)

   Delay:                  21.938ns  (32.1% logic, 67.9% route), 17 logic levels.

 Constraint Details:

     21.938ns data_path hour_warning__i7 to \oled1/char_i0_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 17.098ns

 Path Details: hour_warning__i7 to \oled1/char_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              hour_warning__i7 (from sys_clk_c)
Route        11   e 1.689                                  hour_warning[7]
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i4288_3_lut_4_lut_3_lut
Route        11   e 1.632                                  \bcd_hour_warning/hundres_1__N_338[1]
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i3370_3_lut_rep_454
Route         2   e 1.141                                  \bcd_hour_warning/n38268
LUT4        ---     0.493              B to Z              \bcd_hour_warning/i4391_2_lut_rep_411_3_lut
Route         4   e 1.340                                  \bcd_hour_warning/n38225
LUT4        ---     0.493              D to Z              \bcd_hour_warning/i3373_3_lut_rep_401_4_lut
Route         1   e 0.941                                  \bcd_hour_warning/n38215
LUT4        ---     0.493              D to Z              \bcd_hour_warning/i4386_3_lut_4_lut
Route         7   e 1.502                                  hundres_1__N_340[1]
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i4351_3_lut_4_lut_3_lut_4_lut
Route         4   e 1.340                                  hundres_0__N_349[3]_adj_1915
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i3901_2_lut_rep_345_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \bcd_hour_warning/n38159
LUT4        ---     0.493              A to Z              \bcd_hour_warning/i3462_4_lut
Route         1   e 0.020                                  hundres_0__N_354_adj_1917
MUXL5       ---     0.233           ALUT to Z              \oled1/mux_3286_i1
Route         6   e 1.457                                  n8142
LUT4        ---     0.493              C to Z              \oled1/i3903_3_lut_4_lut
Route         1   e 0.020                                  n8458
MUXL5       ---     0.233           ALUT to Z              mux_3190_i4
Route         1   e 0.941                                  n7443
LUT4        ---     0.493              D to Z              \oled1/i30703_3_lut_4_lut
Route         1   e 0.020                                  \oled1/n36378
MUXL5       ---     0.233           BLUT to Z              \oled1/i30707
Route         1   e 0.020                                  \oled1/n36382
MUXL5       ---     0.233             D0 to Z              \oled1/i30709
Route         1   e 0.941                                  \oled1/n36384
LUT4        ---     0.493              B to Z              \oled1/mux_37_Mux_3_i15_4_lut
Route         1   e 0.020                                  \oled1/n15_adj_1769
MUXL5       ---     0.233           BLUT to Z              \oled1/mux_37_Mux_3_i31
Route         1   e 0.941                                  \oled1/n2104
                  --------
                   21.938  (32.1% logic, 67.9% route), 17 logic levels.


Error:  The following path violates requirements by 17.098ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             hour_warning__i7  (from sys_clk_c +)
   Destination:    FD1P3IX    D              \oled1/char_i0_i2  (to sys_clk_c +)

   Delay:                  21.938ns  (32.1% logic, 67.9% route), 17 logic levels.

 Constraint Details:

     21.938ns data_path hour_warning__i7 to \oled1/char_i0_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 17.098ns

 Path Details: hour_warning__i7 to \oled1/char_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              hour_warning__i7 (from sys_clk_c)
Route        11   e 1.689                                  hour_warning[7]
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i4288_3_lut_4_lut_3_lut
Route        11   e 1.632                                  \bcd_hour_warning/hundres_1__N_338[1]
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i3370_3_lut_rep_454
Route         2   e 1.141                                  \bcd_hour_warning/n38268
LUT4        ---     0.493              B to Z              \bcd_hour_warning/i4391_2_lut_rep_411_3_lut
Route         4   e 1.340                                  \bcd_hour_warning/n38225
LUT4        ---     0.493              D to Z              \bcd_hour_warning/i3373_3_lut_rep_401_4_lut
Route         1   e 0.941                                  \bcd_hour_warning/n38215
LUT4        ---     0.493              D to Z              \bcd_hour_warning/i4386_3_lut_4_lut
Route         7   e 1.502                                  hundres_1__N_340[1]
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i4351_3_lut_4_lut_3_lut_4_lut
Route         4   e 1.340                                  hundres_0__N_349[3]_adj_1915
LUT4        ---     0.493              C to Z              \bcd_hour_warning/i3901_2_lut_rep_345_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \bcd_hour_warning/n38159
LUT4        ---     0.493              A to Z              \bcd_hour_warning/i3462_4_lut
Route         1   e 0.020                                  hundres_0__N_354_adj_1917
MUXL5       ---     0.233           ALUT to Z              \oled1/mux_3286_i1
Route         6   e 1.457                                  n8142
LUT4        ---     0.493              C to Z              \bcd_hour/i1_3_lut_4_lut
Route         1   e 0.020                                  n4_adj_1929
MUXL5       ---     0.233           BLUT to Z              mux_3190_i3
Route         1   e 0.941                                  n19395
LUT4        ---     0.493              C to Z              \oled1/i21019_3_lut
Route         1   e 0.020                                  \oled1/n8
MUXL5       ---     0.233           BLUT to Z              \oled1/i30700
Route         1   e 0.020                                  \oled1/n36375
MUXL5       ---     0.233             D0 to Z              \oled1/i30702
Route         1   e 0.941                                  \oled1/n36377
LUT4        ---     0.493              C to Z              \oled1/mux_37_Mux_2_i15_4_lut_4_lut
Route         1   e 0.020                                  \oled1/n15_adj_1818
MUXL5       ---     0.233           BLUT to Z              \oled1/mux_37_Mux_2_i31
Route         1   e 0.941                                  \oled1/n2105
                  --------
                   21.938  (32.1% logic, 67.9% route), 17 logic levels.

Warning: 22.098 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \oled1/clk_in_1Hz]       |     5.000 ns|     3.436 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_1mhz]                |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_1s]                  |     5.000 ns|     9.685 ns|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_c]               |     5.000 ns|    22.098 ns|    17 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\oled1/n15_adj_1818                     |       1|    1126|     22.80%
                                        |        |        |
\oled1/n2105                            |       1|    1126|     22.80%
                                        |        |        |
\oled1/n36375                           |       1|    1126|     22.80%
                                        |        |        |
\oled1/n36377                           |       1|    1126|     22.80%
                                        |        |        |
n2721                                   |      39|    1073|     21.73%
                                        |        |        |
hundres_1__N_340[1]                     |       7|     914|     18.51%
                                        |        |        |
hundres_0__N_354_adj_1917               |       1|     820|     16.60%
                                        |        |        |
n8142                                   |       6|     820|     16.60%
                                        |        |        |
\oled1/n36429                           |       1|     819|     16.58%
                                        |        |        |
\oled1/n15_adj_1769                     |       1|     817|     16.54%
                                        |        |        |
\oled1/n2104                            |       1|     817|     16.54%
                                        |        |        |
\oled1/n36382                           |       1|     817|     16.54%
                                        |        |        |
\oled1/n36384                           |       1|     817|     16.54%
                                        |        |        |
\bcd_hour_warning/n38215                |       1|     782|     15.83%
                                        |        |        |
\bcd_hour_warning/n38268                |       2|     780|     15.79%
                                        |        |        |
hundres_0__N_354_adj_1919               |       1|     738|     14.94%
                                        |        |        |
n8155                                   |       6|     738|     14.94%
                                        |        |        |
\bcd_hour_warning/n38225                |       4|     681|     13.79%
                                        |        |        |
\oled1/n9_adj_1763                      |       1|     670|     13.57%
                                        |        |        |
\bcd_hour_warning/n38159                |       1|     654|     13.24%
                                        |        |        |
hundres_0__N_349[3]_adj_1915            |       4|     634|     12.84%
                                        |        |        |
\bcd_min_warning/n38161                 |       1|     630|     12.76%
                                        |        |        |
\bcd_hour_warning/hundres_1__N_338[1]   |      11|     615|     12.45%
                                        |        |        |
hour_warning[5]                         |       9|     569|     11.52%
                                        |        |        |
hour_warning[6]                         |       9|     569|     11.52%
                                        |        |        |
hour_warning[7]                         |      11|     569|     11.52%
                                        |        |        |
\bcd_hour_warning/hundres_1__N_338[2]   |       8|     555|     11.24%
                                        |        |        |
\bcd_hour_warning/n38285                |       7|     537|     10.87%
                                        |        |        |
n38157                                  |       2|     528|     10.69%
                                        |        |        |
hundres_0__N_349[3]_adj_1918            |       4|     522|     10.57%
                                        |        |        |
\bcd_hour_warning/hundres_1__N_340[2]   |       4|     504|     10.20%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4939  Score: 53461513

Constraints cover  45299 paths, 2660 nets, and 7963 connections (92.4% coverage)


Peak memory: 131964928 bytes, TRCE: 5758976 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
