var pipelineJSON={"3044843104":{"nodes":[{"name":"Exit", "id":3045513728, "subtype":"exit", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":3060788864, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[]}, "3046487664":{"nodes":[{"name":"Exit", "id":3044858224, "subtype":"exit", "start":"839.00", "end":"842.00", "details":[{"type":"table", "Start Cycle":"839", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Convert", "id":3046446368, "subtype":"default", "start":"830.00", "end":"836.00", "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion", "Start Cycle":"830", "Latency":"6"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Entry", "id":3046922704, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"830", "Latency":"0"}], "type":"inst"}, {"name":"f32 *", "id":3047294752, "subtype":"default", "start":"836.00", "end":"839.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply", "Constant Operand":"3.5", "Start Cycle":"836", "Latency":"3"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}], "links":[{"from":3046446368, "to":3047294752, "details":[{"type":"table", "Width":"32"}]}, {"from":3046922704, "to":3044858224, "details":[{"type":"table", "Width":"64"}]}, {"from":3046922704, "to":3046446368, "details":[{"type":"table", "Width":"64"}]}, {"from":3047294752, "to":3044858224, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"slavereg_comp", "id":3041946232, "type":"component", "children":[{"name":"slavereg_comp.B1.start", "id":3041988288, "type":"bb", "children":[{"name":"Cluster 0", "id":3044843104, "type":"cluster"}]}, {"name":"slavereg_comp.B2", "id":3042041680, "type":"bb"}, {"name":"slavereg_comp.B0.runOnce", "id":3041985888, "type":"bb"}, {"name":"slavereg_comp.B3", "id":3042041760, "type":"bb", "children":[{"name":"Cluster 1", "id":3046487664, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={"nodes":[{"name":"slavereg_comp", "id":3041946232, "type":"component", "children":[{"name":"Stream Read", "id":3042301328, "details":[{"type":"table", "Basic Block":"slavereg_comp.B1.start", "Width":"256 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":15}]], "type":"inst"}, {"name":"Non-Blocking Stream Write", "id":3042311360, "details":[{"type":"table", "Basic Block":"slavereg_comp.B2", "Width":"128 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":37}]], "type":"inst"}]}, {"name":"return.slavereg_comp", "id":3041489952, "details":[{"type":"table", "Width":"128 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"128 bits", "Uses Packets":"No", "Uses Ready":"No", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"call.slavereg_comp", "id":3041493168, "details":[{"type":"table", "Width":"256 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"256 bits", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":3042311360, "to":3041489952}, {"from":3041493168, "to":3042301328}, {"from":3042301328, "to":3042311360}]};
var blockJSON={"3041985888":{"nodes":[{"name":"?", "id":3060589584, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":15}]], "type":"inst"}, {"name":"Feedback", "id":3061120880, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":15}]], "type":"inst"}], "links":[{"from":3061120880, "to":3060589584, "details":[{"type":"table", "Width":"1"}]}]}, "3041988288":{"nodes":[{"name":"Cluster 0", "id":3044843104, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_slavereg_comps_c0_enter1_slavereg_comp0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Logic", "id":3044850128, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"FFwd Src", "id":3044879936, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":3045857360, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"?", "id":3046322160, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":15}]], "type":"inst"}, {"name":"+", "id":3048508832, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"Compare", "id":3048970464, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3049198064, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":25}]], "type":"inst"}, {"name":"RD", "id":3049476064, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"256 bits", "Depth":"0", "Stream Name":"call.slavereg_comp", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":15}]], "type":"inst"}, {"name":"Select", "id":3054067152, "start":"2.00", "end":"2.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":3059702704, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":3060314688, "start":"3.00", "end":"3.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":3060348784, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":3060519248, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":25}]], "type":"inst"}, {"name":"FFwd Src", "id":3060955008, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":3061003776, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":3061121456, "start":"2.00", "end":"4.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":25}]], "type":"inst"}], "links":[{"from":3045857360, "to":3048508832, "details":[{"type":"table", "Width":"32"}]}, {"from":3046322160, "to":3049476064, "details":[{"type":"table", "Width":"1"}]}, {"from":3048508832, "to":3060314688, "details":[{"type":"table", "Width":"33"}]}, {"from":3048970464, "to":3054067152, "details":[{"type":"table", "Width":"1"}]}, {"from":3049198064, "to":3061121456, "details":[{"type":"table", "Width":"64"}]}, {"from":3049476064, "to":3048970464, "details":[{"type":"table", "Width":"256"}]}, {"from":3049476064, "to":3054067152, "details":[{"type":"table", "Width":"256"}]}, {"from":3049476064, "to":3060955008, "details":[{"type":"table", "Width":"256"}]}, {"from":3049476064, "to":3061003776, "details":[{"type":"table", "Width":"256"}]}, {"from":3054067152, "to":3045857360, "details":[{"type":"table", "Width":"32"}]}, {"from":3061121456, "to":3060519248, "details":[{"type":"table", "Width":"32"}]}]}, "3042041680":{"nodes":[{"name":"FFwd Dest", "id":3045514352, "start":"0.00", "end":"1.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":3046251328, "start":"0.00", "end":"1.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":3049772320, "start":"0.00", "end":"1.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":3051138944, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":37}]], "type":"inst"}, {"name":"WR", "id":3061059664, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Non-Blocking Stream Write", "Width":"128 bits", "Depth":"0", "Stream Name":"return.slavereg_comp", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":37}]], "type":"inst"}], "links":[{"from":3045514352, "to":3061059664, "details":[{"type":"table", "Width":"32"}]}, {"from":3046251328, "to":3061059664, "details":[{"type":"table", "Width":"32"}]}, {"from":3049772320, "to":3061059664, "details":[{"type":"table", "Width":"32"}]}, {"from":3061059664, "to":3051138944, "details":[{"type":"table", "Width":"1"}]}]}, "3042041760":{"nodes":[{"name":"Cluster 1", "id":3046487664, "start":"830.00", "end":"842.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_slavereg_comps_c0_enter232_slavereg_comp54", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"830", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"Logic", "id":3046494128, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"830", "Cluster Logic Latency":"9"}], "type":"inst"}, {"name":"Exit", "id":3046505504, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"839", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":3045213136, "start":"467.00", "end":"605.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"467", "Latency":"138"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"*", "id":3045698608, "start":"602.00", "end":"605.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"602", "Latency":"3"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Feedback", "id":3045699312, "start":"602.00", "end":"603.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Start Cycle":"602", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Feedback", "id":3045742320, "start":"842.00", "end":"843.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Start Cycle":"842", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Loop Orch", "id":3046213248, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":3046470848, "start":"467.00", "end":"467.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"467", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3047710304, "start":"467.00", "end":"605.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"467", "Latency":"138"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3048005360, "start":"467.00", "end":"467.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"467", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Or", "id":3048438928, "start":"467.00", "end":"467.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"467", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"ST", "id":3050890432, "start":"842.00", "end":"932.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"842", "Latency":"90"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"FFwd Dest", "id":3050901600, "start":"604.00", "end":"605.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"604", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":3054035792, "start":"467.00", "end":"467.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"467", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"Feedback", "id":3054549952, "start":"932.00", "end":"933.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Start Cycle":"932", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"LD", "id":3055054224, "start":"467.00", "end":"602.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"467", "Latency":"135"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"FFwd Dest", "id":3055221536, "start":"601.00", "end":"602.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"601", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":3055415072, "start":"466.00", "end":"467.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"466", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3058061984, "start":"695.00", "end":"696.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Start Cycle":"695", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Global variable", "id":3059354080, "start":"466.00", "end":"467.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"466", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Dest", "id":3059602832, "start":"466.00", "end":"467.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"466", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":3060275488, "start":"695.00", "end":"695.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"695", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"LD", "id":3060275840, "start":"695.00", "end":"830.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"695", "Latency":"135"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Global variable", "id":3060525184, "start":"466.00", "end":"467.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"466", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"FFwd Dest", "id":3060691792, "start":"466.00", "end":"467.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"466", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Dest", "id":3060734256, "start":"604.00", "end":"605.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"604", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3060830624, "start":"467.00", "end":"468.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Start Cycle":"467", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"Global variable", "id":3060908208, "start":"466.00", "end":"467.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"466", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Global variable", "id":3060944672, "start":"602.00", "end":"603.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"602", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Compare", "id":3061109280, "start":"467.00", "end":"467.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"467", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"Global variable", "id":3061139456, "start":"604.00", "end":"605.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"604", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"ST", "id":3061330768, "start":"605.00", "end":"695.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"605", "Latency":"90"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}], "links":[{"from":3046494128, "to":3046505504}, {"from":3045213136, "to":3050890432, "details":[{"type":"table", "Width":"64"}]}, {"from":3045698608, "to":3061330768, "details":[{"type":"table", "Width":"32"}]}, {"from":3045699312, "to":3060944672, "details":[{"type":"table", "Width":"1"}]}, {"from":3045742320, "to":3061139456, "details":[{"type":"table", "Width":"1"}]}, {"from":3046505504, "to":3045742320, "details":[{"type":"table", "Width":"64"}]}, {"from":3046213248, "to":3045699312, "details":[{"type":"table", "Width":"1"}]}, {"from":3046213248, "to":3045742320, "details":[{"type":"table", "Width":"1"}]}, {"from":3046213248, "to":3054035792, "details":[{"type":"table", "Width":"1"}]}, {"from":3046213248, "to":3054549952, "details":[{"type":"table", "Width":"1"}]}, {"from":3046213248, "to":3058061984, "details":[{"type":"table", "Width":"1"}]}, {"from":3046213248, "to":3059354080, "details":[{"type":"table", "Width":"1"}]}, {"from":3046213248, "to":3060525184, "details":[{"type":"table", "Width":"1"}]}, {"from":3046213248, "to":3060830624, "details":[{"type":"table", "Width":"1"}]}, {"from":3046213248, "to":3060908208, "details":[{"type":"table", "Width":"1"}]}, {"from":3046213248, "to":3060944672, "details":[{"type":"table", "Width":"1"}]}, {"from":3046213248, "to":3061139456, "details":[{"type":"table", "Width":"1"}]}, {"from":3046470848, "to":3060830624, "details":[{"type":"table", "Width":"32"}]}, {"from":3047710304, "to":3061330768, "details":[{"type":"table", "Width":"64"}]}, {"from":3048005360, "to":3055054224, "details":[{"type":"table", "Width":"64"}]}, {"from":3048005360, "to":3060275840, "details":[{"type":"table", "Width":"64"}]}, {"from":3048438928, "to":3055054224, "details":[{"type":"table", "Width":"1"}]}, {"from":3050890432, "to":3054549952, "details":[{"type":"table", "Width":"1"}]}, {"from":3046505504, "to":3050890432, "details":[{"type":"table", "Width":"64"}]}, {"from":3050901600, "to":3045213136, "details":[{"type":"table", "Width":"64"}]}, {"from":3054035792, "to":3050890432, "details":[{"type":"table", "Width":"1"}]}, {"from":3054035792, "to":3055054224, "details":[{"type":"table", "Width":"1"}]}, {"from":3054035792, "to":3060275840, "details":[{"type":"table", "Width":"1"}]}, {"from":3054035792, "to":3061330768, "details":[{"type":"table", "Width":"1"}]}, {"from":3054549952, "to":3060908208, "details":[{"type":"table", "Width":"1"}]}, {"from":3055054224, "to":3045698608, "details":[{"type":"table", "Width":"32"}]}, {"from":3055054224, "to":3045699312, "details":[{"type":"table", "Width":"32"}]}, {"from":3055221536, "to":3045698608, "details":[{"type":"table", "Width":"32"}]}, {"from":3055415072, "to":3048005360, "details":[{"type":"table", "Width":"64"}]}, {"from":3058061984, "to":3060525184, "details":[{"type":"table", "Width":"1"}]}, {"from":3059354080, "to":3045213136, "details":[{"type":"table", "Width":"32"}]}, {"from":3059354080, "to":3046470848, "details":[{"type":"table", "Width":"32"}]}, {"from":3059354080, "to":3047710304, "details":[{"type":"table", "Width":"32"}]}, {"from":3059354080, "to":3048005360, "details":[{"type":"table", "Width":"32"}]}, {"from":3059602832, "to":3061109280, "details":[{"type":"table", "Width":"32"}]}, {"from":3060275488, "to":3060275840, "details":[{"type":"table", "Width":"1"}]}, {"from":3060275840, "to":3046494128, "details":[{"type":"table", "Width":"32"}]}, {"from":3060525184, "to":3048438928, "details":[{"type":"table", "Width":"1"}]}, {"from":3060525184, "to":3050890432, "details":[{"type":"table", "Width":"1"}]}, {"from":3060691792, "to":3045699312, "details":[{"type":"table", "Width":"33"}]}, {"from":3060691792, "to":3045742320, "details":[{"type":"table", "Width":"33"}]}, {"from":3060691792, "to":3046213248, "details":[{"type":"table", "Width":"33"}]}, {"from":3060691792, "to":3054549952, "details":[{"type":"table", "Width":"33"}]}, {"from":3060691792, "to":3058061984, "details":[{"type":"table", "Width":"33"}]}, {"from":3060691792, "to":3060830624, "details":[{"type":"table", "Width":"33"}]}, {"from":3060734256, "to":3047710304, "details":[{"type":"table", "Width":"64"}]}, {"from":3060830624, "to":3059354080, "details":[{"type":"table", "Width":"32"}]}, {"from":3060908208, "to":3048438928, "details":[{"type":"table", "Width":"1"}]}, {"from":3060908208, "to":3060275488, "details":[{"type":"table", "Width":"1"}]}, {"from":3060908208, "to":3061330768, "details":[{"type":"table", "Width":"1"}]}, {"from":3060944672, "to":3050890432, "details":[{"type":"table", "Width":"1"}]}, {"from":3061109280, "to":3054035792, "details":[{"type":"table", "Width":"1"}]}, {"from":3061139456, "to":3061330768, "details":[{"type":"table", "Width":"1"}]}, {"from":3061330768, "to":3058061984, "details":[{"type":"table", "Width":"1"}]}, {"from":3061330768, "to":3060275488, "details":[{"type":"table", "Width":"1"}]}]}};
var scheduleJSON={"3041946232":{"nodes":[{"name":"slavereg_comp.B0.runOnce", "id":3041985888, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":3060589584, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":15}]], "type":"inst"}]}, {"name":"slavereg_comp.B1.start", "id":3041988288, "start":"2", "end":"6", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Src", "id":3060348784, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":3059702704, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Cluster 0", "id":3044843104, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_slavereg_comps_c0_enter1_slavereg_comp0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":3045513728, "start":"3", "end":"3", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":3049198064, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":25}]], "type":"inst"}, {"name":"LD", "id":3061121456, "start":"4", "end":"6", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":25}]], "type":"inst"}, {"name":"FFwd Src", "id":3060519248, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":25}]], "type":"inst"}, {"name":"?", "id":3046322160, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":15}]], "type":"inst"}, {"name":"RD", "id":3049476064, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"256 bits", "Depth":"0", "Stream Name":"call.slavereg_comp", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":15}]], "type":"inst"}, {"name":"FFwd Src", "id":3061003776, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":3060955008, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3048970464, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":3054067152, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":3045857360, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":3048508832, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":3060314688, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":3044879936, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}]}, {"name":"slavereg_comp.B3", "id":3042041760, "start":"6", "end":"939", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":3060734256, "start":"610", "end":"611", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"604", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":3060691792, "start":"472", "end":"473", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"466", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Dest", "id":3059602832, "start":"472", "end":"473", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"466", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":3061109280, "start":"473", "end":"473", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"467", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Dest", "id":3055415072, "start":"472", "end":"473", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"466", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":3055221536, "start":"607", "end":"608", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"601", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":3050901600, "start":"610", "end":"611", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"604", "Latency":"1"}], "type":"inst"}, {"name":"Global variable", "id":3061139456, "start":"610", "end":"611", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"604", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Global variable", "id":3060944672, "start":"608", "end":"609", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"602", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Global variable", "id":3060908208, "start":"472", "end":"473", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"466", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Global variable", "id":3060525184, "start":"472", "end":"473", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"466", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Or", "id":3048438928, "start":"473", "end":"473", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"467", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Global variable", "id":3059354080, "start":"472", "end":"473", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"466", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3048005360, "start":"473", "end":"473", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"467", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3047710304, "start":"473", "end":"611", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"467", "Latency":"138"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"+", "id":3046470848, "start":"473", "end":"473", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"467", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3045213136, "start":"473", "end":"611", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"467", "Latency":"138"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Or", "id":3054035792, "start":"473", "end":"473", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"467", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"inst"}, {"name":"LD", "id":3055054224, "start":"473", "end":"608", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"467", "Latency":"135"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"*", "id":3045698608, "start":"608", "end":"611", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"602", "Latency":"3"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"ST", "id":3061330768, "start":"611", "end":"701", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"605", "Latency":"90"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Or", "id":3060275488, "start":"701", "end":"701", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"695", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"LD", "id":3060275840, "start":"701", "end":"836", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"695", "Latency":"135"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Cluster 1", "id":3046487664, "start":"836", "end":"848", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_slavereg_comps_c0_enter232_slavereg_comp54", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"830", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"Convert", "id":3046446368, "start":"836", "end":"842", "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion", "Start Cycle":"830", "Latency":"6"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"f32 *", "id":3047294752, "start":"842", "end":"845", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply", "Constant Operand":"3.5", "Start Cycle":"836", "Latency":"3"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Exit", "id":3044858224, "start":"845", "end":"848", "details":[{"type":"table", "Start Cycle":"839", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":3050890432, "start":"848", "end":"938", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"842", "Latency":"90"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}]}, {"name":"slavereg_comp.B2", "id":3042041680, "start":"939", "end":"941", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":3049772320, "start":"939", "end":"940", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":25}]], "type":"inst"}, {"name":"FFwd Dest", "id":3046251328, "start":"939", "end":"940", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":3045514352, "start":"939", "end":"940", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"WR", "id":3061059664, "start":"940", "end":"940", "details":[{"type":"table", "Instruction":"Non-Blocking Stream Write", "Width":"128 bits", "Depth":"0", "Stream Name":"return.slavereg_comp", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":37}]], "type":"inst"}]}], "links":[{"from":3045514352, "to":3061059664}, {"from":3047294752, "to":3044858224}, {"from":3046446368, "to":3047294752}, {"from":3060275488, "to":3060275840}, {"from":3061330768, "to":3060275488}, {"from":3045698608, "to":3061330768}, {"from":3049772320, "to":3061059664}, {"from":3054035792, "to":3050890432}, {"from":3054035792, "to":3055054224}, {"from":3054035792, "to":3060275840}, {"from":3054035792, "to":3061330768}, {"from":3045213136, "to":3050890432}, {"from":3054067152, "to":3045857360}, {"from":3055415072, "to":3048005360}, {"from":3048970464, "to":3054067152}, {"from":3049476064, "to":3048970464}, {"from":3049476064, "to":3054067152}, {"from":3049476064, "to":3060955008}, {"from":3049476064, "to":3061003776}, {"from":3041988288, "to":3042041760}, {"from":3060734256, "to":3047710304}, {"from":3050901600, "to":3045213136}, {"from":3042041680, "to":3041988288}, {"from":3059354080, "to":3045213136}, {"from":3059354080, "to":3046470848}, {"from":3059354080, "to":3047710304}, {"from":3059354080, "to":3048005360}, {"from":3048438928, "to":3055054224}, {"from":3046487664, "to":3050890432}, {"from":3059602832, "to":3061109280}, {"from":3060275840, "to":3046487664}, {"from":3061121456, "to":3060519248}, {"from":3049198064, "to":3061121456}, {"from":3046322160, "to":3049476064}, {"from":3041985888, "to":3041988288}, {"from":3055054224, "to":3045698608}, {"from":3045857360, "to":3048508832}, {"from":3046251328, "to":3061059664}, {"from":3048508832, "to":3060314688}, {"from":3042041760, "to":3042041680}, {"from":3060944672, "to":3050890432}, {"from":3061109280, "to":3054035792}, {"from":3048005360, "to":3055054224}, {"from":3048005360, "to":3060275840}, {"from":3055221536, "to":3045698608}, {"from":3061139456, "to":3061330768}, {"from":3060908208, "to":3048438928}, {"from":3060908208, "to":3060275488}, {"from":3060908208, "to":3061330768}, {"from":3060525184, "to":3048438928}, {"from":3060525184, "to":3050890432}, {"from":3047710304, "to":3061330768}]}};
var bottleneckJSON={"bottlenecks":[{"name":"?", "id":4294967295, "src":"3046322160", "dst":"3051138944", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"slavereg_comp.B1.start", "details":[{"type":"table", "Loop: ":"slavereg_comp.B1.start", "Declared at: ":"Component invocation", "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: slavereg_comp.B3(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"32"}]}]}], "nodes":[{"name":"?", "id":3046322160, "start":"1.00", "parent":"slavereg_comp.B1.start", "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":15}]], "type":"inst"}, {"name":"slavereg_comp.B3", "id":3061405248, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":32}]], "type":"loop"}, {"name":"Feedback", "id":3051138944, "end":"2.00", "parent":"slavereg_comp.B2", "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":37}]], "type":"inst"}], "links":[{"from":3061405248, "to":3061405248}, {"from":3046322160, "to":3061405248}, {"from":3061405248, "to":3051138944}, {"from":3046322160, "to":3051138944, "reverse":1}]}, {"name":"Global variable", "id":4294967295, "src":"3060908208", "dst":"3054549952", "type":"fMAX/II", "brief":"Memory dependency", "loop":"slavereg_comp.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"34"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"34"}]}, {"type":"text", "text":"*(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"34"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"34"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"34"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"35"}]}, {"type":"text", "text":"Convert(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"35"}]}, {"type":"text", "text":"f32 *(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"35"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"35"}]}]}], "nodes":[{"name":"Global variable", "id":3060908208, "start":"466.00", "parent":"slavereg_comp.B3", "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Or", "id":3048438928, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"LD", "id":3055054224, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"*", "id":3045698608, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"ST", "id":3061330768, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Or", "id":3060275488, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"LD", "id":3060275840, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Convert", "id":3046446368, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"f32 *", "id":3047294752, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"ST", "id":3050890432, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Feedback", "id":3054549952, "end":"933.00", "parent":"slavereg_comp.B3", "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}], "links":[{"from":3060908208, "to":3048438928}, {"from":3048438928, "to":3055054224}, {"from":3055054224, "to":3045698608}, {"from":3045698608, "to":3061330768}, {"from":3060908208, "to":3061330768}, {"from":3060908208, "to":3060275488}, {"from":3061330768, "to":3060275488}, {"from":3060275488, "to":3060275840}, {"from":3046446368, "to":3047294752}, {"from":3050890432, "to":3054549952}, {"from":3060908208, "to":3054549952, "reverse":1}]}, {"name":"Global variable", "id":4294967295, "src":"3060944672", "dst":"3045699312", "type":"fMAX/II", "brief":"Memory dependency", "loop":"slavereg_comp.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"35"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"34"}]}]}], "nodes":[{"name":"Global variable", "id":3060944672, "start":"602.00", "parent":"slavereg_comp.B3", "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"ST", "id":3050890432, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"LD", "id":3055054224, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Feedback", "id":3045699312, "end":"603.00", "parent":"slavereg_comp.B3", "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}], "links":[{"from":3060944672, "to":3050890432}, {"from":3050890432, "to":3055054224}, {"from":3055054224, "to":3045699312}, {"from":3060944672, "to":3045699312, "reverse":1}]}, {"name":"Global variable", "id":4294967295, "src":"3061139456", "dst":"3045742320", "type":"fMAX/II", "brief":"Memory dependency", "loop":"slavereg_comp.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"34"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"35"}]}]}], "nodes":[{"name":"Global variable", "id":3061139456, "start":"604.00", "parent":"slavereg_comp.B3", "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"ST", "id":3061330768, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"LD", "id":3060275840, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"Feedback", "id":3045742320, "end":"843.00", "parent":"slavereg_comp.B3", "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}], "links":[{"from":3061139456, "to":3061330768}, {"from":3061330768, "to":3060275840}, {"from":3060275840, "to":3045742320}, {"from":3061139456, "to":3045742320, "reverse":1}]}, {"name":"Global variable", "id":4294967295, "src":"3060525184", "dst":"3058061984", "type":"fMAX/II", "brief":"Memory dependency", "loop":"slavereg_comp.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"34"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"35"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":"34"}]}]}], "nodes":[{"name":"Global variable", "id":3060525184, "start":"466.00", "parent":"slavereg_comp.B3", "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"LD", "id":3055054224, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"ST", "id":3050890432, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}, {"name":"ST", "id":3061330768, "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"Feedback", "id":3058061984, "end":"696.00", "parent":"slavereg_comp.B3", "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}], "links":[{"from":3060525184, "to":3050890432}, {"from":3060525184, "to":3055054224}, {"from":3055054224, "to":3061330768}, {"from":3050890432, "to":3061330768}, {"from":3061330768, "to":3058061984}, {"from":3060525184, "to":3058061984, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"0", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4095 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0_Width (bits)":"64"}], "type":"memsys", "children":[{"name":"0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"0.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}]}, {"name":"1", "id":6, "details":[{"type":"table", "Interleaving":"No", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 1_Width (bits)":"512"}], "type":"memsys", "children":[{"name":"1", "id":8, "type":"bb"}]}, {"name":"Memory Controller", "id":7, "parent":"6", "bw":"0.00", "num_channels":"1", "interleave":"0", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":9, "parent":"6", "type":"bb", "children":[{"name":"SHARE", "id":10, "type":"arb"}, {"name":"Write Interconnect", "id":13, "details":[{"type":"table", "Name":"1", "Interconnect Style":"ring", "Writes":"2", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}, {"name":"Read Interconnect", "id":11, "details":[{"type":"table", "Name":"1", "Interconnect Style":"ring", "Reads":"3"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":12, "details":[{"type":"table", "User specified num-reorder flag":"1"}], "type":"memsys", "children":[{"name":"Bus 0", "id":21, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":14, "parent":"6", "type":"bb", "children":[{"name":"LD", "id":15, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1 cycle", "Width":"32 bits", "1_Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":25}]], "type":"inst"}, {"name":"LD", "id":16, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"467", "Latency":"134 cycles", "Width":"32 bits", "1_Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"LD", "id":19, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"695", "Latency":"134 cycles", "Width":"32 bits", "1_Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":17, "parent":"6", "type":"bb", "children":[{"name":"ST", "id":18, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"605", "Latency":"90 cycles", "Width":"32 bits", "1_Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":34}]], "type":"inst"}, {"name":"ST", "id":20, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"842", "Latency":"90 cycles", "Width":"32 bits", "1_Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp", "line":35}]], "type":"inst"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":5, "to":2}, {"from":8, "to":7}, {"from":7, "to":8}, {"from":11, "to":10}, {"from":13, "to":10}, {"from":10, "to":7}, {"from":15, "to":11}, {"from":16, "to":11}, {"from":18, "to":13}, {"from":19, "to":11}, {"from":20, "to":13}, {"from":7, "to":21}, {"from":21, "to":15, "reverse":1}, {"from":21, "to":16, "reverse":1}, {"from":21, "to":19, "reverse":1}]};
