\doxysection{TAMP\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_a_m_p___type_def}\index{TAMP\_TypeDef@{TAMP\_TypeDef}}


Tamper and backup registers.  




{\ttfamily \#include $<$stm32g030xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR2}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FLTCR}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [7]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MISR}
\item 
uint32\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SCR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [48]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP0R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP1R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP2R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP3R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP4R}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Tamper and backup registers. 

\doxysubsection{Field Documentation}
\label{struct_t_a_m_p___type_def_a4808ec597e5a5fefd8a83a9127dd1aec} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP0R@{BKP0R}}
\index{BKP0R@{BKP0R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP0R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP0R}

TAMP backup register 0, Address offset\+: 0x100 \label{struct_t_a_m_p___type_def_af85290529fb82acef7c9fcea3718346c} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP1R@{BKP1R}}
\index{BKP1R@{BKP1R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP1R}

TAMP backup register 1, Address offset\+: 0x104 \label{struct_t_a_m_p___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP2R@{BKP2R}}
\index{BKP2R@{BKP2R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP2R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP2R}

TAMP backup register 2, Address offset\+: 0x108 \label{struct_t_a_m_p___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP3R@{BKP3R}}
\index{BKP3R@{BKP3R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP3R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP3R}

TAMP backup register 3, Address offset\+: 0x10C \label{struct_t_a_m_p___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP4R@{BKP4R}}
\index{BKP4R@{BKP4R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP4R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP4R}

TAMP backup register 4, Address offset\+: 0x110 \label{struct_t_a_m_p___type_def_ab0ec7102960640751d44e92ddac994f0} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

TAMP configuration register 1, Address offset\+: 0x00 \label{struct_t_a_m_p___type_def_afdfa307571967afb1d97943e982b6586} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR2}

TAMP configuration register 2, Address offset\+: 0x04 \label{struct_t_a_m_p___type_def_a7b9a396bf60fe92f8ea0713862d9679e} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!FLTCR@{FLTCR}}
\index{FLTCR@{FLTCR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{FLTCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FLTCR}

Reserved Address offset\+: 0x0C \label{struct_t_a_m_p___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!IER@{IER}}
\index{IER@{IER}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{IER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IER}

TAMP Interrupt enable register, Address offset\+: 0x2C \label{struct_t_a_m_p___type_def_a524e134cec519206cb41d0545e382978} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{MISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MISR}

TAMP Masked Interrupt Status register, Address offset\+: 0x34 \label{struct_t_a_m_p___type_def_af86c61a5d38a4fc9cef942a12744486b} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved Address offset\+: 0x08 \label{struct_t_a_m_p___type_def_a3e736a9dfe42dcb10217f5f9e2e3a0f6} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1[7]}

Reserved Address offset\+: 0x10 -- 0x28 \label{struct_t_a_m_p___type_def_a4c9b972a304c0e08ca27cbe57627c496} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved Address offset\+: 0x38 \label{struct_t_a_m_p___type_def_ac3f759bc798a1981667326450462e710} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3[48]}

Reserved Address offset\+: 0x54 -- 0x\+FC \label{struct_t_a_m_p___type_def_a64a95891ad3e904dd5548112539c1c98} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{SCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SCR}

TAMP Status clear register, Address offset\+: 0x3C \label{struct_t_a_m_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!SR@{SR}}
\index{SR@{SR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

TAMP Status register, Address offset\+: 0x30 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/\textbf{ stm32g030xx.\+h}\end{DoxyCompactItemize}
