library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity Borders is
    port(CLK100MHZ : in std_logic;
         write_h : out std_logic := '0';
         write_v : out std_logic := '0';
         HS : out std_logic;
         VS : out std_logic);
end Borders;

architecture Behavioral of Borders is

component VGA 
    port(CLK100MHZ : in std_logic;
         HS : out std_logic;
         VS : out std_logic;
         Hcounter : inout integer range 0 to 799 := 0;
         Vcounter : inout integer range 0 to 524 := 0);
end component;

    signal Hcounter : integer;
    signal Vcounter : integer;

begin

Timings : VGA
    port map(CLK100MHZ => CLK100MHZ,
             HS => HS,
             VS => VS,
             Hcounter => Hcounter,
             Vcounter => Vcounter);

    pHwrite : process(Hcounter) --vertical lines
begin
    if Hcounter <= 6 or (Hcounter <= 639 and Hcounter >= 633) or (Hcounter >= 318 and Hcounter <= 322) then
        write_h <= '1';
    else
        write_h <= '0';
    end if;
end process;
    

    pVwrite : process(Vcounter) --horizontal lines
begin
    if Vcounter <= 6 or (Vcounter <= 479 and Vcounter >= 473) then
        write_v <= '1';
    else
        write_v <= '0';
    end if;
end process;

end Behavioral;
