ARM GAS  /tmp/ccTppdK0.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ssd1306.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "src/ssd1306/ssd1306.c"
  20              		.section	.text.oled_init,"ax",%progbits
  21              		.align	1
  22              		.p2align 2,,3
  23              		.global	oled_init
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	oled_init:
  29              	.LFB134:
   1:src/ssd1306/ssd1306.c **** #include <ssd1306.h>
   2:src/ssd1306/ssd1306.c **** #include <stdlib.h>
   3:src/ssd1306/ssd1306.c **** #include <stm32f4xx.h>
   4:src/ssd1306/ssd1306.c **** #include <string.h>
   5:src/ssd1306/ssd1306.c **** 
   6:src/ssd1306/ssd1306.c **** #define CS_0() GPIOA->ODR &= ~GPIO_ODR_ODR_4
   7:src/ssd1306/ssd1306.c **** #define CS_1() GPIOA->ODR |= GPIO_ODR_ODR_4
   8:src/ssd1306/ssd1306.c **** #define CMD()  GPIOA->ODR &= ~GPIO_ODR_ODR_6
   9:src/ssd1306/ssd1306.c **** #define DRAW() GPIOA->ODR |= GPIO_ODR_ODR_6
  10:src/ssd1306/ssd1306.c **** 
  11:src/ssd1306/ssd1306.c **** #define SPI_W(data) \
  12:src/ssd1306/ssd1306.c ****     SPI1->DR = data; \
  13:src/ssd1306/ssd1306.c ****     while(!(SPI1->SR & SPI_SR_TXE)); \
  14:src/ssd1306/ssd1306.c ****     while(SPI1->SR & SPI_SR_BSY);
  15:src/ssd1306/ssd1306.c **** 
  16:src/ssd1306/ssd1306.c **** static uint8_t dumb;
  17:src/ssd1306/ssd1306.c **** static uint8_t oled_framebuffer[1024];
  18:src/ssd1306/ssd1306.c **** static uint8_t framebuffer_xmit_done;
  19:src/ssd1306/ssd1306.c **** 
  20:src/ssd1306/ssd1306.c **** static const uint8_t setup_data[] = {
  21:src/ssd1306/ssd1306.c ****     0xA8, 0x3f,
  22:src/ssd1306/ssd1306.c ****     0xD3, 0x00,
  23:src/ssd1306/ssd1306.c ****     0x40,
  24:src/ssd1306/ssd1306.c ****     0xA1, 0xC0, //Vertical flip
  25:src/ssd1306/ssd1306.c ****     0xDA, 0x12, //Alternate row mode
  26:src/ssd1306/ssd1306.c ****     0x81, 0xDD, //Contrast/Brightness
  27:src/ssd1306/ssd1306.c ****     0xA4,
  28:src/ssd1306/ssd1306.c ****     0xA6,
  29:src/ssd1306/ssd1306.c ****     0xD5, 0x80,
ARM GAS  /tmp/ccTppdK0.s 			page 2


  30:src/ssd1306/ssd1306.c ****     0x8D, 0x14,
  31:src/ssd1306/ssd1306.c ****     0xAF, //Display on
  32:src/ssd1306/ssd1306.c ****     0x20, 0x00,   //Horizontal data mode
  33:src/ssd1306/ssd1306.c ****     0x21, 0, 127, //0 -> 127 cols
  34:src/ssd1306/ssd1306.c ****     0x22, 0, 7    //0 -> 7 pages
  35:src/ssd1306/ssd1306.c **** };
  36:src/ssd1306/ssd1306.c **** 
  37:src/ssd1306/ssd1306.c **** void oled_init(){
  30              		.loc 1 37 17 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  38:src/ssd1306/ssd1306.c ****     RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_DMA2EN;
  34              		.loc 1 38 5 view .LVU1
  35              		.loc 1 38 8 is_stmt 0 view .LVU2
  36 0000 4749     		ldr	r1, .L18
  37:src/ssd1306/ssd1306.c ****     RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_DMA2EN;
  37              		.loc 1 37 17 view .LVU3
  38 0002 38B5     		push	{r3, r4, r5, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 16
  41              		.cfi_offset 3, -16
  42              		.cfi_offset 4, -12
  43              		.cfi_offset 5, -8
  44              		.cfi_offset 14, -4
  45              		.loc 1 38 8 view .LVU4
  46 0004 0B6B     		ldr	r3, [r1, #48]
  39:src/ssd1306/ssd1306.c ****     RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
  40:src/ssd1306/ssd1306.c **** 
  41:src/ssd1306/ssd1306.c ****     //PA5 and PA6 to alternate function
  42:src/ssd1306/ssd1306.c ****     //PA3, PA4, PA6 to normal mode
  43:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER5) | (0b10 << GPIO_MODER_MODER5_Pos);
  47              		.loc 1 43 26 view .LVU5
  48 0006 474D     		ldr	r5, .L18+4
  44:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER7) | (0b10 << GPIO_MODER_MODER7_Pos);
  45:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER3) | (0b01 << GPIO_MODER_MODER3_Pos);
  46:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER4) | (0b01 << GPIO_MODER_MODER4_Pos);
  47:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER6) | (0b01 << GPIO_MODER_MODER6_Pos);
  48:src/ssd1306/ssd1306.c **** 
  49:src/ssd1306/ssd1306.c ****     //AF05 for PA1 (SPI1)
  50:src/ssd1306/ssd1306.c ****     GPIOA->AFR[0] = (GPIOA->AFR[0] & ~GPIO_AFRL_AFSEL5) | (5 << GPIO_AFRL_AFSEL5_Pos);
  51:src/ssd1306/ssd1306.c ****     GPIOA->AFR[0] = (GPIOA->AFR[0] & ~GPIO_AFRL_AFSEL7) | (5 << GPIO_AFRL_AFSEL7_Pos);
  52:src/ssd1306/ssd1306.c **** 
  53:src/ssd1306/ssd1306.c ****     SPI1->CR1 = (0b010 << SPI_CR1_BR_Pos) | SPI_CR1_MSTR | SPI_CR1_SSI | SPI_CR1_SSM;
  49              		.loc 1 53 15 view .LVU6
  50 0008 474C     		ldr	r4, .L18+8
  38:src/ssd1306/ssd1306.c ****     RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
  51              		.loc 1 38 18 view .LVU7
  52 000a 43F48003 		orr	r3, r3, #4194304
  53 000e 43F00103 		orr	r3, r3, #1
  54 0012 0B63     		str	r3, [r1, #48]
  39:src/ssd1306/ssd1306.c ****     RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
  55              		.loc 1 39 5 is_stmt 1 view .LVU8
  39:src/ssd1306/ssd1306.c ****     RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
  56              		.loc 1 39 8 is_stmt 0 view .LVU9
  57 0014 4B6C     		ldr	r3, [r1, #68]
  39:src/ssd1306/ssd1306.c ****     RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
ARM GAS  /tmp/ccTppdK0.s 			page 3


  58              		.loc 1 39 18 view .LVU10
  59 0016 43F48053 		orr	r3, r3, #4096
  60 001a 4B64     		str	r3, [r1, #68]
  43:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER7) | (0b10 << GPIO_MODER_MODER7_Pos);
  61              		.loc 1 43 5 is_stmt 1 view .LVU11
  43:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER7) | (0b10 << GPIO_MODER_MODER7_Pos);
  62              		.loc 1 43 26 is_stmt 0 view .LVU12
  63 001c 2B68     		ldr	r3, [r5]
  54:src/ssd1306/ssd1306.c ****     SPI1->CR1 |= SPI_CR1_SPE;
  55:src/ssd1306/ssd1306.c **** 
  56:src/ssd1306/ssd1306.c ****     //Channel 3 (SPI1 TX); 8 bit size; Mem -> Perif
  57:src/ssd1306/ssd1306.c ****     DMA2_Stream3->CR = (3 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_MINC | (0b00 << DMA_SxCR_MSIZE_Pos) | (
  64              		.loc 1 57 22 view .LVU13
  65 001e 4349     		ldr	r1, .L18+12
  43:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER7) | (0b10 << GPIO_MODER_MODER7_Pos);
  66              		.loc 1 43 34 view .LVU14
  67 0020 23F44063 		bic	r3, r3, #3072
  43:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER7) | (0b10 << GPIO_MODER_MODER7_Pos);
  68              		.loc 1 43 56 view .LVU15
  69 0024 43F40063 		orr	r3, r3, #2048
  43:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER7) | (0b10 << GPIO_MODER_MODER7_Pos);
  70              		.loc 1 43 18 view .LVU16
  71 0028 2B60     		str	r3, [r5]
  44:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER3) | (0b01 << GPIO_MODER_MODER3_Pos);
  72              		.loc 1 44 5 is_stmt 1 view .LVU17
  44:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER3) | (0b01 << GPIO_MODER_MODER3_Pos);
  73              		.loc 1 44 26 is_stmt 0 view .LVU18
  74 002a 2B68     		ldr	r3, [r5]
  44:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER3) | (0b01 << GPIO_MODER_MODER3_Pos);
  75              		.loc 1 44 34 view .LVU19
  76 002c 23F44043 		bic	r3, r3, #49152
  44:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER3) | (0b01 << GPIO_MODER_MODER3_Pos);
  77              		.loc 1 44 56 view .LVU20
  78 0030 43F40043 		orr	r3, r3, #32768
  44:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER3) | (0b01 << GPIO_MODER_MODER3_Pos);
  79              		.loc 1 44 18 view .LVU21
  80 0034 2B60     		str	r3, [r5]
  45:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER4) | (0b01 << GPIO_MODER_MODER4_Pos);
  81              		.loc 1 45 5 is_stmt 1 view .LVU22
  45:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER4) | (0b01 << GPIO_MODER_MODER4_Pos);
  82              		.loc 1 45 26 is_stmt 0 view .LVU23
  83 0036 2B68     		ldr	r3, [r5]
  45:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER4) | (0b01 << GPIO_MODER_MODER4_Pos);
  84              		.loc 1 45 34 view .LVU24
  85 0038 23F0C003 		bic	r3, r3, #192
  45:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER4) | (0b01 << GPIO_MODER_MODER4_Pos);
  86              		.loc 1 45 56 view .LVU25
  87 003c 43F04003 		orr	r3, r3, #64
  45:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER4) | (0b01 << GPIO_MODER_MODER4_Pos);
  88              		.loc 1 45 18 view .LVU26
  89 0040 2B60     		str	r3, [r5]
  46:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER6) | (0b01 << GPIO_MODER_MODER6_Pos);
  90              		.loc 1 46 5 is_stmt 1 view .LVU27
  46:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER6) | (0b01 << GPIO_MODER_MODER6_Pos);
  91              		.loc 1 46 26 is_stmt 0 view .LVU28
  92 0042 2B68     		ldr	r3, [r5]
  46:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER6) | (0b01 << GPIO_MODER_MODER6_Pos);
ARM GAS  /tmp/ccTppdK0.s 			page 4


  93              		.loc 1 46 34 view .LVU29
  94 0044 23F44073 		bic	r3, r3, #768
  46:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER6) | (0b01 << GPIO_MODER_MODER6_Pos);
  95              		.loc 1 46 56 view .LVU30
  96 0048 43F48073 		orr	r3, r3, #256
  46:src/ssd1306/ssd1306.c ****     GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODER6) | (0b01 << GPIO_MODER_MODER6_Pos);
  97              		.loc 1 46 18 view .LVU31
  98 004c 2B60     		str	r3, [r5]
  47:src/ssd1306/ssd1306.c **** 
  99              		.loc 1 47 5 is_stmt 1 view .LVU32
  47:src/ssd1306/ssd1306.c **** 
 100              		.loc 1 47 26 is_stmt 0 view .LVU33
 101 004e 2B68     		ldr	r3, [r5]
  47:src/ssd1306/ssd1306.c **** 
 102              		.loc 1 47 34 view .LVU34
 103 0050 23F44053 		bic	r3, r3, #12288
  47:src/ssd1306/ssd1306.c **** 
 104              		.loc 1 47 56 view .LVU35
 105 0054 43F48053 		orr	r3, r3, #4096
  47:src/ssd1306/ssd1306.c **** 
 106              		.loc 1 47 18 view .LVU36
 107 0058 2B60     		str	r3, [r5]
  50:src/ssd1306/ssd1306.c ****     GPIOA->AFR[0] = (GPIOA->AFR[0] & ~GPIO_AFRL_AFSEL7) | (5 << GPIO_AFRL_AFSEL7_Pos);
 108              		.loc 1 50 5 is_stmt 1 view .LVU37
  50:src/ssd1306/ssd1306.c ****     GPIOA->AFR[0] = (GPIOA->AFR[0] & ~GPIO_AFRL_AFSEL7) | (5 << GPIO_AFRL_AFSEL7_Pos);
 109              		.loc 1 50 32 is_stmt 0 view .LVU38
 110 005a 2B6A     		ldr	r3, [r5, #32]
  50:src/ssd1306/ssd1306.c ****     GPIOA->AFR[0] = (GPIOA->AFR[0] & ~GPIO_AFRL_AFSEL7) | (5 << GPIO_AFRL_AFSEL7_Pos);
 111              		.loc 1 50 36 view .LVU39
 112 005c 23F47003 		bic	r3, r3, #15728640
  50:src/ssd1306/ssd1306.c ****     GPIOA->AFR[0] = (GPIOA->AFR[0] & ~GPIO_AFRL_AFSEL7) | (5 << GPIO_AFRL_AFSEL7_Pos);
 113              		.loc 1 50 57 view .LVU40
 114 0060 43F4A003 		orr	r3, r3, #5242880
  50:src/ssd1306/ssd1306.c ****     GPIOA->AFR[0] = (GPIOA->AFR[0] & ~GPIO_AFRL_AFSEL7) | (5 << GPIO_AFRL_AFSEL7_Pos);
 115              		.loc 1 50 19 view .LVU41
 116 0064 2B62     		str	r3, [r5, #32]
  51:src/ssd1306/ssd1306.c **** 
 117              		.loc 1 51 5 is_stmt 1 view .LVU42
  51:src/ssd1306/ssd1306.c **** 
 118              		.loc 1 51 32 is_stmt 0 view .LVU43
 119 0066 2B6A     		ldr	r3, [r5, #32]
  51:src/ssd1306/ssd1306.c **** 
 120              		.loc 1 51 36 view .LVU44
 121 0068 23F07043 		bic	r3, r3, #-268435456
  53:src/ssd1306/ssd1306.c ****     SPI1->CR1 |= SPI_CR1_SPE;
 122              		.loc 1 53 15 view .LVU45
 123 006c 4FF44572 		mov	r2, #788
  51:src/ssd1306/ssd1306.c **** 
 124              		.loc 1 51 57 view .LVU46
 125 0070 43F0A043 		orr	r3, r3, #1342177280
  51:src/ssd1306/ssd1306.c **** 
 126              		.loc 1 51 19 view .LVU47
 127 0074 2B62     		str	r3, [r5, #32]
  53:src/ssd1306/ssd1306.c ****     SPI1->CR1 |= SPI_CR1_SPE;
 128              		.loc 1 53 5 is_stmt 1 view .LVU48
  53:src/ssd1306/ssd1306.c ****     SPI1->CR1 |= SPI_CR1_SPE;
 129              		.loc 1 53 15 is_stmt 0 view .LVU49
ARM GAS  /tmp/ccTppdK0.s 			page 5


 130 0076 2260     		str	r2, [r4]
  54:src/ssd1306/ssd1306.c **** 
 131              		.loc 1 54 5 is_stmt 1 view .LVU50
  54:src/ssd1306/ssd1306.c **** 
 132              		.loc 1 54 9 is_stmt 0 view .LVU51
 133 0078 2268     		ldr	r2, [r4]
 134              		.loc 1 57 22 view .LVU52
 135 007a 2D4B     		ldr	r3, .L18+16
  54:src/ssd1306/ssd1306.c **** 
 136              		.loc 1 54 15 view .LVU53
 137 007c 42F04002 		orr	r2, r2, #64
 138 0080 2260     		str	r2, [r4]
 139              		.loc 1 57 5 is_stmt 1 view .LVU54
  58:src/ssd1306/ssd1306.c ****     DMA2_Stream3->NDTR = 1024;
 140              		.loc 1 58 24 is_stmt 0 view .LVU55
 141 0082 4FF48060 		mov	r0, #1024
  57:src/ssd1306/ssd1306.c ****     DMA2_Stream3->NDTR = 1024;
 142              		.loc 1 57 22 view .LVU56
 143 0086 9965     		str	r1, [r3, #88]
 144              		.loc 1 58 5 is_stmt 1 view .LVU57
  59:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
  60:src/ssd1306/ssd1306.c ****     DMA2_Stream3->PAR  = (uint32_t)&SPI1->DR;
 145              		.loc 1 60 24 is_stmt 0 view .LVU58
 146 0088 2A4A     		ldr	r2, .L18+20
  59:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
 147              		.loc 1 59 26 view .LVU59
 148 008a 2B49     		ldr	r1, .L18+24
  58:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
 149              		.loc 1 58 24 view .LVU60
 150 008c D865     		str	r0, [r3, #92]
  59:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
 151              		.loc 1 59 5 is_stmt 1 view .LVU61
  59:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
 152              		.loc 1 59 24 is_stmt 0 view .LVU62
 153 008e 5966     		str	r1, [r3, #100]
 154              		.loc 1 60 5 is_stmt 1 view .LVU63
 155              		.loc 1 60 24 is_stmt 0 view .LVU64
 156 0090 1A66     		str	r2, [r3, #96]
  61:src/ssd1306/ssd1306.c ****     DMA2_Stream3->CR |= DMA_SxCR_TCIE;
 157              		.loc 1 61 5 is_stmt 1 view .LVU65
 158              		.loc 1 61 17 is_stmt 0 view .LVU66
 159 0092 9A6D     		ldr	r2, [r3, #88]
 160              		.loc 1 61 22 view .LVU67
 161 0094 42F01002 		orr	r2, r2, #16
 162 0098 9A65     		str	r2, [r3, #88]
  62:src/ssd1306/ssd1306.c ****     NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 163              		.loc 1 62 5 is_stmt 1 view .LVU68
 164              	.LVL0:
 165              	.LBB16:
 166              	.LBI16:
 167              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.1.2
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2021
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
ARM GAS  /tmp/ccTppdK0.s 			page 6


   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
ARM GAS  /tmp/ccTppdK0.s 			page 7


  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
ARM GAS  /tmp/ccTppdK0.s 			page 8


 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
ARM GAS  /tmp/ccTppdK0.s 			page 9


 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** 
 207:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 211:Drivers/CMSIS/Include/core_cm4.h **** #endif
 212:Drivers/CMSIS/Include/core_cm4.h **** 
 213:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:Drivers/CMSIS/Include/core_cm4.h **** /**
 215:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:Drivers/CMSIS/Include/core_cm4.h **** 
 217:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:Drivers/CMSIS/Include/core_cm4.h **** */
 221:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 222:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** #else
 224:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:Drivers/CMSIS/Include/core_cm4.h **** #endif
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 230:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:Drivers/CMSIS/Include/core_cm4.h **** 
 234:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
ARM GAS  /tmp/ccTppdK0.s 			page 10


 235:Drivers/CMSIS/Include/core_cm4.h **** 
 236:Drivers/CMSIS/Include/core_cm4.h **** 
 237:Drivers/CMSIS/Include/core_cm4.h **** 
 238:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 239:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 240:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 243:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 244:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 245:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 246:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 247:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 248:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:Drivers/CMSIS/Include/core_cm4.h **** */
 253:Drivers/CMSIS/Include/core_cm4.h **** 
 254:Drivers/CMSIS/Include/core_cm4.h **** /**
 255:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 258:Drivers/CMSIS/Include/core_cm4.h ****   @{
 259:Drivers/CMSIS/Include/core_cm4.h ****  */
 260:Drivers/CMSIS/Include/core_cm4.h **** 
 261:Drivers/CMSIS/Include/core_cm4.h **** /**
 262:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:Drivers/CMSIS/Include/core_cm4.h ****  */
 264:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 265:Drivers/CMSIS/Include/core_cm4.h **** {
 266:Drivers/CMSIS/Include/core_cm4.h ****   struct
 267:Drivers/CMSIS/Include/core_cm4.h ****   {
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 279:Drivers/CMSIS/Include/core_cm4.h **** 
 280:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 281:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** 
 284:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** 
 287:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** 
 290:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
ARM GAS  /tmp/ccTppdK0.s 			page 11


 292:Drivers/CMSIS/Include/core_cm4.h **** 
 293:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:Drivers/CMSIS/Include/core_cm4.h **** 
 296:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:Drivers/CMSIS/Include/core_cm4.h **** 
 299:Drivers/CMSIS/Include/core_cm4.h **** 
 300:Drivers/CMSIS/Include/core_cm4.h **** /**
 301:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:Drivers/CMSIS/Include/core_cm4.h ****  */
 303:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 304:Drivers/CMSIS/Include/core_cm4.h **** {
 305:Drivers/CMSIS/Include/core_cm4.h ****   struct
 306:Drivers/CMSIS/Include/core_cm4.h ****   {
 307:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 314:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:Drivers/CMSIS/Include/core_cm4.h **** 
 317:Drivers/CMSIS/Include/core_cm4.h **** 
 318:Drivers/CMSIS/Include/core_cm4.h **** /**
 319:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:Drivers/CMSIS/Include/core_cm4.h ****  */
 321:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 322:Drivers/CMSIS/Include/core_cm4.h **** {
 323:Drivers/CMSIS/Include/core_cm4.h ****   struct
 324:Drivers/CMSIS/Include/core_cm4.h ****   {
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 340:Drivers/CMSIS/Include/core_cm4.h **** 
 341:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 342:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** 
 345:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** 
 348:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
ARM GAS  /tmp/ccTppdK0.s 			page 12


 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** 
 351:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** 
 354:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** 
 357:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** 
 360:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** 
 363:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** 
 366:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:Drivers/CMSIS/Include/core_cm4.h **** 
 369:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:Drivers/CMSIS/Include/core_cm4.h **** 
 372:Drivers/CMSIS/Include/core_cm4.h **** 
 373:Drivers/CMSIS/Include/core_cm4.h **** /**
 374:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:Drivers/CMSIS/Include/core_cm4.h ****  */
 376:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 377:Drivers/CMSIS/Include/core_cm4.h **** {
 378:Drivers/CMSIS/Include/core_cm4.h ****   struct
 379:Drivers/CMSIS/Include/core_cm4.h ****   {
 380:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 387:Drivers/CMSIS/Include/core_cm4.h **** 
 388:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 389:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** 
 392:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:Drivers/CMSIS/Include/core_cm4.h **** 
 398:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:Drivers/CMSIS/Include/core_cm4.h **** 
 400:Drivers/CMSIS/Include/core_cm4.h **** 
 401:Drivers/CMSIS/Include/core_cm4.h **** /**
 402:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:Drivers/CMSIS/Include/core_cm4.h ****   @{
ARM GAS  /tmp/ccTppdK0.s 			page 13


 406:Drivers/CMSIS/Include/core_cm4.h ****  */
 407:Drivers/CMSIS/Include/core_cm4.h **** 
 408:Drivers/CMSIS/Include/core_cm4.h **** /**
 409:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:Drivers/CMSIS/Include/core_cm4.h ****  */
 411:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 412:Drivers/CMSIS/Include/core_cm4.h **** {
 413:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 427:Drivers/CMSIS/Include/core_cm4.h **** 
 428:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:Drivers/CMSIS/Include/core_cm4.h **** 
 432:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:Drivers/CMSIS/Include/core_cm4.h **** 
 434:Drivers/CMSIS/Include/core_cm4.h **** 
 435:Drivers/CMSIS/Include/core_cm4.h **** /**
 436:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:Drivers/CMSIS/Include/core_cm4.h ****   @{
 440:Drivers/CMSIS/Include/core_cm4.h ****  */
 441:Drivers/CMSIS/Include/core_cm4.h **** 
 442:Drivers/CMSIS/Include/core_cm4.h **** /**
 443:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:Drivers/CMSIS/Include/core_cm4.h ****  */
 445:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 446:Drivers/CMSIS/Include/core_cm4.h **** {
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
ARM GAS  /tmp/ccTppdK0.s 			page 14


 463:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 469:Drivers/CMSIS/Include/core_cm4.h **** 
 470:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** 
 474:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** 
 477:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** 
 480:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm4.h **** 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm4.h **** 
 486:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** 
 490:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** 
 493:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** 
 496:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** 
 499:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** 
 502:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** 
 505:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** 
 508:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** 
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
ARM GAS  /tmp/ccTppdK0.s 			page 15


 520:Drivers/CMSIS/Include/core_cm4.h **** 
 521:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** 
 525:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm4.h **** 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm4.h **** 
 543:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 544:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** 
 547:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** 
 553:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** 
 557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** 
 560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm4.h **** 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm4.h **** 
 572:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** 
 576:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
ARM GAS  /tmp/ccTppdK0.s 			page 16


 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** 
 579:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** 
 582:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** 
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** 
 615:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** 
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** 
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
ARM GAS  /tmp/ccTppdK0.s 			page 17


 634:Drivers/CMSIS/Include/core_cm4.h **** 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** 
 638:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 639:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm4.h **** 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm4.h **** 
 644:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** 
 648:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** 
 651:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** 
 654:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** 
 657:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** 
 660:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:Drivers/CMSIS/Include/core_cm4.h **** 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:Drivers/CMSIS/Include/core_cm4.h **** 
 666:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** 
 670:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** 
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** 
 676:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** 
 679:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm4.h **** 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm4.h **** 
 685:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
ARM GAS  /tmp/ccTppdK0.s 			page 18


 691:Drivers/CMSIS/Include/core_cm4.h **** 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:Drivers/CMSIS/Include/core_cm4.h **** 
 695:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** 
 699:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** 
 702:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** 
 705:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:Drivers/CMSIS/Include/core_cm4.h **** 
 713:Drivers/CMSIS/Include/core_cm4.h **** 
 714:Drivers/CMSIS/Include/core_cm4.h **** /**
 715:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:Drivers/CMSIS/Include/core_cm4.h ****   @{
 719:Drivers/CMSIS/Include/core_cm4.h ****  */
 720:Drivers/CMSIS/Include/core_cm4.h **** 
 721:Drivers/CMSIS/Include/core_cm4.h **** /**
 722:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:Drivers/CMSIS/Include/core_cm4.h ****  */
 724:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 725:Drivers/CMSIS/Include/core_cm4.h **** {
 726:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 730:Drivers/CMSIS/Include/core_cm4.h **** 
 731:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:Drivers/CMSIS/Include/core_cm4.h **** 
 735:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** 
 739:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** 
 742:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** 
 745:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccTppdK0.s 			page 19


 748:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:Drivers/CMSIS/Include/core_cm4.h **** 
 751:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:Drivers/CMSIS/Include/core_cm4.h **** 
 753:Drivers/CMSIS/Include/core_cm4.h **** 
 754:Drivers/CMSIS/Include/core_cm4.h **** /**
 755:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:Drivers/CMSIS/Include/core_cm4.h ****   @{
 759:Drivers/CMSIS/Include/core_cm4.h ****  */
 760:Drivers/CMSIS/Include/core_cm4.h **** 
 761:Drivers/CMSIS/Include/core_cm4.h **** /**
 762:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:Drivers/CMSIS/Include/core_cm4.h ****  */
 764:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 765:Drivers/CMSIS/Include/core_cm4.h **** {
 766:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 771:Drivers/CMSIS/Include/core_cm4.h **** 
 772:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** 
 776:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** 
 779:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:Drivers/CMSIS/Include/core_cm4.h **** 
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:Drivers/CMSIS/Include/core_cm4.h **** 
 785:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:Drivers/CMSIS/Include/core_cm4.h **** 
 789:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** 
 797:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:Drivers/CMSIS/Include/core_cm4.h **** 
 803:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccTppdK0.s 			page 20


 805:Drivers/CMSIS/Include/core_cm4.h **** 
 806:Drivers/CMSIS/Include/core_cm4.h **** /**
 807:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:Drivers/CMSIS/Include/core_cm4.h ****   @{
 811:Drivers/CMSIS/Include/core_cm4.h ****  */
 812:Drivers/CMSIS/Include/core_cm4.h **** 
 813:Drivers/CMSIS/Include/core_cm4.h **** /**
 814:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:Drivers/CMSIS/Include/core_cm4.h ****  */
 816:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 817:Drivers/CMSIS/Include/core_cm4.h **** {
 818:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 819:Drivers/CMSIS/Include/core_cm4.h ****   {
 820:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 848:Drivers/CMSIS/Include/core_cm4.h **** 
 849:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:Drivers/CMSIS/Include/core_cm4.h **** 
 853:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** 
 857:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** 
 860:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
ARM GAS  /tmp/ccTppdK0.s 			page 21


 862:Drivers/CMSIS/Include/core_cm4.h **** 
 863:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** 
 866:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** 
 869:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** 
 872:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** 
 875:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:Drivers/CMSIS/Include/core_cm4.h **** 
 881:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:Drivers/CMSIS/Include/core_cm4.h **** 
 893:Drivers/CMSIS/Include/core_cm4.h **** 
 894:Drivers/CMSIS/Include/core_cm4.h **** /**
 895:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:Drivers/CMSIS/Include/core_cm4.h ****   @{
 899:Drivers/CMSIS/Include/core_cm4.h ****  */
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /**
 902:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:Drivers/CMSIS/Include/core_cm4.h ****  */
 904:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 905:Drivers/CMSIS/Include/core_cm4.h **** {
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
ARM GAS  /tmp/ccTppdK0.s 			page 22


 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 930:Drivers/CMSIS/Include/core_cm4.h **** 
 931:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 932:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** 
 935:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** 
 938:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** 
 944:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** 
 947:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** 
 950:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** 
 953:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** 
 956:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** 
 959:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** 
 962:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** 
 965:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** 
 968:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** 
 971:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** 
 974:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
ARM GAS  /tmp/ccTppdK0.s 			page 23


 976:Drivers/CMSIS/Include/core_cm4.h **** 
 977:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** 
 980:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** 
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** 
 986:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:Drivers/CMSIS/Include/core_cm4.h **** 
 994:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:Drivers/CMSIS/Include/core_cm4.h **** 
 998:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:Drivers/CMSIS/Include/core_cm4.h **** 
1002:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:Drivers/CMSIS/Include/core_cm4.h **** 
1006:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:Drivers/CMSIS/Include/core_cm4.h **** 
1010:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** 
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** 
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** 
1023:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** 
1026:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** 
1029:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** 
1032:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
ARM GAS  /tmp/ccTppdK0.s 			page 24


1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** 
1038:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:Drivers/CMSIS/Include/core_cm4.h **** 
1040:Drivers/CMSIS/Include/core_cm4.h **** 
1041:Drivers/CMSIS/Include/core_cm4.h **** /**
1042:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:Drivers/CMSIS/Include/core_cm4.h ****   @{
1046:Drivers/CMSIS/Include/core_cm4.h ****  */
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /**
1049:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:Drivers/CMSIS/Include/core_cm4.h ****  */
1051:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1052:Drivers/CMSIS/Include/core_cm4.h **** {
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1078:Drivers/CMSIS/Include/core_cm4.h **** 
1079:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:Drivers/CMSIS/Include/core_cm4.h **** 
1083:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:Drivers/CMSIS/Include/core_cm4.h **** 
1087:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
ARM GAS  /tmp/ccTppdK0.s 			page 25


1090:Drivers/CMSIS/Include/core_cm4.h **** 
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** 
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** 
1100:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:Drivers/CMSIS/Include/core_cm4.h **** 
1111:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:Drivers/CMSIS/Include/core_cm4.h **** 
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** 
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** 
1124:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** 
1127:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** 
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** 
1133:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** 
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccTppdK0.s 			page 26


1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** 
1153:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** 
1156:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** 
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** 
1162:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:Drivers/CMSIS/Include/core_cm4.h **** 
1173:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** 
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** 
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** 
1186:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** 
1189:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** 
1192:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:Drivers/CMSIS/Include/core_cm4.h **** 
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccTppdK0.s 			page 27


1204:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:Drivers/CMSIS/Include/core_cm4.h ****   @{
1208:Drivers/CMSIS/Include/core_cm4.h ****  */
1209:Drivers/CMSIS/Include/core_cm4.h **** 
1210:Drivers/CMSIS/Include/core_cm4.h **** /**
1211:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:Drivers/CMSIS/Include/core_cm4.h ****  */
1213:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1214:Drivers/CMSIS/Include/core_cm4.h **** {
1215:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1227:Drivers/CMSIS/Include/core_cm4.h **** 
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:Drivers/CMSIS/Include/core_cm4.h **** 
1230:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** 
1234:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccTppdK0.s 			page 28


1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** 
1277:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** 
1280:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** 
1283:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** 
1286:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** 
1289:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** 
1292:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** 
1295:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Drivers/CMSIS/Include/core_cm4.h **** 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** /**
1300:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Drivers/CMSIS/Include/core_cm4.h ****   @{
1304:Drivers/CMSIS/Include/core_cm4.h ****  */
1305:Drivers/CMSIS/Include/core_cm4.h **** 
1306:Drivers/CMSIS/Include/core_cm4.h **** /**
1307:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Drivers/CMSIS/Include/core_cm4.h ****  */
1309:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1310:Drivers/CMSIS/Include/core_cm4.h **** {
1311:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
ARM GAS  /tmp/ccTppdK0.s 			page 29


1318:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1319:Drivers/CMSIS/Include/core_cm4.h **** 
1320:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:Drivers/CMSIS/Include/core_cm4.h **** 
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:Drivers/CMSIS/Include/core_cm4.h **** 
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:Drivers/CMSIS/Include/core_cm4.h **** 
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:Drivers/CMSIS/Include/core_cm4.h **** 
1352:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:Drivers/CMSIS/Include/core_cm4.h **** 
1356:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:Drivers/CMSIS/Include/core_cm4.h **** 
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:Drivers/CMSIS/Include/core_cm4.h **** 
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:Drivers/CMSIS/Include/core_cm4.h **** 
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccTppdK0.s 			page 30


1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:Drivers/CMSIS/Include/core_cm4.h **** 
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:Drivers/CMSIS/Include/core_cm4.h **** 
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:Drivers/CMSIS/Include/core_cm4.h **** 
1405:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** 
1408:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:Drivers/CMSIS/Include/core_cm4.h **** 
1410:Drivers/CMSIS/Include/core_cm4.h **** 
1411:Drivers/CMSIS/Include/core_cm4.h **** /**
1412:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:Drivers/CMSIS/Include/core_cm4.h ****   @{
1416:Drivers/CMSIS/Include/core_cm4.h ****  */
1417:Drivers/CMSIS/Include/core_cm4.h **** 
1418:Drivers/CMSIS/Include/core_cm4.h **** /**
1419:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1422:Drivers/CMSIS/Include/core_cm4.h **** {
1423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1428:Drivers/CMSIS/Include/core_cm4.h **** 
1429:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
ARM GAS  /tmp/ccTppdK0.s 			page 31


1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** 
1436:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** 
1439:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** 
1442:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** 
1445:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** 
1448:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** 
1451:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** 
1454:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** 
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** 
1460:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** 
1466:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** 
1473:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** 
1480:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** 
1483:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** 
1486:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccTppdK0.s 			page 32


1489:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** 
1492:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** 
1495:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** 
1501:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** 
1504:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** 
1507:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** 
1510:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** 
1513:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:Drivers/CMSIS/Include/core_cm4.h **** 
1515:Drivers/CMSIS/Include/core_cm4.h **** 
1516:Drivers/CMSIS/Include/core_cm4.h **** /**
1517:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:Drivers/CMSIS/Include/core_cm4.h ****   @{
1521:Drivers/CMSIS/Include/core_cm4.h ****  */
1522:Drivers/CMSIS/Include/core_cm4.h **** 
1523:Drivers/CMSIS/Include/core_cm4.h **** /**
1524:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1528:Drivers/CMSIS/Include/core_cm4.h **** */
1529:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:Drivers/CMSIS/Include/core_cm4.h **** 
1531:Drivers/CMSIS/Include/core_cm4.h **** /**
1532:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:Drivers/CMSIS/Include/core_cm4.h **** */
1537:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:Drivers/CMSIS/Include/core_cm4.h **** 
1539:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:Drivers/CMSIS/Include/core_cm4.h **** 
1541:Drivers/CMSIS/Include/core_cm4.h **** 
1542:Drivers/CMSIS/Include/core_cm4.h **** /**
1543:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
ARM GAS  /tmp/ccTppdK0.s 			page 33


1546:Drivers/CMSIS/Include/core_cm4.h ****   @{
1547:Drivers/CMSIS/Include/core_cm4.h ****  */
1548:Drivers/CMSIS/Include/core_cm4.h **** 
1549:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:Drivers/CMSIS/Include/core_cm4.h **** 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:Drivers/CMSIS/Include/core_cm4.h **** 
1568:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:Drivers/CMSIS/Include/core_cm4.h **** #endif
1572:Drivers/CMSIS/Include/core_cm4.h **** 
1573:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:Drivers/CMSIS/Include/core_cm4.h **** 
1576:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1577:Drivers/CMSIS/Include/core_cm4.h **** 
1578:Drivers/CMSIS/Include/core_cm4.h **** 
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1581:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1582:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1583:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1584:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1585:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1586:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1587:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1588:Drivers/CMSIS/Include/core_cm4.h **** /**
1589:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:Drivers/CMSIS/Include/core_cm4.h **** */
1591:Drivers/CMSIS/Include/core_cm4.h **** 
1592:Drivers/CMSIS/Include/core_cm4.h **** 
1593:Drivers/CMSIS/Include/core_cm4.h **** 
1594:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:Drivers/CMSIS/Include/core_cm4.h **** /**
1596:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:Drivers/CMSIS/Include/core_cm4.h ****   @{
1600:Drivers/CMSIS/Include/core_cm4.h ****  */
1601:Drivers/CMSIS/Include/core_cm4.h **** 
1602:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
ARM GAS  /tmp/ccTppdK0.s 			page 34


1603:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1606:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:Drivers/CMSIS/Include/core_cm4.h **** #else
1608:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:Drivers/CMSIS/Include/core_cm4.h **** 
1622:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1626:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:Drivers/CMSIS/Include/core_cm4.h **** #else
1628:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:Drivers/CMSIS/Include/core_cm4.h **** 
1632:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:Drivers/CMSIS/Include/core_cm4.h **** 
1634:Drivers/CMSIS/Include/core_cm4.h **** 
1635:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** 
1643:Drivers/CMSIS/Include/core_cm4.h **** 
1644:Drivers/CMSIS/Include/core_cm4.h **** /**
1645:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1646:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1649:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:Drivers/CMSIS/Include/core_cm4.h ****  */
1653:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:Drivers/CMSIS/Include/core_cm4.h **** {
1655:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1656:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:Drivers/CMSIS/Include/core_cm4.h **** 
1658:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
ARM GAS  /tmp/ccTppdK0.s 			page 35


1660:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:Drivers/CMSIS/Include/core_cm4.h **** }
1665:Drivers/CMSIS/Include/core_cm4.h **** 
1666:Drivers/CMSIS/Include/core_cm4.h **** 
1667:Drivers/CMSIS/Include/core_cm4.h **** /**
1668:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1669:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:Drivers/CMSIS/Include/core_cm4.h ****  */
1672:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:Drivers/CMSIS/Include/core_cm4.h **** {
1674:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:Drivers/CMSIS/Include/core_cm4.h **** }
1676:Drivers/CMSIS/Include/core_cm4.h **** 
1677:Drivers/CMSIS/Include/core_cm4.h **** 
1678:Drivers/CMSIS/Include/core_cm4.h **** /**
1679:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1680:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1683:Drivers/CMSIS/Include/core_cm4.h ****  */
1684:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 168              		.loc 2 1684 22 view .LVU69
 169              	.LBB17:
1685:Drivers/CMSIS/Include/core_cm4.h **** {
1686:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 170              		.loc 2 1686 3 view .LVU70
1687:Drivers/CMSIS/Include/core_cm4.h ****   {
1688:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 171              		.loc 2 1688 5 view .LVU71
1689:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 172              		.loc 2 1689 5 view .LVU72
 173              		.loc 2 1689 43 is_stmt 0 view .LVU73
 174 009a 284B     		ldr	r3, .L18+28
 175 009c 4FF00062 		mov	r2, #134217728
 176 00a0 5A60     		str	r2, [r3, #4]
1690:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 177              		.loc 2 1690 5 is_stmt 1 view .LVU74
 178              	.LVL1:
 179              		.loc 2 1690 5 is_stmt 0 view .LVU75
 180              	.LBE17:
 181              	.LBE16:
  63:src/ssd1306/ssd1306.c **** 
  64:src/ssd1306/ssd1306.c ****     GPIOA->ODR &= ~GPIO_ODR_ODR_3;
 182              		.loc 1 64 5 is_stmt 1 view .LVU76
 183              		.loc 1 64 10 is_stmt 0 view .LVU77
 184 00a2 6B69     		ldr	r3, [r5, #20]
 185              		.loc 1 64 16 view .LVU78
 186 00a4 23F00803 		bic	r3, r3, #8
  65:src/ssd1306/ssd1306.c ****     HAL_Delay(1);
 187              		.loc 1 65 5 view .LVU79
 188 00a8 0120     		movs	r0, #1
  64:src/ssd1306/ssd1306.c ****     HAL_Delay(1);
 189              		.loc 1 64 16 view .LVU80
ARM GAS  /tmp/ccTppdK0.s 			page 36


 190 00aa 6B61     		str	r3, [r5, #20]
 191              		.loc 1 65 5 is_stmt 1 view .LVU81
 192 00ac FFF7FEFF 		bl	HAL_Delay
 193              	.LVL2:
  66:src/ssd1306/ssd1306.c ****     GPIOA->ODR |= GPIO_ODR_ODR_3;
 194              		.loc 1 66 5 view .LVU82
 195              		.loc 1 66 10 is_stmt 0 view .LVU83
 196 00b0 6B69     		ldr	r3, [r5, #20]
 197 00b2 234A     		ldr	r2, .L18+32
 198              		.loc 1 66 16 view .LVU84
 199 00b4 43F00803 		orr	r3, r3, #8
 200 00b8 6B61     		str	r3, [r5, #20]
  67:src/ssd1306/ssd1306.c **** 
  68:src/ssd1306/ssd1306.c ****     //D/C pin (High == data, Low == cmd)
  69:src/ssd1306/ssd1306.c ****     CMD();
 201              		.loc 1 69 5 is_stmt 1 view .LVU85
 202 00ba 6B69     		ldr	r3, [r5, #20]
 203 00bc 23F04003 		bic	r3, r3, #64
 204 00c0 6B61     		str	r3, [r5, #20]
  70:src/ssd1306/ssd1306.c ****     CS_0();
 205              		.loc 1 70 5 view .LVU86
 206 00c2 6B69     		ldr	r3, [r5, #20]
 207 00c4 23F01003 		bic	r3, r3, #16
 208 00c8 02F11A00 		add	r0, r2, #26
 209 00cc 6B61     		str	r3, [r5, #20]
  71:src/ssd1306/ssd1306.c **** 
  72:src/ssd1306/ssd1306.c ****     for(uint8_t i = 0; i != sizeof(setup_data); i++){
 210              		.loc 1 72 5 view .LVU87
 211              	.LBB18:
 212              		.loc 1 72 9 view .LVU88
 213              	.LVL3:
 214              		.loc 1 72 26 discriminator 1 view .LVU89
 215              	.L4:
  73:src/ssd1306/ssd1306.c ****         SPI_W(setup_data[i]);
 216              		.loc 1 73 9 view .LVU90
 217 00ce 12F8013F 		ldrb	r3, [r2, #1]!	@ zero_extendqisi2
 218              	.LVL4:
 219              		.loc 1 73 9 is_stmt 0 view .LVU91
 220 00d2 E360     		str	r3, [r4, #12]
 221              		.loc 1 73 9 is_stmt 1 view .LVU92
 222              	.L2:
 223              		.loc 1 73 9 discriminator 2 view .LVU93
 224 00d4 A368     		ldr	r3, [r4, #8]
 225 00d6 9B07     		lsls	r3, r3, #30
 226 00d8 FCD5     		bpl	.L2
 227              	.L3:
 228              		.loc 1 73 9 discriminator 4 view .LVU94
 229 00da A168     		ldr	r1, [r4, #8]
 230 00dc 11F08001 		ands	r1, r1, #128
 231 00e0 FBD1     		bne	.L3
 232              		.loc 1 73 29 discriminator 5 view .LVU95
  72:src/ssd1306/ssd1306.c ****         SPI_W(setup_data[i]);
 233              		.loc 1 72 50 discriminator 2 view .LVU96
 234              	.LVL5:
  72:src/ssd1306/ssd1306.c ****         SPI_W(setup_data[i]);
 235              		.loc 1 72 26 discriminator 1 view .LVU97
 236 00e2 8242     		cmp	r2, r0
ARM GAS  /tmp/ccTppdK0.s 			page 37


 237 00e4 F3D1     		bne	.L4
 238              	.LBE18:
  74:src/ssd1306/ssd1306.c ****     }
  75:src/ssd1306/ssd1306.c **** 
  76:src/ssd1306/ssd1306.c ****     DRAW();
 239              		.loc 1 76 5 view .LVU98
 240 00e6 0F4C     		ldr	r4, .L18+4
 241 00e8 1648     		ldr	r0, .L18+36
 242 00ea 6269     		ldr	r2, [r4, #20]
 243              	.LVL6:
 244              	.LBB19:
  77:src/ssd1306/ssd1306.c ****     for(int i = 0; i != 1024; i++){
  78:src/ssd1306/ssd1306.c ****         oled_framebuffer[i] = 0x00;
  79:src/ssd1306/ssd1306.c ****         SPI_W(0x00);
 245              		.loc 1 79 9 is_stmt 0 view .LVU99
 246 00ec 0E4B     		ldr	r3, .L18+8
 247              	.LBE19:
  76:src/ssd1306/ssd1306.c ****     for(int i = 0; i != 1024; i++){
 248              		.loc 1 76 5 view .LVU100
 249 00ee 42F04002 		orr	r2, r2, #64
 250 00f2 6261     		str	r2, [r4, #20]
  77:src/ssd1306/ssd1306.c ****     for(int i = 0; i != 1024; i++){
 251              		.loc 1 77 5 is_stmt 1 view .LVU101
 252              	.LBB20:
  77:src/ssd1306/ssd1306.c ****     for(int i = 0; i != 1024; i++){
 253              		.loc 1 77 9 view .LVU102
 254              	.LVL7:
  77:src/ssd1306/ssd1306.c ****     for(int i = 0; i != 1024; i++){
 255              		.loc 1 77 22 discriminator 1 view .LVU103
 256 00f4 00F58064 		add	r4, r0, #1024
 257              	.LVL8:
 258              	.L7:
  78:src/ssd1306/ssd1306.c ****         SPI_W(0x00);
 259              		.loc 1 78 9 view .LVU104
  78:src/ssd1306/ssd1306.c ****         SPI_W(0x00);
 260              		.loc 1 78 29 is_stmt 0 view .LVU105
 261 00f8 00F8011F 		strb	r1, [r0, #1]!
 262              	.LVL9:
 263              		.loc 1 79 9 is_stmt 1 view .LVU106
 264 00fc D960     		str	r1, [r3, #12]
 265              		.loc 1 79 9 view .LVU107
 266              	.L5:
 267              		.loc 1 79 9 discriminator 2 view .LVU108
 268 00fe 9A68     		ldr	r2, [r3, #8]
 269 0100 9507     		lsls	r5, r2, #30
 270 0102 FCD5     		bpl	.L5
 271              	.L6:
 272              		.loc 1 79 9 discriminator 4 view .LVU109
 273 0104 9A68     		ldr	r2, [r3, #8]
 274 0106 1206     		lsls	r2, r2, #24
 275 0108 FCD4     		bmi	.L6
 276              		.loc 1 79 20 discriminator 5 view .LVU110
  77:src/ssd1306/ssd1306.c ****     for(int i = 0; i != 1024; i++){
 277              		.loc 1 77 32 discriminator 2 view .LVU111
 278              	.LVL10:
  77:src/ssd1306/ssd1306.c ****     for(int i = 0; i != 1024; i++){
 279              		.loc 1 77 22 discriminator 1 view .LVU112
ARM GAS  /tmp/ccTppdK0.s 			page 38


 280 010a A042     		cmp	r0, r4
 281 010c F4D1     		bne	.L7
 282              	.LBE20:
  80:src/ssd1306/ssd1306.c ****     }
  81:src/ssd1306/ssd1306.c **** 
  82:src/ssd1306/ssd1306.c ****     CS_1();
 283              		.loc 1 82 5 view .LVU113
 284 010e 054A     		ldr	r2, .L18+4
  83:src/ssd1306/ssd1306.c ****     framebuffer_xmit_done = 1;
 285              		.loc 1 83 27 is_stmt 0 view .LVU114
 286 0110 0D49     		ldr	r1, .L18+40
  82:src/ssd1306/ssd1306.c ****     framebuffer_xmit_done = 1;
 287              		.loc 1 82 5 view .LVU115
 288 0112 5369     		ldr	r3, [r2, #20]
 289              		.loc 1 83 27 view .LVU116
 290 0114 0120     		movs	r0, #1
 291              	.LVL11:
  82:src/ssd1306/ssd1306.c ****     framebuffer_xmit_done = 1;
 292              		.loc 1 82 5 view .LVU117
 293 0116 43F01003 		orr	r3, r3, #16
 294 011a 5361     		str	r3, [r2, #20]
 295              		.loc 1 83 5 is_stmt 1 view .LVU118
 296              		.loc 1 83 27 is_stmt 0 view .LVU119
 297 011c 0870     		strb	r0, [r1]
  84:src/ssd1306/ssd1306.c **** }
 298              		.loc 1 84 1 view .LVU120
 299 011e 38BD     		pop	{r3, r4, r5, pc}
 300              	.L19:
 301              		.align	2
 302              	.L18:
 303 0120 00380240 		.word	1073887232
 304 0124 00000240 		.word	1073872896
 305 0128 00300140 		.word	1073819648
 306 012c 40040006 		.word	100664384
 307 0130 00640240 		.word	1073898496
 308 0134 0C300140 		.word	1073819660
 309 0138 00000000 		.word	oled_framebuffer
 310 013c 00E100E0 		.word	-536813312
 311 0140 FFFFFFFF 		.word	setup_data-1
 312 0144 FFFFFFFF 		.word	oled_framebuffer-1
 313 0148 00000000 		.word	framebuffer_xmit_done
 314              		.cfi_endproc
 315              	.LFE134:
 317              		.section	.text.oled_show,"ax",%progbits
 318              		.align	1
 319              		.p2align 2,,3
 320              		.global	oled_show
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 325              	oled_show:
 326              	.LFB135:
  85:src/ssd1306/ssd1306.c **** 
  86:src/ssd1306/ssd1306.c **** void oled_show(){
 327              		.loc 1 86 17 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccTppdK0.s 			page 39


 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		@ link register save eliminated.
  87:src/ssd1306/ssd1306.c ****     while(!framebuffer_xmit_done);
 332              		.loc 1 87 5 view .LVU122
 333              		.loc 1 87 11 is_stmt 0 discriminator 1 view .LVU123
 334 0000 3B4A     		ldr	r2, .L65
 335 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 336 0004 03B9     		cbnz	r3, .L21
 337              	.L22:
 338              		.loc 1 87 11 is_stmt 1 discriminator 1 view .LVU124
 339              		.loc 1 87 11 discriminator 1 view .LVU125
 340 0006 FEE7     		b	.L22
 341              	.L21:
 342              		.loc 1 87 11 discriminator 1 view .LVU126
  88:src/ssd1306/ssd1306.c ****     framebuffer_xmit_done = 0;
 343              		.loc 1 88 5 view .LVU127
  89:src/ssd1306/ssd1306.c ****     CMD();
 344              		.loc 1 89 5 is_stmt 0 view .LVU128
 345 0008 3A4B     		ldr	r3, .L65+4
  88:src/ssd1306/ssd1306.c ****     framebuffer_xmit_done = 0;
 346              		.loc 1 88 27 view .LVU129
 347 000a 0021     		movs	r1, #0
  86:src/ssd1306/ssd1306.c ****     while(!framebuffer_xmit_done);
 348              		.loc 1 86 17 view .LVU130
 349 000c 10B4     		push	{r4}
 350              	.LCFI1:
 351              		.cfi_def_cfa_offset 4
 352              		.cfi_offset 4, -4
  88:src/ssd1306/ssd1306.c ****     framebuffer_xmit_done = 0;
 353              		.loc 1 88 27 view .LVU131
 354 000e 1170     		strb	r1, [r2]
 355              		.loc 1 89 5 is_stmt 1 view .LVU132
 356 0010 5969     		ldr	r1, [r3, #20]
  90:src/ssd1306/ssd1306.c ****     CS_0();
  91:src/ssd1306/ssd1306.c ****     SPI_W(0x20);
 357              		.loc 1 91 5 is_stmt 0 view .LVU133
 358 0012 394A     		ldr	r2, .L65+8
  89:src/ssd1306/ssd1306.c ****     CS_0();
 359              		.loc 1 89 5 view .LVU134
 360 0014 21F04001 		bic	r1, r1, #64
 361 0018 5961     		str	r1, [r3, #20]
  90:src/ssd1306/ssd1306.c ****     CS_0();
 362              		.loc 1 90 5 is_stmt 1 view .LVU135
 363 001a 5969     		ldr	r1, [r3, #20]
 364              		.loc 1 91 5 is_stmt 0 view .LVU136
 365 001c 2020     		movs	r0, #32
  90:src/ssd1306/ssd1306.c ****     CS_0();
 366              		.loc 1 90 5 view .LVU137
 367 001e 21F01001 		bic	r1, r1, #16
 368 0022 5961     		str	r1, [r3, #20]
 369              		.loc 1 91 5 is_stmt 1 view .LVU138
 370 0024 D060     		str	r0, [r2, #12]
 371              		.loc 1 91 5 view .LVU139
 372              	.L23:
 373              		.loc 1 91 5 discriminator 2 view .LVU140
 374 0026 9368     		ldr	r3, [r2, #8]
 375 0028 9907     		lsls	r1, r3, #30
ARM GAS  /tmp/ccTppdK0.s 			page 40


 376 002a FCD5     		bpl	.L23
 377              		.loc 1 91 5 is_stmt 0 discriminator 4 view .LVU141
 378 002c 324A     		ldr	r2, .L65+8
 379              	.L24:
 380              		.loc 1 91 5 is_stmt 1 discriminator 4 view .LVU142
 381 002e 9368     		ldr	r3, [r2, #8]
 382 0030 13F08003 		ands	r3, r3, #128
 383 0034 FBD1     		bne	.L24
 384              		.loc 1 91 16 discriminator 5 view .LVU143
  92:src/ssd1306/ssd1306.c ****     SPI_W(0x00);
 385              		.loc 1 92 5 view .LVU144
 386              		.loc 1 92 5 is_stmt 0 discriminator 2 view .LVU145
 387 0036 3049     		ldr	r1, .L65+8
 388              		.loc 1 92 5 view .LVU146
 389 0038 D360     		str	r3, [r2, #12]
 390              		.loc 1 92 5 is_stmt 1 view .LVU147
 391              	.L25:
 392              		.loc 1 92 5 discriminator 2 view .LVU148
 393 003a 8B68     		ldr	r3, [r1, #8]
 394 003c 9A07     		lsls	r2, r3, #30
 395 003e FCD5     		bpl	.L25
 396              		.loc 1 92 5 is_stmt 0 discriminator 4 view .LVU149
 397 0040 2D4A     		ldr	r2, .L65+8
 398              	.L26:
 399              		.loc 1 92 5 is_stmt 1 discriminator 4 view .LVU150
 400 0042 9368     		ldr	r3, [r2, #8]
 401 0044 1B06     		lsls	r3, r3, #24
 402 0046 FCD4     		bmi	.L26
 403              		.loc 1 92 16 discriminator 5 view .LVU151
  93:src/ssd1306/ssd1306.c ****     SPI_W(0x21);
 404              		.loc 1 93 5 view .LVU152
 405 0048 2123     		movs	r3, #33
 406              		.loc 1 93 5 is_stmt 0 discriminator 2 view .LVU153
 407 004a 2B49     		ldr	r1, .L65+8
 408              		.loc 1 93 5 view .LVU154
 409 004c D360     		str	r3, [r2, #12]
 410              		.loc 1 93 5 is_stmt 1 view .LVU155
 411              	.L27:
 412              		.loc 1 93 5 discriminator 2 view .LVU156
 413 004e 8B68     		ldr	r3, [r1, #8]
 414 0050 9C07     		lsls	r4, r3, #30
 415 0052 FCD5     		bpl	.L27
 416              		.loc 1 93 5 is_stmt 0 discriminator 4 view .LVU157
 417 0054 284A     		ldr	r2, .L65+8
 418              	.L28:
 419              		.loc 1 93 5 is_stmt 1 discriminator 4 view .LVU158
 420 0056 9368     		ldr	r3, [r2, #8]
 421 0058 13F08003 		ands	r3, r3, #128
 422 005c FBD1     		bne	.L28
 423              		.loc 1 93 16 discriminator 5 view .LVU159
  94:src/ssd1306/ssd1306.c ****     SPI_W(0);
 424              		.loc 1 94 5 view .LVU160
 425              		.loc 1 94 5 is_stmt 0 discriminator 2 view .LVU161
 426 005e 2649     		ldr	r1, .L65+8
 427              		.loc 1 94 5 view .LVU162
 428 0060 D360     		str	r3, [r2, #12]
 429              		.loc 1 94 5 is_stmt 1 view .LVU163
ARM GAS  /tmp/ccTppdK0.s 			page 41


 430              	.L29:
 431              		.loc 1 94 5 discriminator 2 view .LVU164
 432 0062 8B68     		ldr	r3, [r1, #8]
 433 0064 9807     		lsls	r0, r3, #30
 434 0066 FCD5     		bpl	.L29
 435              		.loc 1 94 5 is_stmt 0 discriminator 4 view .LVU165
 436 0068 234A     		ldr	r2, .L65+8
 437              	.L30:
 438              		.loc 1 94 5 is_stmt 1 discriminator 4 view .LVU166
 439 006a 9368     		ldr	r3, [r2, #8]
 440 006c 1906     		lsls	r1, r3, #24
 441 006e FCD4     		bmi	.L30
 442              		.loc 1 94 13 discriminator 5 view .LVU167
  95:src/ssd1306/ssd1306.c ****     SPI_W(127);
 443              		.loc 1 95 5 view .LVU168
 444 0070 7F23     		movs	r3, #127
 445              		.loc 1 95 5 is_stmt 0 discriminator 2 view .LVU169
 446 0072 2149     		ldr	r1, .L65+8
 447              		.loc 1 95 5 view .LVU170
 448 0074 D360     		str	r3, [r2, #12]
 449              		.loc 1 95 5 is_stmt 1 view .LVU171
 450              	.L31:
 451              		.loc 1 95 5 discriminator 2 view .LVU172
 452 0076 8B68     		ldr	r3, [r1, #8]
 453 0078 9A07     		lsls	r2, r3, #30
 454 007a FCD5     		bpl	.L31
 455              		.loc 1 95 5 is_stmt 0 discriminator 4 view .LVU173
 456 007c 1E4A     		ldr	r2, .L65+8
 457              	.L32:
 458              		.loc 1 95 5 is_stmt 1 discriminator 4 view .LVU174
 459 007e 9368     		ldr	r3, [r2, #8]
 460 0080 1B06     		lsls	r3, r3, #24
 461 0082 FCD4     		bmi	.L32
 462              		.loc 1 95 15 discriminator 5 view .LVU175
  96:src/ssd1306/ssd1306.c ****     SPI_W(0x22);
 463              		.loc 1 96 5 view .LVU176
 464 0084 2223     		movs	r3, #34
 465              		.loc 1 96 5 is_stmt 0 discriminator 2 view .LVU177
 466 0086 1C49     		ldr	r1, .L65+8
 467              		.loc 1 96 5 view .LVU178
 468 0088 D360     		str	r3, [r2, #12]
 469              		.loc 1 96 5 is_stmt 1 view .LVU179
 470              	.L33:
 471              		.loc 1 96 5 discriminator 2 view .LVU180
 472 008a 8B68     		ldr	r3, [r1, #8]
 473 008c 9C07     		lsls	r4, r3, #30
 474 008e FCD5     		bpl	.L33
 475              		.loc 1 96 5 is_stmt 0 discriminator 4 view .LVU181
 476 0090 194A     		ldr	r2, .L65+8
 477              	.L34:
 478              		.loc 1 96 5 is_stmt 1 discriminator 4 view .LVU182
 479 0092 9368     		ldr	r3, [r2, #8]
 480 0094 13F08003 		ands	r3, r3, #128
 481 0098 FBD1     		bne	.L34
 482              		.loc 1 96 16 discriminator 5 view .LVU183
  97:src/ssd1306/ssd1306.c ****     SPI_W(0);
 483              		.loc 1 97 5 view .LVU184
ARM GAS  /tmp/ccTppdK0.s 			page 42


 484              		.loc 1 97 5 is_stmt 0 discriminator 2 view .LVU185
 485 009a 1749     		ldr	r1, .L65+8
 486              		.loc 1 97 5 view .LVU186
 487 009c D360     		str	r3, [r2, #12]
 488              		.loc 1 97 5 is_stmt 1 view .LVU187
 489              	.L35:
 490              		.loc 1 97 5 discriminator 2 view .LVU188
 491 009e 8B68     		ldr	r3, [r1, #8]
 492 00a0 9807     		lsls	r0, r3, #30
 493 00a2 FCD5     		bpl	.L35
 494              		.loc 1 97 5 is_stmt 0 discriminator 4 view .LVU189
 495 00a4 144A     		ldr	r2, .L65+8
 496              	.L36:
 497              		.loc 1 97 5 is_stmt 1 discriminator 4 view .LVU190
 498 00a6 9368     		ldr	r3, [r2, #8]
 499 00a8 1906     		lsls	r1, r3, #24
 500 00aa FCD4     		bmi	.L36
 501              		.loc 1 97 13 discriminator 5 view .LVU191
  98:src/ssd1306/ssd1306.c ****     SPI_W(7);
 502              		.loc 1 98 5 view .LVU192
 503 00ac 0723     		movs	r3, #7
 504              		.loc 1 98 5 is_stmt 0 discriminator 2 view .LVU193
 505 00ae 1249     		ldr	r1, .L65+8
 506              		.loc 1 98 5 view .LVU194
 507 00b0 D360     		str	r3, [r2, #12]
 508              		.loc 1 98 5 is_stmt 1 view .LVU195
 509              	.L37:
 510              		.loc 1 98 5 discriminator 2 view .LVU196
 511 00b2 8B68     		ldr	r3, [r1, #8]
 512 00b4 9A07     		lsls	r2, r3, #30
 513 00b6 FCD5     		bpl	.L37
 514              		.loc 1 98 5 is_stmt 0 discriminator 4 view .LVU197
 515 00b8 0F4A     		ldr	r2, .L65+8
 516              	.L38:
 517              		.loc 1 98 5 is_stmt 1 discriminator 4 view .LVU198
 518 00ba 9368     		ldr	r3, [r2, #8]
 519 00bc 1B06     		lsls	r3, r3, #24
 520 00be FCD4     		bmi	.L38
 521              		.loc 1 98 13 discriminator 5 view .LVU199
  99:src/ssd1306/ssd1306.c **** 
 100:src/ssd1306/ssd1306.c ****     DRAW();
 522              		.loc 1 100 5 view .LVU200
 523 00c0 0C48     		ldr	r0, .L65+4
 101:src/ssd1306/ssd1306.c ****     SPI1->CR2 |= SPI_CR2_TXDMAEN;
 102:src/ssd1306/ssd1306.c ****     DMA2_Stream3->NDTR = 1024;
 524              		.loc 1 102 24 is_stmt 0 view .LVU201
 525 00c2 0E4B     		ldr	r3, .L65+12
 100:src/ssd1306/ssd1306.c ****     SPI1->CR2 |= SPI_CR2_TXDMAEN;
 526              		.loc 1 100 5 view .LVU202
 527 00c4 4169     		ldr	r1, [r0, #20]
 103:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
 528              		.loc 1 103 26 view .LVU203
 529 00c6 0E4C     		ldr	r4, .L65+16
 100:src/ssd1306/ssd1306.c ****     SPI1->CR2 |= SPI_CR2_TXDMAEN;
 530              		.loc 1 100 5 view .LVU204
 531 00c8 41F04001 		orr	r1, r1, #64
 532 00cc 4161     		str	r1, [r0, #20]
ARM GAS  /tmp/ccTppdK0.s 			page 43


 101:src/ssd1306/ssd1306.c ****     SPI1->CR2 |= SPI_CR2_TXDMAEN;
 533              		.loc 1 101 5 is_stmt 1 view .LVU205
 101:src/ssd1306/ssd1306.c ****     SPI1->CR2 |= SPI_CR2_TXDMAEN;
 534              		.loc 1 101 9 is_stmt 0 view .LVU206
 535 00ce 5168     		ldr	r1, [r2, #4]
 101:src/ssd1306/ssd1306.c ****     SPI1->CR2 |= SPI_CR2_TXDMAEN;
 536              		.loc 1 101 15 view .LVU207
 537 00d0 41F00201 		orr	r1, r1, #2
 538 00d4 5160     		str	r1, [r2, #4]
 102:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
 539              		.loc 1 102 5 is_stmt 1 view .LVU208
 102:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
 540              		.loc 1 102 24 is_stmt 0 view .LVU209
 541 00d6 4FF48060 		mov	r0, #1024
 104:src/ssd1306/ssd1306.c ****     DMA2_Stream3->PAR  = (uint32_t)&SPI1->DR;
 542              		.loc 1 104 24 view .LVU210
 543 00da 0A4A     		ldr	r2, .L65+20
 102:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
 544              		.loc 1 102 24 view .LVU211
 545 00dc D865     		str	r0, [r3, #92]
 103:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
 546              		.loc 1 103 5 is_stmt 1 view .LVU212
 103:src/ssd1306/ssd1306.c ****     DMA2_Stream3->M0AR = (uint32_t)oled_framebuffer;
 547              		.loc 1 103 24 is_stmt 0 view .LVU213
 548 00de 5C66     		str	r4, [r3, #100]
 549              		.loc 1 104 5 is_stmt 1 view .LVU214
 550              		.loc 1 104 24 is_stmt 0 view .LVU215
 551 00e0 1A66     		str	r2, [r3, #96]
 105:src/ssd1306/ssd1306.c ****     DMA2_Stream3->CR |= DMA_SxCR_EN;
 552              		.loc 1 105 5 is_stmt 1 view .LVU216
 553              		.loc 1 105 17 is_stmt 0 view .LVU217
 554 00e2 9A6D     		ldr	r2, [r3, #88]
 106:src/ssd1306/ssd1306.c **** }
 555              		.loc 1 106 1 view .LVU218
 556 00e4 5DF8044B 		ldr	r4, [sp], #4
 557              	.LCFI2:
 558              		.cfi_restore 4
 559              		.cfi_def_cfa_offset 0
 105:src/ssd1306/ssd1306.c ****     DMA2_Stream3->CR |= DMA_SxCR_EN;
 560              		.loc 1 105 22 view .LVU219
 561 00e8 42F00102 		orr	r2, r2, #1
 562 00ec 9A65     		str	r2, [r3, #88]
 563              		.loc 1 106 1 view .LVU220
 564 00ee 7047     		bx	lr
 565              	.L66:
 566              		.align	2
 567              	.L65:
 568 00f0 00000000 		.word	framebuffer_xmit_done
 569 00f4 00000240 		.word	1073872896
 570 00f8 00300140 		.word	1073819648
 571 00fc 00640240 		.word	1073898496
 572 0100 00000000 		.word	oled_framebuffer
 573 0104 0C300140 		.word	1073819660
 574              		.cfi_endproc
 575              	.LFE135:
 577              		.section	.text.DMA2_Stream3_IRQHandler,"ax",%progbits
 578              		.align	1
ARM GAS  /tmp/ccTppdK0.s 			page 44


 579              		.p2align 2,,3
 580              		.global	DMA2_Stream3_IRQHandler
 581              		.syntax unified
 582              		.thumb
 583              		.thumb_func
 585              	DMA2_Stream3_IRQHandler:
 586              	.LFB136:
 107:src/ssd1306/ssd1306.c **** 
 108:src/ssd1306/ssd1306.c **** void DMA2_Stream3_IRQHandler(){
 587              		.loc 1 108 31 is_stmt 1 view -0
 588              		.cfi_startproc
 589              		@ args = 0, pretend = 0, frame = 0
 590              		@ frame_needed = 0, uses_anonymous_args = 0
 109:src/ssd1306/ssd1306.c ****     if(DMA2->LISR & DMA_LISR_TCIF3){
 591              		.loc 1 109 5 view .LVU222
 108:src/ssd1306/ssd1306.c ****     if(DMA2->LISR & DMA_LISR_TCIF3){
 592              		.loc 1 108 31 is_stmt 0 view .LVU223
 593 0000 08B5     		push	{r3, lr}
 594              	.LCFI3:
 595              		.cfi_def_cfa_offset 8
 596              		.cfi_offset 3, -8
 597              		.cfi_offset 14, -4
 598              		.loc 1 109 12 view .LVU224
 599 0002 0E4B     		ldr	r3, .L74
 600 0004 1A68     		ldr	r2, [r3]
 601              		.loc 1 109 7 view .LVU225
 602 0006 1201     		lsls	r2, r2, #4
 603 0008 00D4     		bmi	.L73
 110:src/ssd1306/ssd1306.c ****         DMA2->LIFCR |= DMA_LIFCR_CTCIF3;
 111:src/ssd1306/ssd1306.c **** 
 112:src/ssd1306/ssd1306.c ****         SPI1->CR2 &= ~SPI_CR2_TXDMAEN;
 113:src/ssd1306/ssd1306.c ****         CS_1();
 114:src/ssd1306/ssd1306.c ****         memset(oled_framebuffer, 0, 1024);
 115:src/ssd1306/ssd1306.c ****         framebuffer_xmit_done = 1;
 116:src/ssd1306/ssd1306.c ****     }
 117:src/ssd1306/ssd1306.c **** }
 604              		.loc 1 117 1 view .LVU226
 605 000a 08BD     		pop	{r3, pc}
 606              	.L73:
 110:src/ssd1306/ssd1306.c ****         DMA2->LIFCR |= DMA_LIFCR_CTCIF3;
 607              		.loc 1 110 9 is_stmt 1 view .LVU227
 110:src/ssd1306/ssd1306.c ****         DMA2->LIFCR |= DMA_LIFCR_CTCIF3;
 608              		.loc 1 110 13 is_stmt 0 view .LVU228
 609 000c 9A68     		ldr	r2, [r3, #8]
 112:src/ssd1306/ssd1306.c ****         CS_1();
 610              		.loc 1 112 13 view .LVU229
 611 000e 0C49     		ldr	r1, .L74+4
 114:src/ssd1306/ssd1306.c ****         framebuffer_xmit_done = 1;
 612              		.loc 1 114 9 view .LVU230
 613 0010 0C48     		ldr	r0, .L74+8
 110:src/ssd1306/ssd1306.c ****         DMA2->LIFCR |= DMA_LIFCR_CTCIF3;
 614              		.loc 1 110 21 view .LVU231
 615 0012 42F00062 		orr	r2, r2, #134217728
 616 0016 9A60     		str	r2, [r3, #8]
 112:src/ssd1306/ssd1306.c ****         CS_1();
 617              		.loc 1 112 9 is_stmt 1 view .LVU232
 112:src/ssd1306/ssd1306.c ****         CS_1();
ARM GAS  /tmp/ccTppdK0.s 			page 45


 618              		.loc 1 112 13 is_stmt 0 view .LVU233
 619 0018 4B68     		ldr	r3, [r1, #4]
 113:src/ssd1306/ssd1306.c ****         memset(oled_framebuffer, 0, 1024);
 620              		.loc 1 113 9 view .LVU234
 621 001a 0B4A     		ldr	r2, .L74+12
 112:src/ssd1306/ssd1306.c ****         CS_1();
 622              		.loc 1 112 19 view .LVU235
 623 001c 23F00203 		bic	r3, r3, #2
 624 0020 4B60     		str	r3, [r1, #4]
 113:src/ssd1306/ssd1306.c ****         memset(oled_framebuffer, 0, 1024);
 625              		.loc 1 113 9 is_stmt 1 view .LVU236
 626 0022 5369     		ldr	r3, [r2, #20]
 627 0024 43F01003 		orr	r3, r3, #16
 628 0028 5361     		str	r3, [r2, #20]
 114:src/ssd1306/ssd1306.c ****         framebuffer_xmit_done = 1;
 629              		.loc 1 114 9 view .LVU237
 630 002a 0021     		movs	r1, #0
 631 002c 4FF48062 		mov	r2, #1024
 632 0030 FFF7FEFF 		bl	memset
 633              	.LVL12:
 115:src/ssd1306/ssd1306.c ****     }
 634              		.loc 1 115 9 view .LVU238
 115:src/ssd1306/ssd1306.c ****     }
 635              		.loc 1 115 31 is_stmt 0 view .LVU239
 636 0034 054B     		ldr	r3, .L74+16
 637 0036 0122     		movs	r2, #1
 638 0038 1A70     		strb	r2, [r3]
 639              		.loc 1 117 1 view .LVU240
 640 003a 08BD     		pop	{r3, pc}
 641              	.L75:
 642              		.align	2
 643              	.L74:
 644 003c 00640240 		.word	1073898496
 645 0040 00300140 		.word	1073819648
 646 0044 00000000 		.word	oled_framebuffer
 647 0048 00000240 		.word	1073872896
 648 004c 00000000 		.word	framebuffer_xmit_done
 649              		.cfi_endproc
 650              	.LFE136:
 652              		.section	.text.oled_draw_line,"ax",%progbits
 653              		.align	1
 654              		.p2align 2,,3
 655              		.global	oled_draw_line
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 660              	oled_draw_line:
 661              	.LVL13:
 662              	.LFB138:
 118:src/ssd1306/ssd1306.c **** 
 119:src/ssd1306/ssd1306.c **** static inline void oled_draw_pixel(int x, int y){
 120:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 121:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 122:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 123:src/ssd1306/ssd1306.c **** }
 124:src/ssd1306/ssd1306.c **** 
 125:src/ssd1306/ssd1306.c **** // Extremely Fast Line Algorithm Var B (Multiplication)
ARM GAS  /tmp/ccTppdK0.s 			page 46


 126:src/ssd1306/ssd1306.c **** // Copyright 2001-2, By Po-Han Lin
 127:src/ssd1306/ssd1306.c **** 
 128:src/ssd1306/ssd1306.c **** //Freely useable in non-commercial applications as long as credits 
 129:src/ssd1306/ssd1306.c **** // to Po-Han Lin and link to http://www.edepot.com is provided in source 
 130:src/ssd1306/ssd1306.c **** // code and can been seen in compiled executable.  Commercial 
 131:src/ssd1306/ssd1306.c **** // applications please inquire about licensing the algorithms.
 132:src/ssd1306/ssd1306.c **** //
 133:src/ssd1306/ssd1306.c **** // Lastest version at http://www.edepot.com/phl.html
 134:src/ssd1306/ssd1306.c **** 
 135:src/ssd1306/ssd1306.c **** // THE EXTREMELY FAST LINE ALGORITHM Variation D (Addition Fixed Point)
 136:src/ssd1306/ssd1306.c **** void oled_draw_line(int x, int y, int x2, int y2){
 663              		.loc 1 136 50 is_stmt 1 view -0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 137:src/ssd1306/ssd1306.c ****     uint8_t yLonger = 0;
 667              		.loc 1 137 5 view .LVU242
 138:src/ssd1306/ssd1306.c ****     int shortLen = y2 - y;
 668              		.loc 1 138 5 view .LVU243
 136:src/ssd1306/ssd1306.c ****     uint8_t yLonger = 0;
 669              		.loc 1 136 50 is_stmt 0 view .LVU244
 670 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 671              	.LCFI4:
 672              		.cfi_def_cfa_offset 20
 673              		.cfi_offset 4, -20
 674              		.cfi_offset 5, -16
 675              		.cfi_offset 6, -12
 676              		.cfi_offset 7, -8
 677              		.cfi_offset 14, -4
 678              		.loc 1 138 9 view .LVU245
 679 0002 A3EB010E 		sub	lr, r3, r1
 680              	.LVL14:
 139:src/ssd1306/ssd1306.c ****     int longLen = x2 - x;
 681              		.loc 1 139 5 is_stmt 1 view .LVU246
 682              		.loc 1 139 9 is_stmt 0 view .LVU247
 683 0006 141A     		subs	r4, r2, r0
 684              	.LVL15:
 140:src/ssd1306/ssd1306.c ****     int abs_longLen = abs(longLen);
 685              		.loc 1 140 5 is_stmt 1 view .LVU248
 686              		.loc 1 140 9 is_stmt 0 view .LVU249
 687 0008 84EAE475 		eor	r5, r4, r4, asr #31
 141:src/ssd1306/ssd1306.c ****     int abs_shortLen = abs(shortLen);
 688              		.loc 1 141 9 view .LVU250
 689 000c 8EEAEE76 		eor	r6, lr, lr, asr #31
 140:src/ssd1306/ssd1306.c ****     int abs_longLen = abs(longLen);
 690              		.loc 1 140 9 view .LVU251
 691 0010 A5EBE475 		sub	r5, r5, r4, asr #31
 692              	.LVL16:
 693              		.loc 1 141 5 is_stmt 1 view .LVU252
 694              		.loc 1 141 9 is_stmt 0 view .LVU253
 695 0014 A6EBEE76 		sub	r6, r6, lr, asr #31
 696              	.LVL17:
 142:src/ssd1306/ssd1306.c **** 
 143:src/ssd1306/ssd1306.c ****     register int start = x; 
 697              		.loc 1 143 5 is_stmt 1 view .LVU254
 144:src/ssd1306/ssd1306.c ****     register int end = x2; 
 698              		.loc 1 144 5 view .LVU255
ARM GAS  /tmp/ccTppdK0.s 			page 47


 145:src/ssd1306/ssd1306.c ****     register int j; 
 699              		.loc 1 145 5 view .LVU256
 146:src/ssd1306/ssd1306.c **** 
 147:src/ssd1306/ssd1306.c ****     if(abs_shortLen > abs_longLen){
 700              		.loc 1 147 5 view .LVU257
 701              		.loc 1 147 7 is_stmt 0 view .LVU258
 702 0018 B542     		cmp	r5, r6
 703 001a 27DA     		bge	.L77
 704              	.LBB30:
 148:src/ssd1306/ssd1306.c ****         int swap = shortLen;
 705              		.loc 1 148 9 is_stmt 1 view .LVU259
 706              	.LVL18:
 149:src/ssd1306/ssd1306.c ****         shortLen = longLen;
 707              		.loc 1 149 9 view .LVU260
 150:src/ssd1306/ssd1306.c ****         longLen = swap;
 708              		.loc 1 150 9 view .LVU261
 151:src/ssd1306/ssd1306.c ****         abs_longLen = abs_shortLen;
 709              		.loc 1 151 9 view .LVU262
 152:src/ssd1306/ssd1306.c ****         yLonger = 1;
 710              		.loc 1 152 9 view .LVU263
 153:src/ssd1306/ssd1306.c **** 
 154:src/ssd1306/ssd1306.c ****         start = y;
 711              		.loc 1 154 9 view .LVU264
 155:src/ssd1306/ssd1306.c ****         end = y2;
 712              		.loc 1 155 9 view .LVU265
 156:src/ssd1306/ssd1306.c ****         j = x << 8;
 713              		.loc 1 156 9 view .LVU266
 714              	.LBE30:
 157:src/ssd1306/ssd1306.c ****     }
 158:src/ssd1306/ssd1306.c ****     else {
 159:src/ssd1306/ssd1306.c ****         j = y << 8;
 160:src/ssd1306/ssd1306.c ****     }
 161:src/ssd1306/ssd1306.c **** 
 162:src/ssd1306/ssd1306.c ****     register int L_inc = 1;
 715              		.loc 1 162 18 is_stmt 0 view .LVU267
 716 001c BEF1000F 		cmp	lr, #0
 717 0020 B4BF     		ite	lt
 718 0022 4FF0FF35 		movlt	r5, #-1
 719 0026 0125     		movge	r5, #1
 163:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 164:src/ssd1306/ssd1306.c **** 
 165:src/ssd1306/ssd1306.c ****     if(longLen < 0)L_inc = -1;
 166:src/ssd1306/ssd1306.c ****     if(yLonger){
 167:src/ssd1306/ssd1306.c ****         for(; start != end; start+=L_inc) {
 720              		.loc 1 167 21 discriminator 1 view .LVU268
 721 0028 8B42     		cmp	r3, r1
 163:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 722              		.loc 1 163 33 view .LVU269
 723 002a 4FEA042E 		lsl	lr, r4, #8
 724              	.LVL19:
 725              	.LBB31:
 156:src/ssd1306/ssd1306.c ****     }
 726              		.loc 1 156 11 view .LVU270
 727 002e 4FEA0020 		lsl	r0, r0, #8
 728              	.LVL20:
 156:src/ssd1306/ssd1306.c ****     }
 729              		.loc 1 156 11 view .LVU271
ARM GAS  /tmp/ccTppdK0.s 			page 48


 730              	.LBE31:
 162:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 731              		.loc 1 162 5 is_stmt 1 view .LVU272
 163:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 732              		.loc 1 163 2 view .LVU273
 163:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 733              		.loc 1 163 15 is_stmt 0 view .LVU274
 734 0032 9EFBF6FE 		sdiv	lr, lr, r6
 735              	.LVL21:
 165:src/ssd1306/ssd1306.c ****     if(yLonger){
 736              		.loc 1 165 5 is_stmt 1 view .LVU275
 737              		.loc 1 167 21 discriminator 1 view .LVU276
 738 0036 18D0     		beq	.L76
 739              	.LBB32:
 740              	.LBB33:
 741              	.LBB34:
 742              	.LBB35:
 122:src/ssd1306/ssd1306.c **** }
 743              		.loc 1 122 51 is_stmt 0 view .LVU277
 744 0038 2D4F     		ldr	r7, .L95
 122:src/ssd1306/ssd1306.c **** }
 745              		.loc 1 122 56 view .LVU278
 746 003a 0126     		movs	r6, #1
 747              	.LVL22:
 748              	.L85:
 122:src/ssd1306/ssd1306.c **** }
 749              		.loc 1 122 56 view .LVU279
 750              	.LBE35:
 751              	.LBE34:
 752              	.LBE33:
 753              	.LBE32:
 168:src/ssd1306/ssd1306.c ****             oled_draw_pixel(j >> 8, start);
 754              		.loc 1 168 13 is_stmt 1 view .LVU280
 755              	.LBB50:
 756              	.LBB46:
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 757              		.loc 1 121 5 view .LVU281
 758              	.LBE46:
 759              	.LBE50:
 169:src/ssd1306/ssd1306.c ****             j += S_inc;
 760              		.loc 1 169 13 view .LVU282
 761              	.LBB51:
 762              	.LBB47:
 763              	.LBB41:
 764              	.LBB36:
 122:src/ssd1306/ssd1306.c **** }
 765              		.loc 1 122 21 is_stmt 0 view .LVU283
 766 003c 0A01     		lsls	r2, r1, #4
 767              	.LBE36:
 768              	.LBE41:
 769              	.LBE47:
 770              	.LBE51:
 168:src/ssd1306/ssd1306.c ****             j += S_inc;
 771              		.loc 1 168 13 view .LVU284
 772 003e 0412     		asrs	r4, r0, #8
 773              	.LVL23:
 774              	.LBB52:
ARM GAS  /tmp/ccTppdK0.s 			page 49


 775              	.LBI32:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 776              		.loc 1 119 20 is_stmt 1 view .LVU285
 777              	.LBB48:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 778              		.loc 1 120 5 view .LVU286
 779              	.LBB42:
 780              	.LBI34:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 781              		.loc 1 119 20 view .LVU287
 782              	.LBB37:
 122:src/ssd1306/ssd1306.c **** }
 783              		.loc 1 122 5 view .LVU288
 122:src/ssd1306/ssd1306.c **** }
 784              		.loc 1 122 21 is_stmt 0 view .LVU289
 785 0040 02F47862 		and	r2, r2, #3968
 122:src/ssd1306/ssd1306.c **** }
 786              		.loc 1 122 62 view .LVU290
 787 0044 01F0070C 		and	ip, r1, #7
 788              	.LBE37:
 789              	.LBE42:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 790              		.loc 1 120 7 view .LVU291
 791 0048 B0F5004F 		cmp	r0, #32768
 792              	.LBB43:
 793              	.LBB38:
 122:src/ssd1306/ssd1306.c **** }
 794              		.loc 1 122 21 view .LVU292
 795 004c 2244     		add	r2, r2, r4
 796              	.LBE38:
 797              	.LBE43:
 798              	.LBE48:
 799              	.LBE52:
 800              		.loc 1 169 15 view .LVU293
 801 004e 7044     		add	r0, r0, lr
 802              	.LVL24:
 167:src/ssd1306/ssd1306.c ****             oled_draw_pixel(j >> 8, start);
 803              		.loc 1 167 34 is_stmt 1 discriminator 2 view .LVU294
 804              	.LBB53:
 805              	.LBB49:
 806              	.LBB44:
 807              	.LBB39:
 122:src/ssd1306/ssd1306.c **** }
 808              		.loc 1 122 56 is_stmt 0 view .LVU295
 809 0050 06FA0CFC 		lsl	ip, r6, ip
 810              	.LBE39:
 811              	.LBE44:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 812              		.loc 1 120 7 view .LVU296
 813 0054 06D2     		bcs	.L84
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 814              		.loc 1 121 7 view .LVU297
 815 0056 3F29     		cmp	r1, #63
 816 0058 04D8     		bhi	.L84
 817              	.LBB45:
 818              	.LBB40:
 122:src/ssd1306/ssd1306.c **** }
ARM GAS  /tmp/ccTppdK0.s 			page 50


 819              		.loc 1 122 51 view .LVU298
 820 005a BC5C     		ldrb	r4, [r7, r2]	@ zero_extendqisi2
 821              	.LVL25:
 122:src/ssd1306/ssd1306.c **** }
 822              		.loc 1 122 51 view .LVU299
 823 005c 4CEA040C 		orr	ip, ip, r4
 824 0060 07F802C0 		strb	ip, [r7, r2]
 825              	.LVL26:
 826              	.L84:
 122:src/ssd1306/ssd1306.c **** }
 827              		.loc 1 122 51 view .LVU300
 828              	.LBE40:
 829              	.LBE45:
 830              	.LBE49:
 831              	.LBE53:
 167:src/ssd1306/ssd1306.c ****             oled_draw_pixel(j >> 8, start);
 832              		.loc 1 167 34 discriminator 2 view .LVU301
 833 0064 2944     		add	r1, r1, r5
 834              	.LVL27:
 167:src/ssd1306/ssd1306.c ****             oled_draw_pixel(j >> 8, start);
 835              		.loc 1 167 21 is_stmt 1 discriminator 1 view .LVU302
 836 0066 8B42     		cmp	r3, r1
 837 0068 E8D1     		bne	.L85
 838              	.LVL28:
 839              	.L76:
 170:src/ssd1306/ssd1306.c ****         }
 171:src/ssd1306/ssd1306.c ****     } else {
 172:src/ssd1306/ssd1306.c ****         for(; start != end; start+=L_inc) {
 173:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 174:src/ssd1306/ssd1306.c ****             j += S_inc;
 175:src/ssd1306/ssd1306.c ****         }
 176:src/ssd1306/ssd1306.c ****     }
 177:src/ssd1306/ssd1306.c **** }
 840              		.loc 1 177 1 is_stmt 0 view .LVU303
 841 006a F0BD     		pop	{r4, r5, r6, r7, pc}
 842              	.LVL29:
 843              	.L77:
 159:src/ssd1306/ssd1306.c ****     }
 844              		.loc 1 159 9 is_stmt 1 view .LVU304
 165:src/ssd1306/ssd1306.c ****     if(yLonger){
 845              		.loc 1 165 7 is_stmt 0 view .LVU305
 846 006c 002C     		cmp	r4, #0
 163:src/ssd1306/ssd1306.c **** 
 847              		.loc 1 163 33 view .LVU306
 848 006e 4FEA0E2E 		lsl	lr, lr, #8
 849              	.LVL30:
 159:src/ssd1306/ssd1306.c ****     }
 850              		.loc 1 159 11 view .LVU307
 851 0072 4FEA0121 		lsl	r1, r1, #8
 852              	.LVL31:
 162:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 853              		.loc 1 162 5 is_stmt 1 view .LVU308
 163:src/ssd1306/ssd1306.c **** 
 854              		.loc 1 163 2 view .LVU309
 163:src/ssd1306/ssd1306.c **** 
 855              		.loc 1 163 15 is_stmt 0 view .LVU310
 856 0076 9EFBF5FE 		sdiv	lr, lr, r5
ARM GAS  /tmp/ccTppdK0.s 			page 51


 857              	.LVL32:
 165:src/ssd1306/ssd1306.c ****     if(yLonger){
 858              		.loc 1 165 5 is_stmt 1 view .LVU311
 165:src/ssd1306/ssd1306.c ****     if(yLonger){
 859              		.loc 1 165 7 is_stmt 0 view .LVU312
 860 007a 1DDB     		blt	.L94
 166:src/ssd1306/ssd1306.c ****         for(; start != end; start+=L_inc) {
 861              		.loc 1 166 5 is_stmt 1 view .LVU313
 172:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 862              		.loc 1 172 21 discriminator 1 view .LVU314
 863 007c 8242     		cmp	r2, r0
 864 007e F4D0     		beq	.L76
 865              	.LBB54:
 866              	.LBB55:
 867              	.LBB56:
 868              	.LBB57:
 122:src/ssd1306/ssd1306.c **** }
 869              		.loc 1 122 51 is_stmt 0 view .LVU315
 870 0080 1B4D     		ldr	r5, .L95
 871              	.LVL33:
 122:src/ssd1306/ssd1306.c **** }
 872              		.loc 1 122 56 view .LVU316
 873 0082 0124     		movs	r4, #1
 874              	.LVL34:
 875              	.L83:
 122:src/ssd1306/ssd1306.c **** }
 876              		.loc 1 122 56 view .LVU317
 877              	.LBE57:
 878              	.LBE56:
 879              	.LBE55:
 880              	.LBE54:
 173:src/ssd1306/ssd1306.c ****             j += S_inc;
 881              		.loc 1 173 13 is_stmt 1 view .LVU318
 882              	.LBB83:
 883              	.LBI54:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 884              		.loc 1 119 20 view .LVU319
 885              	.LBB76:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 886              		.loc 1 120 5 view .LVU320
 887              	.LBB67:
 888              	.LBI56:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 889              		.loc 1 119 20 view .LVU321
 890              	.LBB58:
 122:src/ssd1306/ssd1306.c **** }
 891              		.loc 1 122 5 view .LVU322
 122:src/ssd1306/ssd1306.c **** }
 892              		.loc 1 122 5 is_stmt 0 view .LVU323
 893              	.LBE58:
 894              	.LBE67:
 895              	.LBE76:
 896              	.LBE83:
 174:src/ssd1306/ssd1306.c ****         }
 897              		.loc 1 174 13 is_stmt 1 view .LVU324
 173:src/ssd1306/ssd1306.c ****             j += S_inc;
 898              		.loc 1 173 13 is_stmt 0 view .LVU325
ARM GAS  /tmp/ccTppdK0.s 			page 52


 899 0084 0B12     		asrs	r3, r1, #8
 900              	.LVL35:
 901              	.LBB84:
 902              	.LBB77:
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 903              		.loc 1 121 5 is_stmt 1 view .LVU326
 904              	.LBB68:
 905              	.LBB59:
 122:src/ssd1306/ssd1306.c **** }
 906              		.loc 1 122 21 is_stmt 0 view .LVU327
 907 0086 4FEA031C 		lsl	ip, r3, #4
 908              	.LBE59:
 909              	.LBE68:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 910              		.loc 1 120 7 view .LVU328
 911 008a 7F28     		cmp	r0, #127
 912              	.LBB69:
 913              	.LBB60:
 122:src/ssd1306/ssd1306.c **** }
 914              		.loc 1 122 21 view .LVU329
 915 008c 0CF4786C 		and	ip, ip, #3968
 122:src/ssd1306/ssd1306.c **** }
 916              		.loc 1 122 62 view .LVU330
 917 0090 03F00703 		and	r3, r3, #7
 918              	.LVL36:
 122:src/ssd1306/ssd1306.c **** }
 919              		.loc 1 122 21 view .LVU331
 920 0094 8444     		add	ip, ip, r0
 122:src/ssd1306/ssd1306.c **** }
 921              		.loc 1 122 56 view .LVU332
 922 0096 04FA03F3 		lsl	r3, r4, r3
 923              	.LBE60:
 924              	.LBE69:
 925              	.LBE77:
 926              	.LBE84:
 172:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 927              		.loc 1 172 34 discriminator 2 view .LVU333
 928 009a 00F10100 		add	r0, r0, #1
 929              	.LVL37:
 930              	.LBB85:
 931              	.LBB78:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 932              		.loc 1 120 7 view .LVU334
 933 009e 07D8     		bhi	.L87
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 934              		.loc 1 121 7 view .LVU335
 935 00a0 B1F5804F 		cmp	r1, #16384
 936 00a4 04D2     		bcs	.L87
 937              	.LBB70:
 938              	.LBB61:
 122:src/ssd1306/ssd1306.c **** }
 939              		.loc 1 122 51 view .LVU336
 940 00a6 15F80C60 		ldrb	r6, [r5, ip]	@ zero_extendqisi2
 941 00aa 3343     		orrs	r3, r3, r6
 942 00ac 05F80C30 		strb	r3, [r5, ip]
 943              	.LVL38:
 944              	.L87:
ARM GAS  /tmp/ccTppdK0.s 			page 53


 122:src/ssd1306/ssd1306.c **** }
 945              		.loc 1 122 51 view .LVU337
 946              	.LBE61:
 947              	.LBE70:
 948              	.LBE78:
 949              	.LBE85:
 172:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 950              		.loc 1 172 21 discriminator 1 view .LVU338
 951 00b0 9042     		cmp	r0, r2
 174:src/ssd1306/ssd1306.c ****         }
 952              		.loc 1 174 15 view .LVU339
 953 00b2 7144     		add	r1, r1, lr
 954              	.LVL39:
 172:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 955              		.loc 1 172 34 is_stmt 1 discriminator 2 view .LVU340
 172:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 956              		.loc 1 172 21 discriminator 1 view .LVU341
 957 00b4 E6D1     		bne	.L83
 958              		.loc 1 177 1 is_stmt 0 view .LVU342
 959 00b6 F0BD     		pop	{r4, r5, r6, r7, pc}
 960              	.LVL40:
 961              	.L94:
 172:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 962              		.loc 1 172 21 is_stmt 1 discriminator 1 view .LVU343
 963 00b8 8242     		cmp	r2, r0
 964 00ba D6D0     		beq	.L76
 965              	.LBB86:
 966              	.LBB79:
 967              	.LBB71:
 968              	.LBB62:
 122:src/ssd1306/ssd1306.c **** }
 969              		.loc 1 122 51 is_stmt 0 view .LVU344
 970 00bc 0C4E     		ldr	r6, .L95
 971              	.LVL41:
 122:src/ssd1306/ssd1306.c **** }
 972              		.loc 1 122 56 view .LVU345
 973 00be 0125     		movs	r5, #1
 974              	.LVL42:
 975              	.L81:
 122:src/ssd1306/ssd1306.c **** }
 976              		.loc 1 122 56 view .LVU346
 977              	.LBE62:
 978              	.LBE71:
 979              	.LBE79:
 980              	.LBE86:
 173:src/ssd1306/ssd1306.c ****             j += S_inc;
 981              		.loc 1 173 13 is_stmt 1 view .LVU347
 982              	.LBB87:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 983              		.loc 1 119 20 view .LVU348
 984              	.LBB80:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 985              		.loc 1 120 5 view .LVU349
 986              	.LBB72:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 987              		.loc 1 119 20 view .LVU350
 988              	.LBB63:
ARM GAS  /tmp/ccTppdK0.s 			page 54


 122:src/ssd1306/ssd1306.c **** }
 989              		.loc 1 122 5 view .LVU351
 122:src/ssd1306/ssd1306.c **** }
 990              		.loc 1 122 5 is_stmt 0 view .LVU352
 991              	.LBE63:
 992              	.LBE72:
 993              	.LBE80:
 994              	.LBE87:
 174:src/ssd1306/ssd1306.c ****         }
 995              		.loc 1 174 13 is_stmt 1 view .LVU353
 173:src/ssd1306/ssd1306.c ****             j += S_inc;
 996              		.loc 1 173 13 is_stmt 0 view .LVU354
 997 00c0 0B12     		asrs	r3, r1, #8
 998              	.LVL43:
 999              	.LBB88:
 1000              	.LBB81:
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 1001              		.loc 1 121 5 is_stmt 1 view .LVU355
 1002              	.LBB73:
 1003              	.LBB64:
 122:src/ssd1306/ssd1306.c **** }
 1004              		.loc 1 122 21 is_stmt 0 view .LVU356
 1005 00c2 1C01     		lsls	r4, r3, #4
 1006              	.LBE64:
 1007              	.LBE73:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1008              		.loc 1 120 7 view .LVU357
 1009 00c4 7F28     		cmp	r0, #127
 1010              	.LBB74:
 1011              	.LBB65:
 122:src/ssd1306/ssd1306.c **** }
 1012              		.loc 1 122 21 view .LVU358
 1013 00c6 04F47864 		and	r4, r4, #3968
 122:src/ssd1306/ssd1306.c **** }
 1014              		.loc 1 122 62 view .LVU359
 1015 00ca 03F00703 		and	r3, r3, #7
 1016              	.LVL44:
 122:src/ssd1306/ssd1306.c **** }
 1017              		.loc 1 122 21 view .LVU360
 1018 00ce 0444     		add	r4, r4, r0
 122:src/ssd1306/ssd1306.c **** }
 1019              		.loc 1 122 56 view .LVU361
 1020 00d0 05FA03F3 		lsl	r3, r5, r3
 1021              	.LBE65:
 1022              	.LBE74:
 1023              	.LBE81:
 1024              	.LBE88:
 172:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 1025              		.loc 1 172 34 discriminator 2 view .LVU362
 1026 00d4 00F1FF30 		add	r0, r0, #-1
 1027              	.LVL45:
 1028              	.LBB89:
 1029              	.LBB82:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1030              		.loc 1 120 7 view .LVU363
 1031 00d8 05D8     		bhi	.L86
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
ARM GAS  /tmp/ccTppdK0.s 			page 55


 1032              		.loc 1 121 7 view .LVU364
 1033 00da B1F5804F 		cmp	r1, #16384
 1034 00de 02D2     		bcs	.L86
 1035              	.LBB75:
 1036              	.LBB66:
 122:src/ssd1306/ssd1306.c **** }
 1037              		.loc 1 122 51 view .LVU365
 1038 00e0 375D     		ldrb	r7, [r6, r4]	@ zero_extendqisi2
 1039 00e2 3B43     		orrs	r3, r3, r7
 1040 00e4 3355     		strb	r3, [r6, r4]
 1041              	.LVL46:
 1042              	.L86:
 122:src/ssd1306/ssd1306.c **** }
 1043              		.loc 1 122 51 view .LVU366
 1044              	.LBE66:
 1045              	.LBE75:
 1046              	.LBE82:
 1047              	.LBE89:
 172:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 1048              		.loc 1 172 21 discriminator 1 view .LVU367
 1049 00e6 8242     		cmp	r2, r0
 174:src/ssd1306/ssd1306.c ****         }
 1050              		.loc 1 174 15 view .LVU368
 1051 00e8 7144     		add	r1, r1, lr
 1052              	.LVL47:
 172:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 1053              		.loc 1 172 34 is_stmt 1 discriminator 2 view .LVU369
 172:src/ssd1306/ssd1306.c ****             oled_draw_pixel(start, j >> 8);
 1054              		.loc 1 172 21 discriminator 1 view .LVU370
 1055 00ea E9D1     		bne	.L81
 1056              		.loc 1 177 1 is_stmt 0 view .LVU371
 1057 00ec F0BD     		pop	{r4, r5, r6, r7, pc}
 1058              	.L96:
 1059 00ee 00BF     		.align	2
 1060              	.L95:
 1061 00f0 00000000 		.word	oled_framebuffer
 1062              		.cfi_endproc
 1063              	.LFE138:
 1065              		.section	.text.oled_draw_line_dotted,"ax",%progbits
 1066              		.align	1
 1067              		.p2align 2,,3
 1068              		.global	oled_draw_line_dotted
 1069              		.syntax unified
 1070              		.thumb
 1071              		.thumb_func
 1073              	oled_draw_line_dotted:
 1074              	.LVL48:
 1075              	.LFB139:
 178:src/ssd1306/ssd1306.c **** 
 179:src/ssd1306/ssd1306.c **** void oled_draw_line_dotted(int x, int y, int x2, int y2){
 1076              		.loc 1 179 57 is_stmt 1 view -0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 0
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 180:src/ssd1306/ssd1306.c ****     uint8_t yLonger = 0;
 1080              		.loc 1 180 5 view .LVU373
 181:src/ssd1306/ssd1306.c ****     int shortLen = y2 - y;
ARM GAS  /tmp/ccTppdK0.s 			page 56


 1081              		.loc 1 181 5 view .LVU374
 179:src/ssd1306/ssd1306.c ****     uint8_t yLonger = 0;
 1082              		.loc 1 179 57 is_stmt 0 view .LVU375
 1083 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1084              	.LCFI5:
 1085              		.cfi_def_cfa_offset 20
 1086              		.cfi_offset 4, -20
 1087              		.cfi_offset 5, -16
 1088              		.cfi_offset 6, -12
 1089              		.cfi_offset 7, -8
 1090              		.cfi_offset 14, -4
 1091              		.loc 1 181 9 view .LVU376
 1092 0002 A3EB010E 		sub	lr, r3, r1
 1093              	.LVL49:
 182:src/ssd1306/ssd1306.c ****     int longLen = x2 - x;
 1094              		.loc 1 182 5 is_stmt 1 view .LVU377
 1095              		.loc 1 182 9 is_stmt 0 view .LVU378
 1096 0006 141A     		subs	r4, r2, r0
 1097              	.LVL50:
 183:src/ssd1306/ssd1306.c ****     int abs_longLen = abs(longLen);
 1098              		.loc 1 183 5 is_stmt 1 view .LVU379
 1099              		.loc 1 183 9 is_stmt 0 view .LVU380
 1100 0008 84EAE47C 		eor	ip, r4, r4, asr #31
 184:src/ssd1306/ssd1306.c ****     int abs_shortLen = abs(shortLen);
 1101              		.loc 1 184 9 view .LVU381
 1102 000c 8EEAEE75 		eor	r5, lr, lr, asr #31
 183:src/ssd1306/ssd1306.c ****     int abs_longLen = abs(longLen);
 1103              		.loc 1 183 9 view .LVU382
 1104 0010 ACEBE47C 		sub	ip, ip, r4, asr #31
 1105              	.LVL51:
 1106              		.loc 1 184 5 is_stmt 1 view .LVU383
 1107              		.loc 1 184 9 is_stmt 0 view .LVU384
 1108 0014 A5EBEE75 		sub	r5, r5, lr, asr #31
 1109              	.LVL52:
 185:src/ssd1306/ssd1306.c **** 
 186:src/ssd1306/ssd1306.c ****     register int start = x; 
 1110              		.loc 1 186 5 is_stmt 1 view .LVU385
 187:src/ssd1306/ssd1306.c ****     register int end = x2; 
 1111              		.loc 1 187 5 view .LVU386
 188:src/ssd1306/ssd1306.c ****     register int j; 
 1112              		.loc 1 188 5 view .LVU387
 189:src/ssd1306/ssd1306.c **** 
 190:src/ssd1306/ssd1306.c ****     if(abs_shortLen > abs_longLen){
 1113              		.loc 1 190 5 view .LVU388
 1114              		.loc 1 190 7 is_stmt 0 view .LVU389
 1115 0018 AC45     		cmp	ip, r5
 1116 001a 2BDA     		bge	.L98
 1117              	.LBB99:
 191:src/ssd1306/ssd1306.c ****         int swap = shortLen;
 1118              		.loc 1 191 9 is_stmt 1 view .LVU390
 1119              	.LVL53:
 192:src/ssd1306/ssd1306.c ****         shortLen = longLen;
 1120              		.loc 1 192 9 view .LVU391
 193:src/ssd1306/ssd1306.c ****         longLen = swap;
 1121              		.loc 1 193 9 view .LVU392
 194:src/ssd1306/ssd1306.c ****         abs_longLen = abs_shortLen;
 1122              		.loc 1 194 9 view .LVU393
ARM GAS  /tmp/ccTppdK0.s 			page 57


 195:src/ssd1306/ssd1306.c ****         yLonger = 1;
 1123              		.loc 1 195 9 view .LVU394
 196:src/ssd1306/ssd1306.c **** 
 197:src/ssd1306/ssd1306.c ****         start = y;
 1124              		.loc 1 197 9 view .LVU395
 198:src/ssd1306/ssd1306.c ****         end = y2;
 1125              		.loc 1 198 9 view .LVU396
 199:src/ssd1306/ssd1306.c ****         j = x << 8;
 1126              		.loc 1 199 9 view .LVU397
 1127              	.LBE99:
 200:src/ssd1306/ssd1306.c ****     }
 201:src/ssd1306/ssd1306.c ****     else {
 202:src/ssd1306/ssd1306.c ****         j = y << 8;
 203:src/ssd1306/ssd1306.c ****     }
 204:src/ssd1306/ssd1306.c **** 
 205:src/ssd1306/ssd1306.c ****     register int L_inc = 1;
 1128              		.loc 1 205 18 is_stmt 0 view .LVU398
 1129 001c BEF1000F 		cmp	lr, #0
 206:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 1130              		.loc 1 206 33 view .LVU399
 1131 0020 4FEA042E 		lsl	lr, r4, #8
 1132              	.LVL54:
 205:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 1133              		.loc 1 205 18 view .LVU400
 1134 0024 B4BF     		ite	lt
 1135 0026 4FF0FF34 		movlt	r4, #-1
 1136              	.LVL55:
 205:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 1137              		.loc 1 205 18 view .LVU401
 1138 002a 0124     		movge	r4, #1
 207:src/ssd1306/ssd1306.c **** 
 208:src/ssd1306/ssd1306.c ****     if(longLen < 0)L_inc = -1;
 209:src/ssd1306/ssd1306.c ****     if(yLonger){
 210:src/ssd1306/ssd1306.c ****         for(; start != end; start+=L_inc) {
 1139              		.loc 1 210 21 discriminator 1 view .LVU402
 1140 002c 8B42     		cmp	r3, r1
 1141              	.LBB100:
 199:src/ssd1306/ssd1306.c ****     }
 1142              		.loc 1 199 11 view .LVU403
 1143 002e 4FEA0020 		lsl	r0, r0, #8
 1144              	.LVL56:
 199:src/ssd1306/ssd1306.c ****     }
 1145              		.loc 1 199 11 view .LVU404
 1146              	.LBE100:
 205:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 1147              		.loc 1 205 5 is_stmt 1 view .LVU405
 206:src/ssd1306/ssd1306.c **** 
 1148              		.loc 1 206 2 view .LVU406
 206:src/ssd1306/ssd1306.c **** 
 1149              		.loc 1 206 15 is_stmt 0 view .LVU407
 1150 0032 9EFBF5FE 		sdiv	lr, lr, r5
 1151              	.LVL57:
 208:src/ssd1306/ssd1306.c ****     if(yLonger){
 1152              		.loc 1 208 5 is_stmt 1 view .LVU408
 1153              		.loc 1 210 21 discriminator 1 view .LVU409
 1154 0036 1CD0     		beq	.L97
 1155              	.LBB101:
ARM GAS  /tmp/ccTppdK0.s 			page 58


 1156              	.LBB102:
 1157              	.LBB103:
 1158              	.LBB104:
 122:src/ssd1306/ssd1306.c **** }
 1159              		.loc 1 122 51 is_stmt 0 view .LVU410
 1160 0038 304E     		ldr	r6, .L127
 122:src/ssd1306/ssd1306.c **** }
 1161              		.loc 1 122 56 view .LVU411
 1162 003a 0125     		movs	r5, #1
 1163              	.LVL58:
 1164              	.L106:
 122:src/ssd1306/ssd1306.c **** }
 1165              		.loc 1 122 56 view .LVU412
 1166              	.LBE104:
 1167              	.LBE103:
 1168              	.LBE102:
 1169              	.LBE101:
 211:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(j >> 8, start);
 1170              		.loc 1 211 13 is_stmt 1 view .LVU413
 1171              		.loc 1 211 26 discriminator 1 view .LVU414
 212:src/ssd1306/ssd1306.c ****             j += S_inc;
 1172              		.loc 1 212 13 view .LVU415
 211:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(j >> 8, start);
 1173              		.loc 1 211 15 is_stmt 0 view .LVU416
 1174 003c 11F0010F 		tst	r1, #1
 211:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(j >> 8, start);
 1175              		.loc 1 211 26 discriminator 1 view .LVU417
 1176 0040 4FEA202C 		asr	ip, r0, #8
 1177              	.LVL59:
 1178              	.LBB113:
 1179              	.LBI101:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 1180              		.loc 1 119 20 is_stmt 1 view .LVU418
 1181              	.LBB111:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1182              		.loc 1 120 5 view .LVU419
 1183              	.LBE111:
 1184              	.LBE113:
 211:src/ssd1306/ssd1306.c ****             j += S_inc;
 1185              		.loc 1 211 15 is_stmt 0 view .LVU420
 1186 0044 11D0     		beq	.L105
 1187              	.LBB114:
 1188              	.LBB112:
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 1189              		.loc 1 121 5 is_stmt 1 view .LVU421
 1190              	.LVL60:
 1191              	.LBB108:
 1192              	.LBI103:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 1193              		.loc 1 119 20 view .LVU422
 1194              	.LBB105:
 122:src/ssd1306/ssd1306.c **** }
 1195              		.loc 1 122 5 view .LVU423
 122:src/ssd1306/ssd1306.c **** }
 1196              		.loc 1 122 21 is_stmt 0 view .LVU424
 1197 0046 0A01     		lsls	r2, r1, #4
 1198 0048 02F47862 		and	r2, r2, #3968
ARM GAS  /tmp/ccTppdK0.s 			page 59


 1199 004c 6244     		add	r2, r2, ip
 1200              	.LBE105:
 1201              	.LBE108:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1202              		.loc 1 120 7 view .LVU425
 1203 004e B0F5004F 		cmp	r0, #32768
 1204              	.LBB109:
 1205              	.LBB106:
 122:src/ssd1306/ssd1306.c **** }
 1206              		.loc 1 122 62 view .LVU426
 1207 0052 01F0070C 		and	ip, r1, #7
 1208              	.LVL61:
 122:src/ssd1306/ssd1306.c **** }
 1209              		.loc 1 122 56 view .LVU427
 1210 0056 05FA0CFC 		lsl	ip, r5, ip
 1211              	.LBE106:
 1212              	.LBE109:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1213              		.loc 1 120 7 view .LVU428
 1214 005a 06D2     		bcs	.L105
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 1215              		.loc 1 121 7 view .LVU429
 1216 005c 3F29     		cmp	r1, #63
 1217 005e 04D8     		bhi	.L105
 1218              	.LBB110:
 1219              	.LBB107:
 122:src/ssd1306/ssd1306.c **** }
 1220              		.loc 1 122 51 view .LVU430
 1221 0060 B75C     		ldrb	r7, [r6, r2]	@ zero_extendqisi2
 1222 0062 4CEA070C 		orr	ip, ip, r7
 1223 0066 06F802C0 		strb	ip, [r6, r2]
 1224              	.LVL62:
 1225              	.L105:
 122:src/ssd1306/ssd1306.c **** }
 1226              		.loc 1 122 51 view .LVU431
 1227              	.LBE107:
 1228              	.LBE110:
 1229              	.LBE112:
 1230              	.LBE114:
 210:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(j >> 8, start);
 1231              		.loc 1 210 34 view .LVU432
 1232 006a 2144     		add	r1, r1, r4
 1233              	.LVL63:
 210:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(j >> 8, start);
 1234              		.loc 1 210 21 discriminator 1 view .LVU433
 1235 006c 8B42     		cmp	r3, r1
 1236              		.loc 1 212 15 view .LVU434
 1237 006e 7044     		add	r0, r0, lr
 1238              	.LVL64:
 210:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(j >> 8, start);
 1239              		.loc 1 210 34 is_stmt 1 view .LVU435
 210:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(j >> 8, start);
 1240              		.loc 1 210 21 discriminator 1 view .LVU436
 1241 0070 E4D1     		bne	.L106
 1242              	.LVL65:
 1243              	.L97:
 213:src/ssd1306/ssd1306.c ****         }
ARM GAS  /tmp/ccTppdK0.s 			page 60


 214:src/ssd1306/ssd1306.c ****     } else {
 215:src/ssd1306/ssd1306.c ****         for(; start != end; start+=L_inc) {
 216:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(start, j >> 8);
 217:src/ssd1306/ssd1306.c ****             j += S_inc;
 218:src/ssd1306/ssd1306.c ****         }
 219:src/ssd1306/ssd1306.c ****     }
 220:src/ssd1306/ssd1306.c **** }
 1244              		.loc 1 220 1 is_stmt 0 view .LVU437
 1245 0072 F0BD     		pop	{r4, r5, r6, r7, pc}
 1246              	.LVL66:
 1247              	.L98:
 202:src/ssd1306/ssd1306.c ****     }
 1248              		.loc 1 202 9 is_stmt 1 view .LVU438
 208:src/ssd1306/ssd1306.c ****     if(yLonger){
 1249              		.loc 1 208 7 is_stmt 0 view .LVU439
 1250 0074 002C     		cmp	r4, #0
 206:src/ssd1306/ssd1306.c **** 
 1251              		.loc 1 206 33 view .LVU440
 1252 0076 4FEA0E2E 		lsl	lr, lr, #8
 1253              	.LVL67:
 202:src/ssd1306/ssd1306.c ****     }
 1254              		.loc 1 202 11 view .LVU441
 1255 007a 4FEA0121 		lsl	r1, r1, #8
 1256              	.LVL68:
 205:src/ssd1306/ssd1306.c **** 	register int S_inc = (shortLen << 8) / abs_longLen;
 1257              		.loc 1 205 5 is_stmt 1 view .LVU442
 206:src/ssd1306/ssd1306.c **** 
 1258              		.loc 1 206 2 view .LVU443
 206:src/ssd1306/ssd1306.c **** 
 1259              		.loc 1 206 15 is_stmt 0 view .LVU444
 1260 007e 9EFBFCFE 		sdiv	lr, lr, ip
 1261              	.LVL69:
 208:src/ssd1306/ssd1306.c ****     if(yLonger){
 1262              		.loc 1 208 5 is_stmt 1 view .LVU445
 208:src/ssd1306/ssd1306.c ****     if(yLonger){
 1263              		.loc 1 208 7 is_stmt 0 view .LVU446
 1264 0082 33DB     		blt	.L124
 209:src/ssd1306/ssd1306.c ****         for(; start != end; start+=L_inc) {
 1265              		.loc 1 209 5 is_stmt 1 view .LVU447
 215:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(start, j >> 8);
 1266              		.loc 1 215 21 discriminator 1 view .LVU448
 1267 0084 8242     		cmp	r2, r0
 1268 0086 F4D0     		beq	.L97
 1269              	.LBB115:
 1270              	.LBB116:
 1271              	.LBB117:
 1272              	.LBB118:
 122:src/ssd1306/ssd1306.c **** }
 1273              		.loc 1 122 51 is_stmt 0 view .LVU449
 1274 0088 1C4D     		ldr	r5, .L127
 1275              	.LVL70:
 122:src/ssd1306/ssd1306.c **** }
 1276              		.loc 1 122 56 view .LVU450
 1277 008a 0124     		movs	r4, #1
 1278              	.LVL71:
 1279              	.L104:
 122:src/ssd1306/ssd1306.c **** }
ARM GAS  /tmp/ccTppdK0.s 			page 61


 1280              		.loc 1 122 56 view .LVU451
 1281              	.LBE118:
 1282              	.LBE117:
 1283              	.LBE116:
 1284              	.LBE115:
 216:src/ssd1306/ssd1306.c ****             j += S_inc;
 1285              		.loc 1 216 13 is_stmt 1 view .LVU452
 216:src/ssd1306/ssd1306.c ****             j += S_inc;
 1286              		.loc 1 216 26 discriminator 1 view .LVU453
 1287              	.LBB141:
 1288              	.LBI115:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 1289              		.loc 1 119 20 view .LVU454
 1290              	.LBB135:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1291              		.loc 1 120 5 view .LVU455
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1292              		.loc 1 120 5 is_stmt 0 view .LVU456
 1293              	.LBE135:
 1294              	.LBE141:
 217:src/ssd1306/ssd1306.c ****         }
 1295              		.loc 1 217 13 is_stmt 1 view .LVU457
 216:src/ssd1306/ssd1306.c ****             j += S_inc;
 1296              		.loc 1 216 15 is_stmt 0 view .LVU458
 1297 008c C307     		lsls	r3, r0, #31
 1298 008e 13D5     		bpl	.L108
 1299              	.LVL72:
 1300              	.LBB142:
 1301              	.LBB136:
 1302              	.LBB127:
 1303              	.LBI117:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 1304              		.loc 1 119 20 is_stmt 1 view .LVU459
 1305              	.LBB119:
 122:src/ssd1306/ssd1306.c **** }
 1306              		.loc 1 122 5 view .LVU460
 1307              	.LBE119:
 1308              	.LBE127:
 1309              	.LBE136:
 1310              	.LBE142:
 216:src/ssd1306/ssd1306.c ****             j += S_inc;
 1311              		.loc 1 216 26 is_stmt 0 discriminator 1 view .LVU461
 1312 0090 0B12     		asrs	r3, r1, #8
 1313              	.LVL73:
 1314              	.LBB143:
 1315              	.LBB137:
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 1316              		.loc 1 121 5 is_stmt 1 view .LVU462
 1317              	.LBB128:
 1318              	.LBB120:
 122:src/ssd1306/ssd1306.c **** }
 1319              		.loc 1 122 21 is_stmt 0 view .LVU463
 1320 0092 4FEA031C 		lsl	ip, r3, #4
 1321 0096 0CF4786C 		and	ip, ip, #3968
 122:src/ssd1306/ssd1306.c **** }
 1322              		.loc 1 122 62 view .LVU464
 1323 009a 03F00703 		and	r3, r3, #7
ARM GAS  /tmp/ccTppdK0.s 			page 62


 1324              	.LVL74:
 122:src/ssd1306/ssd1306.c **** }
 1325              		.loc 1 122 62 view .LVU465
 1326              	.LBE120:
 1327              	.LBE128:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1328              		.loc 1 120 7 view .LVU466
 1329 009e 7F28     		cmp	r0, #127
 1330              	.LBB129:
 1331              	.LBB121:
 122:src/ssd1306/ssd1306.c **** }
 1332              		.loc 1 122 21 view .LVU467
 1333 00a0 8444     		add	ip, ip, r0
 122:src/ssd1306/ssd1306.c **** }
 1334              		.loc 1 122 56 view .LVU468
 1335 00a2 04FA03F3 		lsl	r3, r4, r3
 1336              	.LBE121:
 1337              	.LBE129:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1338              		.loc 1 120 7 view .LVU469
 1339 00a6 07D8     		bhi	.L108
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 1340              		.loc 1 121 7 view .LVU470
 1341 00a8 B1F5804F 		cmp	r1, #16384
 1342 00ac 04D2     		bcs	.L108
 1343              	.LBB130:
 1344              	.LBB122:
 122:src/ssd1306/ssd1306.c **** }
 1345              		.loc 1 122 51 view .LVU471
 1346 00ae 15F80C60 		ldrb	r6, [r5, ip]	@ zero_extendqisi2
 1347 00b2 3343     		orrs	r3, r3, r6
 1348 00b4 05F80C30 		strb	r3, [r5, ip]
 1349              	.LVL75:
 1350              	.L108:
 122:src/ssd1306/ssd1306.c **** }
 1351              		.loc 1 122 51 view .LVU472
 1352              	.LBE122:
 1353              	.LBE130:
 1354              	.LBE137:
 1355              	.LBE143:
 215:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(start, j >> 8);
 1356              		.loc 1 215 34 view .LVU473
 1357 00b8 0130     		adds	r0, r0, #1
 1358              	.LVL76:
 215:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(start, j >> 8);
 1359              		.loc 1 215 21 discriminator 1 view .LVU474
 1360 00ba 8242     		cmp	r2, r0
 217:src/ssd1306/ssd1306.c ****         }
 1361              		.loc 1 217 15 view .LVU475
 1362 00bc 7144     		add	r1, r1, lr
 1363              	.LVL77:
 215:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(start, j >> 8);
 1364              		.loc 1 215 34 is_stmt 1 view .LVU476
 215:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(start, j >> 8);
 1365              		.loc 1 215 21 discriminator 1 view .LVU477
 1366 00be E5D1     		bne	.L104
 1367              		.loc 1 220 1 is_stmt 0 view .LVU478
ARM GAS  /tmp/ccTppdK0.s 			page 63


 1368 00c0 F0BD     		pop	{r4, r5, r6, r7, pc}
 1369              	.LVL78:
 1370              	.L126:
 1371              	.LBB144:
 1372              	.LBB138:
 1373              	.LBB131:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 1374              		.loc 1 119 20 is_stmt 1 view .LVU479
 1375              	.LBB123:
 122:src/ssd1306/ssd1306.c **** }
 1376              		.loc 1 122 5 view .LVU480
 1377              	.LBE123:
 1378              	.LBE131:
 1379              	.LBE138:
 1380              	.LBE144:
 216:src/ssd1306/ssd1306.c ****             j += S_inc;
 1381              		.loc 1 216 26 is_stmt 0 discriminator 1 view .LVU481
 1382 00c2 0C12     		asrs	r4, r1, #8
 1383              	.LBB145:
 1384              	.LBB139:
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 1385              		.loc 1 121 5 is_stmt 1 view .LVU482
 1386              	.LBB132:
 1387              	.LBB124:
 122:src/ssd1306/ssd1306.c **** }
 1388              		.loc 1 122 21 is_stmt 0 view .LVU483
 1389 00c4 2301     		lsls	r3, r4, #4
 1390 00c6 03F47863 		and	r3, r3, #3968
 1391              	.LBE124:
 1392              	.LBE132:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1393              		.loc 1 120 7 view .LVU484
 1394 00ca 7F28     		cmp	r0, #127
 1395              	.LBB133:
 1396              	.LBB125:
 122:src/ssd1306/ssd1306.c **** }
 1397              		.loc 1 122 51 view .LVU485
 1398 00cc 0B4E     		ldr	r6, .L127
 122:src/ssd1306/ssd1306.c **** }
 1399              		.loc 1 122 21 view .LVU486
 1400 00ce 0344     		add	r3, r3, r0
 122:src/ssd1306/ssd1306.c **** }
 1401              		.loc 1 122 62 view .LVU487
 1402 00d0 04F00704 		and	r4, r4, #7
 1403              	.LBE125:
 1404              	.LBE133:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1405              		.loc 1 120 7 view .LVU488
 1406 00d4 08D8     		bhi	.L107
 121:src/ssd1306/ssd1306.c ****     oled_framebuffer[x + ((y & 0b11111000) << 4)] |= 1 << (y & 0x7);
 1407              		.loc 1 121 7 view .LVU489
 1408 00d6 B1F5804F 		cmp	r1, #16384
 1409 00da 05D2     		bcs	.L107
 1410              	.LBB134:
 1411              	.LBB126:
 122:src/ssd1306/ssd1306.c **** }
 1412              		.loc 1 122 51 view .LVU490
ARM GAS  /tmp/ccTppdK0.s 			page 64


 1413 00dc F75C     		ldrb	r7, [r6, r3]	@ zero_extendqisi2
 122:src/ssd1306/ssd1306.c **** }
 1414              		.loc 1 122 56 view .LVU491
 1415 00de 0125     		movs	r5, #1
 1416 00e0 05FA04F4 		lsl	r4, r5, r4
 122:src/ssd1306/ssd1306.c **** }
 1417              		.loc 1 122 51 view .LVU492
 1418 00e4 3C43     		orrs	r4, r4, r7
 1419 00e6 F454     		strb	r4, [r6, r3]
 1420              	.LVL79:
 1421              	.L107:
 122:src/ssd1306/ssd1306.c **** }
 1422              		.loc 1 122 51 view .LVU493
 1423              	.LBE126:
 1424              	.LBE134:
 1425              	.LBE139:
 1426              	.LBE145:
 215:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(start, j >> 8);
 1427              		.loc 1 215 34 view .LVU494
 1428 00e8 0138     		subs	r0, r0, #1
 1429              	.LVL80:
 217:src/ssd1306/ssd1306.c ****         }
 1430              		.loc 1 217 15 view .LVU495
 1431 00ea 7144     		add	r1, r1, lr
 1432              	.LVL81:
 1433              	.L124:
 215:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(start, j >> 8);
 1434              		.loc 1 215 34 is_stmt 1 view .LVU496
 215:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(start, j >> 8);
 1435              		.loc 1 215 21 discriminator 1 view .LVU497
 1436 00ec 8242     		cmp	r2, r0
 1437 00ee C0D0     		beq	.L97
 216:src/ssd1306/ssd1306.c ****             j += S_inc;
 1438              		.loc 1 216 13 view .LVU498
 216:src/ssd1306/ssd1306.c ****             j += S_inc;
 1439              		.loc 1 216 26 discriminator 1 view .LVU499
 1440              	.LVL82:
 1441              	.LBB146:
 119:src/ssd1306/ssd1306.c ****     if(x < 0 || x > 127)return;
 1442              		.loc 1 119 20 view .LVU500
 1443              	.LBB140:
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1444              		.loc 1 120 5 view .LVU501
 120:src/ssd1306/ssd1306.c ****     if(y < 0 || y > 63)return;
 1445              		.loc 1 120 5 is_stmt 0 view .LVU502
 1446              	.LBE140:
 1447              	.LBE146:
 217:src/ssd1306/ssd1306.c ****         }
 1448              		.loc 1 217 13 is_stmt 1 view .LVU503
 216:src/ssd1306/ssd1306.c ****             j += S_inc;
 1449              		.loc 1 216 15 is_stmt 0 view .LVU504
 1450 00f0 C407     		lsls	r4, r0, #31
 1451 00f2 E6D4     		bmi	.L126
 215:src/ssd1306/ssd1306.c ****             if(start & 1)oled_draw_pixel(start, j >> 8);
 1452              		.loc 1 215 34 view .LVU505
 1453 00f4 0138     		subs	r0, r0, #1
 1454              	.LVL83:
ARM GAS  /tmp/ccTppdK0.s 			page 65


 217:src/ssd1306/ssd1306.c ****         }
 1455              		.loc 1 217 15 view .LVU506
 1456 00f6 7144     		add	r1, r1, lr
 1457              	.LVL84:
 217:src/ssd1306/ssd1306.c ****         }
 1458              		.loc 1 217 15 view .LVU507
 1459 00f8 F8E7     		b	.L124
 1460              	.L128:
 1461 00fa 00BF     		.align	2
 1462              	.L127:
 1463 00fc 00000000 		.word	oled_framebuffer
 1464              		.cfi_endproc
 1465              	.LFE139:
 1467              		.section	.rodata.setup_data,"a"
 1468              		.align	2
 1471              	setup_data:
 1472 0000 A83FD300 		.ascii	"\250?\323\000@\241\300\332\022\201\335\244\246\325\200"
 1472      40A1C0DA 
 1472      1281DDA4 
 1472      A6D580
 1473 000f 8D14AF20 		.ascii	"\215\024\257 \000!\000\177\"\000\007"
 1473      0021007F 
 1473      220007
 1474              		.section	.bss.framebuffer_xmit_done,"aw",%nobits
 1477              	framebuffer_xmit_done:
 1478 0000 00       		.space	1
 1479              		.section	.bss.oled_framebuffer,"aw",%nobits
 1480              		.align	2
 1483              	oled_framebuffer:
 1484 0000 00000000 		.space	1024
 1484      00000000 
 1484      00000000 
 1484      00000000 
 1484      00000000 
 1485              		.text
 1486              	.Letext0:
 1487              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1488              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1489              		.file 5 "/usr/lib/gcc/arm-none-eabi/13.2.0/include/stddef.h"
 1490              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1491              		.file 7 "/usr/arm-none-eabi/include/string.h"
 1492              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1493              		.file 9 "<built-in>"
ARM GAS  /tmp/ccTppdK0.s 			page 66


DEFINED SYMBOLS
                            *ABS*:00000000 ssd1306.c
     /tmp/ccTppdK0.s:21     .text.oled_init:00000000 $t
     /tmp/ccTppdK0.s:28     .text.oled_init:00000000 oled_init
     /tmp/ccTppdK0.s:303    .text.oled_init:00000120 $d
     /tmp/ccTppdK0.s:1483   .bss.oled_framebuffer:00000000 oled_framebuffer
     /tmp/ccTppdK0.s:1471   .rodata.setup_data:00000000 setup_data
     /tmp/ccTppdK0.s:1477   .bss.framebuffer_xmit_done:00000000 framebuffer_xmit_done
     /tmp/ccTppdK0.s:318    .text.oled_show:00000000 $t
     /tmp/ccTppdK0.s:325    .text.oled_show:00000000 oled_show
     /tmp/ccTppdK0.s:568    .text.oled_show:000000f0 $d
     /tmp/ccTppdK0.s:578    .text.DMA2_Stream3_IRQHandler:00000000 $t
     /tmp/ccTppdK0.s:585    .text.DMA2_Stream3_IRQHandler:00000000 DMA2_Stream3_IRQHandler
     /tmp/ccTppdK0.s:644    .text.DMA2_Stream3_IRQHandler:0000003c $d
     /tmp/ccTppdK0.s:653    .text.oled_draw_line:00000000 $t
     /tmp/ccTppdK0.s:660    .text.oled_draw_line:00000000 oled_draw_line
     /tmp/ccTppdK0.s:1061   .text.oled_draw_line:000000f0 $d
     /tmp/ccTppdK0.s:1066   .text.oled_draw_line_dotted:00000000 $t
     /tmp/ccTppdK0.s:1073   .text.oled_draw_line_dotted:00000000 oled_draw_line_dotted
     /tmp/ccTppdK0.s:1463   .text.oled_draw_line_dotted:000000fc $d
     /tmp/ccTppdK0.s:1468   .rodata.setup_data:00000000 $d
     /tmp/ccTppdK0.s:1478   .bss.framebuffer_xmit_done:00000000 $d
     /tmp/ccTppdK0.s:1480   .bss.oled_framebuffer:00000000 $d

UNDEFINED SYMBOLS
HAL_Delay
memset
