---
sort: 2
---

# T28 IO Note

**Author:** Yujiang Guan 	**Created Date:** 2022-5-19

|Version|Author|Modified|Contents|
| ---------| ---------| ------------| ----------------------------|
|1.0|YJ-Guan|2022-05-19|First Version|
|1.1|YJ-Guan|2023-06-12|Markdown Version, Uploaded|

ğŸ”´**Warningï¼šIt's strongly recommended to read the Std I/O Application Note completely first !!!!! 	æœ¬æ–‡æ¡£ä»…ä¾›å¿«é€ŸæŸ¥é˜…ï¼Œè‹¥æƒ³å®Œæ•´ç†æ¸…T28 IOè§„åˆ™è¯·é˜…è¯»AppNoteï¼Œè·¯å¾„ä¸ºï¼š****`Path@04: /materials/technology/tsmc28_tar/28nm_IO_Application_Note_P&R_Constraint_File/an_n28_general_io_applicationnote_v1d4.pdf`**â€‹

â€

### 1. CUP (Circuit Under Pad)

â€‹![image](assets/image-20230612153652-8wsuobi.png)â€‹

**CUP stands for Circuit under Pad**, which means, the bond pad is placed on top of the I/O cell, commonly known as the CUP wire-bond application.

The CUP pad pin of the staggered I/O is located close to the center of the I/O cell. To connect the CUP pad to the I/O cell, it is required to instance the I/O and the corresponding bond pad at the same coordinates

â€

### 2. Power On Control (POC)

â€‹![image](assets/image-20230612153746-a1hk4z1.png)

â€

ğŸ”´**Warningï¼šæ¯ä¸ªæ•°å­—IOåŸŸä¸­è‡³å°‘éƒ½è¦æœ‰ä¸€ä¸ª ä¸”åªæœ‰ä¸€ä¸ªBonded çš„ PVDD2POC_V/H_G Cellï¼**

1. The Power-On-Control is to avoid I/O crowbar current or bus contention when the I/O voltage is up before the core voltage.
2. It is **mandatory to use ONE-and-Only-One PVDD2POC_V/H_G in each digital domain** that contains digital function I/O  cell. Implementation of POC cell can be achieved by replacing one PVDD2DGZ_V/H_G with one PVDD2POC_V/H_G in each digital I/O domain.

    The PVDD2POC_V/H_G cell can be either bonded out (as a POC signal generator and the post-driver power supply), or not (as a POC signal generator only).

3. When there is no digital function I/O cell in the I/O domain, it is not required to implement the PVDD2POC_V/H_G cell.      To prevent POC rail from floating, it is required to tie the POC rail to ground.

4. **POC LVS: It is necessary to put a label (for example: POC1) on the top level of POC rail. â€‹**The number of added label texts should be the same as the number of PVDD2POC_V/H_G cell implemented on the chip.

â€

### 3. Fail Safe

â€‹![image](assets/image-20230612154218-v7w15xp.png)

â€‹The design of TSMC fail-safe digital I/O is in particular for the fail-safe application that requires I/O pad to**â€‹ sustain voltage without current flowing from bus to the chip,** when both VDDPST (IO /post-driver power) and VDD (core / pre-driver power) are off.

â€

### 4. IO Filler

â€‹![image](assets/image-20230612154310-jsg40u4.png)â€‹

1. It is required to  insert the wide fillers first and then the narrow fillers afterwards. To avoid the  metal-slot-rule violation, do not only use narrow filler cells to fill the      large I/O space.
2. For ESD robustness, if the empty   space is longer than one digital I/O cell width, we strongly recommend to**â€‹ implement the dummy digital core power cell (PVDD1DGZ_V/H_G) or the dummy digital I/O power cell (PVDD2DGZ_V/H_G)** together with the filler cells to fill the gap, where dummy means not-bonded, but used as filler cell.

ğŸ”´**Warningï¼šå¯ä»¥ä½¿ç”¨ä¸Bondedçš„Power VDD1/VDD2 IOå……å½“IOï¼Œå‡å°‘ESD**

FilleråŠ IOçš„æ–¹æ³•ä¸ºç›´æ¥è°ƒç”¨æŒ‡ä»¤ï¼š

```tcl
addIoFiller -cell {PFILLER0005_G PFILLER05_G PFILLER1_G PFILLER5_G PFILLER10_G PFILLER20_G} -side bottom 
addIoFiller -cell {PFILLER0005_G PFILLER05_G PFILLER1_G PFILLER5_G PFILLER10_G PFILLER20_G} -side left 
addIoFiller -cell {PFILLER0005_G PFILLER05_G PFILLER1_G PFILLER5_G PFILLER10_G PFILLER20_G} -side top 
addIoFiller -cell {PFILLER0005_G PFILLER05_G PFILLER1_G PFILLER5_G PFILLER10_G PFILLER20_G} -side right
```

â€

### 5. Digital I/O Power/Ground Rail

â€‹![image](assets/image-20230612154621-yubyii0.png)â€‹

â€‹![image](assets/image-20230612154631-x1rvhqx.png)â€‹

ç”µæºPadæœ‰ä¸¤ç§æ–¹æ¡ˆï¼ŒSeparate Groundå’ŒCommon Groundï¼Œå³VSSå’ŒVSSPSTæ˜¯å¦å…±ç”¨ã€‚

é€šå¸¸ä¸€ä¸ªæ•°å­—èŠ¯ç‰‡æ— ç‰¹æ®Šéœ€æ±‚çš„è¯ï¼Œæœ‰å››ä¸ªç”µæºç«¯å£VDD/VSSï¼ŒVDDPST/VSSPST

è¿™é‡Œçš„VDD/VSSä¸ºä¾›ç»™IO Padçš„ä½ç”µå‹æˆ–èŠ¯ç‰‡å†…éƒ¨Coreç”µæºç½‘ç»œçš„ç”µå‹ï¼Œæ ‡å‡†ç”µå‹ä¸º0.9 Vã€‚VDDPST/VSSPSTä¸ºç»™IO Padçš„é«˜ç”µå‹ï¼Œä¸º1.8 Vã€‚å¤–éƒ¨ä¿¡å·è¾“å…¥ç»™èŠ¯ç‰‡ä¸º1.8 Vï¼Œä¿¡å·Padï¼ˆPDUW08DGZ_V/Hï¼‰ä¸­æœ‰Level Shifterï¼Œå°†å…¶è½¬æ¢ä¸º0.9 Vçš„ä¿¡å·è¾“å‡ºç»™Coreï¼Œå†…éƒ¨ä¿¡å·è¾“å‡ºç»™å¤–éƒ¨æ—¶åŒç†ã€‚

**The separate ground scheme â€‹**separates (the core & the pre-drivers) VSS ground from (the post-driver) VSSPST for noise consideration.

**The common ground scheme** provides only one VSS ground source to all transistors.PVSS3DGZ_V/H_G is the digital ground cell that supplies the core, pre-drivers, and post-drivers.

Separate GNDç”¨çš„Padå¤šï¼ŒNoiseå°ã€‚

Common GNDç”¨çš„Padå°‘ï¼Œå› ä¸ºå…±åœ°Noiseå¤§ï¼Œä½†æ˜¯åŒæ ·å› ä¸ºå…±åœ°ï¼ŒGNDå¤šï¼ŒESDè¾ƒå¥½ã€‚

**é€šå¸¸æˆ‘ä»¬ç”¨Separate GNDçš„æ–¹æ¡ˆ**ï¼Œå³ä¸€ç»„IOç”µæºä¸º4ä¸ªPadï¼ŒPVDD1DGZ_V/H_Gï¼ˆç”¨æ¥æä¾›VDDï¼‰ï¼ŒPVSS1DGZ_V/H_Gï¼ˆç”¨æ¥æä¾›VSSï¼‰ï¼ŒPVDD2DGZ_V/H_Gï¼ˆç”¨æ¥æä¾›VDDPSTï¼‰ï¼ŒPVSS2DGZ_V/H_Gï¼ˆç”¨æ¥æä¾›VSSPSTï¼‰

â€

### 6. Corner ï¼ˆPCORNER_Gï¼‰

It is required to implement the **bonded digital I/O ground cell (PVSS2DGZ_V/H_G, PVSS3DGZ_V/H_G) right next to each side of the corner cell** for ESD consideration.

ğŸ”´**Warningï¼šCorner Cellå·¦å³ä¸¤ä¾§å‡éœ€è¦æ”¾ç½®ä¸€ä¸ªBondedçš„PVSS2DGZ_V/H_Gï¼Œå¦‚ä¸‹å›¾æ‰€ç¤º**

â€‹![image](assets/image-20230612161943-4i75tf3.png)â€‹

â€

### 7. Power-Cut Cell (PRCUT_G)

ğŸ”´**Warningï¼šè‹¥è¦å°†IOåˆ†ä¸ºä¸¤ä¸ªæ•°å­—IOåŸŸï¼Œåˆ™éœ€è¦åœ¨ä¸­é—´æ’å…¥Cut Cellï¼Œæ³¨æ„Cut Cellå·¦å³ä¸¤ä¾§è¦æ”¾ç½® PVSS1DGZ_V/H_Gï¼Œå¦‚æœæ˜¯åˆ†éš”æ•°å­—å’Œæ¨¡æ‹ŸIOè¿˜éœ€è¦å†æŸ¥é˜…AppNote**

1. Used to  seperate two digital voltage domain IO. The power (VDD, VDDPST), POC rail,  and the ground (VSSPST) bus are open within the PRCUT_G cell, while only      the VSS bus (i.e. global ESD bus) stays connected through the power-cut cell.
2. For the robust cross-domain ESD & latch-up protection, it is required to **implement the digital ground  (PVSS1DGZ_V/H_G / PVSS3DGZ_V/H_G) right next to the power-cut cell. â€‹**Doing so can shorten the ESD discharge path across domains.

â€

### 8. Simultaneously Switching Output (SSO) è®¡ç®—éœ€è¦çš„ä¾›ç”µIOæ•°

1. SSN Effectï¼šå¤šä¸ªIOåŒæ—¶åŒæ–¹å‘ç¿»è½¬ï¼Œå› æ›´å¤šç”µæµæµè¿‡ pad ringï¼Œåœ¨PG IO çš„ bonding wire åŠç‰‡å¤–å¼•çº¿ä¸Šçš„ç”µæ„Ÿä¸Šï¼Œäº§ç”Ÿ Ldi/dt çš„å‹é™ã€‚ä¹Ÿå³SSNï¼ŒåŒæ—¶åˆ‡æ¢å™ªå£°ï¼Œä¸»è¦æ˜¯ä¼šå¼•èµ·åœ°å¼¹ï¼ˆGround-bonuced noise effectï¼‰
2. Driving  Index(DI): åœ¨åªä½¿ç”¨1ä¸ªground cellçš„æ—¶å€™ï¼Œå¤šå°‘ä¸ªIOä»1åˆ°0ç¿»è½¬ä¸ä¼šä½¿è¾“å‡ºçš„0äº§ç”Ÿçš„å™ªå£°è¶…è¿‡noise margin (ä¸é€‚ç”¨1æ—¶å€™çš„å™ªå£°æ˜¯å› ä¸º0çš„å™ªå£°å®¹é™ä½)
3. Driving Factor (DF): $DF=1/DI$
4.

ğŸ”´**Warningï¼šæ ¹æ®è®¡ç®—æŒ‰å¤§æ¦‚7ä¸ªå·¦å³çš„ä¿¡å·Padå°±éœ€è¦ä¸€ç»„ç”µæºPadã€‚ä½†å®é™…æƒ…å†µæ²¡æœ‰ç©ºé—´æ”¾è¿™ä¹ˆå¤šçš„ç”µæºPadï¼Œæœ‰ç©ºé—´å°±æ”¾ç”µæºPadï¼Œè¶Šå¤šè¶Šå¥½ï¼Œå¤§æ¦‚10-15ä¸ªä¿¡å·Padæ”¾ä¸€ç»„æ¯”è¾ƒåˆç†**

**é™ä½SSOçš„æ–¹æ³•ï¼š**

1. å¢åŠ ä¾›ç»™pad ç”¨çš„ç”µæºIO æ•°é‡ï¼›
2. é‡‡ç”¨double bonding æˆ–triple bondingï¼›
3. é‡‡ç”¨ slew rate control çš„ IOï¼›
4. é¿å…æŠŠ pad ç”µæº IO æ”¾åœ¨ corner ä¸Šï¼ˆcorner å¤„ bonding wire å¼•çº¿æœ€é•¿ï¼ŒL æœ€å¤§ï¼‰

â€

### 9. ESD/Latch-Up Requirement

|PVDD2DGZ_V/H_G|>2|PVDD1DGZ_V/H_G|>3|
| ------------------| ----| ------------------| ------|
|PVDD2POC_V/H_G|=1|PVSS1/3DGZ_V/H_G|>1|
|PVSS2/3DGZ_V/H_G|>1|PVDD1ANA_V/H_G|>3|
|PVDD2ANA_V/H_G|>2|PVSS1/2ANA_V/H_G|=VDD|

1. At least one PCLAMPC_V/H_G together with  PVDD1ANA_V/H_G analog power and PVSS1ANA_V/H_G analog ground pair.

2. At least one PCLAMP_G together with PVDD2ANA_V/H_G analog power and PVSS2ANA_V/H_G analog ground pair.

â€

### 10. Bond Pad

> It is required to insert the appropriate number of filler cell if the target pad pitch is bigger than the I/O pitch. It should also be noted that, depending on the pitch,      the CUP bonding pad could extend over the I/O edge (towards chip edge) as well as the   core region, therefore blocking some metal layers for place and  route, it is necessary to first place the CUP bonding pads prior to  P&R.

â€‹![image](assets/image-20230612172953-beuip9j.png)â€‹

Bond Padç”¨äºå°†ä¿¡å·Padçš„ä¿¡å·ä»ä¸‹å±‚é‡‘å±å¼•å‡ºåˆ°é¡¶å±‚é‡‘å±ï¼Œå¯ä»¥ç†è§£ä¸ºå¼€ä¸€ä¸ªå¤©çª—ï¼Œåˆ™æ¯ä¸€ä¸ªéœ€è¦è¾“å‡ºåˆ°èŠ¯ç‰‡å¤–éƒ¨ï¼Œæˆ–è€…ä»å¤–éƒ¨è¾“å…¥çš„ä¿¡å·/ç”µæºPadéƒ½éœ€è¦åŠ ä¸ŠBond Pad

å…·ä½“çš„æ‘†æ”¾è§„åˆ™è¯·çœ‹IOçš„Release Noteï¼Œæˆ‘ä»¬ä½¿ç”¨çš„Bond Padä¸º**PAD50NU**ï¼ˆInnerï¼‰ä¸**PAD50GU**ï¼ˆOutterï¼‰

>  æ³¨ï¼šUMC 55nmçš„å·¥è‰ºä¸éœ€è¦Bond Padï¼Œä¿¡å·Pad IUMBFSç›´æ¥å°±å¯ä»¥ç©¿åˆ°é¡¶å±‚é‡‘å±

* å¦‚æœIO Padæ•°é‡ä¸å¤šï¼Œå¯ä»¥ä»…ä½¿ç”¨Outerçš„Bond Padï¼Œå³PAD50GUï¼Œå‚ç…§ä¸Šè¡¨ï¼ŒOutter Bond Padéœ€è¦ä¼¸å‡ºèŠ¯ç‰‡è¾¹ç¼˜$29.16 \ \mu m$ï¼Œè¾¾åˆ°å¦‚ä¸‹æ•ˆæœï¼š

â€‹![image](assets/image-20230612173913-gm8wrj3.png)

å¦‚æœåªç”¨Outterï¼Œæ ¹æ®ä¸Šè¡¨ï¼Œç›¸å½“äºä¸­é—´Inner Padçš„ä½ç½®ç©ºå‡ºï¼ŒPadçš„å®½åº¦ä¸º$20 umï¼Œ$é‚£ä¹ˆIOä¹‹é—´éœ€è¦æ’å…¥**çš„Fillerï¼Œå¦‚ä¸‹å›¾æ‰€ç¤ºï¼š

â€‹![image](assets/image-20230612174113-n5llys1.png)

Floorplançš„è„šæœ¬å¯å‚è€ƒï¼š`Path@04:/workspace/home/guanyj/SSCNN/APR/script/floorplan.tcl`â€‹

åŠ Bond Padé€šå†™åæ ‡å®ç°ï¼Œè„šæœ¬å¯å‚è€ƒï¼š`Path@04:/workspace/home/guanyj/SSCNN/APR/script/add_bond.tcl`â€‹

* å¦‚æœæ˜¯Staggered Padï¼ŒFillerä¸º$2.5um$(æ³¨æ„è¿™ä¸ªFilleræŒ‡çš„æ˜¯æ¯ä¸ªIOå·¦å³éƒ½è¦æœ‰ï¼Œé‚£ä¹ˆä¸¤ä¸ªIOä¹‹é—´å°±éœ€è¦2ä¸ªFillerçš„è·ç¦»)ï¼Œå³æ¯ä¸ªIO Padä¹‹é—´è‡³å°‘éœ€è¦éš”å¼€$5um$

Floorplanå’ŒBond Padè„šæœ¬å¯å‚è€ƒï¼š`Path@04ï¼š/workspace/home/songxj/PointAcc/APR/script`â€‹

â€
