{
  "name": "<arch::mm::PageTableEntry as mm::page_table::PageTableEntryTrait>::new_pt",
  "safe": true,
  "callees": {
    "arch::mm::PageTableFlags::bits": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the raw value of the flags currently stored.\n",
      "adt": {
        "arch::mm::PageTableFlags": "ImmutableAsArgument"
      }
    }
  },
  "adts": {
    "arch::mm::PageTableFlags": [
      "Ref"
    ],
    "arch::mm::PageTableEntry": [
      "Plain"
    ]
  },
  "path": 1331,
  "span": "ostd/src/arch/x86/mm/mod.rs:211:5: 220:6",
  "src": "fn new_pt(paddr: Paddr) -> Self {\n        // In x86 if it's an intermediate PTE, it's better to have the same permissions\n        // as the most permissive child (to reduce hardware page walk accesses). But we\n        // don't have a mechanism to keep it generic across architectures, thus just\n        // setting it to be the most permissive.\n        let flags = PageTableFlags::PRESENT.bits()\n            | PageTableFlags::WRITABLE.bits()\n            | PageTableFlags::USER.bits();\n        Self(paddr & Self::PHYS_ADDR_MASK | flags)\n    }",
  "mir": "fn <arch::mm::PageTableEntry as mm::page_table::PageTableEntryTrait>::new_pt(_1: usize) -> arch::mm::PageTableEntry {\n    let mut _0: arch::mm::PageTableEntry;\n    let  _2: usize;\n    let mut _3: usize;\n    let mut _4: usize;\n    let mut _5: &arch::mm::PageTableFlags;\n    let mut _6: usize;\n    let mut _7: &arch::mm::PageTableFlags;\n    let mut _8: usize;\n    let mut _9: &arch::mm::PageTableFlags;\n    let mut _10: usize;\n    let mut _11: usize;\n    debug paddr => _1;\n    debug flags => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = <arch::mm::PageTableEntry as mm::page_table::PageTableEntryTrait>::new_pt::promoted[2];\n        _4 = arch::mm::PageTableFlags::bits(move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = <arch::mm::PageTableEntry as mm::page_table::PageTableEntryTrait>::new_pt::promoted[1];\n        _6 = arch::mm::PageTableFlags::bits(move _7) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_7);\n        _3 = BitOr(move _4, move _6);\n        StorageDead(_6);\n        StorageDead(_4);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = <arch::mm::PageTableEntry as mm::page_table::PageTableEntryTrait>::new_pt::promoted[0];\n        _8 = arch::mm::PageTableFlags::bits(move _9) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_9);\n        _2 = BitOr(move _3, move _8);\n        StorageDead(_8);\n        StorageDead(_3);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = BitAnd(_1, arch::mm::PageTableEntry::PHYS_ADDR_MASK);\n        _10 = BitOr(move _11, _2);\n        StorageDead(_11);\n        _0 = PageTableEntry(move _10);\n        StorageDead(_10);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}