11:44:24 INFO  : Launching XSCT server: xsct -n  -interactive /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/temp_xsdb_launch_script.tcl
11:44:24 INFO  : Registering command handlers for Vitis TCF services
11:44:27 INFO  : Platform repository initialization has completed.
11:44:29 INFO  : XSCT server has started successfully.
11:44:29 INFO  : Successfully done setting XSCT server connection channel  
11:44:29 INFO  : plnx-install-location is set to ''
11:44:29 INFO  : Successfully done setting workspace for the tool. 
11:44:29 INFO  : Successfully done query RDI_DATADIR 
11:45:32 INFO  : Result from executing command 'getProjects': AXI_GPIO_Adder_Platform
11:45:32 INFO  : Result from executing command 'getPlatforms': 
11:47:44 INFO  : Result from executing command 'getProjects': AXI_GPIO_Adder_Platform
11:47:44 INFO  : Result from executing command 'getPlatforms': AXI_GPIO_Adder_Platform|/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/AXI_GPIO_Adder_Platform.xpfm
11:50:21 INFO  : Checking for BSP changes to sync application flags for project 'AXI_GPIO_Adder_app'...
11:51:18 INFO  : Checking for BSP changes to sync application flags for project 'AXI_GPIO_Adder_app'...
11:51:45 INFO  : Checking for BSP changes to sync application flags for project 'AXI_GPIO_Adder_app'...
11:52:03 INFO  : Checking for BSP changes to sync application flags for project 'AXI_GPIO_Adder_app'...
11:54:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:54:25 INFO  : 'jtag frequency' command is executed.
11:54:25 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:54:25 INFO  : Context for 'APU' is selected.
11:54:26 INFO  : System reset is completed.
11:54:29 INFO  : 'after 3000' command is executed.
11:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:54:32 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/_ide/bitstream/adder_bd_wrapper.bit"
11:54:32 INFO  : Context for 'APU' is selected.
11:54:33 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa'.
11:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:33 INFO  : Context for 'APU' is selected.
11:54:33 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/_ide/psinit/psu_init.tcl' is done.
11:54:34 INFO  : 'psu_init' command is executed.
11:54:35 INFO  : 'after 1000' command is executed.
11:54:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:54:37 INFO  : 'after 1000' command is executed.
11:54:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:54:37 INFO  : 'catch {psu_protection}' command is executed.
11:54:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:37 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/Debug/AXI_GPIO_Adder_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/_ide/bitstream/adder_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/Debug/AXI_GPIO_Adder_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:37 INFO  : 'con' command is executed.
11:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:54:37 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app_system/_ide/scripts/systemdebugger_axi_gpio_adder_app_system_standalone.tcl'
11:57:43 INFO  : Disconnected from the channel tcfchan#6.
11:58:10 INFO  : Checking for BSP changes to sync application flags for project 'AXI_GPIO_Adder_app'...
11:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:58:35 INFO  : 'jtag frequency' command is executed.
11:58:35 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:58:35 INFO  : Context for 'APU' is selected.
11:58:36 INFO  : System reset is completed.
11:58:39 INFO  : 'after 3000' command is executed.
11:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:58:42 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/_ide/bitstream/adder_bd_wrapper.bit"
11:58:42 INFO  : Context for 'APU' is selected.
11:58:42 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa'.
11:58:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:42 INFO  : Context for 'APU' is selected.
11:58:42 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/_ide/psinit/psu_init.tcl' is done.
11:58:44 INFO  : 'psu_init' command is executed.
11:58:45 INFO  : 'after 1000' command is executed.
11:58:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:58:46 INFO  : 'after 1000' command is executed.
11:58:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:58:46 INFO  : 'catch {psu_protection}' command is executed.
11:58:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:58:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:58:46 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/Debug/AXI_GPIO_Adder_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:58:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/_ide/bitstream/adder_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/Debug/AXI_GPIO_Adder_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:58:46 INFO  : 'con' command is executed.
11:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:58:46 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app_system/_ide/scripts/systemdebugger_axi_gpio_adder_app_system_standalone.tcl'
11:59:28 INFO  : Disconnected from the channel tcfchan#8.
