// Seed: 1438246630
module module_0 (
    input tri id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wire id_5,
    input wor id_6,
    input wor id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10,
    output wor id_11,
    output tri1 id_12,
    input tri0 id_13,
    output tri id_14,
    input wand id_15,
    output tri id_16,
    output tri0 id_17
);
  wire id_19;
  assign id_12 = 1;
  wire id_20;
  supply0 id_21 = id_1;
  wire id_22;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    output wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input supply1 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input wire id_15,
    input tri1 id_16
);
  generate
    wire id_18;
  endgenerate
  xor (id_1, id_15, id_8, id_5, id_13, id_9, id_14, id_12, id_0, id_16, id_6, id_3);
  module_0(
      id_15,
      id_16,
      id_6,
      id_3,
      id_2,
      id_7,
      id_6,
      id_10,
      id_11,
      id_10,
      id_5,
      id_4,
      id_1,
      id_12,
      id_4,
      id_8,
      id_1,
      id_1
  );
endmodule
