rc file Version 1.0

[Design]
COMPILE_PATH=/afs/umich.edu/class/eecs627/w17/group5/PROJECT/gp5_verilog/dut/dct_hierarchical/adders
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=dut fa_nbits_sub 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
