 
****************************************
Report : area
Design : dfe3Main
Version: G-2012.06-SP3
Date   : Sun Apr 30 20:00:58 2017
****************************************

Library(s) Used:

    saed32hvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db)
    saed32rvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db)
    saed32lvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db)

Number of ports:                           92
Number of nets:                           266
Number of cells:                           75
Number of combinational cells:             73
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                         73
Number of references:                      12

Combinational area:       106230.161539
Buf/Inv area:             8511.536740
Noncombinational area:    283425.972625
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          389656.134164
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------------------
dfe3Main                          389656.1342    100.0     269.6468       0.0000  0.0000  dfe3Main
ctrl                                 365.9674      0.1     267.6136      92.5084  0.0000  ctrl
ctrl/clk_gate_count_reg                5.8453      0.0       0.0000       5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_ctrl_0
dpathtotal                        389020.5200     99.8     795.2166       0.0000  0.0000  dpathtotal
dpathtotal/correlator             341216.5414     87.6   69196.0436  272014.6525  0.0000  correlator
dpathtotal/correlator/clk_gate_output_510_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_correlator
dpathtotal/decision_device            27.9558      0.0      27.9558       0.0000  0.0000  decision_device
dpathtotal/firFeedbackNoMulti      46980.8062     12.1   19164.2369   11289.5851  0.0000  firFeedbackNoMulti
dpathtotal/firFeedbackNoMulti/SimpMulti   5585.3226     1.4   5585.3226      0.0000 0.0000 SimpMulti_5
dpathtotal/firFeedbackNoMulti/SimpMulti_1   5515.1789     1.4   5515.1789      0.0000 0.0000 SimpMulti_4
dpathtotal/firFeedbackNoMulti/SimpMulti_2   5408.9467     1.4   5408.9467      0.0000 0.0000 SimpMulti_3
dpathtotal/firFeedbackNoMulti/clk_gate_buffer_complex_0_imag_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_firFeedbackNoMulti_2_3
dpathtotal/firFeedbackNoMulti/clk_gate_buffer_complex_1_imag_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_firFeedbackNoMulti_1_2
dpathtotal/firFeedbackNoMulti/clk_gate_buffer_complex_2_imag_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_firFeedbackNoMulti_0_1
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------------------
Total                                                   106230.1615  283425.9726  0.0000

1
