Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/23.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Proyect5 -c Proyect5 --vector_source="C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Waveform2.vwf" --testbench_file="C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/simulation/qsim/Waveform2.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Jun 21 22:11:34 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Proyect5 -c Proyect5 --vector_source=C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Waveform2.vwf --testbench_file=C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/simulation/qsim/Waveform2.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

 EDA Netlist Writer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4625 megabytes
    Info: Processing ended: Fri Jun 21 22:11:35 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/simulation/qsim/" Proyect5 -c Proyect5

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Jun 21 22:11:35 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/simulation/qsim/ Proyect5 -c Proyect5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Proyect5.vho in folder "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4637 megabytes
    Info: Processing ended: Fri Jun 21 22:11:36 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/simulation/qsim/Proyect5.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/23.1std/questa_fse/win64//vsim -c -do Proyect5.do

Reading pref.tcl


# 2023.3


# do Proyect5.do

# ** Warning: (vlib-34) Library already exists at "work".

# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023

# Start time: 22:11:38 on Jun 21,2024
# vcom -work work Proyect5.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package cycloneive_atom_pack

# -- Loading package cycloneive_components

# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block

# -- Loading package dffeas_pack

# -- Loading package altera_primitives_components

# -- Compiling entity decod

# -- Compiling architecture structure of decod

# End time: 22:11:38 on Jun 21,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023

# Start time: 22:11:38 on Jun 21,2024

# vcom -work work Waveform2.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity decod_vhd_vec_tst

# -- Compiling architecture decod_arch of decod_vhd_vec_tst

# End time: 22:11:38 on Jun 21,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -voptargs=""+acc"" -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.decod_vhd_vec_tst 
# Start time: 22:11:38 on Jun 21,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decod_vhd_vec_tst(decod_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.decod(structure)#1
# Loading work.hard_block(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)#1
# Loading cycloneive.cycloneive_io_ibuf(arch)#1
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)#1
# Loading cycloneive.cycloneive_ena_reg(behave)#1
# Loading altera.dffeas(vital_dffeas)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#2
# Loading altera.dffeas(vital_dffeas)#2
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#3

# after#36

# End time: 22:11:42 on Jun 21,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Waveform2.vwf...

Reading C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/simulation/qsim/Proyect5.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/simulation/qsim/Proyect5_20240621221142.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.