set_min_delay 30 -rise -from clk1 -fall_from core_clock -fall_through ff* -to clk* -rise_to port* -probe -reset_path
