// Seed: 3879670956
module module_0 (
    input wire id_0
    , id_19,
    input tri id_1,
    input uwire id_2,
    output wor id_3,
    output uwire id_4,
    output tri0 id_5,
    input tri id_6,
    input wor id_7,
    input wand id_8,
    input tri0 id_9,
    input wand id_10,
    output tri1 id_11,
    output wand id_12,
    input tri0 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri1 id_16
    , id_20,
    output supply1 id_17
);
  wire id_21;
  assign id_4 = id_16 - 1'd0 - 1'b0;
  uwire id_22;
  assign id_22 = id_10;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    input tri0 id_10,
    input supply0 id_11,
    output supply1 id_12
);
  wire id_14;
  module_0(
      id_8,
      id_10,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_5,
      id_4,
      id_6,
      id_10,
      id_3,
      id_9,
      id_1,
      id_11,
      id_4,
      id_6,
      id_3
  );
  assign id_2 = id_5;
endmodule
