<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/project/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(157,14-157,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd(8,9-8,12) (VHDL-1014) analyzing package 'env'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(59,9-59,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(390,14-390,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl(47,9-47,25) (VHDL-1014) analyzing package 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(72,9-72,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1770,14-1770,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(58,9-58,29) (VHDL-1014) analyzing package 'numeric_std_unsigned'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(679,14-679,34) (VHDL-1013) analyzing package body 'numeric_std_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl(62,9-62,20) (VHDL-1014) analyzing package 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl(60,14-60,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl(56,9-56,29) (VHDL-1014) analyzing package 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl(59,14-59,34) (VHDL-1013) analyzing package body 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_real.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_real.vhdl(54,9-54,18) (VHDL-1014) analyzing package 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_real-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_real-body.vhdl(54,14-54,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl(55,9-55,21) (VHDL-1014) analyzing package 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl(56,14-56,26) (VHDL-1013) analyzing package body 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl(46,9-46,26) (VHDL-1014) analyzing package 'fixed_float_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl(49,14-49,31) (VHDL-1013) analyzing package body 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl(46,14-46,31) (VHDL-1013) analyzing package body 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(25,9-25,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(179,14-179,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(22,9-22,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(276,14-276,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/x_pcie/src/params/pci_exp_params.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/x_pcie.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/x_pcie_core_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_sync1s.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_ctc.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs_softlogic.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pipe.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_phy.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/pcie_x1_e5.v'
(VERI-1482) Analyzing Verilog file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_credit_config/vlog/b4sq_credit_config.v'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_credit_config/vlog/b4sq_credit_config.v(27,10-27,28) (VERI-1328) analyzing included file 'C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/x_pcie/src/params/pci_exp_params.v'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_credit_config/vlog/b4sq_credit_config.v(27,10-27,28) (VERI-2320) back to file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_credit_config/vlog/b4sq_credit_config.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/rx_rsl/vhdl/rx_rsl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/rx_rsl/vhdl/rx_rsl.vhd(32,9-32,15) (VHDL-1012) analyzing entity 'rx_rsl'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/rx_rsl/vhdl/rx_rsl.vhd(50,15-50,25) (VHDL-1010) analyzing architecture 'rx_rsl_arc'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/config/vhdl/config_ae53_ecp5-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/config/vhdl/config_ae53_ecp5-p.vhd(21,9-21,25) (VHDL-1014) analyzing package 'core_ae53_config'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/top/core_ae53/vhdl/core_ae53_comps-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/top/core_ae53/vhdl/core_ae53_comps-p.vhd(23,9-23,24) (VHDL-1014) analyzing package 'core_ae53_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/packages/tspc_utils/vhdl/tspc_utils-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/packages/tspc_utils/vhdl/tspc_utils-p.vhd(24,9-24,19) (VHDL-1014) analyzing package 'tspc_utils'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/packages/tspc_utils/vhdl/tspc_utils-pb.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/packages/tspc_utils/vhdl/tspc_utils-pb.vhd(28,14-28,24) (VHDL-1013) analyzing package body 'tspc_utils'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/top/vhdl/pcie_subsys_comps-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/top/vhdl/pcie_subsys_comps-p.vhd(24,9-24,26) (VHDL-1014) analyzing package 'pcie_subsys_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq_comps-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq_comps-p.vhd(26,9-26,35) (VHDL-1014) analyzing package 'tsls_wb_pcie_to_b4sq_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/packages/tspc_wbone_types/vhdl/tspc_wbone_types-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/packages/tspc_wbone_types/vhdl/tspc_wbone_types-p.vhd(31,9-31,25) (VHDL-1014) analyzing package 'tspc_wbone_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc_impl/common/packages/tspc_wbone_types/mti/tspc_wbone_types-pb.vhd'
INFO - C:/project/ECP5_Wishbone/soc_impl/common/packages/tspc_wbone_types/mti/tspc_wbone_types-pb.vhd(32,14-32,30) (VHDL-1013) analyzing package body 'tspc_wbone_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo_comps-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo_comps-p.vhd(31,9-31,31) (VHDL-1014) analyzing package 'b4sq_pkt_rx_fifo_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/packages/tspc_pcisig_types/vhdl/tspc_pcisig_types-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/packages/tspc_pcisig_types/vhdl/tspc_pcisig_types-p.vhd(30,9-30,26) (VHDL-1014) analyzing package 'tspc_pcisig_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/packages/tspc_pcisig_types/vhdl/tspc_pcisig_types-pb.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/packages/tspc_pcisig_types/vhdl/tspc_pcisig_types-pb.vhd(29,14-29,31) (VHDL-1013) analyzing package body 'tspc_pcisig_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter_comps-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter_comps-p.vhd(31,9-31,31) (VHDL-1014) analyzing package 'b4sq_tlp_xmitter_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter_globals-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter_globals-p.vhd(29,9-29,33) (VHDL-1014) analyzing package 'b4sq_tlp_xmitter_globals'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue_comps-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue_comps-p.vhd(31,9-31,29) (VHDL-1014) analyzing package 'b4sq_tlp_queue_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync_comps-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync_comps-p.vhd(32,9-32,29) (VHDL-1014) analyzing package 'tspc_fifo_sync_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/tspc_rtc/vhdl/tspc_rtc-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/tspc_rtc/vhdl/tspc_rtc-e.vhd(29,8-29,16) (VHDL-1012) analyzing entity 'tspc_rtc'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/tspc_rtc/vhdl/tspc_rtc-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/tspc_rtc/vhdl/tspc_rtc-a_rtl.vhd(20,14-20,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_rsrc_decode/vhdl/pcie_rsrc_decode-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_rsrc_decode/vhdl/pcie_rsrc_decode-e.vhd(23,8-23,24) (VHDL-1012) analyzing entity 'pcie_rsrc_decode'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_rsrc_decode/vhdl/pcie_rsrc_decode-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_rsrc_decode/vhdl/pcie_rsrc_decode-a_rtl.vhd(23,14-23,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/units/tspc_cdc_sig/vhdl/tspc_cdc_sig-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_cdc_sig/vhdl/tspc_cdc_sig-e.vhd(19,8-19,20) (VHDL-1012) analyzing entity 'tspc_cdc_sig'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/units/tspc_cdc_sig/vhdl/tspc_cdc_sig-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_cdc_sig/vhdl/tspc_cdc_sig-a_rtl.vhd(17,14-17,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-e.vhd(29,8-29,23) (VHDL-1012) analyzing entity 'tspc_wb_ebr_ctl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-a_rtl.vhd(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-e.vhd(29,8-29,21) (VHDL-1012) analyzing entity 'tsls_wb_bmram'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-a_rtl.vhd(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-e.vhd(24,8-24,23) (VHDL-1012) analyzing entity 'lscc_pcie_x1_ip'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-a_rtl.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_decode/vhdl/b4sq_pkt_decode-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_decode/vhdl/b4sq_pkt_decode-e.vhd(33,8-33,23) (VHDL-1012) analyzing entity 'b4sq_pkt_decode'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_decode/vhdl/b4sq_pkt_decode-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_decode/vhdl/b4sq_pkt_decode-a_rtl.vhd(32,14-32,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pcie_svc/vhdl/b4sq_pcie_svc-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pcie_svc/vhdl/b4sq_pcie_svc-e.vhd(31,8-31,21) (VHDL-1012) analyzing entity 'b4sq_pcie_svc'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pcie_svc/vhdl/b4sq_pcie_svc-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pcie_svc/vhdl/b4sq_pcie_svc-a_rtl.vhd(30,14-30,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1012) analyzing entity 'tspc_fifo_ctl_sync'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-a_rtl.vhd(30,14-30,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo_istage-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo_istage-e.vhd(30,8-30,31) (VHDL-1012) analyzing entity 'b4sq_pkt_rx_fifo_istage'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo_istage-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo_istage-a_rtl.vhd(34,14-34,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo-e.vhd(31,8-31,24) (VHDL-1012) analyzing entity 'b4sq_pkt_rx_fifo'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo-a_rtl.vhd(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_arbiter-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_arbiter-e.vhd(31,8-31,24) (VHDL-1012) analyzing entity 'b4sq_tlp_arbiter'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_arbiter-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_arbiter-a_rtl.vhd(33,14-33,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue_ctl-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue_ctl-e.vhd(29,8-29,26) (VHDL-1012) analyzing entity 'b4sq_tlp_queue_ctl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue_ctl-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue_ctl-a_rtl.vhd(28,14-28,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1012) analyzing entity 'tspc_fifo_sync_mem'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(32,14-32,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1012) analyzing entity 'tspc_fifo_sync'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-a_rtl.vhd(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue-e.vhd(32,8-32,22) (VHDL-1012) analyzing entity 'b4sq_tlp_queue'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue-a_rtl.vhd(30,14-30,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter-e.vhd(32,8-32,24) (VHDL-1012) analyzing entity 'b4sq_tlp_xmitter'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter-a_rtl.vhd(29,14-29,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq-e.vhd(26,8-26,28) (VHDL-1012) analyzing entity 'tsls_wb_pcie_to_b4sq'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq-a_rtl.vhd(7,14-7,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/top/vhdl/pcie_subsys-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/top/vhdl/pcie_subsys-e.vhd(23,8-23,19) (VHDL-1012) analyzing entity 'pcie_subsys'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/units/pcie_subsys/top/vhdl/pcie_subsys-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/top/vhdl/pcie_subsys-a_rtl.vhd(23,14-23,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/top/core_ae53/vhdl/core_ae53-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/top/core_ae53/vhdl/core_ae53-e.vhd(23,8-23,17) (VHDL-1012) analyzing entity 'core_ae53'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/top/core_ae53/vhdl/core_ae53-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/top/core_ae53/vhdl/core_ae53-a_rtl.vhd(24,14-24,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/top/core_ae53/vhdl/core_ae53_exports-p.vhd'
INFO - C:/project/ECP5_Wishbone/soc/top/core_ae53/vhdl/core_ae53_exports-p.vhd(23,9-23,26) (VHDL-1014) analyzing package 'core_ae53_exports'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/top/versa_ecp5/vhdl/versa_ecp5-e.vhd'
INFO - C:/project/ECP5_Wishbone/soc/top/versa_ecp5/vhdl/versa_ecp5-e.vhd(24,8-24,18) (VHDL-1012) analyzing entity 'versa_ecp5'
(VHDL-1481) Analyzing VHDL file 'C:/project/ECP5_Wishbone/soc/top/versa_ecp5/vhdl/versa_ecp5-a_rtl.vhd'
INFO - C:/project/ECP5_Wishbone/soc/top/versa_ecp5/vhdl/versa_ecp5-a_rtl.vhd(23,14-23,17) (VHDL-1010) analyzing architecture 'rtl'
INFO - C:/project/ECP5_Wishbone/soc/top/versa_ecp5/vhdl/versa_ecp5-e.vhd(24,8-24,18) (VHDL-1067) elaborating 'versa_ecp5(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/top/core_ae53/vhdl/core_ae53-e.vhd(23,8-23,17) (VHDL-1067) elaborating 'core_ae53_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/top/vhdl/pcie_subsys-e.vhd(23,8-23,19) (VHDL-1067) elaborating 'pcie_subsys_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_cdc_sig/vhdl/tspc_cdc_sig-e.vhd(19,8-19,20) (VHDL-1067) elaborating 'tspc_cdc_sig_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-e.vhd(24,8-24,23) (VHDL-1067) elaborating 'lscc_pcie_x1_ip_uniq_0(Rtl)'
WARNING - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-a_rtl.vhd(289,7-289,17) (VHDL-1390) comparison between unequal length arrays always returns FALSE
WARNING - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-a_rtl.vhd(289,30-289,40) (VHDL-1390) comparison between unequal length arrays always returns FALSE
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-a_rtl.vhd(739,10-854,18) (VHDL-1399) going to Verilog side to elaborate module 'pcie_x1_e5'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/pcie_x1_e5.v(11,8-11,18) (VERI-1018) compiling module 'pcie_x1_e5_uniq_1'
WARNING - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_ctc.v(259,1-289,6) (VERI-1063) instantiating unknown module 'pmi_fifo_dc'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/pcie_x1_e5.v(11,1-223,10) (VERI-9000) elaborating module 'pcie_x1_e5_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.v(8,1-19,10) (VERI-9000) elaborating module 'x_cref_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/x_pcie.v(23,1-389,10) (VERI-9000) elaborating module 'x_pcie_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1541,1-1545,10) (VERI-9000) elaborating module 'PCSCLKDIV_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1751,1-1758,10) (VERI-9000) elaborating module 'EXTREFB_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(693,1-696,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_phy.v(7,1-1035,10) (VERI-9000) elaborating module 'x_pcie_phy_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pipe.v(3,1-356,10) (VERI-9000) elaborating module 'x_pcie_pipe_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs.v(8,1-495,10) (VERI-9000) elaborating module 'x_pcie_pcs_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1541,1-1545,10) (VERI-9000) elaborating module 'PCSCLKDIV_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_ctc.v(3,1-335,10) (VERI-9000) elaborating module 'x_pcie_ctc_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1779,1-2104,10) (VERI-9000) elaborating module 'DCUA_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs_softlogic.v(82,1-730,10) (VERI-9000) elaborating module 'x_pcie_pcsrsl_core_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs_softlogic.v(807,1-1280,10) (VERI-9000) elaborating module 'x_pcie_pcssll_core_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_sync1s.v(2,1-83,10) (VERI-9000) elaborating module 'x_pcie_sync1s_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs.v(483,11-483,22) (VERI-1231) going to VHDL side to elaborate design unit 'rx_rsl'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/rx_rsl/vhdl/rx_rsl.vhd(32,9-32,15) (VHDL-1067) elaborating 'rx_rsl_uniq_0(rx_rsl_arc)'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs.v(483,11-483,22) (VERI-1232) back to Verilog to continue elaboration
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-a_rtl.vhd(739,10-854,18) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq-e.vhd(26,8-26,28) (VHDL-1067) elaborating 'tsls_wb_pcie_to_b4sq_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo-e.vhd(31,8-31,24) (VHDL-1067) elaborating 'b4sq_pkt_rx_fifo_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo_istage-e.vhd(30,8-30,31) (VHDL-1067) elaborating 'b4sq_pkt_rx_fifo_istage_uniq_0(Rtl)'
WARNING - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo-a_rtl.vhd(152,4-175,12) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_decode/vhdl/b4sq_pkt_decode-e.vhd(33,8-33,23) (VHDL-1067) elaborating 'b4sq_pkt_decode_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter-e.vhd(32,8-32,24) (VHDL-1067) elaborating 'b4sq_tlp_xmitter_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_arbiter-e.vhd(31,8-31,24) (VHDL-1067) elaborating 'b4sq_tlp_arbiter_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue-e.vhd(32,8-32,22) (VHDL-1067) elaborating 'b4sq_tlp_queue_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue_ctl-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'b4sq_tlp_queue_ctl_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_1(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_0(Rtl)'
WARNING - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(103,7-123,15) (VHDL-1250) 'pmi_distributed_dpram' remains a black box since it has no binding entity
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_1(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_2(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_1(Rtl)'
WARNING - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(129,7-152,15) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_2(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_3(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_2(Rtl)'
WARNING - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(129,7-152,15) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_3(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_4(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_3(Rtl)'
WARNING - C:/project/ECP5_Wishbone/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(129,7-152,15) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pcie_svc/vhdl/b4sq_pcie_svc-e.vhd(31,8-31,21) (VHDL-1067) elaborating 'b4sq_pcie_svc_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq-a_rtl.vhd(286,4-298,12) (VHDL-1399) going to Verilog side to elaborate module 'b4sq_credit_config'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_credit_config/vlog/b4sq_credit_config.v(30,8-30,26) (VERI-1018) compiling module 'b4sq_credit_config_uniq_1'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_credit_config/vlog/b4sq_credit_config.v(30,1-77,10) (VERI-9000) elaborating module 'b4sq_credit_config_uniq_1'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq-a_rtl.vhd(286,4-298,12) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/project/ECP5_Wishbone/soc/units/tspc_rtc/vhdl/tspc_rtc-e.vhd(29,8-29,16) (VHDL-1067) elaborating 'tspc_rtc_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_rsrc_decode/vhdl/pcie_rsrc_decode-e.vhd(23,8-23,24) (VHDL-1067) elaborating 'pcie_rsrc_decode_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-e.vhd(29,8-29,21) (VHDL-1067) elaborating 'tsls_wb_bmram_uniq_0(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-e.vhd(29,8-29,23) (VHDL-1067) elaborating 'tspc_wb_ebr_ctl_uniq_0(Rtl)'
WARNING - C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-a_rtl.vhd(186,4-217,12) (VHDL-1250) 'pmi_ram_dp_true_be' remains a black box since it has no binding entity
INFO - C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-e.vhd(29,8-29,21) (VHDL-1067) elaborating 'tsls_wb_bmram_uniq_1(Rtl)'
INFO - C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-e.vhd(29,8-29,23) (VHDL-1067) elaborating 'tspc_wb_ebr_ctl_uniq_1(Rtl)'
WARNING - C:/project/ECP5_Wishbone/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-a_rtl.vhd(186,4-217,12) (VHDL-1250) 'pmi_ram_dp_true_be' remains a black box since it has no binding entity
INFO - C:/project/ECP5_Wishbone/soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_credit_config/vlog/b4sq_credit_config.v(30,1-77,10) (VERI-9000) elaborating module 'b4sq_credit_config_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/pcie_x1_e5.v(11,1-223,10) (VERI-9000) elaborating module 'pcie_x1_e5_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.v(8,1-19,10) (VERI-9000) elaborating module 'x_cref_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/x_pcie.v(23,1-389,10) (VERI-9000) elaborating module 'x_pcie_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1541,1-1545,10) (VERI-9000) elaborating module 'PCSCLKDIV_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1751,1-1758,10) (VERI-9000) elaborating module 'EXTREFB_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(693,1-696,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_phy.v(7,1-1035,10) (VERI-9000) elaborating module 'x_pcie_phy_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pipe.v(3,1-356,10) (VERI-9000) elaborating module 'x_pcie_pipe_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs.v(8,1-495,10) (VERI-9000) elaborating module 'x_pcie_pcs_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1541,1-1545,10) (VERI-9000) elaborating module 'PCSCLKDIV_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_ctc.v(3,1-335,10) (VERI-9000) elaborating module 'x_pcie_ctc_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1779,1-2104,10) (VERI-9000) elaborating module 'DCUA_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs_softlogic.v(82,1-730,10) (VERI-9000) elaborating module 'x_pcie_pcsrsl_core_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs_softlogic.v(807,1-1280,10) (VERI-9000) elaborating module 'x_pcie_pcssll_core_uniq_1'
INFO - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_sync1s.v(2,1-83,10) (VERI-9000) elaborating module 'x_pcie_sync1s_uniq_1'
WARNING - C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/models/ecp5um/x_pcie_pcs.v(470,50-470,58) (VERI-1330) actual bit length 3 differs from formal bit length 1 for port 'sli_cpri_mode'
Done: design load finished with (0) errors, and (11) warnings

</PRE></BODY></HTML>