
uln2003_relay_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002224  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08002330  08002330  00012330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002438  08002438  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08002438  08002438  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002438  08002438  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002438  08002438  00012438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800243c  0800243c  0001243c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002440  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  2000005c  0800249c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  0800249c  00020210  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   000066fe  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000137b  00000000  00000000  000267c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000620  00000000  00000000  00027b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004a8  00000000  00000000  00028168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000160f4  00000000  00000000  00028610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000796d  00000000  00000000  0003e704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000802b9  00000000  00000000  00046071  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001cb0  00000000  00000000  000c632c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000c7fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002318 	.word	0x08002318

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002318 	.word	0x08002318

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b0a0      	sub	sp, #128	; 0x80
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fa9d 	bl	8000690 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f8c9 	bl	80002ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f92b 	bl	80003b4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800015e:	f000 f8ff 	bl	8000360 <MX_USART1_UART_Init>
//  char clearScreen[] = "\033[2J"; // clear screen
//  HAL_UART_Transmit(&huart1, clearScreen, sizeof(clearScreen), 10000);
//  char resetFormat[] = "\033[0"; // reset formatting
//  HAL_UART_Transmit(&huart1, resetFormat, sizeof(resetFormat), 10000);

  char intro[] = "Starting Relay code...\r\nEnter: [1]-Set1 [2]-Reset1 [3]-Set2 [4]-Reset2 [5]-ToggleLED\r\n";
 8000162:	4a5a      	ldr	r2, [pc, #360]	; (80002cc <main+0x180>)
 8000164:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000168:	4611      	mov	r1, r2
 800016a:	2257      	movs	r2, #87	; 0x57
 800016c:	4618      	mov	r0, r3
 800016e:	f001 fc75 	bl	8001a5c <memcpy>
  HAL_UART_Transmit(&huart1, intro, sizeof(intro), 10000);
 8000172:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000176:	f242 7310 	movw	r3, #10000	; 0x2710
 800017a:	2257      	movs	r2, #87	; 0x57
 800017c:	4854      	ldr	r0, [pc, #336]	; (80002d0 <main+0x184>)
 800017e:	f001 fa07 	bl	8001590 <HAL_UART_Transmit>
  while (1)
  {
	  //progressive_switching(1000);
	  //HAL_Delay(5000);

	  HAL_UART_Receive(&huart1, rxCommand, 2, HAL_MAX_DELAY);
 8000182:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000186:	f04f 33ff 	mov.w	r3, #4294967295
 800018a:	2202      	movs	r2, #2
 800018c:	4850      	ldr	r0, [pc, #320]	; (80002d0 <main+0x184>)
 800018e:	f001 fa82 	bl	8001696 <HAL_UART_Receive>
	  //number = atoi(rxCommand);
	  for(uint8_t i; i<32; i++){
 8000192:	e00b      	b.n	80001ac <main+0x60>
		  txBuffer[i] = '\0';
 8000194:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000198:	3380      	adds	r3, #128	; 0x80
 800019a:	443b      	add	r3, r7
 800019c:	2200      	movs	r2, #0
 800019e:	f803 2c7c 	strb.w	r2, [r3, #-124]
	  for(uint8_t i; i<32; i++){
 80001a2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80001a6:	3301      	adds	r3, #1
 80001a8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80001ac:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80001b0:	2b1f      	cmp	r3, #31
 80001b2:	d9ef      	bls.n	8000194 <main+0x48>
	  }

	  if (rxCommand[0] == '1'){
 80001b4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80001b8:	2b31      	cmp	r3, #49	; 0x31
 80001ba:	d11b      	bne.n	80001f4 <main+0xa8>
		  sprintf(txBuffer,"> %c Setting R1\r\n",rxCommand[0]);
 80001bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80001c0:	461a      	mov	r2, r3
 80001c2:	1d3b      	adds	r3, r7, #4
 80001c4:	4943      	ldr	r1, [pc, #268]	; (80002d4 <main+0x188>)
 80001c6:	4618      	mov	r0, r3
 80001c8:	f001 fbf4 	bl	80019b4 <siprintf>
		  HAL_UART_Transmit(&huart1, txBuffer, sizeof(txBuffer), 10000);
 80001cc:	1d39      	adds	r1, r7, #4
 80001ce:	f242 7310 	movw	r3, #10000	; 0x2710
 80001d2:	2220      	movs	r2, #32
 80001d4:	483e      	ldr	r0, [pc, #248]	; (80002d0 <main+0x184>)
 80001d6:	f001 f9db 	bl	8001590 <HAL_UART_Transmit>
		  //clear_buffer(&txBuffer, 32);
		  HAL_GPIO_WritePin(SET_1_GPIO_Port, SET_1_Pin, SET);
 80001da:	2201      	movs	r2, #1
 80001dc:	2101      	movs	r1, #1
 80001de:	483e      	ldr	r0, [pc, #248]	; (80002d8 <main+0x18c>)
 80001e0:	f000 fd44 	bl	8000c6c <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 80001e4:	200a      	movs	r0, #10
 80001e6:	f000 fab5 	bl	8000754 <HAL_Delay>
		  HAL_GPIO_WritePin(SET_1_GPIO_Port, SET_1_Pin, RESET);
 80001ea:	2200      	movs	r2, #0
 80001ec:	2101      	movs	r1, #1
 80001ee:	483a      	ldr	r0, [pc, #232]	; (80002d8 <main+0x18c>)
 80001f0:	f000 fd3c 	bl	8000c6c <HAL_GPIO_WritePin>
	  }
	  if (rxCommand[0] == '2'){
 80001f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80001f8:	2b32      	cmp	r3, #50	; 0x32
 80001fa:	d11b      	bne.n	8000234 <main+0xe8>
		  sprintf(txBuffer,"> %c Resetting R1\r\n",rxCommand[0]);
 80001fc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000200:	461a      	mov	r2, r3
 8000202:	1d3b      	adds	r3, r7, #4
 8000204:	4935      	ldr	r1, [pc, #212]	; (80002dc <main+0x190>)
 8000206:	4618      	mov	r0, r3
 8000208:	f001 fbd4 	bl	80019b4 <siprintf>
		  HAL_UART_Transmit(&huart1, txBuffer, sizeof(txBuffer), 10000);
 800020c:	1d39      	adds	r1, r7, #4
 800020e:	f242 7310 	movw	r3, #10000	; 0x2710
 8000212:	2220      	movs	r2, #32
 8000214:	482e      	ldr	r0, [pc, #184]	; (80002d0 <main+0x184>)
 8000216:	f001 f9bb 	bl	8001590 <HAL_UART_Transmit>
		  //clear_buffer(&txBuffer, 32);
		  HAL_GPIO_WritePin(RESET_1_GPIO_Port, RESET_1_Pin, SET);
 800021a:	2201      	movs	r2, #1
 800021c:	2102      	movs	r1, #2
 800021e:	482e      	ldr	r0, [pc, #184]	; (80002d8 <main+0x18c>)
 8000220:	f000 fd24 	bl	8000c6c <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 8000224:	200a      	movs	r0, #10
 8000226:	f000 fa95 	bl	8000754 <HAL_Delay>
		  HAL_GPIO_WritePin(RESET_1_GPIO_Port, RESET_1_Pin, RESET);
 800022a:	2200      	movs	r2, #0
 800022c:	2102      	movs	r1, #2
 800022e:	482a      	ldr	r0, [pc, #168]	; (80002d8 <main+0x18c>)
 8000230:	f000 fd1c 	bl	8000c6c <HAL_GPIO_WritePin>
	  }
	  if (rxCommand[0] == '3'){
 8000234:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000238:	2b33      	cmp	r3, #51	; 0x33
 800023a:	d11b      	bne.n	8000274 <main+0x128>
		  sprintf(txBuffer,"> %c Setting R2\r\n",rxCommand[0]);
 800023c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000240:	461a      	mov	r2, r3
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4926      	ldr	r1, [pc, #152]	; (80002e0 <main+0x194>)
 8000246:	4618      	mov	r0, r3
 8000248:	f001 fbb4 	bl	80019b4 <siprintf>
		  HAL_UART_Transmit(&huart1, txBuffer, sizeof(txBuffer), 10000);
 800024c:	1d39      	adds	r1, r7, #4
 800024e:	f242 7310 	movw	r3, #10000	; 0x2710
 8000252:	2220      	movs	r2, #32
 8000254:	481e      	ldr	r0, [pc, #120]	; (80002d0 <main+0x184>)
 8000256:	f001 f99b 	bl	8001590 <HAL_UART_Transmit>
		  //clear_buffer(&txBuffer, 32);
		  HAL_GPIO_WritePin(SET_2_GPIO_Port, SET_2_Pin, SET);
 800025a:	2201      	movs	r2, #1
 800025c:	2104      	movs	r1, #4
 800025e:	481e      	ldr	r0, [pc, #120]	; (80002d8 <main+0x18c>)
 8000260:	f000 fd04 	bl	8000c6c <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 8000264:	200a      	movs	r0, #10
 8000266:	f000 fa75 	bl	8000754 <HAL_Delay>
		  HAL_GPIO_WritePin(SET_2_GPIO_Port, SET_2_Pin, RESET);
 800026a:	2200      	movs	r2, #0
 800026c:	2104      	movs	r1, #4
 800026e:	481a      	ldr	r0, [pc, #104]	; (80002d8 <main+0x18c>)
 8000270:	f000 fcfc 	bl	8000c6c <HAL_GPIO_WritePin>
	  }
	  if (rxCommand[0] == '4'){
 8000274:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000278:	2b34      	cmp	r3, #52	; 0x34
 800027a:	d11b      	bne.n	80002b4 <main+0x168>
		  sprintf(txBuffer,"> %c Resetting R2\r\n",rxCommand[0]);
 800027c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000280:	461a      	mov	r2, r3
 8000282:	1d3b      	adds	r3, r7, #4
 8000284:	4917      	ldr	r1, [pc, #92]	; (80002e4 <main+0x198>)
 8000286:	4618      	mov	r0, r3
 8000288:	f001 fb94 	bl	80019b4 <siprintf>
		  HAL_UART_Transmit(&huart1, txBuffer, sizeof(txBuffer), 10000);
 800028c:	1d39      	adds	r1, r7, #4
 800028e:	f242 7310 	movw	r3, #10000	; 0x2710
 8000292:	2220      	movs	r2, #32
 8000294:	480e      	ldr	r0, [pc, #56]	; (80002d0 <main+0x184>)
 8000296:	f001 f97b 	bl	8001590 <HAL_UART_Transmit>
		  //clear_buffer(&txBuffer, 32);
		  HAL_GPIO_WritePin(RESET_2_GPIO_Port, RESET_2_Pin, SET);
 800029a:	2201      	movs	r2, #1
 800029c:	2108      	movs	r1, #8
 800029e:	480e      	ldr	r0, [pc, #56]	; (80002d8 <main+0x18c>)
 80002a0:	f000 fce4 	bl	8000c6c <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 80002a4:	200a      	movs	r0, #10
 80002a6:	f000 fa55 	bl	8000754 <HAL_Delay>
		  HAL_GPIO_WritePin(RESET_2_GPIO_Port, RESET_2_Pin, RESET);
 80002aa:	2200      	movs	r2, #0
 80002ac:	2108      	movs	r1, #8
 80002ae:	480a      	ldr	r0, [pc, #40]	; (80002d8 <main+0x18c>)
 80002b0:	f000 fcdc 	bl	8000c6c <HAL_GPIO_WritePin>
	  }
	  if (rxCommand[0] == '5'){
 80002b4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80002b8:	2b35      	cmp	r3, #53	; 0x35
 80002ba:	f47f af62 	bne.w	8000182 <main+0x36>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80002be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002c2:	4809      	ldr	r0, [pc, #36]	; (80002e8 <main+0x19c>)
 80002c4:	f000 fcea 	bl	8000c9c <HAL_GPIO_TogglePin>
	  HAL_UART_Receive(&huart1, rxCommand, 2, HAL_MAX_DELAY);
 80002c8:	e75b      	b.n	8000182 <main+0x36>
 80002ca:	bf00      	nop
 80002cc:	08002380 	.word	0x08002380
 80002d0:	20000078 	.word	0x20000078
 80002d4:	08002330 	.word	0x08002330
 80002d8:	40010800 	.word	0x40010800
 80002dc:	08002344 	.word	0x08002344
 80002e0:	08002358 	.word	0x08002358
 80002e4:	0800236c 	.word	0x0800236c
 80002e8:	40011000 	.word	0x40011000

080002ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b090      	sub	sp, #64	; 0x40
 80002f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f2:	f107 0318 	add.w	r3, r7, #24
 80002f6:	2228      	movs	r2, #40	; 0x28
 80002f8:	2100      	movs	r1, #0
 80002fa:	4618      	mov	r0, r3
 80002fc:	f001 fb7a 	bl	80019f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
 8000306:	605a      	str	r2, [r3, #4]
 8000308:	609a      	str	r2, [r3, #8]
 800030a:	60da      	str	r2, [r3, #12]
 800030c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800030e:	2301      	movs	r3, #1
 8000310:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000312:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000316:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000318:	2300      	movs	r3, #0
 800031a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031c:	f107 0318 	add.w	r3, r7, #24
 8000320:	4618      	mov	r0, r3
 8000322:	f000 fcd5 	bl	8000cd0 <HAL_RCC_OscConfig>
 8000326:	4603      	mov	r3, r0
 8000328:	2b00      	cmp	r3, #0
 800032a:	d001      	beq.n	8000330 <SystemClock_Config+0x44>
  {
    Error_Handler();
 800032c:	f000 f8a2 	bl	8000474 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000330:	230f      	movs	r3, #15
 8000332:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000334:	2301      	movs	r3, #1
 8000336:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000338:	2300      	movs	r3, #0
 800033a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033c:	2300      	movs	r3, #0
 800033e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000344:	1d3b      	adds	r3, r7, #4
 8000346:	2100      	movs	r1, #0
 8000348:	4618      	mov	r0, r3
 800034a:	f000 ff43 	bl	80011d4 <HAL_RCC_ClockConfig>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d001      	beq.n	8000358 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000354:	f000 f88e 	bl	8000474 <Error_Handler>
  }
}
 8000358:	bf00      	nop
 800035a:	3740      	adds	r7, #64	; 0x40
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}

08000360 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000364:	4b11      	ldr	r3, [pc, #68]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000366:	4a12      	ldr	r2, [pc, #72]	; (80003b0 <MX_USART1_UART_Init+0x50>)
 8000368:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800036a:	4b10      	ldr	r3, [pc, #64]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 800036c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000370:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000372:	4b0e      	ldr	r3, [pc, #56]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000374:	2200      	movs	r2, #0
 8000376:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000378:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 800037a:	2200      	movs	r2, #0
 800037c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800037e:	4b0b      	ldr	r3, [pc, #44]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000380:	2200      	movs	r2, #0
 8000382:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000384:	4b09      	ldr	r3, [pc, #36]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000386:	220c      	movs	r2, #12
 8000388:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800038a:	4b08      	ldr	r3, [pc, #32]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 800038c:	2200      	movs	r2, #0
 800038e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000390:	4b06      	ldr	r3, [pc, #24]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000392:	2200      	movs	r2, #0
 8000394:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000396:	4805      	ldr	r0, [pc, #20]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000398:	f001 f8aa 	bl	80014f0 <HAL_UART_Init>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003a2:	f000 f867 	bl	8000474 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003a6:	bf00      	nop
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	20000078 	.word	0x20000078
 80003b0:	40013800 	.word	0x40013800

080003b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b088      	sub	sp, #32
 80003b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ba:	f107 0310 	add.w	r3, r7, #16
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
 80003c2:	605a      	str	r2, [r3, #4]
 80003c4:	609a      	str	r2, [r3, #8]
 80003c6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003c8:	4b27      	ldr	r3, [pc, #156]	; (8000468 <MX_GPIO_Init+0xb4>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a26      	ldr	r2, [pc, #152]	; (8000468 <MX_GPIO_Init+0xb4>)
 80003ce:	f043 0310 	orr.w	r3, r3, #16
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b24      	ldr	r3, [pc, #144]	; (8000468 <MX_GPIO_Init+0xb4>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f003 0310 	and.w	r3, r3, #16
 80003dc:	60fb      	str	r3, [r7, #12]
 80003de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003e0:	4b21      	ldr	r3, [pc, #132]	; (8000468 <MX_GPIO_Init+0xb4>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a20      	ldr	r2, [pc, #128]	; (8000468 <MX_GPIO_Init+0xb4>)
 80003e6:	f043 0320 	orr.w	r3, r3, #32
 80003ea:	6193      	str	r3, [r2, #24]
 80003ec:	4b1e      	ldr	r3, [pc, #120]	; (8000468 <MX_GPIO_Init+0xb4>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	f003 0320 	and.w	r3, r3, #32
 80003f4:	60bb      	str	r3, [r7, #8]
 80003f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f8:	4b1b      	ldr	r3, [pc, #108]	; (8000468 <MX_GPIO_Init+0xb4>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4a1a      	ldr	r2, [pc, #104]	; (8000468 <MX_GPIO_Init+0xb4>)
 80003fe:	f043 0304 	orr.w	r3, r3, #4
 8000402:	6193      	str	r3, [r2, #24]
 8000404:	4b18      	ldr	r3, [pc, #96]	; (8000468 <MX_GPIO_Init+0xb4>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	f003 0304 	and.w	r3, r3, #4
 800040c:	607b      	str	r3, [r7, #4]
 800040e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000416:	4815      	ldr	r0, [pc, #84]	; (800046c <MX_GPIO_Init+0xb8>)
 8000418:	f000 fc28 	bl	8000c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SET_1_Pin|RESET_1_Pin|SET_2_Pin|RESET_2_Pin, GPIO_PIN_RESET);
 800041c:	2200      	movs	r2, #0
 800041e:	210f      	movs	r1, #15
 8000420:	4813      	ldr	r0, [pc, #76]	; (8000470 <MX_GPIO_Init+0xbc>)
 8000422:	f000 fc23 	bl	8000c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000426:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800042a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800042c:	2301      	movs	r3, #1
 800042e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000430:	2300      	movs	r3, #0
 8000432:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000434:	2302      	movs	r3, #2
 8000436:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000438:	f107 0310 	add.w	r3, r7, #16
 800043c:	4619      	mov	r1, r3
 800043e:	480b      	ldr	r0, [pc, #44]	; (800046c <MX_GPIO_Init+0xb8>)
 8000440:	f000 fa90 	bl	8000964 <HAL_GPIO_Init>

  /*Configure GPIO pins : SET_1_Pin RESET_1_Pin SET_2_Pin RESET_2_Pin */
  GPIO_InitStruct.Pin = SET_1_Pin|RESET_1_Pin|SET_2_Pin|RESET_2_Pin;
 8000444:	230f      	movs	r3, #15
 8000446:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000448:	2301      	movs	r3, #1
 800044a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044c:	2300      	movs	r3, #0
 800044e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000450:	2302      	movs	r3, #2
 8000452:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000454:	f107 0310 	add.w	r3, r7, #16
 8000458:	4619      	mov	r1, r3
 800045a:	4805      	ldr	r0, [pc, #20]	; (8000470 <MX_GPIO_Init+0xbc>)
 800045c:	f000 fa82 	bl	8000964 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000460:	bf00      	nop
 8000462:	3720      	adds	r7, #32
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	40021000 	.word	0x40021000
 800046c:	40011000 	.word	0x40011000
 8000470:	40010800 	.word	0x40010800

08000474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000478:	b672      	cpsid	i
}
 800047a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800047c:	e7fe      	b.n	800047c <Error_Handler+0x8>
	...

08000480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000480:	b480      	push	{r7}
 8000482:	b085      	sub	sp, #20
 8000484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000486:	4b15      	ldr	r3, [pc, #84]	; (80004dc <HAL_MspInit+0x5c>)
 8000488:	699b      	ldr	r3, [r3, #24]
 800048a:	4a14      	ldr	r2, [pc, #80]	; (80004dc <HAL_MspInit+0x5c>)
 800048c:	f043 0301 	orr.w	r3, r3, #1
 8000490:	6193      	str	r3, [r2, #24]
 8000492:	4b12      	ldr	r3, [pc, #72]	; (80004dc <HAL_MspInit+0x5c>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	f003 0301 	and.w	r3, r3, #1
 800049a:	60bb      	str	r3, [r7, #8]
 800049c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800049e:	4b0f      	ldr	r3, [pc, #60]	; (80004dc <HAL_MspInit+0x5c>)
 80004a0:	69db      	ldr	r3, [r3, #28]
 80004a2:	4a0e      	ldr	r2, [pc, #56]	; (80004dc <HAL_MspInit+0x5c>)
 80004a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004a8:	61d3      	str	r3, [r2, #28]
 80004aa:	4b0c      	ldr	r3, [pc, #48]	; (80004dc <HAL_MspInit+0x5c>)
 80004ac:	69db      	ldr	r3, [r3, #28]
 80004ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004b2:	607b      	str	r3, [r7, #4]
 80004b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004b6:	4b0a      	ldr	r3, [pc, #40]	; (80004e0 <HAL_MspInit+0x60>)
 80004b8:	685b      	ldr	r3, [r3, #4]
 80004ba:	60fb      	str	r3, [r7, #12]
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004ca:	60fb      	str	r3, [r7, #12]
 80004cc:	4a04      	ldr	r2, [pc, #16]	; (80004e0 <HAL_MspInit+0x60>)
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004d2:	bf00      	nop
 80004d4:	3714      	adds	r7, #20
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr
 80004dc:	40021000 	.word	0x40021000
 80004e0:	40010000 	.word	0x40010000

080004e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b088      	sub	sp, #32
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ec:	f107 0310 	add.w	r3, r7, #16
 80004f0:	2200      	movs	r2, #0
 80004f2:	601a      	str	r2, [r3, #0]
 80004f4:	605a      	str	r2, [r3, #4]
 80004f6:	609a      	str	r2, [r3, #8]
 80004f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4a1c      	ldr	r2, [pc, #112]	; (8000570 <HAL_UART_MspInit+0x8c>)
 8000500:	4293      	cmp	r3, r2
 8000502:	d131      	bne.n	8000568 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000504:	4b1b      	ldr	r3, [pc, #108]	; (8000574 <HAL_UART_MspInit+0x90>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	4a1a      	ldr	r2, [pc, #104]	; (8000574 <HAL_UART_MspInit+0x90>)
 800050a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800050e:	6193      	str	r3, [r2, #24]
 8000510:	4b18      	ldr	r3, [pc, #96]	; (8000574 <HAL_UART_MspInit+0x90>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000518:	60fb      	str	r3, [r7, #12]
 800051a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800051c:	4b15      	ldr	r3, [pc, #84]	; (8000574 <HAL_UART_MspInit+0x90>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	4a14      	ldr	r2, [pc, #80]	; (8000574 <HAL_UART_MspInit+0x90>)
 8000522:	f043 0304 	orr.w	r3, r3, #4
 8000526:	6193      	str	r3, [r2, #24]
 8000528:	4b12      	ldr	r3, [pc, #72]	; (8000574 <HAL_UART_MspInit+0x90>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	f003 0304 	and.w	r3, r3, #4
 8000530:	60bb      	str	r3, [r7, #8]
 8000532:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000534:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000538:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800053a:	2302      	movs	r3, #2
 800053c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800053e:	2303      	movs	r3, #3
 8000540:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000542:	f107 0310 	add.w	r3, r7, #16
 8000546:	4619      	mov	r1, r3
 8000548:	480b      	ldr	r0, [pc, #44]	; (8000578 <HAL_UART_MspInit+0x94>)
 800054a:	f000 fa0b 	bl	8000964 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800054e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000552:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000554:	2300      	movs	r3, #0
 8000556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000558:	2300      	movs	r3, #0
 800055a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055c:	f107 0310 	add.w	r3, r7, #16
 8000560:	4619      	mov	r1, r3
 8000562:	4805      	ldr	r0, [pc, #20]	; (8000578 <HAL_UART_MspInit+0x94>)
 8000564:	f000 f9fe 	bl	8000964 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000568:	bf00      	nop
 800056a:	3720      	adds	r7, #32
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40013800 	.word	0x40013800
 8000574:	40021000 	.word	0x40021000
 8000578:	40010800 	.word	0x40010800

0800057c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000580:	e7fe      	b.n	8000580 <NMI_Handler+0x4>

08000582 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000586:	e7fe      	b.n	8000586 <HardFault_Handler+0x4>

08000588 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800058c:	e7fe      	b.n	800058c <MemManage_Handler+0x4>

0800058e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800058e:	b480      	push	{r7}
 8000590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000592:	e7fe      	b.n	8000592 <BusFault_Handler+0x4>

08000594 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000598:	e7fe      	b.n	8000598 <UsageFault_Handler+0x4>

0800059a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800059a:	b480      	push	{r7}
 800059c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800059e:	bf00      	nop
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr

080005a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005a6:	b480      	push	{r7}
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005aa:	bf00      	nop
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr

080005b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005b2:	b480      	push	{r7}
 80005b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005b6:	bf00      	nop
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bc80      	pop	{r7}
 80005bc:	4770      	bx	lr

080005be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005be:	b580      	push	{r7, lr}
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005c2:	f000 f8ab 	bl	800071c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
	...

080005cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b086      	sub	sp, #24
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005d4:	4a14      	ldr	r2, [pc, #80]	; (8000628 <_sbrk+0x5c>)
 80005d6:	4b15      	ldr	r3, [pc, #84]	; (800062c <_sbrk+0x60>)
 80005d8:	1ad3      	subs	r3, r2, r3
 80005da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005dc:	697b      	ldr	r3, [r7, #20]
 80005de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005e0:	4b13      	ldr	r3, [pc, #76]	; (8000630 <_sbrk+0x64>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d102      	bne.n	80005ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005e8:	4b11      	ldr	r3, [pc, #68]	; (8000630 <_sbrk+0x64>)
 80005ea:	4a12      	ldr	r2, [pc, #72]	; (8000634 <_sbrk+0x68>)
 80005ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005ee:	4b10      	ldr	r3, [pc, #64]	; (8000630 <_sbrk+0x64>)
 80005f0:	681a      	ldr	r2, [r3, #0]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	4413      	add	r3, r2
 80005f6:	693a      	ldr	r2, [r7, #16]
 80005f8:	429a      	cmp	r2, r3
 80005fa:	d207      	bcs.n	800060c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005fc:	f001 fa02 	bl	8001a04 <__errno>
 8000600:	4603      	mov	r3, r0
 8000602:	220c      	movs	r2, #12
 8000604:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000606:	f04f 33ff 	mov.w	r3, #4294967295
 800060a:	e009      	b.n	8000620 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800060c:	4b08      	ldr	r3, [pc, #32]	; (8000630 <_sbrk+0x64>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000612:	4b07      	ldr	r3, [pc, #28]	; (8000630 <_sbrk+0x64>)
 8000614:	681a      	ldr	r2, [r3, #0]
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	4413      	add	r3, r2
 800061a:	4a05      	ldr	r2, [pc, #20]	; (8000630 <_sbrk+0x64>)
 800061c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800061e:	68fb      	ldr	r3, [r7, #12]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3718      	adds	r7, #24
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20005000 	.word	0x20005000
 800062c:	00000400 	.word	0x00000400
 8000630:	200000c0 	.word	0x200000c0
 8000634:	20000210 	.word	0x20000210

08000638 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr

08000644 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000644:	f7ff fff8 	bl	8000638 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000648:	480b      	ldr	r0, [pc, #44]	; (8000678 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800064a:	490c      	ldr	r1, [pc, #48]	; (800067c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800064c:	4a0c      	ldr	r2, [pc, #48]	; (8000680 <LoopFillZerobss+0x16>)
  movs r3, #0
 800064e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000650:	e002      	b.n	8000658 <LoopCopyDataInit>

08000652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000656:	3304      	adds	r3, #4

08000658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800065a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800065c:	d3f9      	bcc.n	8000652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800065e:	4a09      	ldr	r2, [pc, #36]	; (8000684 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000660:	4c09      	ldr	r4, [pc, #36]	; (8000688 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000664:	e001      	b.n	800066a <LoopFillZerobss>

08000666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000668:	3204      	adds	r2, #4

0800066a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800066a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800066c:	d3fb      	bcc.n	8000666 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800066e:	f001 f9cf 	bl	8001a10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000672:	f7ff fd6b 	bl	800014c <main>
  bx lr
 8000676:	4770      	bx	lr
  ldr r0, =_sdata
 8000678:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800067c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000680:	08002440 	.word	0x08002440
  ldr r2, =_sbss
 8000684:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000688:	20000210 	.word	0x20000210

0800068c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800068c:	e7fe      	b.n	800068c <ADC1_2_IRQHandler>
	...

08000690 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000694:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <HAL_Init+0x28>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a07      	ldr	r2, [pc, #28]	; (80006b8 <HAL_Init+0x28>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006a0:	2003      	movs	r0, #3
 80006a2:	f000 f92b 	bl	80008fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006a6:	200f      	movs	r0, #15
 80006a8:	f000 f808 	bl	80006bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006ac:	f7ff fee8 	bl	8000480 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006b0:	2300      	movs	r3, #0
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40022000 	.word	0x40022000

080006bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006c4:	4b12      	ldr	r3, [pc, #72]	; (8000710 <HAL_InitTick+0x54>)
 80006c6:	681a      	ldr	r2, [r3, #0]
 80006c8:	4b12      	ldr	r3, [pc, #72]	; (8000714 <HAL_InitTick+0x58>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	4619      	mov	r1, r3
 80006ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80006d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 f935 	bl	800094a <HAL_SYSTICK_Config>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006e6:	2301      	movs	r3, #1
 80006e8:	e00e      	b.n	8000708 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2b0f      	cmp	r3, #15
 80006ee:	d80a      	bhi.n	8000706 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006f0:	2200      	movs	r2, #0
 80006f2:	6879      	ldr	r1, [r7, #4]
 80006f4:	f04f 30ff 	mov.w	r0, #4294967295
 80006f8:	f000 f90b 	bl	8000912 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006fc:	4a06      	ldr	r2, [pc, #24]	; (8000718 <HAL_InitTick+0x5c>)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000702:	2300      	movs	r3, #0
 8000704:	e000      	b.n	8000708 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000706:	2301      	movs	r3, #1
}
 8000708:	4618      	mov	r0, r3
 800070a:	3708      	adds	r7, #8
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000000 	.word	0x20000000
 8000714:	20000008 	.word	0x20000008
 8000718:	20000004 	.word	0x20000004

0800071c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000720:	4b05      	ldr	r3, [pc, #20]	; (8000738 <HAL_IncTick+0x1c>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	461a      	mov	r2, r3
 8000726:	4b05      	ldr	r3, [pc, #20]	; (800073c <HAL_IncTick+0x20>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4413      	add	r3, r2
 800072c:	4a03      	ldr	r2, [pc, #12]	; (800073c <HAL_IncTick+0x20>)
 800072e:	6013      	str	r3, [r2, #0]
}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr
 8000738:	20000008 	.word	0x20000008
 800073c:	200000c4 	.word	0x200000c4

08000740 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  return uwTick;
 8000744:	4b02      	ldr	r3, [pc, #8]	; (8000750 <HAL_GetTick+0x10>)
 8000746:	681b      	ldr	r3, [r3, #0]
}
 8000748:	4618      	mov	r0, r3
 800074a:	46bd      	mov	sp, r7
 800074c:	bc80      	pop	{r7}
 800074e:	4770      	bx	lr
 8000750:	200000c4 	.word	0x200000c4

08000754 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800075c:	f7ff fff0 	bl	8000740 <HAL_GetTick>
 8000760:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800076c:	d005      	beq.n	800077a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800076e:	4b0a      	ldr	r3, [pc, #40]	; (8000798 <HAL_Delay+0x44>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	461a      	mov	r2, r3
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	4413      	add	r3, r2
 8000778:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800077a:	bf00      	nop
 800077c:	f7ff ffe0 	bl	8000740 <HAL_GetTick>
 8000780:	4602      	mov	r2, r0
 8000782:	68bb      	ldr	r3, [r7, #8]
 8000784:	1ad3      	subs	r3, r2, r3
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	429a      	cmp	r2, r3
 800078a:	d8f7      	bhi.n	800077c <HAL_Delay+0x28>
  {
  }
}
 800078c:	bf00      	nop
 800078e:	bf00      	nop
 8000790:	3710      	adds	r7, #16
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20000008 	.word	0x20000008

0800079c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800079c:	b480      	push	{r7}
 800079e:	b085      	sub	sp, #20
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	f003 0307 	and.w	r3, r3, #7
 80007aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007ac:	4b0c      	ldr	r3, [pc, #48]	; (80007e0 <__NVIC_SetPriorityGrouping+0x44>)
 80007ae:	68db      	ldr	r3, [r3, #12]
 80007b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007b2:	68ba      	ldr	r2, [r7, #8]
 80007b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007b8:	4013      	ands	r3, r2
 80007ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ce:	4a04      	ldr	r2, [pc, #16]	; (80007e0 <__NVIC_SetPriorityGrouping+0x44>)
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	60d3      	str	r3, [r2, #12]
}
 80007d4:	bf00      	nop
 80007d6:	3714      	adds	r7, #20
 80007d8:	46bd      	mov	sp, r7
 80007da:	bc80      	pop	{r7}
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e8:	4b04      	ldr	r3, [pc, #16]	; (80007fc <__NVIC_GetPriorityGrouping+0x18>)
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	0a1b      	lsrs	r3, r3, #8
 80007ee:	f003 0307 	and.w	r3, r3, #7
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bc80      	pop	{r7}
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	e000ed00 	.word	0xe000ed00

08000800 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	6039      	str	r1, [r7, #0]
 800080a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800080c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000810:	2b00      	cmp	r3, #0
 8000812:	db0a      	blt.n	800082a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	b2da      	uxtb	r2, r3
 8000818:	490c      	ldr	r1, [pc, #48]	; (800084c <__NVIC_SetPriority+0x4c>)
 800081a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081e:	0112      	lsls	r2, r2, #4
 8000820:	b2d2      	uxtb	r2, r2
 8000822:	440b      	add	r3, r1
 8000824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000828:	e00a      	b.n	8000840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	4908      	ldr	r1, [pc, #32]	; (8000850 <__NVIC_SetPriority+0x50>)
 8000830:	79fb      	ldrb	r3, [r7, #7]
 8000832:	f003 030f 	and.w	r3, r3, #15
 8000836:	3b04      	subs	r3, #4
 8000838:	0112      	lsls	r2, r2, #4
 800083a:	b2d2      	uxtb	r2, r2
 800083c:	440b      	add	r3, r1
 800083e:	761a      	strb	r2, [r3, #24]
}
 8000840:	bf00      	nop
 8000842:	370c      	adds	r7, #12
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	e000e100 	.word	0xe000e100
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000854:	b480      	push	{r7}
 8000856:	b089      	sub	sp, #36	; 0x24
 8000858:	af00      	add	r7, sp, #0
 800085a:	60f8      	str	r0, [r7, #12]
 800085c:	60b9      	str	r1, [r7, #8]
 800085e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	f003 0307 	and.w	r3, r3, #7
 8000866:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000868:	69fb      	ldr	r3, [r7, #28]
 800086a:	f1c3 0307 	rsb	r3, r3, #7
 800086e:	2b04      	cmp	r3, #4
 8000870:	bf28      	it	cs
 8000872:	2304      	movcs	r3, #4
 8000874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000876:	69fb      	ldr	r3, [r7, #28]
 8000878:	3304      	adds	r3, #4
 800087a:	2b06      	cmp	r3, #6
 800087c:	d902      	bls.n	8000884 <NVIC_EncodePriority+0x30>
 800087e:	69fb      	ldr	r3, [r7, #28]
 8000880:	3b03      	subs	r3, #3
 8000882:	e000      	b.n	8000886 <NVIC_EncodePriority+0x32>
 8000884:	2300      	movs	r3, #0
 8000886:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000888:	f04f 32ff 	mov.w	r2, #4294967295
 800088c:	69bb      	ldr	r3, [r7, #24]
 800088e:	fa02 f303 	lsl.w	r3, r2, r3
 8000892:	43da      	mvns	r2, r3
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	401a      	ands	r2, r3
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800089c:	f04f 31ff 	mov.w	r1, #4294967295
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	fa01 f303 	lsl.w	r3, r1, r3
 80008a6:	43d9      	mvns	r1, r3
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008ac:	4313      	orrs	r3, r2
         );
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3724      	adds	r7, #36	; 0x24
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr

080008b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008c8:	d301      	bcc.n	80008ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ca:	2301      	movs	r3, #1
 80008cc:	e00f      	b.n	80008ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ce:	4a0a      	ldr	r2, [pc, #40]	; (80008f8 <SysTick_Config+0x40>)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3b01      	subs	r3, #1
 80008d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008d6:	210f      	movs	r1, #15
 80008d8:	f04f 30ff 	mov.w	r0, #4294967295
 80008dc:	f7ff ff90 	bl	8000800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008e0:	4b05      	ldr	r3, [pc, #20]	; (80008f8 <SysTick_Config+0x40>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008e6:	4b04      	ldr	r3, [pc, #16]	; (80008f8 <SysTick_Config+0x40>)
 80008e8:	2207      	movs	r2, #7
 80008ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008ec:	2300      	movs	r3, #0
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	e000e010 	.word	0xe000e010

080008fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f7ff ff49 	bl	800079c <__NVIC_SetPriorityGrouping>
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000912:	b580      	push	{r7, lr}
 8000914:	b086      	sub	sp, #24
 8000916:	af00      	add	r7, sp, #0
 8000918:	4603      	mov	r3, r0
 800091a:	60b9      	str	r1, [r7, #8]
 800091c:	607a      	str	r2, [r7, #4]
 800091e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000924:	f7ff ff5e 	bl	80007e4 <__NVIC_GetPriorityGrouping>
 8000928:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	68b9      	ldr	r1, [r7, #8]
 800092e:	6978      	ldr	r0, [r7, #20]
 8000930:	f7ff ff90 	bl	8000854 <NVIC_EncodePriority>
 8000934:	4602      	mov	r2, r0
 8000936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800093a:	4611      	mov	r1, r2
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff ff5f 	bl	8000800 <__NVIC_SetPriority>
}
 8000942:	bf00      	nop
 8000944:	3718      	adds	r7, #24
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b082      	sub	sp, #8
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000952:	6878      	ldr	r0, [r7, #4]
 8000954:	f7ff ffb0 	bl	80008b8 <SysTick_Config>
 8000958:	4603      	mov	r3, r0
}
 800095a:	4618      	mov	r0, r3
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
	...

08000964 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000964:	b480      	push	{r7}
 8000966:	b08b      	sub	sp, #44	; 0x2c
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800096e:	2300      	movs	r3, #0
 8000970:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000972:	2300      	movs	r3, #0
 8000974:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000976:	e169      	b.n	8000c4c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000978:	2201      	movs	r2, #1
 800097a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	69fa      	ldr	r2, [r7, #28]
 8000988:	4013      	ands	r3, r2
 800098a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800098c:	69ba      	ldr	r2, [r7, #24]
 800098e:	69fb      	ldr	r3, [r7, #28]
 8000990:	429a      	cmp	r2, r3
 8000992:	f040 8158 	bne.w	8000c46 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	4a9a      	ldr	r2, [pc, #616]	; (8000c04 <HAL_GPIO_Init+0x2a0>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d05e      	beq.n	8000a5e <HAL_GPIO_Init+0xfa>
 80009a0:	4a98      	ldr	r2, [pc, #608]	; (8000c04 <HAL_GPIO_Init+0x2a0>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d875      	bhi.n	8000a92 <HAL_GPIO_Init+0x12e>
 80009a6:	4a98      	ldr	r2, [pc, #608]	; (8000c08 <HAL_GPIO_Init+0x2a4>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d058      	beq.n	8000a5e <HAL_GPIO_Init+0xfa>
 80009ac:	4a96      	ldr	r2, [pc, #600]	; (8000c08 <HAL_GPIO_Init+0x2a4>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d86f      	bhi.n	8000a92 <HAL_GPIO_Init+0x12e>
 80009b2:	4a96      	ldr	r2, [pc, #600]	; (8000c0c <HAL_GPIO_Init+0x2a8>)
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d052      	beq.n	8000a5e <HAL_GPIO_Init+0xfa>
 80009b8:	4a94      	ldr	r2, [pc, #592]	; (8000c0c <HAL_GPIO_Init+0x2a8>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d869      	bhi.n	8000a92 <HAL_GPIO_Init+0x12e>
 80009be:	4a94      	ldr	r2, [pc, #592]	; (8000c10 <HAL_GPIO_Init+0x2ac>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d04c      	beq.n	8000a5e <HAL_GPIO_Init+0xfa>
 80009c4:	4a92      	ldr	r2, [pc, #584]	; (8000c10 <HAL_GPIO_Init+0x2ac>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d863      	bhi.n	8000a92 <HAL_GPIO_Init+0x12e>
 80009ca:	4a92      	ldr	r2, [pc, #584]	; (8000c14 <HAL_GPIO_Init+0x2b0>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d046      	beq.n	8000a5e <HAL_GPIO_Init+0xfa>
 80009d0:	4a90      	ldr	r2, [pc, #576]	; (8000c14 <HAL_GPIO_Init+0x2b0>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d85d      	bhi.n	8000a92 <HAL_GPIO_Init+0x12e>
 80009d6:	2b12      	cmp	r3, #18
 80009d8:	d82a      	bhi.n	8000a30 <HAL_GPIO_Init+0xcc>
 80009da:	2b12      	cmp	r3, #18
 80009dc:	d859      	bhi.n	8000a92 <HAL_GPIO_Init+0x12e>
 80009de:	a201      	add	r2, pc, #4	; (adr r2, 80009e4 <HAL_GPIO_Init+0x80>)
 80009e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e4:	08000a5f 	.word	0x08000a5f
 80009e8:	08000a39 	.word	0x08000a39
 80009ec:	08000a4b 	.word	0x08000a4b
 80009f0:	08000a8d 	.word	0x08000a8d
 80009f4:	08000a93 	.word	0x08000a93
 80009f8:	08000a93 	.word	0x08000a93
 80009fc:	08000a93 	.word	0x08000a93
 8000a00:	08000a93 	.word	0x08000a93
 8000a04:	08000a93 	.word	0x08000a93
 8000a08:	08000a93 	.word	0x08000a93
 8000a0c:	08000a93 	.word	0x08000a93
 8000a10:	08000a93 	.word	0x08000a93
 8000a14:	08000a93 	.word	0x08000a93
 8000a18:	08000a93 	.word	0x08000a93
 8000a1c:	08000a93 	.word	0x08000a93
 8000a20:	08000a93 	.word	0x08000a93
 8000a24:	08000a93 	.word	0x08000a93
 8000a28:	08000a41 	.word	0x08000a41
 8000a2c:	08000a55 	.word	0x08000a55
 8000a30:	4a79      	ldr	r2, [pc, #484]	; (8000c18 <HAL_GPIO_Init+0x2b4>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d013      	beq.n	8000a5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a36:	e02c      	b.n	8000a92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	68db      	ldr	r3, [r3, #12]
 8000a3c:	623b      	str	r3, [r7, #32]
          break;
 8000a3e:	e029      	b.n	8000a94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	3304      	adds	r3, #4
 8000a46:	623b      	str	r3, [r7, #32]
          break;
 8000a48:	e024      	b.n	8000a94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	68db      	ldr	r3, [r3, #12]
 8000a4e:	3308      	adds	r3, #8
 8000a50:	623b      	str	r3, [r7, #32]
          break;
 8000a52:	e01f      	b.n	8000a94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	68db      	ldr	r3, [r3, #12]
 8000a58:	330c      	adds	r3, #12
 8000a5a:	623b      	str	r3, [r7, #32]
          break;
 8000a5c:	e01a      	b.n	8000a94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	689b      	ldr	r3, [r3, #8]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d102      	bne.n	8000a6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a66:	2304      	movs	r3, #4
 8000a68:	623b      	str	r3, [r7, #32]
          break;
 8000a6a:	e013      	b.n	8000a94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	689b      	ldr	r3, [r3, #8]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d105      	bne.n	8000a80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a74:	2308      	movs	r3, #8
 8000a76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	69fa      	ldr	r2, [r7, #28]
 8000a7c:	611a      	str	r2, [r3, #16]
          break;
 8000a7e:	e009      	b.n	8000a94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a80:	2308      	movs	r3, #8
 8000a82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	69fa      	ldr	r2, [r7, #28]
 8000a88:	615a      	str	r2, [r3, #20]
          break;
 8000a8a:	e003      	b.n	8000a94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	623b      	str	r3, [r7, #32]
          break;
 8000a90:	e000      	b.n	8000a94 <HAL_GPIO_Init+0x130>
          break;
 8000a92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a94:	69bb      	ldr	r3, [r7, #24]
 8000a96:	2bff      	cmp	r3, #255	; 0xff
 8000a98:	d801      	bhi.n	8000a9e <HAL_GPIO_Init+0x13a>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	e001      	b.n	8000aa2 <HAL_GPIO_Init+0x13e>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	3304      	adds	r3, #4
 8000aa2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000aa4:	69bb      	ldr	r3, [r7, #24]
 8000aa6:	2bff      	cmp	r3, #255	; 0xff
 8000aa8:	d802      	bhi.n	8000ab0 <HAL_GPIO_Init+0x14c>
 8000aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	e002      	b.n	8000ab6 <HAL_GPIO_Init+0x152>
 8000ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab2:	3b08      	subs	r3, #8
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	681a      	ldr	r2, [r3, #0]
 8000abc:	210f      	movs	r1, #15
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	401a      	ands	r2, r3
 8000ac8:	6a39      	ldr	r1, [r7, #32]
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad0:	431a      	orrs	r2, r3
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	f000 80b1 	beq.w	8000c46 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ae4:	4b4d      	ldr	r3, [pc, #308]	; (8000c1c <HAL_GPIO_Init+0x2b8>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	4a4c      	ldr	r2, [pc, #304]	; (8000c1c <HAL_GPIO_Init+0x2b8>)
 8000aea:	f043 0301 	orr.w	r3, r3, #1
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b4a      	ldr	r3, [pc, #296]	; (8000c1c <HAL_GPIO_Init+0x2b8>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	60bb      	str	r3, [r7, #8]
 8000afa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000afc:	4a48      	ldr	r2, [pc, #288]	; (8000c20 <HAL_GPIO_Init+0x2bc>)
 8000afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b00:	089b      	lsrs	r3, r3, #2
 8000b02:	3302      	adds	r3, #2
 8000b04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b08:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b0c:	f003 0303 	and.w	r3, r3, #3
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	220f      	movs	r2, #15
 8000b14:	fa02 f303 	lsl.w	r3, r2, r3
 8000b18:	43db      	mvns	r3, r3
 8000b1a:	68fa      	ldr	r2, [r7, #12]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	4a40      	ldr	r2, [pc, #256]	; (8000c24 <HAL_GPIO_Init+0x2c0>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d013      	beq.n	8000b50 <HAL_GPIO_Init+0x1ec>
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4a3f      	ldr	r2, [pc, #252]	; (8000c28 <HAL_GPIO_Init+0x2c4>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d00d      	beq.n	8000b4c <HAL_GPIO_Init+0x1e8>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4a3e      	ldr	r2, [pc, #248]	; (8000c2c <HAL_GPIO_Init+0x2c8>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d007      	beq.n	8000b48 <HAL_GPIO_Init+0x1e4>
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4a3d      	ldr	r2, [pc, #244]	; (8000c30 <HAL_GPIO_Init+0x2cc>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d101      	bne.n	8000b44 <HAL_GPIO_Init+0x1e0>
 8000b40:	2303      	movs	r3, #3
 8000b42:	e006      	b.n	8000b52 <HAL_GPIO_Init+0x1ee>
 8000b44:	2304      	movs	r3, #4
 8000b46:	e004      	b.n	8000b52 <HAL_GPIO_Init+0x1ee>
 8000b48:	2302      	movs	r3, #2
 8000b4a:	e002      	b.n	8000b52 <HAL_GPIO_Init+0x1ee>
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	e000      	b.n	8000b52 <HAL_GPIO_Init+0x1ee>
 8000b50:	2300      	movs	r3, #0
 8000b52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b54:	f002 0203 	and.w	r2, r2, #3
 8000b58:	0092      	lsls	r2, r2, #2
 8000b5a:	4093      	lsls	r3, r2
 8000b5c:	68fa      	ldr	r2, [r7, #12]
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b62:	492f      	ldr	r1, [pc, #188]	; (8000c20 <HAL_GPIO_Init+0x2bc>)
 8000b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b66:	089b      	lsrs	r3, r3, #2
 8000b68:	3302      	adds	r3, #2
 8000b6a:	68fa      	ldr	r2, [r7, #12]
 8000b6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d006      	beq.n	8000b8a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b7c:	4b2d      	ldr	r3, [pc, #180]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000b7e:	689a      	ldr	r2, [r3, #8]
 8000b80:	492c      	ldr	r1, [pc, #176]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000b82:	69bb      	ldr	r3, [r7, #24]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	608b      	str	r3, [r1, #8]
 8000b88:	e006      	b.n	8000b98 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b8a:	4b2a      	ldr	r3, [pc, #168]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000b8c:	689a      	ldr	r2, [r3, #8]
 8000b8e:	69bb      	ldr	r3, [r7, #24]
 8000b90:	43db      	mvns	r3, r3
 8000b92:	4928      	ldr	r1, [pc, #160]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000b94:	4013      	ands	r3, r2
 8000b96:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d006      	beq.n	8000bb2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ba4:	4b23      	ldr	r3, [pc, #140]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000ba6:	68da      	ldr	r2, [r3, #12]
 8000ba8:	4922      	ldr	r1, [pc, #136]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000baa:	69bb      	ldr	r3, [r7, #24]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	60cb      	str	r3, [r1, #12]
 8000bb0:	e006      	b.n	8000bc0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bb2:	4b20      	ldr	r3, [pc, #128]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000bb4:	68da      	ldr	r2, [r3, #12]
 8000bb6:	69bb      	ldr	r3, [r7, #24]
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	491e      	ldr	r1, [pc, #120]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d006      	beq.n	8000bda <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bcc:	4b19      	ldr	r3, [pc, #100]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000bce:	685a      	ldr	r2, [r3, #4]
 8000bd0:	4918      	ldr	r1, [pc, #96]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000bd2:	69bb      	ldr	r3, [r7, #24]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	604b      	str	r3, [r1, #4]
 8000bd8:	e006      	b.n	8000be8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bda:	4b16      	ldr	r3, [pc, #88]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000bdc:	685a      	ldr	r2, [r3, #4]
 8000bde:	69bb      	ldr	r3, [r7, #24]
 8000be0:	43db      	mvns	r3, r3
 8000be2:	4914      	ldr	r1, [pc, #80]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000be4:	4013      	ands	r3, r2
 8000be6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d021      	beq.n	8000c38 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bf4:	4b0f      	ldr	r3, [pc, #60]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	490e      	ldr	r1, [pc, #56]	; (8000c34 <HAL_GPIO_Init+0x2d0>)
 8000bfa:	69bb      	ldr	r3, [r7, #24]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	600b      	str	r3, [r1, #0]
 8000c00:	e021      	b.n	8000c46 <HAL_GPIO_Init+0x2e2>
 8000c02:	bf00      	nop
 8000c04:	10320000 	.word	0x10320000
 8000c08:	10310000 	.word	0x10310000
 8000c0c:	10220000 	.word	0x10220000
 8000c10:	10210000 	.word	0x10210000
 8000c14:	10120000 	.word	0x10120000
 8000c18:	10110000 	.word	0x10110000
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	40010000 	.word	0x40010000
 8000c24:	40010800 	.word	0x40010800
 8000c28:	40010c00 	.word	0x40010c00
 8000c2c:	40011000 	.word	0x40011000
 8000c30:	40011400 	.word	0x40011400
 8000c34:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c38:	4b0b      	ldr	r3, [pc, #44]	; (8000c68 <HAL_GPIO_Init+0x304>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	69bb      	ldr	r3, [r7, #24]
 8000c3e:	43db      	mvns	r3, r3
 8000c40:	4909      	ldr	r1, [pc, #36]	; (8000c68 <HAL_GPIO_Init+0x304>)
 8000c42:	4013      	ands	r3, r2
 8000c44:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c48:	3301      	adds	r3, #1
 8000c4a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c52:	fa22 f303 	lsr.w	r3, r2, r3
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	f47f ae8e 	bne.w	8000978 <HAL_GPIO_Init+0x14>
  }
}
 8000c5c:	bf00      	nop
 8000c5e:	bf00      	nop
 8000c60:	372c      	adds	r7, #44	; 0x2c
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr
 8000c68:	40010400 	.word	0x40010400

08000c6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	460b      	mov	r3, r1
 8000c76:	807b      	strh	r3, [r7, #2]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c7c:	787b      	ldrb	r3, [r7, #1]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d003      	beq.n	8000c8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c82:	887a      	ldrh	r2, [r7, #2]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c88:	e003      	b.n	8000c92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c8a:	887b      	ldrh	r3, [r7, #2]
 8000c8c:	041a      	lsls	r2, r3, #16
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	611a      	str	r2, [r3, #16]
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr

08000c9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000cae:	887a      	ldrh	r2, [r7, #2]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	041a      	lsls	r2, r3, #16
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	43d9      	mvns	r1, r3
 8000cba:	887b      	ldrh	r3, [r7, #2]
 8000cbc:	400b      	ands	r3, r1
 8000cbe:	431a      	orrs	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	611a      	str	r2, [r3, #16]
}
 8000cc4:	bf00      	nop
 8000cc6:	3714      	adds	r7, #20
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bc80      	pop	{r7}
 8000ccc:	4770      	bx	lr
	...

08000cd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d101      	bne.n	8000ce2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e272      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	f000 8087 	beq.w	8000dfe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cf0:	4b92      	ldr	r3, [pc, #584]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f003 030c 	and.w	r3, r3, #12
 8000cf8:	2b04      	cmp	r3, #4
 8000cfa:	d00c      	beq.n	8000d16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cfc:	4b8f      	ldr	r3, [pc, #572]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	f003 030c 	and.w	r3, r3, #12
 8000d04:	2b08      	cmp	r3, #8
 8000d06:	d112      	bne.n	8000d2e <HAL_RCC_OscConfig+0x5e>
 8000d08:	4b8c      	ldr	r3, [pc, #560]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d14:	d10b      	bne.n	8000d2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d16:	4b89      	ldr	r3, [pc, #548]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d06c      	beq.n	8000dfc <HAL_RCC_OscConfig+0x12c>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d168      	bne.n	8000dfc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e24c      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d36:	d106      	bne.n	8000d46 <HAL_RCC_OscConfig+0x76>
 8000d38:	4b80      	ldr	r3, [pc, #512]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a7f      	ldr	r2, [pc, #508]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d42:	6013      	str	r3, [r2, #0]
 8000d44:	e02e      	b.n	8000da4 <HAL_RCC_OscConfig+0xd4>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d10c      	bne.n	8000d68 <HAL_RCC_OscConfig+0x98>
 8000d4e:	4b7b      	ldr	r3, [pc, #492]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a7a      	ldr	r2, [pc, #488]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d58:	6013      	str	r3, [r2, #0]
 8000d5a:	4b78      	ldr	r3, [pc, #480]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a77      	ldr	r2, [pc, #476]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d64:	6013      	str	r3, [r2, #0]
 8000d66:	e01d      	b.n	8000da4 <HAL_RCC_OscConfig+0xd4>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d70:	d10c      	bne.n	8000d8c <HAL_RCC_OscConfig+0xbc>
 8000d72:	4b72      	ldr	r3, [pc, #456]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a71      	ldr	r2, [pc, #452]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d7c:	6013      	str	r3, [r2, #0]
 8000d7e:	4b6f      	ldr	r3, [pc, #444]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a6e      	ldr	r2, [pc, #440]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d88:	6013      	str	r3, [r2, #0]
 8000d8a:	e00b      	b.n	8000da4 <HAL_RCC_OscConfig+0xd4>
 8000d8c:	4b6b      	ldr	r3, [pc, #428]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a6a      	ldr	r2, [pc, #424]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d96:	6013      	str	r3, [r2, #0]
 8000d98:	4b68      	ldr	r3, [pc, #416]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a67      	ldr	r2, [pc, #412]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000d9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000da2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d013      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dac:	f7ff fcc8 	bl	8000740 <HAL_GetTick>
 8000db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000db2:	e008      	b.n	8000dc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000db4:	f7ff fcc4 	bl	8000740 <HAL_GetTick>
 8000db8:	4602      	mov	r2, r0
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	2b64      	cmp	r3, #100	; 0x64
 8000dc0:	d901      	bls.n	8000dc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	e200      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc6:	4b5d      	ldr	r3, [pc, #372]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d0f0      	beq.n	8000db4 <HAL_RCC_OscConfig+0xe4>
 8000dd2:	e014      	b.n	8000dfe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd4:	f7ff fcb4 	bl	8000740 <HAL_GetTick>
 8000dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dda:	e008      	b.n	8000dee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ddc:	f7ff fcb0 	bl	8000740 <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	2b64      	cmp	r3, #100	; 0x64
 8000de8:	d901      	bls.n	8000dee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000dea:	2303      	movs	r3, #3
 8000dec:	e1ec      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dee:	4b53      	ldr	r3, [pc, #332]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d1f0      	bne.n	8000ddc <HAL_RCC_OscConfig+0x10c>
 8000dfa:	e000      	b.n	8000dfe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f003 0302 	and.w	r3, r3, #2
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d063      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e0a:	4b4c      	ldr	r3, [pc, #304]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 030c 	and.w	r3, r3, #12
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d00b      	beq.n	8000e2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e16:	4b49      	ldr	r3, [pc, #292]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f003 030c 	and.w	r3, r3, #12
 8000e1e:	2b08      	cmp	r3, #8
 8000e20:	d11c      	bne.n	8000e5c <HAL_RCC_OscConfig+0x18c>
 8000e22:	4b46      	ldr	r3, [pc, #280]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d116      	bne.n	8000e5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e2e:	4b43      	ldr	r3, [pc, #268]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f003 0302 	and.w	r3, r3, #2
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d005      	beq.n	8000e46 <HAL_RCC_OscConfig+0x176>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	691b      	ldr	r3, [r3, #16]
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d001      	beq.n	8000e46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	e1c0      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e46:	4b3d      	ldr	r3, [pc, #244]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	695b      	ldr	r3, [r3, #20]
 8000e52:	00db      	lsls	r3, r3, #3
 8000e54:	4939      	ldr	r1, [pc, #228]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000e56:	4313      	orrs	r3, r2
 8000e58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e5a:	e03a      	b.n	8000ed2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	691b      	ldr	r3, [r3, #16]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d020      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e64:	4b36      	ldr	r3, [pc, #216]	; (8000f40 <HAL_RCC_OscConfig+0x270>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e6a:	f7ff fc69 	bl	8000740 <HAL_GetTick>
 8000e6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e70:	e008      	b.n	8000e84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e72:	f7ff fc65 	bl	8000740 <HAL_GetTick>
 8000e76:	4602      	mov	r2, r0
 8000e78:	693b      	ldr	r3, [r7, #16]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d901      	bls.n	8000e84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e80:	2303      	movs	r3, #3
 8000e82:	e1a1      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e84:	4b2d      	ldr	r3, [pc, #180]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f003 0302 	and.w	r3, r3, #2
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d0f0      	beq.n	8000e72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e90:	4b2a      	ldr	r3, [pc, #168]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	695b      	ldr	r3, [r3, #20]
 8000e9c:	00db      	lsls	r3, r3, #3
 8000e9e:	4927      	ldr	r1, [pc, #156]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	600b      	str	r3, [r1, #0]
 8000ea4:	e015      	b.n	8000ed2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ea6:	4b26      	ldr	r3, [pc, #152]	; (8000f40 <HAL_RCC_OscConfig+0x270>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eac:	f7ff fc48 	bl	8000740 <HAL_GetTick>
 8000eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eb2:	e008      	b.n	8000ec6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eb4:	f7ff fc44 	bl	8000740 <HAL_GetTick>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d901      	bls.n	8000ec6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	e180      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ec6:	4b1d      	ldr	r3, [pc, #116]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f003 0302 	and.w	r3, r3, #2
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d1f0      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0308 	and.w	r3, r3, #8
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d03a      	beq.n	8000f54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	699b      	ldr	r3, [r3, #24]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d019      	beq.n	8000f1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ee6:	4b17      	ldr	r3, [pc, #92]	; (8000f44 <HAL_RCC_OscConfig+0x274>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eec:	f7ff fc28 	bl	8000740 <HAL_GetTick>
 8000ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ef2:	e008      	b.n	8000f06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ef4:	f7ff fc24 	bl	8000740 <HAL_GetTick>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d901      	bls.n	8000f06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f02:	2303      	movs	r3, #3
 8000f04:	e160      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f06:	4b0d      	ldr	r3, [pc, #52]	; (8000f3c <HAL_RCC_OscConfig+0x26c>)
 8000f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d0f0      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f12:	2001      	movs	r0, #1
 8000f14:	f000 face 	bl	80014b4 <RCC_Delay>
 8000f18:	e01c      	b.n	8000f54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <HAL_RCC_OscConfig+0x274>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f20:	f7ff fc0e 	bl	8000740 <HAL_GetTick>
 8000f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f26:	e00f      	b.n	8000f48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f28:	f7ff fc0a 	bl	8000740 <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d908      	bls.n	8000f48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e146      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
 8000f3a:	bf00      	nop
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	42420000 	.word	0x42420000
 8000f44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f48:	4b92      	ldr	r3, [pc, #584]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f4c:	f003 0302 	and.w	r3, r3, #2
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d1e9      	bne.n	8000f28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f003 0304 	and.w	r3, r3, #4
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	f000 80a6 	beq.w	80010ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f62:	2300      	movs	r3, #0
 8000f64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f66:	4b8b      	ldr	r3, [pc, #556]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000f68:	69db      	ldr	r3, [r3, #28]
 8000f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d10d      	bne.n	8000f8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f72:	4b88      	ldr	r3, [pc, #544]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	4a87      	ldr	r2, [pc, #540]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000f78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f7c:	61d3      	str	r3, [r2, #28]
 8000f7e:	4b85      	ldr	r3, [pc, #532]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000f80:	69db      	ldr	r3, [r3, #28]
 8000f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f8e:	4b82      	ldr	r3, [pc, #520]	; (8001198 <HAL_RCC_OscConfig+0x4c8>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d118      	bne.n	8000fcc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f9a:	4b7f      	ldr	r3, [pc, #508]	; (8001198 <HAL_RCC_OscConfig+0x4c8>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a7e      	ldr	r2, [pc, #504]	; (8001198 <HAL_RCC_OscConfig+0x4c8>)
 8000fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fa6:	f7ff fbcb 	bl	8000740 <HAL_GetTick>
 8000faa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fac:	e008      	b.n	8000fc0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fae:	f7ff fbc7 	bl	8000740 <HAL_GetTick>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	2b64      	cmp	r3, #100	; 0x64
 8000fba:	d901      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	e103      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fc0:	4b75      	ldr	r3, [pc, #468]	; (8001198 <HAL_RCC_OscConfig+0x4c8>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d0f0      	beq.n	8000fae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d106      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x312>
 8000fd4:	4b6f      	ldr	r3, [pc, #444]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000fd6:	6a1b      	ldr	r3, [r3, #32]
 8000fd8:	4a6e      	ldr	r2, [pc, #440]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000fda:	f043 0301 	orr.w	r3, r3, #1
 8000fde:	6213      	str	r3, [r2, #32]
 8000fe0:	e02d      	b.n	800103e <HAL_RCC_OscConfig+0x36e>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d10c      	bne.n	8001004 <HAL_RCC_OscConfig+0x334>
 8000fea:	4b6a      	ldr	r3, [pc, #424]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	6a1b      	ldr	r3, [r3, #32]
 8000fee:	4a69      	ldr	r2, [pc, #420]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000ff0:	f023 0301 	bic.w	r3, r3, #1
 8000ff4:	6213      	str	r3, [r2, #32]
 8000ff6:	4b67      	ldr	r3, [pc, #412]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000ff8:	6a1b      	ldr	r3, [r3, #32]
 8000ffa:	4a66      	ldr	r2, [pc, #408]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8000ffc:	f023 0304 	bic.w	r3, r3, #4
 8001000:	6213      	str	r3, [r2, #32]
 8001002:	e01c      	b.n	800103e <HAL_RCC_OscConfig+0x36e>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	2b05      	cmp	r3, #5
 800100a:	d10c      	bne.n	8001026 <HAL_RCC_OscConfig+0x356>
 800100c:	4b61      	ldr	r3, [pc, #388]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 800100e:	6a1b      	ldr	r3, [r3, #32]
 8001010:	4a60      	ldr	r2, [pc, #384]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8001012:	f043 0304 	orr.w	r3, r3, #4
 8001016:	6213      	str	r3, [r2, #32]
 8001018:	4b5e      	ldr	r3, [pc, #376]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 800101a:	6a1b      	ldr	r3, [r3, #32]
 800101c:	4a5d      	ldr	r2, [pc, #372]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 800101e:	f043 0301 	orr.w	r3, r3, #1
 8001022:	6213      	str	r3, [r2, #32]
 8001024:	e00b      	b.n	800103e <HAL_RCC_OscConfig+0x36e>
 8001026:	4b5b      	ldr	r3, [pc, #364]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8001028:	6a1b      	ldr	r3, [r3, #32]
 800102a:	4a5a      	ldr	r2, [pc, #360]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 800102c:	f023 0301 	bic.w	r3, r3, #1
 8001030:	6213      	str	r3, [r2, #32]
 8001032:	4b58      	ldr	r3, [pc, #352]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8001034:	6a1b      	ldr	r3, [r3, #32]
 8001036:	4a57      	ldr	r2, [pc, #348]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8001038:	f023 0304 	bic.w	r3, r3, #4
 800103c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	68db      	ldr	r3, [r3, #12]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d015      	beq.n	8001072 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001046:	f7ff fb7b 	bl	8000740 <HAL_GetTick>
 800104a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800104c:	e00a      	b.n	8001064 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800104e:	f7ff fb77 	bl	8000740 <HAL_GetTick>
 8001052:	4602      	mov	r2, r0
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	f241 3288 	movw	r2, #5000	; 0x1388
 800105c:	4293      	cmp	r3, r2
 800105e:	d901      	bls.n	8001064 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001060:	2303      	movs	r3, #3
 8001062:	e0b1      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001064:	4b4b      	ldr	r3, [pc, #300]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8001066:	6a1b      	ldr	r3, [r3, #32]
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	2b00      	cmp	r3, #0
 800106e:	d0ee      	beq.n	800104e <HAL_RCC_OscConfig+0x37e>
 8001070:	e014      	b.n	800109c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001072:	f7ff fb65 	bl	8000740 <HAL_GetTick>
 8001076:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001078:	e00a      	b.n	8001090 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800107a:	f7ff fb61 	bl	8000740 <HAL_GetTick>
 800107e:	4602      	mov	r2, r0
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	f241 3288 	movw	r2, #5000	; 0x1388
 8001088:	4293      	cmp	r3, r2
 800108a:	d901      	bls.n	8001090 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	e09b      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001090:	4b40      	ldr	r3, [pc, #256]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8001092:	6a1b      	ldr	r3, [r3, #32]
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1ee      	bne.n	800107a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800109c:	7dfb      	ldrb	r3, [r7, #23]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d105      	bne.n	80010ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010a2:	4b3c      	ldr	r3, [pc, #240]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 80010a4:	69db      	ldr	r3, [r3, #28]
 80010a6:	4a3b      	ldr	r2, [pc, #236]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	f000 8087 	beq.w	80011c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010b8:	4b36      	ldr	r3, [pc, #216]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f003 030c 	and.w	r3, r3, #12
 80010c0:	2b08      	cmp	r3, #8
 80010c2:	d061      	beq.n	8001188 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	69db      	ldr	r3, [r3, #28]
 80010c8:	2b02      	cmp	r3, #2
 80010ca:	d146      	bne.n	800115a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010cc:	4b33      	ldr	r3, [pc, #204]	; (800119c <HAL_RCC_OscConfig+0x4cc>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d2:	f7ff fb35 	bl	8000740 <HAL_GetTick>
 80010d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010d8:	e008      	b.n	80010ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010da:	f7ff fb31 	bl	8000740 <HAL_GetTick>
 80010de:	4602      	mov	r2, r0
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d901      	bls.n	80010ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e06d      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ec:	4b29      	ldr	r3, [pc, #164]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1f0      	bne.n	80010da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a1b      	ldr	r3, [r3, #32]
 80010fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001100:	d108      	bne.n	8001114 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001102:	4b24      	ldr	r3, [pc, #144]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	4921      	ldr	r1, [pc, #132]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8001110:	4313      	orrs	r3, r2
 8001112:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001114:	4b1f      	ldr	r3, [pc, #124]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a19      	ldr	r1, [r3, #32]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001124:	430b      	orrs	r3, r1
 8001126:	491b      	ldr	r1, [pc, #108]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 8001128:	4313      	orrs	r3, r2
 800112a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800112c:	4b1b      	ldr	r3, [pc, #108]	; (800119c <HAL_RCC_OscConfig+0x4cc>)
 800112e:	2201      	movs	r2, #1
 8001130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001132:	f7ff fb05 	bl	8000740 <HAL_GetTick>
 8001136:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001138:	e008      	b.n	800114c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800113a:	f7ff fb01 	bl	8000740 <HAL_GetTick>
 800113e:	4602      	mov	r2, r0
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	2b02      	cmp	r3, #2
 8001146:	d901      	bls.n	800114c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001148:	2303      	movs	r3, #3
 800114a:	e03d      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800114c:	4b11      	ldr	r3, [pc, #68]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001154:	2b00      	cmp	r3, #0
 8001156:	d0f0      	beq.n	800113a <HAL_RCC_OscConfig+0x46a>
 8001158:	e035      	b.n	80011c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <HAL_RCC_OscConfig+0x4cc>)
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001160:	f7ff faee 	bl	8000740 <HAL_GetTick>
 8001164:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001166:	e008      	b.n	800117a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001168:	f7ff faea 	bl	8000740 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b02      	cmp	r3, #2
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e026      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <HAL_RCC_OscConfig+0x4c4>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1f0      	bne.n	8001168 <HAL_RCC_OscConfig+0x498>
 8001186:	e01e      	b.n	80011c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	69db      	ldr	r3, [r3, #28]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d107      	bne.n	80011a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e019      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
 8001194:	40021000 	.word	0x40021000
 8001198:	40007000 	.word	0x40007000
 800119c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011a0:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <HAL_RCC_OscConfig+0x500>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6a1b      	ldr	r3, [r3, #32]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d106      	bne.n	80011c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011be:	429a      	cmp	r2, r3
 80011c0:	d001      	beq.n	80011c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e000      	b.n	80011c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40021000 	.word	0x40021000

080011d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d101      	bne.n	80011e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e0d0      	b.n	800138a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011e8:	4b6a      	ldr	r3, [pc, #424]	; (8001394 <HAL_RCC_ClockConfig+0x1c0>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 0307 	and.w	r3, r3, #7
 80011f0:	683a      	ldr	r2, [r7, #0]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d910      	bls.n	8001218 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011f6:	4b67      	ldr	r3, [pc, #412]	; (8001394 <HAL_RCC_ClockConfig+0x1c0>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f023 0207 	bic.w	r2, r3, #7
 80011fe:	4965      	ldr	r1, [pc, #404]	; (8001394 <HAL_RCC_ClockConfig+0x1c0>)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	4313      	orrs	r3, r2
 8001204:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001206:	4b63      	ldr	r3, [pc, #396]	; (8001394 <HAL_RCC_ClockConfig+0x1c0>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	683a      	ldr	r2, [r7, #0]
 8001210:	429a      	cmp	r2, r3
 8001212:	d001      	beq.n	8001218 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e0b8      	b.n	800138a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f003 0302 	and.w	r3, r3, #2
 8001220:	2b00      	cmp	r3, #0
 8001222:	d020      	beq.n	8001266 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0304 	and.w	r3, r3, #4
 800122c:	2b00      	cmp	r3, #0
 800122e:	d005      	beq.n	800123c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001230:	4b59      	ldr	r3, [pc, #356]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	4a58      	ldr	r2, [pc, #352]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 8001236:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800123a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0308 	and.w	r3, r3, #8
 8001244:	2b00      	cmp	r3, #0
 8001246:	d005      	beq.n	8001254 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001248:	4b53      	ldr	r3, [pc, #332]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	4a52      	ldr	r2, [pc, #328]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 800124e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001252:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001254:	4b50      	ldr	r3, [pc, #320]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	494d      	ldr	r1, [pc, #308]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 8001262:	4313      	orrs	r3, r2
 8001264:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b00      	cmp	r3, #0
 8001270:	d040      	beq.n	80012f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d107      	bne.n	800128a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800127a:	4b47      	ldr	r3, [pc, #284]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d115      	bne.n	80012b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e07f      	b.n	800138a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2b02      	cmp	r3, #2
 8001290:	d107      	bne.n	80012a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001292:	4b41      	ldr	r3, [pc, #260]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800129a:	2b00      	cmp	r3, #0
 800129c:	d109      	bne.n	80012b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e073      	b.n	800138a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012a2:	4b3d      	ldr	r3, [pc, #244]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e06b      	b.n	800138a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012b2:	4b39      	ldr	r3, [pc, #228]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f023 0203 	bic.w	r2, r3, #3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	4936      	ldr	r1, [pc, #216]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 80012c0:	4313      	orrs	r3, r2
 80012c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012c4:	f7ff fa3c 	bl	8000740 <HAL_GetTick>
 80012c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ca:	e00a      	b.n	80012e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012cc:	f7ff fa38 	bl	8000740 <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80012da:	4293      	cmp	r3, r2
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e053      	b.n	800138a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012e2:	4b2d      	ldr	r3, [pc, #180]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f003 020c 	and.w	r2, r3, #12
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d1eb      	bne.n	80012cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012f4:	4b27      	ldr	r3, [pc, #156]	; (8001394 <HAL_RCC_ClockConfig+0x1c0>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0307 	and.w	r3, r3, #7
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	429a      	cmp	r2, r3
 8001300:	d210      	bcs.n	8001324 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001302:	4b24      	ldr	r3, [pc, #144]	; (8001394 <HAL_RCC_ClockConfig+0x1c0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f023 0207 	bic.w	r2, r3, #7
 800130a:	4922      	ldr	r1, [pc, #136]	; (8001394 <HAL_RCC_ClockConfig+0x1c0>)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	4313      	orrs	r3, r2
 8001310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001312:	4b20      	ldr	r3, [pc, #128]	; (8001394 <HAL_RCC_ClockConfig+0x1c0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	683a      	ldr	r2, [r7, #0]
 800131c:	429a      	cmp	r2, r3
 800131e:	d001      	beq.n	8001324 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e032      	b.n	800138a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0304 	and.w	r3, r3, #4
 800132c:	2b00      	cmp	r3, #0
 800132e:	d008      	beq.n	8001342 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001330:	4b19      	ldr	r3, [pc, #100]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	4916      	ldr	r1, [pc, #88]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 800133e:	4313      	orrs	r3, r2
 8001340:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0308 	and.w	r3, r3, #8
 800134a:	2b00      	cmp	r3, #0
 800134c:	d009      	beq.n	8001362 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800134e:	4b12      	ldr	r3, [pc, #72]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	691b      	ldr	r3, [r3, #16]
 800135a:	00db      	lsls	r3, r3, #3
 800135c:	490e      	ldr	r1, [pc, #56]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 800135e:	4313      	orrs	r3, r2
 8001360:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001362:	f000 f821 	bl	80013a8 <HAL_RCC_GetSysClockFreq>
 8001366:	4602      	mov	r2, r0
 8001368:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <HAL_RCC_ClockConfig+0x1c4>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	091b      	lsrs	r3, r3, #4
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	490a      	ldr	r1, [pc, #40]	; (800139c <HAL_RCC_ClockConfig+0x1c8>)
 8001374:	5ccb      	ldrb	r3, [r1, r3]
 8001376:	fa22 f303 	lsr.w	r3, r2, r3
 800137a:	4a09      	ldr	r2, [pc, #36]	; (80013a0 <HAL_RCC_ClockConfig+0x1cc>)
 800137c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800137e:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <HAL_RCC_ClockConfig+0x1d0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f99a 	bl	80006bc <HAL_InitTick>

  return HAL_OK;
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40022000 	.word	0x40022000
 8001398:	40021000 	.word	0x40021000
 800139c:	080023d8 	.word	0x080023d8
 80013a0:	20000000 	.word	0x20000000
 80013a4:	20000004 	.word	0x20000004

080013a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b087      	sub	sp, #28
 80013ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	2300      	movs	r3, #0
 80013b4:	60bb      	str	r3, [r7, #8]
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80013be:	2300      	movs	r3, #0
 80013c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013c2:	4b1e      	ldr	r3, [pc, #120]	; (800143c <HAL_RCC_GetSysClockFreq+0x94>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f003 030c 	and.w	r3, r3, #12
 80013ce:	2b04      	cmp	r3, #4
 80013d0:	d002      	beq.n	80013d8 <HAL_RCC_GetSysClockFreq+0x30>
 80013d2:	2b08      	cmp	r3, #8
 80013d4:	d003      	beq.n	80013de <HAL_RCC_GetSysClockFreq+0x36>
 80013d6:	e027      	b.n	8001428 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013d8:	4b19      	ldr	r3, [pc, #100]	; (8001440 <HAL_RCC_GetSysClockFreq+0x98>)
 80013da:	613b      	str	r3, [r7, #16]
      break;
 80013dc:	e027      	b.n	800142e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	0c9b      	lsrs	r3, r3, #18
 80013e2:	f003 030f 	and.w	r3, r3, #15
 80013e6:	4a17      	ldr	r2, [pc, #92]	; (8001444 <HAL_RCC_GetSysClockFreq+0x9c>)
 80013e8:	5cd3      	ldrb	r3, [r2, r3]
 80013ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d010      	beq.n	8001418 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80013f6:	4b11      	ldr	r3, [pc, #68]	; (800143c <HAL_RCC_GetSysClockFreq+0x94>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	0c5b      	lsrs	r3, r3, #17
 80013fc:	f003 0301 	and.w	r3, r3, #1
 8001400:	4a11      	ldr	r2, [pc, #68]	; (8001448 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001402:	5cd3      	ldrb	r3, [r2, r3]
 8001404:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a0d      	ldr	r2, [pc, #52]	; (8001440 <HAL_RCC_GetSysClockFreq+0x98>)
 800140a:	fb03 f202 	mul.w	r2, r3, r2
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	fbb2 f3f3 	udiv	r3, r2, r3
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	e004      	b.n	8001422 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a0c      	ldr	r2, [pc, #48]	; (800144c <HAL_RCC_GetSysClockFreq+0xa4>)
 800141c:	fb02 f303 	mul.w	r3, r2, r3
 8001420:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	613b      	str	r3, [r7, #16]
      break;
 8001426:	e002      	b.n	800142e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001428:	4b05      	ldr	r3, [pc, #20]	; (8001440 <HAL_RCC_GetSysClockFreq+0x98>)
 800142a:	613b      	str	r3, [r7, #16]
      break;
 800142c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800142e:	693b      	ldr	r3, [r7, #16]
}
 8001430:	4618      	mov	r0, r3
 8001432:	371c      	adds	r7, #28
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40021000 	.word	0x40021000
 8001440:	007a1200 	.word	0x007a1200
 8001444:	080023f0 	.word	0x080023f0
 8001448:	08002400 	.word	0x08002400
 800144c:	003d0900 	.word	0x003d0900

08001450 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001454:	4b02      	ldr	r3, [pc, #8]	; (8001460 <HAL_RCC_GetHCLKFreq+0x10>)
 8001456:	681b      	ldr	r3, [r3, #0]
}
 8001458:	4618      	mov	r0, r3
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr
 8001460:	20000000 	.word	0x20000000

08001464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001468:	f7ff fff2 	bl	8001450 <HAL_RCC_GetHCLKFreq>
 800146c:	4602      	mov	r2, r0
 800146e:	4b05      	ldr	r3, [pc, #20]	; (8001484 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	0a1b      	lsrs	r3, r3, #8
 8001474:	f003 0307 	and.w	r3, r3, #7
 8001478:	4903      	ldr	r1, [pc, #12]	; (8001488 <HAL_RCC_GetPCLK1Freq+0x24>)
 800147a:	5ccb      	ldrb	r3, [r1, r3]
 800147c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001480:	4618      	mov	r0, r3
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40021000 	.word	0x40021000
 8001488:	080023e8 	.word	0x080023e8

0800148c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001490:	f7ff ffde 	bl	8001450 <HAL_RCC_GetHCLKFreq>
 8001494:	4602      	mov	r2, r0
 8001496:	4b05      	ldr	r3, [pc, #20]	; (80014ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	0adb      	lsrs	r3, r3, #11
 800149c:	f003 0307 	and.w	r3, r3, #7
 80014a0:	4903      	ldr	r1, [pc, #12]	; (80014b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014a2:	5ccb      	ldrb	r3, [r1, r3]
 80014a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40021000 	.word	0x40021000
 80014b0:	080023e8 	.word	0x080023e8

080014b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b085      	sub	sp, #20
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014bc:	4b0a      	ldr	r3, [pc, #40]	; (80014e8 <RCC_Delay+0x34>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a0a      	ldr	r2, [pc, #40]	; (80014ec <RCC_Delay+0x38>)
 80014c2:	fba2 2303 	umull	r2, r3, r2, r3
 80014c6:	0a5b      	lsrs	r3, r3, #9
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	fb02 f303 	mul.w	r3, r2, r3
 80014ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80014d0:	bf00      	nop
  }
  while (Delay --);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	1e5a      	subs	r2, r3, #1
 80014d6:	60fa      	str	r2, [r7, #12]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d1f9      	bne.n	80014d0 <RCC_Delay+0x1c>
}
 80014dc:	bf00      	nop
 80014de:	bf00      	nop
 80014e0:	3714      	adds	r7, #20
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr
 80014e8:	20000000 	.word	0x20000000
 80014ec:	10624dd3 	.word	0x10624dd3

080014f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d101      	bne.n	8001502 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e042      	b.n	8001588 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001508:	b2db      	uxtb	r3, r3
 800150a:	2b00      	cmp	r3, #0
 800150c:	d106      	bne.n	800151c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2200      	movs	r2, #0
 8001512:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7fe ffe4 	bl	80004e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2224      	movs	r2, #36	; 0x24
 8001520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001532:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f000 f9af 	bl	8001898 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	691a      	ldr	r2, [r3, #16]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001548:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	695a      	ldr	r2, [r3, #20]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001558:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	68da      	ldr	r2, [r3, #12]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001568:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2220      	movs	r2, #32
 8001574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2220      	movs	r2, #32
 800157c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2200      	movs	r2, #0
 8001584:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001586:	2300      	movs	r3, #0
}
 8001588:	4618      	mov	r0, r3
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	; 0x28
 8001594:	af02      	add	r7, sp, #8
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	603b      	str	r3, [r7, #0]
 800159c:	4613      	mov	r3, r2
 800159e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b20      	cmp	r3, #32
 80015ae:	d16d      	bne.n	800168c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d002      	beq.n	80015bc <HAL_UART_Transmit+0x2c>
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d101      	bne.n	80015c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e066      	b.n	800168e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2200      	movs	r2, #0
 80015c4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	2221      	movs	r2, #33	; 0x21
 80015ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80015ce:	f7ff f8b7 	bl	8000740 <HAL_GetTick>
 80015d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	88fa      	ldrh	r2, [r7, #6]
 80015d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	88fa      	ldrh	r2, [r7, #6]
 80015de:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015e8:	d108      	bne.n	80015fc <HAL_UART_Transmit+0x6c>
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d104      	bne.n	80015fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	61bb      	str	r3, [r7, #24]
 80015fa:	e003      	b.n	8001604 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001600:	2300      	movs	r3, #0
 8001602:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001604:	e02a      	b.n	800165c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	9300      	str	r3, [sp, #0]
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	2200      	movs	r2, #0
 800160e:	2180      	movs	r1, #128	; 0x80
 8001610:	68f8      	ldr	r0, [r7, #12]
 8001612:	f000 f8d2 	bl	80017ba <UART_WaitOnFlagUntilTimeout>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e036      	b.n	800168e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d10b      	bne.n	800163e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	881b      	ldrh	r3, [r3, #0]
 800162a:	461a      	mov	r2, r3
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001634:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	3302      	adds	r3, #2
 800163a:	61bb      	str	r3, [r7, #24]
 800163c:	e007      	b.n	800164e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	781a      	ldrb	r2, [r3, #0]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	3301      	adds	r3, #1
 800164c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001652:	b29b      	uxth	r3, r3
 8001654:	3b01      	subs	r3, #1
 8001656:	b29a      	uxth	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001660:	b29b      	uxth	r3, r3
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1cf      	bne.n	8001606 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	2200      	movs	r2, #0
 800166e:	2140      	movs	r1, #64	; 0x40
 8001670:	68f8      	ldr	r0, [r7, #12]
 8001672:	f000 f8a2 	bl	80017ba <UART_WaitOnFlagUntilTimeout>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e006      	b.n	800168e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2220      	movs	r2, #32
 8001684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001688:	2300      	movs	r3, #0
 800168a:	e000      	b.n	800168e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800168c:	2302      	movs	r3, #2
  }
}
 800168e:	4618      	mov	r0, r3
 8001690:	3720      	adds	r7, #32
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b08a      	sub	sp, #40	; 0x28
 800169a:	af02      	add	r7, sp, #8
 800169c:	60f8      	str	r0, [r7, #12]
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	603b      	str	r3, [r7, #0]
 80016a2:	4613      	mov	r3, r2
 80016a4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b20      	cmp	r3, #32
 80016b4:	d17c      	bne.n	80017b0 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d002      	beq.n	80016c2 <HAL_UART_Receive+0x2c>
 80016bc:	88fb      	ldrh	r3, [r7, #6]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e075      	b.n	80017b2 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2200      	movs	r2, #0
 80016ca:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2222      	movs	r2, #34	; 0x22
 80016d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2200      	movs	r2, #0
 80016d8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80016da:	f7ff f831 	bl	8000740 <HAL_GetTick>
 80016de:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	88fa      	ldrh	r2, [r7, #6]
 80016e4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	88fa      	ldrh	r2, [r7, #6]
 80016ea:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016f4:	d108      	bne.n	8001708 <HAL_UART_Receive+0x72>
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d104      	bne.n	8001708 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	61bb      	str	r3, [r7, #24]
 8001706:	e003      	b.n	8001710 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800170c:	2300      	movs	r3, #0
 800170e:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001710:	e043      	b.n	800179a <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	2200      	movs	r2, #0
 800171a:	2120      	movs	r1, #32
 800171c:	68f8      	ldr	r0, [r7, #12]
 800171e:	f000 f84c 	bl	80017ba <UART_WaitOnFlagUntilTimeout>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8001728:	2303      	movs	r3, #3
 800172a:	e042      	b.n	80017b2 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d10c      	bne.n	800174c <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	b29b      	uxth	r3, r3
 800173a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800173e:	b29a      	uxth	r2, r3
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	3302      	adds	r3, #2
 8001748:	61bb      	str	r3, [r7, #24]
 800174a:	e01f      	b.n	800178c <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001754:	d007      	beq.n	8001766 <HAL_UART_Receive+0xd0>
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d10a      	bne.n	8001774 <HAL_UART_Receive+0xde>
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	691b      	ldr	r3, [r3, #16]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d106      	bne.n	8001774 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	b2da      	uxtb	r2, r3
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	701a      	strb	r2, [r3, #0]
 8001772:	e008      	b.n	8001786 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	b2db      	uxtb	r3, r3
 800177c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001780:	b2da      	uxtb	r2, r3
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3301      	adds	r3, #1
 800178a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001790:	b29b      	uxth	r3, r3
 8001792:	3b01      	subs	r3, #1
 8001794:	b29a      	uxth	r2, r3
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800179e:	b29b      	uxth	r3, r3
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1b6      	bne.n	8001712 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2220      	movs	r2, #32
 80017a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80017ac:	2300      	movs	r3, #0
 80017ae:	e000      	b.n	80017b2 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80017b0:	2302      	movs	r3, #2
  }
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3720      	adds	r7, #32
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b090      	sub	sp, #64	; 0x40
 80017be:	af00      	add	r7, sp, #0
 80017c0:	60f8      	str	r0, [r7, #12]
 80017c2:	60b9      	str	r1, [r7, #8]
 80017c4:	603b      	str	r3, [r7, #0]
 80017c6:	4613      	mov	r3, r2
 80017c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80017ca:	e050      	b.n	800186e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d2:	d04c      	beq.n	800186e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80017d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d007      	beq.n	80017ea <UART_WaitOnFlagUntilTimeout+0x30>
 80017da:	f7fe ffb1 	bl	8000740 <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d241      	bcs.n	800186e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	330c      	adds	r3, #12
 80017f0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80017f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017f4:	e853 3f00 	ldrex	r3, [r3]
 80017f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80017fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001800:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	330c      	adds	r3, #12
 8001808:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800180a:	637a      	str	r2, [r7, #52]	; 0x34
 800180c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800180e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001810:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001812:	e841 2300 	strex	r3, r2, [r1]
 8001816:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1e5      	bne.n	80017ea <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	3314      	adds	r3, #20
 8001824:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	e853 3f00 	ldrex	r3, [r3]
 800182c:	613b      	str	r3, [r7, #16]
   return(result);
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	f023 0301 	bic.w	r3, r3, #1
 8001834:	63bb      	str	r3, [r7, #56]	; 0x38
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	3314      	adds	r3, #20
 800183c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800183e:	623a      	str	r2, [r7, #32]
 8001840:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001842:	69f9      	ldr	r1, [r7, #28]
 8001844:	6a3a      	ldr	r2, [r7, #32]
 8001846:	e841 2300 	strex	r3, r2, [r1]
 800184a:	61bb      	str	r3, [r7, #24]
   return(result);
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1e5      	bne.n	800181e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2220      	movs	r2, #32
 8001856:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2220      	movs	r2, #32
 800185e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e00f      	b.n	800188e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	4013      	ands	r3, r2
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	429a      	cmp	r2, r3
 800187c:	bf0c      	ite	eq
 800187e:	2301      	moveq	r3, #1
 8001880:	2300      	movne	r3, #0
 8001882:	b2db      	uxtb	r3, r3
 8001884:	461a      	mov	r2, r3
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	429a      	cmp	r2, r3
 800188a:	d09f      	beq.n	80017cc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3740      	adds	r7, #64	; 0x40
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68da      	ldr	r2, [r3, #12]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	430a      	orrs	r2, r1
 80018b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689a      	ldr	r2, [r3, #8]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	691b      	ldr	r3, [r3, #16]
 80018be:	431a      	orrs	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	695b      	ldr	r3, [r3, #20]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80018d2:	f023 030c 	bic.w	r3, r3, #12
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	6812      	ldr	r2, [r2, #0]
 80018da:	68b9      	ldr	r1, [r7, #8]
 80018dc:	430b      	orrs	r3, r1
 80018de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	699a      	ldr	r2, [r3, #24]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	430a      	orrs	r2, r1
 80018f4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a2c      	ldr	r2, [pc, #176]	; (80019ac <UART_SetConfig+0x114>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d103      	bne.n	8001908 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001900:	f7ff fdc4 	bl	800148c <HAL_RCC_GetPCLK2Freq>
 8001904:	60f8      	str	r0, [r7, #12]
 8001906:	e002      	b.n	800190e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001908:	f7ff fdac 	bl	8001464 <HAL_RCC_GetPCLK1Freq>
 800190c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	4613      	mov	r3, r2
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4413      	add	r3, r2
 8001916:	009a      	lsls	r2, r3, #2
 8001918:	441a      	add	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	fbb2 f3f3 	udiv	r3, r2, r3
 8001924:	4a22      	ldr	r2, [pc, #136]	; (80019b0 <UART_SetConfig+0x118>)
 8001926:	fba2 2303 	umull	r2, r3, r2, r3
 800192a:	095b      	lsrs	r3, r3, #5
 800192c:	0119      	lsls	r1, r3, #4
 800192e:	68fa      	ldr	r2, [r7, #12]
 8001930:	4613      	mov	r3, r2
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4413      	add	r3, r2
 8001936:	009a      	lsls	r2, r3, #2
 8001938:	441a      	add	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	fbb2 f2f3 	udiv	r2, r2, r3
 8001944:	4b1a      	ldr	r3, [pc, #104]	; (80019b0 <UART_SetConfig+0x118>)
 8001946:	fba3 0302 	umull	r0, r3, r3, r2
 800194a:	095b      	lsrs	r3, r3, #5
 800194c:	2064      	movs	r0, #100	; 0x64
 800194e:	fb00 f303 	mul.w	r3, r0, r3
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	011b      	lsls	r3, r3, #4
 8001956:	3332      	adds	r3, #50	; 0x32
 8001958:	4a15      	ldr	r2, [pc, #84]	; (80019b0 <UART_SetConfig+0x118>)
 800195a:	fba2 2303 	umull	r2, r3, r2, r3
 800195e:	095b      	lsrs	r3, r3, #5
 8001960:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001964:	4419      	add	r1, r3
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	4613      	mov	r3, r2
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	4413      	add	r3, r2
 800196e:	009a      	lsls	r2, r3, #2
 8001970:	441a      	add	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	fbb2 f2f3 	udiv	r2, r2, r3
 800197c:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <UART_SetConfig+0x118>)
 800197e:	fba3 0302 	umull	r0, r3, r3, r2
 8001982:	095b      	lsrs	r3, r3, #5
 8001984:	2064      	movs	r0, #100	; 0x64
 8001986:	fb00 f303 	mul.w	r3, r0, r3
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	011b      	lsls	r3, r3, #4
 800198e:	3332      	adds	r3, #50	; 0x32
 8001990:	4a07      	ldr	r2, [pc, #28]	; (80019b0 <UART_SetConfig+0x118>)
 8001992:	fba2 2303 	umull	r2, r3, r2, r3
 8001996:	095b      	lsrs	r3, r3, #5
 8001998:	f003 020f 	and.w	r2, r3, #15
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	440a      	add	r2, r1
 80019a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80019a4:	bf00      	nop
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40013800 	.word	0x40013800
 80019b0:	51eb851f 	.word	0x51eb851f

080019b4 <siprintf>:
 80019b4:	b40e      	push	{r1, r2, r3}
 80019b6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80019ba:	b500      	push	{lr}
 80019bc:	b09c      	sub	sp, #112	; 0x70
 80019be:	ab1d      	add	r3, sp, #116	; 0x74
 80019c0:	9002      	str	r0, [sp, #8]
 80019c2:	9006      	str	r0, [sp, #24]
 80019c4:	9107      	str	r1, [sp, #28]
 80019c6:	9104      	str	r1, [sp, #16]
 80019c8:	4808      	ldr	r0, [pc, #32]	; (80019ec <siprintf+0x38>)
 80019ca:	4909      	ldr	r1, [pc, #36]	; (80019f0 <siprintf+0x3c>)
 80019cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80019d0:	9105      	str	r1, [sp, #20]
 80019d2:	6800      	ldr	r0, [r0, #0]
 80019d4:	a902      	add	r1, sp, #8
 80019d6:	9301      	str	r3, [sp, #4]
 80019d8:	f000 f99c 	bl	8001d14 <_svfiprintf_r>
 80019dc:	2200      	movs	r2, #0
 80019de:	9b02      	ldr	r3, [sp, #8]
 80019e0:	701a      	strb	r2, [r3, #0]
 80019e2:	b01c      	add	sp, #112	; 0x70
 80019e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80019e8:	b003      	add	sp, #12
 80019ea:	4770      	bx	lr
 80019ec:	20000058 	.word	0x20000058
 80019f0:	ffff0208 	.word	0xffff0208

080019f4 <memset>:
 80019f4:	4603      	mov	r3, r0
 80019f6:	4402      	add	r2, r0
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d100      	bne.n	80019fe <memset+0xa>
 80019fc:	4770      	bx	lr
 80019fe:	f803 1b01 	strb.w	r1, [r3], #1
 8001a02:	e7f9      	b.n	80019f8 <memset+0x4>

08001a04 <__errno>:
 8001a04:	4b01      	ldr	r3, [pc, #4]	; (8001a0c <__errno+0x8>)
 8001a06:	6818      	ldr	r0, [r3, #0]
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	20000058 	.word	0x20000058

08001a10 <__libc_init_array>:
 8001a10:	b570      	push	{r4, r5, r6, lr}
 8001a12:	2600      	movs	r6, #0
 8001a14:	4d0c      	ldr	r5, [pc, #48]	; (8001a48 <__libc_init_array+0x38>)
 8001a16:	4c0d      	ldr	r4, [pc, #52]	; (8001a4c <__libc_init_array+0x3c>)
 8001a18:	1b64      	subs	r4, r4, r5
 8001a1a:	10a4      	asrs	r4, r4, #2
 8001a1c:	42a6      	cmp	r6, r4
 8001a1e:	d109      	bne.n	8001a34 <__libc_init_array+0x24>
 8001a20:	f000 fc7a 	bl	8002318 <_init>
 8001a24:	2600      	movs	r6, #0
 8001a26:	4d0a      	ldr	r5, [pc, #40]	; (8001a50 <__libc_init_array+0x40>)
 8001a28:	4c0a      	ldr	r4, [pc, #40]	; (8001a54 <__libc_init_array+0x44>)
 8001a2a:	1b64      	subs	r4, r4, r5
 8001a2c:	10a4      	asrs	r4, r4, #2
 8001a2e:	42a6      	cmp	r6, r4
 8001a30:	d105      	bne.n	8001a3e <__libc_init_array+0x2e>
 8001a32:	bd70      	pop	{r4, r5, r6, pc}
 8001a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a38:	4798      	blx	r3
 8001a3a:	3601      	adds	r6, #1
 8001a3c:	e7ee      	b.n	8001a1c <__libc_init_array+0xc>
 8001a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a42:	4798      	blx	r3
 8001a44:	3601      	adds	r6, #1
 8001a46:	e7f2      	b.n	8001a2e <__libc_init_array+0x1e>
 8001a48:	08002438 	.word	0x08002438
 8001a4c:	08002438 	.word	0x08002438
 8001a50:	08002438 	.word	0x08002438
 8001a54:	0800243c 	.word	0x0800243c

08001a58 <__retarget_lock_acquire_recursive>:
 8001a58:	4770      	bx	lr

08001a5a <__retarget_lock_release_recursive>:
 8001a5a:	4770      	bx	lr

08001a5c <memcpy>:
 8001a5c:	440a      	add	r2, r1
 8001a5e:	4291      	cmp	r1, r2
 8001a60:	f100 33ff 	add.w	r3, r0, #4294967295
 8001a64:	d100      	bne.n	8001a68 <memcpy+0xc>
 8001a66:	4770      	bx	lr
 8001a68:	b510      	push	{r4, lr}
 8001a6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001a6e:	4291      	cmp	r1, r2
 8001a70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001a74:	d1f9      	bne.n	8001a6a <memcpy+0xe>
 8001a76:	bd10      	pop	{r4, pc}

08001a78 <_free_r>:
 8001a78:	b538      	push	{r3, r4, r5, lr}
 8001a7a:	4605      	mov	r5, r0
 8001a7c:	2900      	cmp	r1, #0
 8001a7e:	d040      	beq.n	8001b02 <_free_r+0x8a>
 8001a80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a84:	1f0c      	subs	r4, r1, #4
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	bfb8      	it	lt
 8001a8a:	18e4      	addlt	r4, r4, r3
 8001a8c:	f000 f8dc 	bl	8001c48 <__malloc_lock>
 8001a90:	4a1c      	ldr	r2, [pc, #112]	; (8001b04 <_free_r+0x8c>)
 8001a92:	6813      	ldr	r3, [r2, #0]
 8001a94:	b933      	cbnz	r3, 8001aa4 <_free_r+0x2c>
 8001a96:	6063      	str	r3, [r4, #4]
 8001a98:	6014      	str	r4, [r2, #0]
 8001a9a:	4628      	mov	r0, r5
 8001a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001aa0:	f000 b8d8 	b.w	8001c54 <__malloc_unlock>
 8001aa4:	42a3      	cmp	r3, r4
 8001aa6:	d908      	bls.n	8001aba <_free_r+0x42>
 8001aa8:	6820      	ldr	r0, [r4, #0]
 8001aaa:	1821      	adds	r1, r4, r0
 8001aac:	428b      	cmp	r3, r1
 8001aae:	bf01      	itttt	eq
 8001ab0:	6819      	ldreq	r1, [r3, #0]
 8001ab2:	685b      	ldreq	r3, [r3, #4]
 8001ab4:	1809      	addeq	r1, r1, r0
 8001ab6:	6021      	streq	r1, [r4, #0]
 8001ab8:	e7ed      	b.n	8001a96 <_free_r+0x1e>
 8001aba:	461a      	mov	r2, r3
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	b10b      	cbz	r3, 8001ac4 <_free_r+0x4c>
 8001ac0:	42a3      	cmp	r3, r4
 8001ac2:	d9fa      	bls.n	8001aba <_free_r+0x42>
 8001ac4:	6811      	ldr	r1, [r2, #0]
 8001ac6:	1850      	adds	r0, r2, r1
 8001ac8:	42a0      	cmp	r0, r4
 8001aca:	d10b      	bne.n	8001ae4 <_free_r+0x6c>
 8001acc:	6820      	ldr	r0, [r4, #0]
 8001ace:	4401      	add	r1, r0
 8001ad0:	1850      	adds	r0, r2, r1
 8001ad2:	4283      	cmp	r3, r0
 8001ad4:	6011      	str	r1, [r2, #0]
 8001ad6:	d1e0      	bne.n	8001a9a <_free_r+0x22>
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	4408      	add	r0, r1
 8001ade:	6010      	str	r0, [r2, #0]
 8001ae0:	6053      	str	r3, [r2, #4]
 8001ae2:	e7da      	b.n	8001a9a <_free_r+0x22>
 8001ae4:	d902      	bls.n	8001aec <_free_r+0x74>
 8001ae6:	230c      	movs	r3, #12
 8001ae8:	602b      	str	r3, [r5, #0]
 8001aea:	e7d6      	b.n	8001a9a <_free_r+0x22>
 8001aec:	6820      	ldr	r0, [r4, #0]
 8001aee:	1821      	adds	r1, r4, r0
 8001af0:	428b      	cmp	r3, r1
 8001af2:	bf01      	itttt	eq
 8001af4:	6819      	ldreq	r1, [r3, #0]
 8001af6:	685b      	ldreq	r3, [r3, #4]
 8001af8:	1809      	addeq	r1, r1, r0
 8001afa:	6021      	streq	r1, [r4, #0]
 8001afc:	6063      	str	r3, [r4, #4]
 8001afe:	6054      	str	r4, [r2, #4]
 8001b00:	e7cb      	b.n	8001a9a <_free_r+0x22>
 8001b02:	bd38      	pop	{r3, r4, r5, pc}
 8001b04:	20000208 	.word	0x20000208

08001b08 <sbrk_aligned>:
 8001b08:	b570      	push	{r4, r5, r6, lr}
 8001b0a:	4e0e      	ldr	r6, [pc, #56]	; (8001b44 <sbrk_aligned+0x3c>)
 8001b0c:	460c      	mov	r4, r1
 8001b0e:	6831      	ldr	r1, [r6, #0]
 8001b10:	4605      	mov	r5, r0
 8001b12:	b911      	cbnz	r1, 8001b1a <sbrk_aligned+0x12>
 8001b14:	f000 fbaa 	bl	800226c <_sbrk_r>
 8001b18:	6030      	str	r0, [r6, #0]
 8001b1a:	4621      	mov	r1, r4
 8001b1c:	4628      	mov	r0, r5
 8001b1e:	f000 fba5 	bl	800226c <_sbrk_r>
 8001b22:	1c43      	adds	r3, r0, #1
 8001b24:	d00a      	beq.n	8001b3c <sbrk_aligned+0x34>
 8001b26:	1cc4      	adds	r4, r0, #3
 8001b28:	f024 0403 	bic.w	r4, r4, #3
 8001b2c:	42a0      	cmp	r0, r4
 8001b2e:	d007      	beq.n	8001b40 <sbrk_aligned+0x38>
 8001b30:	1a21      	subs	r1, r4, r0
 8001b32:	4628      	mov	r0, r5
 8001b34:	f000 fb9a 	bl	800226c <_sbrk_r>
 8001b38:	3001      	adds	r0, #1
 8001b3a:	d101      	bne.n	8001b40 <sbrk_aligned+0x38>
 8001b3c:	f04f 34ff 	mov.w	r4, #4294967295
 8001b40:	4620      	mov	r0, r4
 8001b42:	bd70      	pop	{r4, r5, r6, pc}
 8001b44:	2000020c 	.word	0x2000020c

08001b48 <_malloc_r>:
 8001b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b4c:	1ccd      	adds	r5, r1, #3
 8001b4e:	f025 0503 	bic.w	r5, r5, #3
 8001b52:	3508      	adds	r5, #8
 8001b54:	2d0c      	cmp	r5, #12
 8001b56:	bf38      	it	cc
 8001b58:	250c      	movcc	r5, #12
 8001b5a:	2d00      	cmp	r5, #0
 8001b5c:	4607      	mov	r7, r0
 8001b5e:	db01      	blt.n	8001b64 <_malloc_r+0x1c>
 8001b60:	42a9      	cmp	r1, r5
 8001b62:	d905      	bls.n	8001b70 <_malloc_r+0x28>
 8001b64:	230c      	movs	r3, #12
 8001b66:	2600      	movs	r6, #0
 8001b68:	603b      	str	r3, [r7, #0]
 8001b6a:	4630      	mov	r0, r6
 8001b6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b70:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001c44 <_malloc_r+0xfc>
 8001b74:	f000 f868 	bl	8001c48 <__malloc_lock>
 8001b78:	f8d8 3000 	ldr.w	r3, [r8]
 8001b7c:	461c      	mov	r4, r3
 8001b7e:	bb5c      	cbnz	r4, 8001bd8 <_malloc_r+0x90>
 8001b80:	4629      	mov	r1, r5
 8001b82:	4638      	mov	r0, r7
 8001b84:	f7ff ffc0 	bl	8001b08 <sbrk_aligned>
 8001b88:	1c43      	adds	r3, r0, #1
 8001b8a:	4604      	mov	r4, r0
 8001b8c:	d155      	bne.n	8001c3a <_malloc_r+0xf2>
 8001b8e:	f8d8 4000 	ldr.w	r4, [r8]
 8001b92:	4626      	mov	r6, r4
 8001b94:	2e00      	cmp	r6, #0
 8001b96:	d145      	bne.n	8001c24 <_malloc_r+0xdc>
 8001b98:	2c00      	cmp	r4, #0
 8001b9a:	d048      	beq.n	8001c2e <_malloc_r+0xe6>
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	4631      	mov	r1, r6
 8001ba0:	4638      	mov	r0, r7
 8001ba2:	eb04 0903 	add.w	r9, r4, r3
 8001ba6:	f000 fb61 	bl	800226c <_sbrk_r>
 8001baa:	4581      	cmp	r9, r0
 8001bac:	d13f      	bne.n	8001c2e <_malloc_r+0xe6>
 8001bae:	6821      	ldr	r1, [r4, #0]
 8001bb0:	4638      	mov	r0, r7
 8001bb2:	1a6d      	subs	r5, r5, r1
 8001bb4:	4629      	mov	r1, r5
 8001bb6:	f7ff ffa7 	bl	8001b08 <sbrk_aligned>
 8001bba:	3001      	adds	r0, #1
 8001bbc:	d037      	beq.n	8001c2e <_malloc_r+0xe6>
 8001bbe:	6823      	ldr	r3, [r4, #0]
 8001bc0:	442b      	add	r3, r5
 8001bc2:	6023      	str	r3, [r4, #0]
 8001bc4:	f8d8 3000 	ldr.w	r3, [r8]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d038      	beq.n	8001c3e <_malloc_r+0xf6>
 8001bcc:	685a      	ldr	r2, [r3, #4]
 8001bce:	42a2      	cmp	r2, r4
 8001bd0:	d12b      	bne.n	8001c2a <_malloc_r+0xe2>
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	e00f      	b.n	8001bf8 <_malloc_r+0xb0>
 8001bd8:	6822      	ldr	r2, [r4, #0]
 8001bda:	1b52      	subs	r2, r2, r5
 8001bdc:	d41f      	bmi.n	8001c1e <_malloc_r+0xd6>
 8001bde:	2a0b      	cmp	r2, #11
 8001be0:	d917      	bls.n	8001c12 <_malloc_r+0xca>
 8001be2:	1961      	adds	r1, r4, r5
 8001be4:	42a3      	cmp	r3, r4
 8001be6:	6025      	str	r5, [r4, #0]
 8001be8:	bf18      	it	ne
 8001bea:	6059      	strne	r1, [r3, #4]
 8001bec:	6863      	ldr	r3, [r4, #4]
 8001bee:	bf08      	it	eq
 8001bf0:	f8c8 1000 	streq.w	r1, [r8]
 8001bf4:	5162      	str	r2, [r4, r5]
 8001bf6:	604b      	str	r3, [r1, #4]
 8001bf8:	4638      	mov	r0, r7
 8001bfa:	f104 060b 	add.w	r6, r4, #11
 8001bfe:	f000 f829 	bl	8001c54 <__malloc_unlock>
 8001c02:	f026 0607 	bic.w	r6, r6, #7
 8001c06:	1d23      	adds	r3, r4, #4
 8001c08:	1af2      	subs	r2, r6, r3
 8001c0a:	d0ae      	beq.n	8001b6a <_malloc_r+0x22>
 8001c0c:	1b9b      	subs	r3, r3, r6
 8001c0e:	50a3      	str	r3, [r4, r2]
 8001c10:	e7ab      	b.n	8001b6a <_malloc_r+0x22>
 8001c12:	42a3      	cmp	r3, r4
 8001c14:	6862      	ldr	r2, [r4, #4]
 8001c16:	d1dd      	bne.n	8001bd4 <_malloc_r+0x8c>
 8001c18:	f8c8 2000 	str.w	r2, [r8]
 8001c1c:	e7ec      	b.n	8001bf8 <_malloc_r+0xb0>
 8001c1e:	4623      	mov	r3, r4
 8001c20:	6864      	ldr	r4, [r4, #4]
 8001c22:	e7ac      	b.n	8001b7e <_malloc_r+0x36>
 8001c24:	4634      	mov	r4, r6
 8001c26:	6876      	ldr	r6, [r6, #4]
 8001c28:	e7b4      	b.n	8001b94 <_malloc_r+0x4c>
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	e7cc      	b.n	8001bc8 <_malloc_r+0x80>
 8001c2e:	230c      	movs	r3, #12
 8001c30:	4638      	mov	r0, r7
 8001c32:	603b      	str	r3, [r7, #0]
 8001c34:	f000 f80e 	bl	8001c54 <__malloc_unlock>
 8001c38:	e797      	b.n	8001b6a <_malloc_r+0x22>
 8001c3a:	6025      	str	r5, [r4, #0]
 8001c3c:	e7dc      	b.n	8001bf8 <_malloc_r+0xb0>
 8001c3e:	605b      	str	r3, [r3, #4]
 8001c40:	deff      	udf	#255	; 0xff
 8001c42:	bf00      	nop
 8001c44:	20000208 	.word	0x20000208

08001c48 <__malloc_lock>:
 8001c48:	4801      	ldr	r0, [pc, #4]	; (8001c50 <__malloc_lock+0x8>)
 8001c4a:	f7ff bf05 	b.w	8001a58 <__retarget_lock_acquire_recursive>
 8001c4e:	bf00      	nop
 8001c50:	20000204 	.word	0x20000204

08001c54 <__malloc_unlock>:
 8001c54:	4801      	ldr	r0, [pc, #4]	; (8001c5c <__malloc_unlock+0x8>)
 8001c56:	f7ff bf00 	b.w	8001a5a <__retarget_lock_release_recursive>
 8001c5a:	bf00      	nop
 8001c5c:	20000204 	.word	0x20000204

08001c60 <__ssputs_r>:
 8001c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c64:	461f      	mov	r7, r3
 8001c66:	688e      	ldr	r6, [r1, #8]
 8001c68:	4682      	mov	sl, r0
 8001c6a:	42be      	cmp	r6, r7
 8001c6c:	460c      	mov	r4, r1
 8001c6e:	4690      	mov	r8, r2
 8001c70:	680b      	ldr	r3, [r1, #0]
 8001c72:	d82c      	bhi.n	8001cce <__ssputs_r+0x6e>
 8001c74:	898a      	ldrh	r2, [r1, #12]
 8001c76:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001c7a:	d026      	beq.n	8001cca <__ssputs_r+0x6a>
 8001c7c:	6965      	ldr	r5, [r4, #20]
 8001c7e:	6909      	ldr	r1, [r1, #16]
 8001c80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001c84:	eba3 0901 	sub.w	r9, r3, r1
 8001c88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001c8c:	1c7b      	adds	r3, r7, #1
 8001c8e:	444b      	add	r3, r9
 8001c90:	106d      	asrs	r5, r5, #1
 8001c92:	429d      	cmp	r5, r3
 8001c94:	bf38      	it	cc
 8001c96:	461d      	movcc	r5, r3
 8001c98:	0553      	lsls	r3, r2, #21
 8001c9a:	d527      	bpl.n	8001cec <__ssputs_r+0x8c>
 8001c9c:	4629      	mov	r1, r5
 8001c9e:	f7ff ff53 	bl	8001b48 <_malloc_r>
 8001ca2:	4606      	mov	r6, r0
 8001ca4:	b360      	cbz	r0, 8001d00 <__ssputs_r+0xa0>
 8001ca6:	464a      	mov	r2, r9
 8001ca8:	6921      	ldr	r1, [r4, #16]
 8001caa:	f7ff fed7 	bl	8001a5c <memcpy>
 8001cae:	89a3      	ldrh	r3, [r4, #12]
 8001cb0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cb8:	81a3      	strh	r3, [r4, #12]
 8001cba:	6126      	str	r6, [r4, #16]
 8001cbc:	444e      	add	r6, r9
 8001cbe:	6026      	str	r6, [r4, #0]
 8001cc0:	463e      	mov	r6, r7
 8001cc2:	6165      	str	r5, [r4, #20]
 8001cc4:	eba5 0509 	sub.w	r5, r5, r9
 8001cc8:	60a5      	str	r5, [r4, #8]
 8001cca:	42be      	cmp	r6, r7
 8001ccc:	d900      	bls.n	8001cd0 <__ssputs_r+0x70>
 8001cce:	463e      	mov	r6, r7
 8001cd0:	4632      	mov	r2, r6
 8001cd2:	4641      	mov	r1, r8
 8001cd4:	6820      	ldr	r0, [r4, #0]
 8001cd6:	f000 faaf 	bl	8002238 <memmove>
 8001cda:	2000      	movs	r0, #0
 8001cdc:	68a3      	ldr	r3, [r4, #8]
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	60a3      	str	r3, [r4, #8]
 8001ce2:	6823      	ldr	r3, [r4, #0]
 8001ce4:	4433      	add	r3, r6
 8001ce6:	6023      	str	r3, [r4, #0]
 8001ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cec:	462a      	mov	r2, r5
 8001cee:	f000 fadb 	bl	80022a8 <_realloc_r>
 8001cf2:	4606      	mov	r6, r0
 8001cf4:	2800      	cmp	r0, #0
 8001cf6:	d1e0      	bne.n	8001cba <__ssputs_r+0x5a>
 8001cf8:	4650      	mov	r0, sl
 8001cfa:	6921      	ldr	r1, [r4, #16]
 8001cfc:	f7ff febc 	bl	8001a78 <_free_r>
 8001d00:	230c      	movs	r3, #12
 8001d02:	f8ca 3000 	str.w	r3, [sl]
 8001d06:	89a3      	ldrh	r3, [r4, #12]
 8001d08:	f04f 30ff 	mov.w	r0, #4294967295
 8001d0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d10:	81a3      	strh	r3, [r4, #12]
 8001d12:	e7e9      	b.n	8001ce8 <__ssputs_r+0x88>

08001d14 <_svfiprintf_r>:
 8001d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d18:	4698      	mov	r8, r3
 8001d1a:	898b      	ldrh	r3, [r1, #12]
 8001d1c:	4607      	mov	r7, r0
 8001d1e:	061b      	lsls	r3, r3, #24
 8001d20:	460d      	mov	r5, r1
 8001d22:	4614      	mov	r4, r2
 8001d24:	b09d      	sub	sp, #116	; 0x74
 8001d26:	d50e      	bpl.n	8001d46 <_svfiprintf_r+0x32>
 8001d28:	690b      	ldr	r3, [r1, #16]
 8001d2a:	b963      	cbnz	r3, 8001d46 <_svfiprintf_r+0x32>
 8001d2c:	2140      	movs	r1, #64	; 0x40
 8001d2e:	f7ff ff0b 	bl	8001b48 <_malloc_r>
 8001d32:	6028      	str	r0, [r5, #0]
 8001d34:	6128      	str	r0, [r5, #16]
 8001d36:	b920      	cbnz	r0, 8001d42 <_svfiprintf_r+0x2e>
 8001d38:	230c      	movs	r3, #12
 8001d3a:	603b      	str	r3, [r7, #0]
 8001d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d40:	e0d0      	b.n	8001ee4 <_svfiprintf_r+0x1d0>
 8001d42:	2340      	movs	r3, #64	; 0x40
 8001d44:	616b      	str	r3, [r5, #20]
 8001d46:	2300      	movs	r3, #0
 8001d48:	9309      	str	r3, [sp, #36]	; 0x24
 8001d4a:	2320      	movs	r3, #32
 8001d4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001d50:	2330      	movs	r3, #48	; 0x30
 8001d52:	f04f 0901 	mov.w	r9, #1
 8001d56:	f8cd 800c 	str.w	r8, [sp, #12]
 8001d5a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8001efc <_svfiprintf_r+0x1e8>
 8001d5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001d62:	4623      	mov	r3, r4
 8001d64:	469a      	mov	sl, r3
 8001d66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001d6a:	b10a      	cbz	r2, 8001d70 <_svfiprintf_r+0x5c>
 8001d6c:	2a25      	cmp	r2, #37	; 0x25
 8001d6e:	d1f9      	bne.n	8001d64 <_svfiprintf_r+0x50>
 8001d70:	ebba 0b04 	subs.w	fp, sl, r4
 8001d74:	d00b      	beq.n	8001d8e <_svfiprintf_r+0x7a>
 8001d76:	465b      	mov	r3, fp
 8001d78:	4622      	mov	r2, r4
 8001d7a:	4629      	mov	r1, r5
 8001d7c:	4638      	mov	r0, r7
 8001d7e:	f7ff ff6f 	bl	8001c60 <__ssputs_r>
 8001d82:	3001      	adds	r0, #1
 8001d84:	f000 80a9 	beq.w	8001eda <_svfiprintf_r+0x1c6>
 8001d88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001d8a:	445a      	add	r2, fp
 8001d8c:	9209      	str	r2, [sp, #36]	; 0x24
 8001d8e:	f89a 3000 	ldrb.w	r3, [sl]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f000 80a1 	beq.w	8001eda <_svfiprintf_r+0x1c6>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8001d9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001da2:	f10a 0a01 	add.w	sl, sl, #1
 8001da6:	9304      	str	r3, [sp, #16]
 8001da8:	9307      	str	r3, [sp, #28]
 8001daa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001dae:	931a      	str	r3, [sp, #104]	; 0x68
 8001db0:	4654      	mov	r4, sl
 8001db2:	2205      	movs	r2, #5
 8001db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001db8:	4850      	ldr	r0, [pc, #320]	; (8001efc <_svfiprintf_r+0x1e8>)
 8001dba:	f000 fa67 	bl	800228c <memchr>
 8001dbe:	9a04      	ldr	r2, [sp, #16]
 8001dc0:	b9d8      	cbnz	r0, 8001dfa <_svfiprintf_r+0xe6>
 8001dc2:	06d0      	lsls	r0, r2, #27
 8001dc4:	bf44      	itt	mi
 8001dc6:	2320      	movmi	r3, #32
 8001dc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001dcc:	0711      	lsls	r1, r2, #28
 8001dce:	bf44      	itt	mi
 8001dd0:	232b      	movmi	r3, #43	; 0x2b
 8001dd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001dd6:	f89a 3000 	ldrb.w	r3, [sl]
 8001dda:	2b2a      	cmp	r3, #42	; 0x2a
 8001ddc:	d015      	beq.n	8001e0a <_svfiprintf_r+0xf6>
 8001dde:	4654      	mov	r4, sl
 8001de0:	2000      	movs	r0, #0
 8001de2:	f04f 0c0a 	mov.w	ip, #10
 8001de6:	9a07      	ldr	r2, [sp, #28]
 8001de8:	4621      	mov	r1, r4
 8001dea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001dee:	3b30      	subs	r3, #48	; 0x30
 8001df0:	2b09      	cmp	r3, #9
 8001df2:	d94d      	bls.n	8001e90 <_svfiprintf_r+0x17c>
 8001df4:	b1b0      	cbz	r0, 8001e24 <_svfiprintf_r+0x110>
 8001df6:	9207      	str	r2, [sp, #28]
 8001df8:	e014      	b.n	8001e24 <_svfiprintf_r+0x110>
 8001dfa:	eba0 0308 	sub.w	r3, r0, r8
 8001dfe:	fa09 f303 	lsl.w	r3, r9, r3
 8001e02:	4313      	orrs	r3, r2
 8001e04:	46a2      	mov	sl, r4
 8001e06:	9304      	str	r3, [sp, #16]
 8001e08:	e7d2      	b.n	8001db0 <_svfiprintf_r+0x9c>
 8001e0a:	9b03      	ldr	r3, [sp, #12]
 8001e0c:	1d19      	adds	r1, r3, #4
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	9103      	str	r1, [sp, #12]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	bfbb      	ittet	lt
 8001e16:	425b      	neglt	r3, r3
 8001e18:	f042 0202 	orrlt.w	r2, r2, #2
 8001e1c:	9307      	strge	r3, [sp, #28]
 8001e1e:	9307      	strlt	r3, [sp, #28]
 8001e20:	bfb8      	it	lt
 8001e22:	9204      	strlt	r2, [sp, #16]
 8001e24:	7823      	ldrb	r3, [r4, #0]
 8001e26:	2b2e      	cmp	r3, #46	; 0x2e
 8001e28:	d10c      	bne.n	8001e44 <_svfiprintf_r+0x130>
 8001e2a:	7863      	ldrb	r3, [r4, #1]
 8001e2c:	2b2a      	cmp	r3, #42	; 0x2a
 8001e2e:	d134      	bne.n	8001e9a <_svfiprintf_r+0x186>
 8001e30:	9b03      	ldr	r3, [sp, #12]
 8001e32:	3402      	adds	r4, #2
 8001e34:	1d1a      	adds	r2, r3, #4
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	9203      	str	r2, [sp, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	bfb8      	it	lt
 8001e3e:	f04f 33ff 	movlt.w	r3, #4294967295
 8001e42:	9305      	str	r3, [sp, #20]
 8001e44:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8001f00 <_svfiprintf_r+0x1ec>
 8001e48:	2203      	movs	r2, #3
 8001e4a:	4650      	mov	r0, sl
 8001e4c:	7821      	ldrb	r1, [r4, #0]
 8001e4e:	f000 fa1d 	bl	800228c <memchr>
 8001e52:	b138      	cbz	r0, 8001e64 <_svfiprintf_r+0x150>
 8001e54:	2240      	movs	r2, #64	; 0x40
 8001e56:	9b04      	ldr	r3, [sp, #16]
 8001e58:	eba0 000a 	sub.w	r0, r0, sl
 8001e5c:	4082      	lsls	r2, r0
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	3401      	adds	r4, #1
 8001e62:	9304      	str	r3, [sp, #16]
 8001e64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e68:	2206      	movs	r2, #6
 8001e6a:	4826      	ldr	r0, [pc, #152]	; (8001f04 <_svfiprintf_r+0x1f0>)
 8001e6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001e70:	f000 fa0c 	bl	800228c <memchr>
 8001e74:	2800      	cmp	r0, #0
 8001e76:	d038      	beq.n	8001eea <_svfiprintf_r+0x1d6>
 8001e78:	4b23      	ldr	r3, [pc, #140]	; (8001f08 <_svfiprintf_r+0x1f4>)
 8001e7a:	bb1b      	cbnz	r3, 8001ec4 <_svfiprintf_r+0x1b0>
 8001e7c:	9b03      	ldr	r3, [sp, #12]
 8001e7e:	3307      	adds	r3, #7
 8001e80:	f023 0307 	bic.w	r3, r3, #7
 8001e84:	3308      	adds	r3, #8
 8001e86:	9303      	str	r3, [sp, #12]
 8001e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e8a:	4433      	add	r3, r6
 8001e8c:	9309      	str	r3, [sp, #36]	; 0x24
 8001e8e:	e768      	b.n	8001d62 <_svfiprintf_r+0x4e>
 8001e90:	460c      	mov	r4, r1
 8001e92:	2001      	movs	r0, #1
 8001e94:	fb0c 3202 	mla	r2, ip, r2, r3
 8001e98:	e7a6      	b.n	8001de8 <_svfiprintf_r+0xd4>
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	f04f 0c0a 	mov.w	ip, #10
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	3401      	adds	r4, #1
 8001ea4:	9305      	str	r3, [sp, #20]
 8001ea6:	4620      	mov	r0, r4
 8001ea8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001eac:	3a30      	subs	r2, #48	; 0x30
 8001eae:	2a09      	cmp	r2, #9
 8001eb0:	d903      	bls.n	8001eba <_svfiprintf_r+0x1a6>
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d0c6      	beq.n	8001e44 <_svfiprintf_r+0x130>
 8001eb6:	9105      	str	r1, [sp, #20]
 8001eb8:	e7c4      	b.n	8001e44 <_svfiprintf_r+0x130>
 8001eba:	4604      	mov	r4, r0
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	fb0c 2101 	mla	r1, ip, r1, r2
 8001ec2:	e7f0      	b.n	8001ea6 <_svfiprintf_r+0x192>
 8001ec4:	ab03      	add	r3, sp, #12
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	462a      	mov	r2, r5
 8001eca:	4638      	mov	r0, r7
 8001ecc:	4b0f      	ldr	r3, [pc, #60]	; (8001f0c <_svfiprintf_r+0x1f8>)
 8001ece:	a904      	add	r1, sp, #16
 8001ed0:	f3af 8000 	nop.w
 8001ed4:	1c42      	adds	r2, r0, #1
 8001ed6:	4606      	mov	r6, r0
 8001ed8:	d1d6      	bne.n	8001e88 <_svfiprintf_r+0x174>
 8001eda:	89ab      	ldrh	r3, [r5, #12]
 8001edc:	065b      	lsls	r3, r3, #25
 8001ede:	f53f af2d 	bmi.w	8001d3c <_svfiprintf_r+0x28>
 8001ee2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001ee4:	b01d      	add	sp, #116	; 0x74
 8001ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001eea:	ab03      	add	r3, sp, #12
 8001eec:	9300      	str	r3, [sp, #0]
 8001eee:	462a      	mov	r2, r5
 8001ef0:	4638      	mov	r0, r7
 8001ef2:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <_svfiprintf_r+0x1f8>)
 8001ef4:	a904      	add	r1, sp, #16
 8001ef6:	f000 f87d 	bl	8001ff4 <_printf_i>
 8001efa:	e7eb      	b.n	8001ed4 <_svfiprintf_r+0x1c0>
 8001efc:	08002402 	.word	0x08002402
 8001f00:	08002408 	.word	0x08002408
 8001f04:	0800240c 	.word	0x0800240c
 8001f08:	00000000 	.word	0x00000000
 8001f0c:	08001c61 	.word	0x08001c61

08001f10 <_printf_common>:
 8001f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f14:	4616      	mov	r6, r2
 8001f16:	4699      	mov	r9, r3
 8001f18:	688a      	ldr	r2, [r1, #8]
 8001f1a:	690b      	ldr	r3, [r1, #16]
 8001f1c:	4607      	mov	r7, r0
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	bfb8      	it	lt
 8001f22:	4613      	movlt	r3, r2
 8001f24:	6033      	str	r3, [r6, #0]
 8001f26:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001f2a:	460c      	mov	r4, r1
 8001f2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001f30:	b10a      	cbz	r2, 8001f36 <_printf_common+0x26>
 8001f32:	3301      	adds	r3, #1
 8001f34:	6033      	str	r3, [r6, #0]
 8001f36:	6823      	ldr	r3, [r4, #0]
 8001f38:	0699      	lsls	r1, r3, #26
 8001f3a:	bf42      	ittt	mi
 8001f3c:	6833      	ldrmi	r3, [r6, #0]
 8001f3e:	3302      	addmi	r3, #2
 8001f40:	6033      	strmi	r3, [r6, #0]
 8001f42:	6825      	ldr	r5, [r4, #0]
 8001f44:	f015 0506 	ands.w	r5, r5, #6
 8001f48:	d106      	bne.n	8001f58 <_printf_common+0x48>
 8001f4a:	f104 0a19 	add.w	sl, r4, #25
 8001f4e:	68e3      	ldr	r3, [r4, #12]
 8001f50:	6832      	ldr	r2, [r6, #0]
 8001f52:	1a9b      	subs	r3, r3, r2
 8001f54:	42ab      	cmp	r3, r5
 8001f56:	dc2b      	bgt.n	8001fb0 <_printf_common+0xa0>
 8001f58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001f5c:	1e13      	subs	r3, r2, #0
 8001f5e:	6822      	ldr	r2, [r4, #0]
 8001f60:	bf18      	it	ne
 8001f62:	2301      	movne	r3, #1
 8001f64:	0692      	lsls	r2, r2, #26
 8001f66:	d430      	bmi.n	8001fca <_printf_common+0xba>
 8001f68:	4649      	mov	r1, r9
 8001f6a:	4638      	mov	r0, r7
 8001f6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001f70:	47c0      	blx	r8
 8001f72:	3001      	adds	r0, #1
 8001f74:	d023      	beq.n	8001fbe <_printf_common+0xae>
 8001f76:	6823      	ldr	r3, [r4, #0]
 8001f78:	6922      	ldr	r2, [r4, #16]
 8001f7a:	f003 0306 	and.w	r3, r3, #6
 8001f7e:	2b04      	cmp	r3, #4
 8001f80:	bf14      	ite	ne
 8001f82:	2500      	movne	r5, #0
 8001f84:	6833      	ldreq	r3, [r6, #0]
 8001f86:	f04f 0600 	mov.w	r6, #0
 8001f8a:	bf08      	it	eq
 8001f8c:	68e5      	ldreq	r5, [r4, #12]
 8001f8e:	f104 041a 	add.w	r4, r4, #26
 8001f92:	bf08      	it	eq
 8001f94:	1aed      	subeq	r5, r5, r3
 8001f96:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001f9a:	bf08      	it	eq
 8001f9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	bfc4      	itt	gt
 8001fa4:	1a9b      	subgt	r3, r3, r2
 8001fa6:	18ed      	addgt	r5, r5, r3
 8001fa8:	42b5      	cmp	r5, r6
 8001faa:	d11a      	bne.n	8001fe2 <_printf_common+0xd2>
 8001fac:	2000      	movs	r0, #0
 8001fae:	e008      	b.n	8001fc2 <_printf_common+0xb2>
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	4652      	mov	r2, sl
 8001fb4:	4649      	mov	r1, r9
 8001fb6:	4638      	mov	r0, r7
 8001fb8:	47c0      	blx	r8
 8001fba:	3001      	adds	r0, #1
 8001fbc:	d103      	bne.n	8001fc6 <_printf_common+0xb6>
 8001fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fc6:	3501      	adds	r5, #1
 8001fc8:	e7c1      	b.n	8001f4e <_printf_common+0x3e>
 8001fca:	2030      	movs	r0, #48	; 0x30
 8001fcc:	18e1      	adds	r1, r4, r3
 8001fce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001fd2:	1c5a      	adds	r2, r3, #1
 8001fd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001fd8:	4422      	add	r2, r4
 8001fda:	3302      	adds	r3, #2
 8001fdc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001fe0:	e7c2      	b.n	8001f68 <_printf_common+0x58>
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	4622      	mov	r2, r4
 8001fe6:	4649      	mov	r1, r9
 8001fe8:	4638      	mov	r0, r7
 8001fea:	47c0      	blx	r8
 8001fec:	3001      	adds	r0, #1
 8001fee:	d0e6      	beq.n	8001fbe <_printf_common+0xae>
 8001ff0:	3601      	adds	r6, #1
 8001ff2:	e7d9      	b.n	8001fa8 <_printf_common+0x98>

08001ff4 <_printf_i>:
 8001ff4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001ff8:	7e0f      	ldrb	r7, [r1, #24]
 8001ffa:	4691      	mov	r9, r2
 8001ffc:	2f78      	cmp	r7, #120	; 0x78
 8001ffe:	4680      	mov	r8, r0
 8002000:	460c      	mov	r4, r1
 8002002:	469a      	mov	sl, r3
 8002004:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002006:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800200a:	d807      	bhi.n	800201c <_printf_i+0x28>
 800200c:	2f62      	cmp	r7, #98	; 0x62
 800200e:	d80a      	bhi.n	8002026 <_printf_i+0x32>
 8002010:	2f00      	cmp	r7, #0
 8002012:	f000 80d5 	beq.w	80021c0 <_printf_i+0x1cc>
 8002016:	2f58      	cmp	r7, #88	; 0x58
 8002018:	f000 80c1 	beq.w	800219e <_printf_i+0x1aa>
 800201c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002020:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002024:	e03a      	b.n	800209c <_printf_i+0xa8>
 8002026:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800202a:	2b15      	cmp	r3, #21
 800202c:	d8f6      	bhi.n	800201c <_printf_i+0x28>
 800202e:	a101      	add	r1, pc, #4	; (adr r1, 8002034 <_printf_i+0x40>)
 8002030:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002034:	0800208d 	.word	0x0800208d
 8002038:	080020a1 	.word	0x080020a1
 800203c:	0800201d 	.word	0x0800201d
 8002040:	0800201d 	.word	0x0800201d
 8002044:	0800201d 	.word	0x0800201d
 8002048:	0800201d 	.word	0x0800201d
 800204c:	080020a1 	.word	0x080020a1
 8002050:	0800201d 	.word	0x0800201d
 8002054:	0800201d 	.word	0x0800201d
 8002058:	0800201d 	.word	0x0800201d
 800205c:	0800201d 	.word	0x0800201d
 8002060:	080021a7 	.word	0x080021a7
 8002064:	080020cd 	.word	0x080020cd
 8002068:	08002161 	.word	0x08002161
 800206c:	0800201d 	.word	0x0800201d
 8002070:	0800201d 	.word	0x0800201d
 8002074:	080021c9 	.word	0x080021c9
 8002078:	0800201d 	.word	0x0800201d
 800207c:	080020cd 	.word	0x080020cd
 8002080:	0800201d 	.word	0x0800201d
 8002084:	0800201d 	.word	0x0800201d
 8002088:	08002169 	.word	0x08002169
 800208c:	682b      	ldr	r3, [r5, #0]
 800208e:	1d1a      	adds	r2, r3, #4
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	602a      	str	r2, [r5, #0]
 8002094:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002098:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800209c:	2301      	movs	r3, #1
 800209e:	e0a0      	b.n	80021e2 <_printf_i+0x1ee>
 80020a0:	6820      	ldr	r0, [r4, #0]
 80020a2:	682b      	ldr	r3, [r5, #0]
 80020a4:	0607      	lsls	r7, r0, #24
 80020a6:	f103 0104 	add.w	r1, r3, #4
 80020aa:	6029      	str	r1, [r5, #0]
 80020ac:	d501      	bpl.n	80020b2 <_printf_i+0xbe>
 80020ae:	681e      	ldr	r6, [r3, #0]
 80020b0:	e003      	b.n	80020ba <_printf_i+0xc6>
 80020b2:	0646      	lsls	r6, r0, #25
 80020b4:	d5fb      	bpl.n	80020ae <_printf_i+0xba>
 80020b6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80020ba:	2e00      	cmp	r6, #0
 80020bc:	da03      	bge.n	80020c6 <_printf_i+0xd2>
 80020be:	232d      	movs	r3, #45	; 0x2d
 80020c0:	4276      	negs	r6, r6
 80020c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80020c6:	230a      	movs	r3, #10
 80020c8:	4859      	ldr	r0, [pc, #356]	; (8002230 <_printf_i+0x23c>)
 80020ca:	e012      	b.n	80020f2 <_printf_i+0xfe>
 80020cc:	682b      	ldr	r3, [r5, #0]
 80020ce:	6820      	ldr	r0, [r4, #0]
 80020d0:	1d19      	adds	r1, r3, #4
 80020d2:	6029      	str	r1, [r5, #0]
 80020d4:	0605      	lsls	r5, r0, #24
 80020d6:	d501      	bpl.n	80020dc <_printf_i+0xe8>
 80020d8:	681e      	ldr	r6, [r3, #0]
 80020da:	e002      	b.n	80020e2 <_printf_i+0xee>
 80020dc:	0641      	lsls	r1, r0, #25
 80020de:	d5fb      	bpl.n	80020d8 <_printf_i+0xe4>
 80020e0:	881e      	ldrh	r6, [r3, #0]
 80020e2:	2f6f      	cmp	r7, #111	; 0x6f
 80020e4:	bf0c      	ite	eq
 80020e6:	2308      	moveq	r3, #8
 80020e8:	230a      	movne	r3, #10
 80020ea:	4851      	ldr	r0, [pc, #324]	; (8002230 <_printf_i+0x23c>)
 80020ec:	2100      	movs	r1, #0
 80020ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80020f2:	6865      	ldr	r5, [r4, #4]
 80020f4:	2d00      	cmp	r5, #0
 80020f6:	bfa8      	it	ge
 80020f8:	6821      	ldrge	r1, [r4, #0]
 80020fa:	60a5      	str	r5, [r4, #8]
 80020fc:	bfa4      	itt	ge
 80020fe:	f021 0104 	bicge.w	r1, r1, #4
 8002102:	6021      	strge	r1, [r4, #0]
 8002104:	b90e      	cbnz	r6, 800210a <_printf_i+0x116>
 8002106:	2d00      	cmp	r5, #0
 8002108:	d04b      	beq.n	80021a2 <_printf_i+0x1ae>
 800210a:	4615      	mov	r5, r2
 800210c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002110:	fb03 6711 	mls	r7, r3, r1, r6
 8002114:	5dc7      	ldrb	r7, [r0, r7]
 8002116:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800211a:	4637      	mov	r7, r6
 800211c:	42bb      	cmp	r3, r7
 800211e:	460e      	mov	r6, r1
 8002120:	d9f4      	bls.n	800210c <_printf_i+0x118>
 8002122:	2b08      	cmp	r3, #8
 8002124:	d10b      	bne.n	800213e <_printf_i+0x14a>
 8002126:	6823      	ldr	r3, [r4, #0]
 8002128:	07de      	lsls	r6, r3, #31
 800212a:	d508      	bpl.n	800213e <_printf_i+0x14a>
 800212c:	6923      	ldr	r3, [r4, #16]
 800212e:	6861      	ldr	r1, [r4, #4]
 8002130:	4299      	cmp	r1, r3
 8002132:	bfde      	ittt	le
 8002134:	2330      	movle	r3, #48	; 0x30
 8002136:	f805 3c01 	strble.w	r3, [r5, #-1]
 800213a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800213e:	1b52      	subs	r2, r2, r5
 8002140:	6122      	str	r2, [r4, #16]
 8002142:	464b      	mov	r3, r9
 8002144:	4621      	mov	r1, r4
 8002146:	4640      	mov	r0, r8
 8002148:	f8cd a000 	str.w	sl, [sp]
 800214c:	aa03      	add	r2, sp, #12
 800214e:	f7ff fedf 	bl	8001f10 <_printf_common>
 8002152:	3001      	adds	r0, #1
 8002154:	d14a      	bne.n	80021ec <_printf_i+0x1f8>
 8002156:	f04f 30ff 	mov.w	r0, #4294967295
 800215a:	b004      	add	sp, #16
 800215c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002160:	6823      	ldr	r3, [r4, #0]
 8002162:	f043 0320 	orr.w	r3, r3, #32
 8002166:	6023      	str	r3, [r4, #0]
 8002168:	2778      	movs	r7, #120	; 0x78
 800216a:	4832      	ldr	r0, [pc, #200]	; (8002234 <_printf_i+0x240>)
 800216c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002170:	6823      	ldr	r3, [r4, #0]
 8002172:	6829      	ldr	r1, [r5, #0]
 8002174:	061f      	lsls	r7, r3, #24
 8002176:	f851 6b04 	ldr.w	r6, [r1], #4
 800217a:	d402      	bmi.n	8002182 <_printf_i+0x18e>
 800217c:	065f      	lsls	r7, r3, #25
 800217e:	bf48      	it	mi
 8002180:	b2b6      	uxthmi	r6, r6
 8002182:	07df      	lsls	r7, r3, #31
 8002184:	bf48      	it	mi
 8002186:	f043 0320 	orrmi.w	r3, r3, #32
 800218a:	6029      	str	r1, [r5, #0]
 800218c:	bf48      	it	mi
 800218e:	6023      	strmi	r3, [r4, #0]
 8002190:	b91e      	cbnz	r6, 800219a <_printf_i+0x1a6>
 8002192:	6823      	ldr	r3, [r4, #0]
 8002194:	f023 0320 	bic.w	r3, r3, #32
 8002198:	6023      	str	r3, [r4, #0]
 800219a:	2310      	movs	r3, #16
 800219c:	e7a6      	b.n	80020ec <_printf_i+0xf8>
 800219e:	4824      	ldr	r0, [pc, #144]	; (8002230 <_printf_i+0x23c>)
 80021a0:	e7e4      	b.n	800216c <_printf_i+0x178>
 80021a2:	4615      	mov	r5, r2
 80021a4:	e7bd      	b.n	8002122 <_printf_i+0x12e>
 80021a6:	682b      	ldr	r3, [r5, #0]
 80021a8:	6826      	ldr	r6, [r4, #0]
 80021aa:	1d18      	adds	r0, r3, #4
 80021ac:	6961      	ldr	r1, [r4, #20]
 80021ae:	6028      	str	r0, [r5, #0]
 80021b0:	0635      	lsls	r5, r6, #24
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	d501      	bpl.n	80021ba <_printf_i+0x1c6>
 80021b6:	6019      	str	r1, [r3, #0]
 80021b8:	e002      	b.n	80021c0 <_printf_i+0x1cc>
 80021ba:	0670      	lsls	r0, r6, #25
 80021bc:	d5fb      	bpl.n	80021b6 <_printf_i+0x1c2>
 80021be:	8019      	strh	r1, [r3, #0]
 80021c0:	2300      	movs	r3, #0
 80021c2:	4615      	mov	r5, r2
 80021c4:	6123      	str	r3, [r4, #16]
 80021c6:	e7bc      	b.n	8002142 <_printf_i+0x14e>
 80021c8:	682b      	ldr	r3, [r5, #0]
 80021ca:	2100      	movs	r1, #0
 80021cc:	1d1a      	adds	r2, r3, #4
 80021ce:	602a      	str	r2, [r5, #0]
 80021d0:	681d      	ldr	r5, [r3, #0]
 80021d2:	6862      	ldr	r2, [r4, #4]
 80021d4:	4628      	mov	r0, r5
 80021d6:	f000 f859 	bl	800228c <memchr>
 80021da:	b108      	cbz	r0, 80021e0 <_printf_i+0x1ec>
 80021dc:	1b40      	subs	r0, r0, r5
 80021de:	6060      	str	r0, [r4, #4]
 80021e0:	6863      	ldr	r3, [r4, #4]
 80021e2:	6123      	str	r3, [r4, #16]
 80021e4:	2300      	movs	r3, #0
 80021e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80021ea:	e7aa      	b.n	8002142 <_printf_i+0x14e>
 80021ec:	462a      	mov	r2, r5
 80021ee:	4649      	mov	r1, r9
 80021f0:	4640      	mov	r0, r8
 80021f2:	6923      	ldr	r3, [r4, #16]
 80021f4:	47d0      	blx	sl
 80021f6:	3001      	adds	r0, #1
 80021f8:	d0ad      	beq.n	8002156 <_printf_i+0x162>
 80021fa:	6823      	ldr	r3, [r4, #0]
 80021fc:	079b      	lsls	r3, r3, #30
 80021fe:	d413      	bmi.n	8002228 <_printf_i+0x234>
 8002200:	68e0      	ldr	r0, [r4, #12]
 8002202:	9b03      	ldr	r3, [sp, #12]
 8002204:	4298      	cmp	r0, r3
 8002206:	bfb8      	it	lt
 8002208:	4618      	movlt	r0, r3
 800220a:	e7a6      	b.n	800215a <_printf_i+0x166>
 800220c:	2301      	movs	r3, #1
 800220e:	4632      	mov	r2, r6
 8002210:	4649      	mov	r1, r9
 8002212:	4640      	mov	r0, r8
 8002214:	47d0      	blx	sl
 8002216:	3001      	adds	r0, #1
 8002218:	d09d      	beq.n	8002156 <_printf_i+0x162>
 800221a:	3501      	adds	r5, #1
 800221c:	68e3      	ldr	r3, [r4, #12]
 800221e:	9903      	ldr	r1, [sp, #12]
 8002220:	1a5b      	subs	r3, r3, r1
 8002222:	42ab      	cmp	r3, r5
 8002224:	dcf2      	bgt.n	800220c <_printf_i+0x218>
 8002226:	e7eb      	b.n	8002200 <_printf_i+0x20c>
 8002228:	2500      	movs	r5, #0
 800222a:	f104 0619 	add.w	r6, r4, #25
 800222e:	e7f5      	b.n	800221c <_printf_i+0x228>
 8002230:	08002413 	.word	0x08002413
 8002234:	08002424 	.word	0x08002424

08002238 <memmove>:
 8002238:	4288      	cmp	r0, r1
 800223a:	b510      	push	{r4, lr}
 800223c:	eb01 0402 	add.w	r4, r1, r2
 8002240:	d902      	bls.n	8002248 <memmove+0x10>
 8002242:	4284      	cmp	r4, r0
 8002244:	4623      	mov	r3, r4
 8002246:	d807      	bhi.n	8002258 <memmove+0x20>
 8002248:	1e43      	subs	r3, r0, #1
 800224a:	42a1      	cmp	r1, r4
 800224c:	d008      	beq.n	8002260 <memmove+0x28>
 800224e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002252:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002256:	e7f8      	b.n	800224a <memmove+0x12>
 8002258:	4601      	mov	r1, r0
 800225a:	4402      	add	r2, r0
 800225c:	428a      	cmp	r2, r1
 800225e:	d100      	bne.n	8002262 <memmove+0x2a>
 8002260:	bd10      	pop	{r4, pc}
 8002262:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002266:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800226a:	e7f7      	b.n	800225c <memmove+0x24>

0800226c <_sbrk_r>:
 800226c:	b538      	push	{r3, r4, r5, lr}
 800226e:	2300      	movs	r3, #0
 8002270:	4d05      	ldr	r5, [pc, #20]	; (8002288 <_sbrk_r+0x1c>)
 8002272:	4604      	mov	r4, r0
 8002274:	4608      	mov	r0, r1
 8002276:	602b      	str	r3, [r5, #0]
 8002278:	f7fe f9a8 	bl	80005cc <_sbrk>
 800227c:	1c43      	adds	r3, r0, #1
 800227e:	d102      	bne.n	8002286 <_sbrk_r+0x1a>
 8002280:	682b      	ldr	r3, [r5, #0]
 8002282:	b103      	cbz	r3, 8002286 <_sbrk_r+0x1a>
 8002284:	6023      	str	r3, [r4, #0]
 8002286:	bd38      	pop	{r3, r4, r5, pc}
 8002288:	20000200 	.word	0x20000200

0800228c <memchr>:
 800228c:	4603      	mov	r3, r0
 800228e:	b510      	push	{r4, lr}
 8002290:	b2c9      	uxtb	r1, r1
 8002292:	4402      	add	r2, r0
 8002294:	4293      	cmp	r3, r2
 8002296:	4618      	mov	r0, r3
 8002298:	d101      	bne.n	800229e <memchr+0x12>
 800229a:	2000      	movs	r0, #0
 800229c:	e003      	b.n	80022a6 <memchr+0x1a>
 800229e:	7804      	ldrb	r4, [r0, #0]
 80022a0:	3301      	adds	r3, #1
 80022a2:	428c      	cmp	r4, r1
 80022a4:	d1f6      	bne.n	8002294 <memchr+0x8>
 80022a6:	bd10      	pop	{r4, pc}

080022a8 <_realloc_r>:
 80022a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022ac:	4680      	mov	r8, r0
 80022ae:	4614      	mov	r4, r2
 80022b0:	460e      	mov	r6, r1
 80022b2:	b921      	cbnz	r1, 80022be <_realloc_r+0x16>
 80022b4:	4611      	mov	r1, r2
 80022b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80022ba:	f7ff bc45 	b.w	8001b48 <_malloc_r>
 80022be:	b92a      	cbnz	r2, 80022cc <_realloc_r+0x24>
 80022c0:	f7ff fbda 	bl	8001a78 <_free_r>
 80022c4:	4625      	mov	r5, r4
 80022c6:	4628      	mov	r0, r5
 80022c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022cc:	f000 f81b 	bl	8002306 <_malloc_usable_size_r>
 80022d0:	4284      	cmp	r4, r0
 80022d2:	4607      	mov	r7, r0
 80022d4:	d802      	bhi.n	80022dc <_realloc_r+0x34>
 80022d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80022da:	d812      	bhi.n	8002302 <_realloc_r+0x5a>
 80022dc:	4621      	mov	r1, r4
 80022de:	4640      	mov	r0, r8
 80022e0:	f7ff fc32 	bl	8001b48 <_malloc_r>
 80022e4:	4605      	mov	r5, r0
 80022e6:	2800      	cmp	r0, #0
 80022e8:	d0ed      	beq.n	80022c6 <_realloc_r+0x1e>
 80022ea:	42bc      	cmp	r4, r7
 80022ec:	4622      	mov	r2, r4
 80022ee:	4631      	mov	r1, r6
 80022f0:	bf28      	it	cs
 80022f2:	463a      	movcs	r2, r7
 80022f4:	f7ff fbb2 	bl	8001a5c <memcpy>
 80022f8:	4631      	mov	r1, r6
 80022fa:	4640      	mov	r0, r8
 80022fc:	f7ff fbbc 	bl	8001a78 <_free_r>
 8002300:	e7e1      	b.n	80022c6 <_realloc_r+0x1e>
 8002302:	4635      	mov	r5, r6
 8002304:	e7df      	b.n	80022c6 <_realloc_r+0x1e>

08002306 <_malloc_usable_size_r>:
 8002306:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800230a:	1f18      	subs	r0, r3, #4
 800230c:	2b00      	cmp	r3, #0
 800230e:	bfbc      	itt	lt
 8002310:	580b      	ldrlt	r3, [r1, r0]
 8002312:	18c0      	addlt	r0, r0, r3
 8002314:	4770      	bx	lr
	...

08002318 <_init>:
 8002318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800231a:	bf00      	nop
 800231c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800231e:	bc08      	pop	{r3}
 8002320:	469e      	mov	lr, r3
 8002322:	4770      	bx	lr

08002324 <_fini>:
 8002324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002326:	bf00      	nop
 8002328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800232a:	bc08      	pop	{r3}
 800232c:	469e      	mov	lr, r3
 800232e:	4770      	bx	lr
