Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_proc_behav xil_defaultlib.tb_proc -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [/home/gnanguessim/Bureau/VHDL_CIRCUIT_NUM/proc_v1/proc_v1.srcs/sources_1/new/PROC_UTIL.vhd:221]
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [/home/gnanguessim/Bureau/VHDL_CIRCUIT_NUM/proc_v1/proc_v1.srcs/sources_1/new/PROC_UTIL.vhd:232]
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [/home/gnanguessim/Bureau/VHDL_CIRCUIT_NUM/proc_v1/proc_v1.srcs/sources_1/new/PROC_UTIL.vhd:164]
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [/home/gnanguessim/Bureau/VHDL_CIRCUIT_NUM/proc_v1/proc_v1.srcs/sources_1/new/PROC_UTIL.vhd:187]
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [/home/gnanguessim/Bureau/VHDL_CIRCUIT_NUM/proc_v1/proc_v1.srcs/sources_1/new/PROC_UTIL.vhd:177]
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [/home/gnanguessim/Bureau/VHDL_CIRCUIT_NUM/proc_v1/proc_v1.srcs/sources_1/new/PROC_UTIL.vhd:208]
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [/home/gnanguessim/Bureau/VHDL_CIRCUIT_NUM/proc_v1/proc_v1.srcs/sources_1/new/PROC_UTIL.vhd:245]
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [/home/gnanguessim/Bureau/VHDL_CIRCUIT_NUM/proc_v1/proc_v1.srcs/sources_1/new/PROC_UTIL.vhd:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.proc_util
Compiling architecture behavioral of entity xil_defaultlib.memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral_async_r of entity xil_defaultlib.banc_de_registres [banc_de_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_8BITS [alu_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoire_donnee [memoire_donnee_default]
Compiling architecture behavioral of entity xil_defaultlib.proc [proc_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_proc
Built simulation snapshot tb_proc_behav
