# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 2 5 6 6
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
BLOCK 2 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
# CONTEXT CPU 3 2
UNBLOCK 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 4 3
CPU 4 0 0
# CONTEXT CPU 1 4
CPU 4 2 2
CPU 4 4 3
CPU 5 0 0
CPU 5 5 1
CPU 5 2 2
CPU 5 4 3
# CONTEXT CPU 0 6
CPU 6 5 1
CPU 6 2 2
CPU 6 4 3
BLOCK 7 4
CPU 7 6 0
CPU 7 5 1
# CONTEXT CPU 2 7
# CONTEXT CPU 3 7
UNBLOCK 8 4
CPU 8 6 0
# CONTEXT CPU 1 8
CPU 8 7 2
CPU 8 8 3
BLOCK 9 7
BLOCK 9 8
CPU 9 6 0
CPU 9 9 1
# CONTEXT CPU 2 9
# CONTEXT CPU 3 9
UNBLOCK 10 7
UNBLOCK 10 8
CPU 10 6 0
CPU 10 9 1
CPU 10 10 2
CPU 10 11 3
BLOCK 11 11
CPU 11 6 0
CPU 11 9 1
CPU 11 10 2
# CONTEXT CPU 3 11
BLOCK 12 10
UNBLOCK 12 11
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 12 12 3
BLOCK 13 12
UNBLOCK 13 10
CPU 13 13 0
CPU 13 14 1
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
BLOCK 14 13
BLOCK 14 14
UNBLOCK 14 12
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 13
UNBLOCK 15 14
CPU 15 0 0
# CONTEXT CPU 1 15
CPU 15 3 2
# CONTEXT CPU 3 15
BLOCK 16 0
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 3 2
CPU 16 1 3
UNBLOCK 17 0
# CONTEXT CPU 0 17
CPU 17 2 1
CPU 17 3 2
CPU 17 1 3
BLOCK 18 2
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 3 2
CPU 18 1 3
UNBLOCK 19 2
CPU 19 4 0
CPU 19 5 1
CPU 19 3 2
CPU 19 1 3
BLOCK 20 5
BLOCK 20 1
CPU 20 4 0
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
UNBLOCK 21 1
UNBLOCK 21 5
CPU 21 4 0
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 21 11 3
CPU 22 4 0
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
CPU 23 4 0
CPU 23 7 1
CPU 23 8 2
# CONTEXT CPU 3 23
EXIT 24 4 0
# CONTEXT CPU 0 24
CPU 24 7 1
CPU 24 8 2
# CONTEXT CPU 3 24
# CONTEXT CPU 0 25
CPU 25 7 1
CPU 25 8 2
CPU 25 6 3
BLOCK 26 8
BLOCK 26 6
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
UNBLOCK 27 6
UNBLOCK 27 8
CPU 27 9 0
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
# CONTEXT CPU 3 27
CPU 28 9 0
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
BLOCK 29 9
# CONTEXT CPU 0 29
CPU 29 10 1
CPU 29 12 2
CPU 29 13 3
BLOCK 30 10
BLOCK 30 12
UNBLOCK 30 9
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 13 3
UNBLOCK 31 10
UNBLOCK 31 12
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31 13 3
CPU 32 14 0
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
CPU 32 13 3
BLOCK 33 14
BLOCK 33 13
# CONTEXT CPU 0 33
CPU 33 0 1
CPU 33 2 2
# CONTEXT CPU 3 33
UNBLOCK 34 13
UNBLOCK 34 14
# CONTEXT CPU 0 34
CPU 34 0 1
CPU 34 2 2
CPU 34 1 3
EXIT 35 2 2
# CONTEXT CPU 0 35
CPU 35 0 1
# CONTEXT CPU 2 35
CPU 35 1 3
EXIT 36 0 1
EXIT 36 1 3
CPU 36 3 0
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
CPU 37 3 0
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
CPU 38 3 0
# CONTEXT CPU 1 38
CPU 38 5 2
# CONTEXT CPU 3 38
EXIT 39 3 0
# CONTEXT CPU 0 39
CPU 39 11 1
CPU 39 5 2
CPU 39 7 3
BLOCK 40 11
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40 5 2
CPU 40 7 3
UNBLOCK 41 11
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
CPU 41 5 2
CPU 41 7 3
CPU 42 6 0
# CONTEXT CPU 1 42
CPU 42 5 2
CPU 42 7 3
EXIT 43 5 2
CPU 43 6 0
CPU 43 8 1
# CONTEXT CPU 2 43
CPU 43 7 3
EXIT 44 7 3
CPU 44 6 0
CPU 44 8 1
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
EXIT 45 6 0
# CONTEXT CPU 0 45
CPU 45 8 1
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 9 2
# CONTEXT CPU 3 46
BLOCK 47 9
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
CPU 47 10 3
UNBLOCK 48 9
CPU 48 12 0
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 48 10 3
BLOCK 49 12
# CONTEXT CPU 0 49
CPU 49 13 1
# CONTEXT CPU 2 49
CPU 49 10 3
BLOCK 50 13
UNBLOCK 50 12
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 14 2
CPU 50 10 3
BLOCK 51 14
UNBLOCK 51 13
# CONTEXT CPU 0 51
CPU 51 8 1
# CONTEXT CPU 2 51
CPU 51 10 3
UNBLOCK 52 14
CPU 52 11 0
CPU 52 8 1
CPU 52 9 2
CPU 52 10 3
EXIT 53 8 1
EXIT 53 10 3
CPU 53 11 0
# CONTEXT CPU 1 53
CPU 53 9 2
# CONTEXT CPU 3 53
CPU 54 11 0
# CONTEXT CPU 1 54
CPU 54 9 2
# CONTEXT CPU 3 54
EXIT 55 9 2
CPU 55 11 0
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
# CONTEXT CPU 3 55
CPU 56 11 0
CPU 56 12 1
CPU 56 14 2
CPU 56 13 3
BLOCK 57 12
BLOCK 57 14
CPU 57 11 0
CPU 57 -1 1
CPU 57 -1 2
CPU 57 13 3
EXIT 58 11 0
BLOCK 58 13
UNBLOCK 58 12
UNBLOCK 58 14
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
CPU 58 -1 2
CPU 58 -1 3
UNBLOCK 59 13
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 59 -1 3
# CONTEXT CPU 0 60
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
CPU 60 -1 3
CPU 61 12 0
CPU 61 14 1
# CONTEXT CPU 2 61
CPU 61 -1 3
BLOCK 62 14
CPU 62 12 0
CPU 62 -1 1
CPU 62 13 2
CPU 62 -1 3
EXIT 63 13 2
UNBLOCK 63 14
CPU 63 12 0
# CONTEXT CPU 1 63
CPU 63 -1 2
CPU 63 -1 3
CPU 64 12 0
CPU 64 14 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65 14
CPU 65 12 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
EXIT 66 12 0
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
BLOCK 73 14
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
UNBLOCK 74 14
# CONTEXT CPU 0 74
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
CPU 75 14 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
EXIT 76 14 0
CPU 76 -1 0
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
