Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 17 16:42:28 2024
| Host         : DESKTOP-1SML9H2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mb_intro_top_timing_summary_routed.rpt -pb mb_intro_top_timing_summary_routed.pb -rpx mb_intro_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_intro_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    189.508        0.000                      0                   70        0.203        0.000                      0                   70        3.000        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 104.490}      208.980         4.785           
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      189.508        0.000                      0                   70        0.203        0.000                      0                   70        4.380        0.000                       0                    73  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      189.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             189.508ns  (required time - arrival time)
  Source:                 MF/data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/mic_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208.980ns  (clk_out1_clk_wiz_0 rise@208.980ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 4.656ns (24.013%)  route 14.734ns (75.987%))
  Logic Levels:           21  (CARRY4=3 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 207.471 - 208.980 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.552    -0.977    MF/CLK
    SLICE_X8Y86          FDRE                                         r  MF/data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.459 r  MF/data_reg[35]/Q
                         net (fo=5, routed)           0.942     0.483    MF/data_reg_n_0_[35]
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     0.607 r  MF/mic_out0__2_carry__0_i_32/O
                         net (fo=2, routed)           0.665     1.272    MF/mic_out0__2_carry__0_i_32_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.396 r  MF/mic_out0__2_carry__0_i_29/O
                         net (fo=3, routed)           0.423     1.819    MF/mic_out0__2_carry__0_i_29_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  MF/mic_out0__2_carry__0_i_19/O
                         net (fo=1, routed)           0.666     2.609    MF/mic_out0__2_carry__0_i_19_n_0
    SLICE_X8Y85          LUT3 (Prop_lut3_I1_O)        0.124     2.733 r  MF/mic_out0__2_carry__0_i_10/O
                         net (fo=4, routed)           0.734     3.467    MF/mic_out0__2_carry__0_i_10_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.591 r  MF/mic_out0__2_carry__0_i_8/O
                         net (fo=5, routed)           0.551     4.142    MF/mic_out0__2_carry__0_i_8_n_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.148     4.290 r  MF/mic_out0__2_carry_i_8/O
                         net (fo=8, routed)           1.227     5.517    MF/mic_out0__2_carry_i_8_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.356     5.873 r  MF/mic_out0__2_carry_i_2/O
                         net (fo=1, routed)           0.484     6.357    MF/mic_out0__2_carry_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600     6.957 r  MF/mic_out0__2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.957    MF/mic_out0__2_carry_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  MF/mic_out0__2_carry__0/O[0]
                         net (fo=3, routed)           0.948     8.127    MF/C[5]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.299     8.426 r  MF/mic_out0__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.426    MF/mic_out0__21_carry__0_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.678 r  MF/mic_out0__21_carry__0/O[0]
                         net (fo=6, routed)           1.232     9.910    MF/C__1[5]
    SLICE_X8Y80          LUT5 (Prop_lut5_I4_O)        0.295    10.205 r  MF/mic_out[7]_i_217/O
                         net (fo=2, routed)           0.701    10.906    MF/mic_out[7]_i_217_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    11.030 r  MF/mic_out[7]_i_207/O
                         net (fo=2, routed)           1.043    12.072    MF/mic_out[7]_i_207_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    12.196 r  MF/mic_out[7]_i_164/O
                         net (fo=1, routed)           0.564    12.760    MF/mic_out[7]_i_164_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124    12.884 r  MF/mic_out[7]_i_122/O
                         net (fo=1, routed)           0.580    13.464    MF/mic_out[7]_i_122_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124    13.588 r  MF/mic_out[7]_i_86/O
                         net (fo=2, routed)           1.015    14.604    MF/mic_out[7]_i_86_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.150    14.754 r  MF/mic_out[7]_i_72/O
                         net (fo=3, routed)           1.001    15.755    MF/mic_out[7]_i_72_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I3_O)        0.328    16.083 r  MF/mic_out[7]_i_30/O
                         net (fo=1, routed)           0.723    16.806    MF/mic_out[7]_i_30_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    16.930 r  MF/mic_out[7]_i_11/O
                         net (fo=1, routed)           0.581    17.511    MF/mic_out[7]_i_11_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.124    17.635 r  MF/mic_out[7]_i_3/O
                         net (fo=2, routed)           0.654    18.289    MF/mic_out[7]_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124    18.413 r  MF/mic_out[6]_i_1/O
                         net (fo=1, routed)           0.000    18.413    MF/mic_out0[6]
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    208.980   208.980 r  
    N15                                               0.000   208.980 r  clk (IN)
                         net (fo=0)                   0.000   208.980    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   210.350 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   211.512    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   204.290 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   205.877    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   205.968 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.503   207.471    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[6]/C
                         clock pessimism              0.561   208.032    
                         clock uncertainty           -0.142   207.890    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.031   207.921    MF/mic_out_reg[6]
  -------------------------------------------------------------------
                         required time                        207.921    
                         arrival time                         -18.413    
  -------------------------------------------------------------------
                         slack                                189.508    

Slack (MET) :             189.667ns  (required time - arrival time)
  Source:                 MF/data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/mic_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208.980ns  (clk_out1_clk_wiz_0 rise@208.980ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.230ns  (logic 4.656ns (24.212%)  route 14.574ns (75.788%))
  Logic Levels:           21  (CARRY4=3 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 207.471 - 208.980 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.552    -0.977    MF/CLK
    SLICE_X8Y86          FDRE                                         r  MF/data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.459 r  MF/data_reg[35]/Q
                         net (fo=5, routed)           0.942     0.483    MF/data_reg_n_0_[35]
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     0.607 r  MF/mic_out0__2_carry__0_i_32/O
                         net (fo=2, routed)           0.665     1.272    MF/mic_out0__2_carry__0_i_32_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.396 r  MF/mic_out0__2_carry__0_i_29/O
                         net (fo=3, routed)           0.423     1.819    MF/mic_out0__2_carry__0_i_29_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  MF/mic_out0__2_carry__0_i_19/O
                         net (fo=1, routed)           0.666     2.609    MF/mic_out0__2_carry__0_i_19_n_0
    SLICE_X8Y85          LUT3 (Prop_lut3_I1_O)        0.124     2.733 r  MF/mic_out0__2_carry__0_i_10/O
                         net (fo=4, routed)           0.734     3.467    MF/mic_out0__2_carry__0_i_10_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.591 r  MF/mic_out0__2_carry__0_i_8/O
                         net (fo=5, routed)           0.551     4.142    MF/mic_out0__2_carry__0_i_8_n_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.148     4.290 r  MF/mic_out0__2_carry_i_8/O
                         net (fo=8, routed)           1.227     5.517    MF/mic_out0__2_carry_i_8_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.356     5.873 r  MF/mic_out0__2_carry_i_2/O
                         net (fo=1, routed)           0.484     6.357    MF/mic_out0__2_carry_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600     6.957 r  MF/mic_out0__2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.957    MF/mic_out0__2_carry_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  MF/mic_out0__2_carry__0/O[0]
                         net (fo=3, routed)           0.948     8.127    MF/C[5]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.299     8.426 r  MF/mic_out0__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.426    MF/mic_out0__21_carry__0_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.678 r  MF/mic_out0__21_carry__0/O[0]
                         net (fo=6, routed)           1.232     9.910    MF/C__1[5]
    SLICE_X8Y80          LUT5 (Prop_lut5_I4_O)        0.295    10.205 r  MF/mic_out[7]_i_217/O
                         net (fo=2, routed)           0.701    10.906    MF/mic_out[7]_i_217_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    11.030 r  MF/mic_out[7]_i_207/O
                         net (fo=2, routed)           1.043    12.072    MF/mic_out[7]_i_207_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    12.196 r  MF/mic_out[7]_i_164/O
                         net (fo=1, routed)           0.564    12.760    MF/mic_out[7]_i_164_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124    12.884 r  MF/mic_out[7]_i_122/O
                         net (fo=1, routed)           0.580    13.464    MF/mic_out[7]_i_122_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124    13.588 r  MF/mic_out[7]_i_86/O
                         net (fo=2, routed)           1.015    14.604    MF/mic_out[7]_i_86_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.150    14.754 r  MF/mic_out[7]_i_72/O
                         net (fo=3, routed)           1.001    15.755    MF/mic_out[7]_i_72_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I3_O)        0.328    16.083 r  MF/mic_out[7]_i_30/O
                         net (fo=1, routed)           0.723    16.806    MF/mic_out[7]_i_30_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    16.930 r  MF/mic_out[7]_i_11/O
                         net (fo=1, routed)           0.581    17.511    MF/mic_out[7]_i_11_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.124    17.635 r  MF/mic_out[7]_i_3/O
                         net (fo=2, routed)           0.494    18.129    MF/mic_out[7]_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124    18.253 r  MF/mic_out[7]_i_1/O
                         net (fo=1, routed)           0.000    18.253    MF/mic_out0[7]
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    208.980   208.980 r  
    N15                                               0.000   208.980 r  clk (IN)
                         net (fo=0)                   0.000   208.980    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   210.350 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   211.512    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   204.290 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   205.877    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   205.968 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.503   207.471    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[7]/C
                         clock pessimism              0.561   208.032    
                         clock uncertainty           -0.142   207.890    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.031   207.921    MF/mic_out_reg[7]
  -------------------------------------------------------------------
                         required time                        207.921    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                189.667    

Slack (MET) :             189.810ns  (required time - arrival time)
  Source:                 MF/data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/mic_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208.980ns  (clk_out1_clk_wiz_0 rise@208.980ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 4.381ns (22.954%)  route 14.705ns (77.046%))
  Logic Levels:           21  (CARRY4=2 LUT2=1 LUT3=7 LUT5=2 LUT6=9)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 207.471 - 208.980 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.552    -0.977    MF/CLK
    SLICE_X8Y86          FDRE                                         r  MF/data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.459 r  MF/data_reg[35]/Q
                         net (fo=5, routed)           0.942     0.483    MF/data_reg_n_0_[35]
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     0.607 r  MF/mic_out0__2_carry__0_i_32/O
                         net (fo=2, routed)           0.665     1.272    MF/mic_out0__2_carry__0_i_32_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.396 r  MF/mic_out0__2_carry__0_i_29/O
                         net (fo=3, routed)           0.423     1.819    MF/mic_out0__2_carry__0_i_29_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  MF/mic_out0__2_carry__0_i_19/O
                         net (fo=1, routed)           0.666     2.609    MF/mic_out0__2_carry__0_i_19_n_0
    SLICE_X8Y85          LUT3 (Prop_lut3_I1_O)        0.124     2.733 r  MF/mic_out0__2_carry__0_i_10/O
                         net (fo=4, routed)           0.734     3.467    MF/mic_out0__2_carry__0_i_10_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.591 r  MF/mic_out0__2_carry__0_i_8/O
                         net (fo=5, routed)           0.551     4.142    MF/mic_out0__2_carry__0_i_8_n_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.148     4.290 r  MF/mic_out0__2_carry_i_8/O
                         net (fo=8, routed)           1.227     5.517    MF/mic_out0__2_carry_i_8_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.328     5.845 r  MF/mic_out0__2_carry_i_11/O
                         net (fo=1, routed)           0.282     6.128    MF/mic_out0__2_carry_i_11_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     6.252 r  MF/mic_out0__2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.252    MF/mic_out0__2_carry_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.500 r  MF/mic_out0__2_carry/O[2]
                         net (fo=3, routed)           0.316     6.815    MF/C[3]
    SLICE_X6Y82          LUT3 (Prop_lut3_I0_O)        0.302     7.117 r  MF/mic_out0__21_carry_i_4/O
                         net (fo=1, routed)           0.000     7.117    MF/mic_out0__21_carry_i_4_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     7.367 r  MF/mic_out0__21_carry/O[2]
                         net (fo=13, routed)          0.891     8.258    MF/C__1[3]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.301     8.559 r  MF/mic_out[7]_i_187/O
                         net (fo=11, routed)          0.926     9.485    MF/mic_out[7]_i_187_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I1_O)        0.118     9.603 r  MF/mic_out[7]_i_182/O
                         net (fo=6, routed)           0.994    10.596    MF/mic_out[7]_i_182_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.326    10.922 r  MF/mic_out[7]_i_145/O
                         net (fo=3, routed)           0.956    11.879    MF/mic_out[7]_i_145_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.003 r  MF/mic_out[7]_i_102/O
                         net (fo=5, routed)           0.898    12.901    MF/mic_out[7]_i_102_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MF/mic_out[7]_i_62/O
                         net (fo=6, routed)           0.847    13.872    MF/mic_out[7]_i_62_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I4_O)        0.124    13.996 r  MF/mic_out[7]_i_58/O
                         net (fo=6, routed)           0.828    14.824    MF/mic_out[7]_i_58_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.948 r  MF/mic_out[7]_i_32/O
                         net (fo=3, routed)           0.838    15.786    MF/mic_out[7]_i_32_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124    15.910 r  MF/mic_out[7]_i_12/O
                         net (fo=3, routed)           0.893    16.802    MF/mic_out[7]_i_12_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.152    16.954 r  MF/mic_out[7]_i_4/O
                         net (fo=3, routed)           0.828    17.783    MF/mic_out[7]_i_4_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.326    18.109 r  MF/mic_out[5]_i_1/O
                         net (fo=1, routed)           0.000    18.109    MF/mic_out0[5]
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    208.980   208.980 r  
    N15                                               0.000   208.980 r  clk (IN)
                         net (fo=0)                   0.000   208.980    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   210.350 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   211.512    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   204.290 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   205.877    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   205.968 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.503   207.471    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[5]/C
                         clock pessimism              0.561   208.032    
                         clock uncertainty           -0.142   207.890    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.029   207.919    MF/mic_out_reg[5]
  -------------------------------------------------------------------
                         required time                        207.919    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                189.810    

Slack (MET) :             190.809ns  (required time - arrival time)
  Source:                 MF/data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/mic_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208.980ns  (clk_out1_clk_wiz_0 rise@208.980ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.088ns  (logic 4.427ns (24.475%)  route 13.661ns (75.525%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT3=5 LUT5=4 LUT6=8)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 207.472 - 208.980 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.552    -0.977    MF/CLK
    SLICE_X8Y86          FDRE                                         r  MF/data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.459 r  MF/data_reg[35]/Q
                         net (fo=5, routed)           0.942     0.483    MF/data_reg_n_0_[35]
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     0.607 r  MF/mic_out0__2_carry__0_i_32/O
                         net (fo=2, routed)           0.665     1.272    MF/mic_out0__2_carry__0_i_32_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.396 r  MF/mic_out0__2_carry__0_i_29/O
                         net (fo=3, routed)           0.423     1.819    MF/mic_out0__2_carry__0_i_29_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  MF/mic_out0__2_carry__0_i_19/O
                         net (fo=1, routed)           0.666     2.609    MF/mic_out0__2_carry__0_i_19_n_0
    SLICE_X8Y85          LUT3 (Prop_lut3_I1_O)        0.124     2.733 r  MF/mic_out0__2_carry__0_i_10/O
                         net (fo=4, routed)           0.734     3.467    MF/mic_out0__2_carry__0_i_10_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.591 r  MF/mic_out0__2_carry__0_i_8/O
                         net (fo=5, routed)           0.551     4.142    MF/mic_out0__2_carry__0_i_8_n_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.148     4.290 r  MF/mic_out0__2_carry_i_8/O
                         net (fo=8, routed)           1.227     5.517    MF/mic_out0__2_carry_i_8_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.328     5.845 r  MF/mic_out0__2_carry_i_11/O
                         net (fo=1, routed)           0.282     6.128    MF/mic_out0__2_carry_i_11_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     6.252 r  MF/mic_out0__2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.252    MF/mic_out0__2_carry_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.500 r  MF/mic_out0__2_carry/O[2]
                         net (fo=3, routed)           0.316     6.815    MF/C[3]
    SLICE_X6Y82          LUT3 (Prop_lut3_I0_O)        0.302     7.117 r  MF/mic_out0__21_carry_i_4/O
                         net (fo=1, routed)           0.000     7.117    MF/mic_out0__21_carry_i_4_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     7.367 r  MF/mic_out0__21_carry/O[2]
                         net (fo=13, routed)          0.891     8.258    MF/C__1[3]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.301     8.559 r  MF/mic_out[7]_i_187/O
                         net (fo=11, routed)          1.097     9.656    MF/mic_out[7]_i_187_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124     9.780 r  MF/mic_out[7]_i_148/O
                         net (fo=4, routed)           0.658    10.438    MF/mic_out[7]_i_148_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.562 r  MF/mic_out[7]_i_124/O
                         net (fo=7, routed)           0.872    11.433    MF/mic_out[7]_i_124_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I1_O)        0.124    11.557 r  MF/mic_out[7]_i_88/O
                         net (fo=6, routed)           0.591    12.148    MF/mic_out[7]_i_88_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    12.272 r  MF/mic_out[7]_i_51/O
                         net (fo=1, routed)           0.640    12.912    MF/mic_out[7]_i_51_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.036 r  MF/mic_out[7]_i_23/O
                         net (fo=5, routed)           0.959    13.995    MF/mic_out[7]_i_23_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.124    14.119 r  MF/mic_out[7]_i_19/O
                         net (fo=4, routed)           1.000    15.119    MF/mic_out[7]_i_19_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.152    15.271 r  MF/mic_out[7]_i_9/O
                         net (fo=3, routed)           0.826    16.097    MF/mic_out[7]_i_9_n_0
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.360    16.457 r  MF/mic_out[6]_i_2/O
                         net (fo=3, routed)           0.322    16.779    MF/mic_out[6]_i_2_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.332    17.111 r  MF/mic_out[4]_i_1/O
                         net (fo=1, routed)           0.000    17.111    MF/mic_out0[4]
    SLICE_X0Y86          FDRE                                         r  MF/mic_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    208.980   208.980 r  
    N15                                               0.000   208.980 r  clk (IN)
                         net (fo=0)                   0.000   208.980    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   210.350 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   211.512    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   204.290 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   205.877    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   205.968 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.504   207.472    MF/CLK
    SLICE_X0Y86          FDRE                                         r  MF/mic_out_reg[4]/C
                         clock pessimism              0.561   208.033    
                         clock uncertainty           -0.142   207.891    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.029   207.920    MF/mic_out_reg[4]
  -------------------------------------------------------------------
                         required time                        207.920    
                         arrival time                         -17.111    
  -------------------------------------------------------------------
                         slack                                190.809    

Slack (MET) :             192.587ns  (required time - arrival time)
  Source:                 MF/data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/mic_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208.980ns  (clk_out1_clk_wiz_0 rise@208.980ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.309ns  (logic 3.831ns (23.490%)  route 12.478ns (76.510%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 207.472 - 208.980 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.552    -0.977    MF/CLK
    SLICE_X8Y86          FDRE                                         r  MF/data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.459 r  MF/data_reg[35]/Q
                         net (fo=5, routed)           0.942     0.483    MF/data_reg_n_0_[35]
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     0.607 r  MF/mic_out0__2_carry__0_i_32/O
                         net (fo=2, routed)           0.665     1.272    MF/mic_out0__2_carry__0_i_32_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.396 r  MF/mic_out0__2_carry__0_i_29/O
                         net (fo=3, routed)           0.423     1.819    MF/mic_out0__2_carry__0_i_29_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  MF/mic_out0__2_carry__0_i_19/O
                         net (fo=1, routed)           0.666     2.609    MF/mic_out0__2_carry__0_i_19_n_0
    SLICE_X8Y85          LUT3 (Prop_lut3_I1_O)        0.124     2.733 r  MF/mic_out0__2_carry__0_i_10/O
                         net (fo=4, routed)           0.734     3.467    MF/mic_out0__2_carry__0_i_10_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.591 r  MF/mic_out0__2_carry__0_i_8/O
                         net (fo=5, routed)           0.551     4.142    MF/mic_out0__2_carry__0_i_8_n_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.148     4.290 r  MF/mic_out0__2_carry_i_8/O
                         net (fo=8, routed)           1.227     5.517    MF/mic_out0__2_carry_i_8_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.328     5.845 r  MF/mic_out0__2_carry_i_11/O
                         net (fo=1, routed)           0.282     6.128    MF/mic_out0__2_carry_i_11_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     6.252 r  MF/mic_out0__2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.252    MF/mic_out0__2_carry_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.500 r  MF/mic_out0__2_carry/O[2]
                         net (fo=3, routed)           0.316     6.815    MF/C[3]
    SLICE_X6Y82          LUT3 (Prop_lut3_I0_O)        0.302     7.117 r  MF/mic_out0__21_carry_i_4/O
                         net (fo=1, routed)           0.000     7.117    MF/mic_out0__21_carry_i_4_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     7.367 r  MF/mic_out0__21_carry/O[2]
                         net (fo=13, routed)          0.891     8.258    MF/C__1[3]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.301     8.559 r  MF/mic_out[7]_i_187/O
                         net (fo=11, routed)          1.097     9.656    MF/mic_out[7]_i_187_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124     9.780 r  MF/mic_out[7]_i_148/O
                         net (fo=4, routed)           0.658    10.438    MF/mic_out[7]_i_148_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.562 r  MF/mic_out[7]_i_124/O
                         net (fo=7, routed)           0.872    11.433    MF/mic_out[7]_i_124_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I1_O)        0.124    11.557 r  MF/mic_out[7]_i_88/O
                         net (fo=6, routed)           0.591    12.148    MF/mic_out[7]_i_88_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    12.272 r  MF/mic_out[7]_i_51/O
                         net (fo=1, routed)           0.640    12.912    MF/mic_out[7]_i_51_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.036 r  MF/mic_out[7]_i_23/O
                         net (fo=5, routed)           0.959    13.995    MF/mic_out[7]_i_23_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.124    14.119 r  MF/mic_out[7]_i_19/O
                         net (fo=4, routed)           0.654    14.773    MF/mic_out[7]_i_19_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124    14.897 r  MF/mic_out[3]_i_2/O
                         net (fo=3, routed)           0.312    15.208    MF/mic_out[3]_i_2_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124    15.332 r  MF/mic_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.332    MF/mic_out0[3]
    SLICE_X0Y85          FDRE                                         r  MF/mic_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    208.980   208.980 r  
    N15                                               0.000   208.980 r  clk (IN)
                         net (fo=0)                   0.000   208.980    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   210.350 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   211.512    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   204.290 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   205.877    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   205.968 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.504   207.472    MF/CLK
    SLICE_X0Y85          FDRE                                         r  MF/mic_out_reg[3]/C
                         clock pessimism              0.561   208.033    
                         clock uncertainty           -0.142   207.891    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.029   207.920    MF/mic_out_reg[3]
  -------------------------------------------------------------------
                         required time                        207.920    
                         arrival time                         -15.332    
  -------------------------------------------------------------------
                         slack                                192.587    

Slack (MET) :             195.210ns  (required time - arrival time)
  Source:                 MF/data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/mic_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208.980ns  (clk_out1_clk_wiz_0 rise@208.980ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.625ns  (logic 2.975ns (21.835%)  route 10.650ns (78.165%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 207.473 - 208.980 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.615    -0.914    MF/CLK
    SLICE_X7Y83          FDRE                                         r  MF/data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  MF/data_reg[30]/Q
                         net (fo=10, routed)          1.079     0.621    MF/data_reg_n_0_[30]
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.124     0.745 r  MF/mic_out0__2_carry_i_12/O
                         net (fo=1, routed)           1.039     1.783    MF/mic_out0__2_carry_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     1.907 r  MF/mic_out0__2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.907    MF/mic_out0__2_carry_i_7_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.154 r  MF/mic_out0__2_carry/O[0]
                         net (fo=3, routed)           0.843     2.997    MF/C[1]
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.299     3.296 r  MF/mic_out0__21_carry_i_6/O
                         net (fo=1, routed)           0.000     3.296    MF/mic_out0__21_carry_i_6_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.723 r  MF/mic_out0__21_carry/O[1]
                         net (fo=18, routed)          1.380     5.103    MF/C__1[2]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.306     5.409 r  MF/mic_out[7]_i_174/O
                         net (fo=8, routed)           1.161     6.571    MF/mic_out[7]_i_174_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.124     6.695 r  MF/mic_out[7]_i_141/O
                         net (fo=7, routed)           0.462     7.157    MF/mic_out[7]_i_141_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.281 r  MF/mic_out[7]_i_133/O
                         net (fo=2, routed)           0.969     8.250    MF/mic_out[7]_i_133_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124     8.374 r  MF/mic_out[7]_i_97/O
                         net (fo=4, routed)           0.563     8.937    MF/mic_out[7]_i_97_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.061 r  MF/mic_out[7]_i_56/O
                         net (fo=9, routed)           0.917     9.978    MF/mic_out[7]_i_56_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.102 r  MF/mic_out[7]_i_39/O
                         net (fo=4, routed)           0.597    10.700    MF/mic_out[7]_i_39_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124    10.824 r  MF/mic_out[7]_i_17/O
                         net (fo=5, routed)           0.831    11.655    MF/mic_out[7]_i_17_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.124    11.779 r  MF/mic_out[4]_i_2/O
                         net (fo=5, routed)           0.808    12.587    MF/mic_out[4]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124    12.711 r  MF/mic_out[2]_i_1/O
                         net (fo=1, routed)           0.000    12.711    MF/mic_out0[2]
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    208.980   208.980 r  
    N15                                               0.000   208.980 r  clk (IN)
                         net (fo=0)                   0.000   208.980    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   210.350 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   211.512    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   204.290 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   205.877    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   205.968 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.505   207.473    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[2]/C
                         clock pessimism              0.561   208.034    
                         clock uncertainty           -0.142   207.892    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.029   207.921    MF/mic_out_reg[2]
  -------------------------------------------------------------------
                         required time                        207.921    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                195.210    

Slack (MET) :             197.917ns  (required time - arrival time)
  Source:                 MF/data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/mic_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208.980ns  (clk_out1_clk_wiz_0 rise@208.980ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.919ns  (logic 2.789ns (25.542%)  route 8.130ns (74.458%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 207.473 - 208.980 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.615    -0.914    MF/CLK
    SLICE_X7Y83          FDRE                                         r  MF/data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  MF/data_reg[30]/Q
                         net (fo=10, routed)          1.079     0.621    MF/data_reg_n_0_[30]
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.124     0.745 r  MF/mic_out0__2_carry_i_12/O
                         net (fo=1, routed)           1.039     1.783    MF/mic_out0__2_carry_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     1.907 r  MF/mic_out0__2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.907    MF/mic_out0__2_carry_i_7_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.154 r  MF/mic_out0__2_carry/O[0]
                         net (fo=3, routed)           0.843     2.997    MF/C[1]
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.299     3.296 r  MF/mic_out0__21_carry_i_6/O
                         net (fo=1, routed)           0.000     3.296    MF/mic_out0__21_carry_i_6_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.548 r  MF/mic_out0__21_carry/O[0]
                         net (fo=18, routed)          1.175     4.723    MF/p_0_in[1]
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.295     5.018 r  MF/mic_out[7]_i_171/O
                         net (fo=4, routed)           0.504     5.522    MF/mic_out[7]_i_171_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     5.646 r  MF/mic_out[7]_i_167/O
                         net (fo=3, routed)           0.671     6.317    MF/mic_out[7]_i_167_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.441 r  MF/mic_out[7]_i_132/O
                         net (fo=4, routed)           0.333     6.773    MF/mic_out[7]_i_132_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.124     6.897 r  MF/mic_out[7]_i_104/O
                         net (fo=2, routed)           0.451     7.349    MF/mic_out[7]_i_104_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  MF/mic_out[7]_i_78/O
                         net (fo=4, routed)           0.629     8.102    MF/mic_out[7]_i_78_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.226 r  MF/mic_out[7]_i_38/O
                         net (fo=6, routed)           0.674     8.899    MF/mic_out[7]_i_38_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.023 r  MF/mic_out[4]_i_7/O
                         net (fo=6, routed)           0.438     9.461    MF/mic_out[4]_i_7_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  MF/mic_out[2]_i_2/O
                         net (fo=2, routed)           0.296     9.881    MF/mic_out[2]_i_2_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.124    10.005 r  MF/mic_out[1]_i_1/O
                         net (fo=1, routed)           0.000    10.005    MF/mic_out0[1]
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    208.980   208.980 r  
    N15                                               0.000   208.980 r  clk (IN)
                         net (fo=0)                   0.000   208.980    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   210.350 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   211.512    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   204.290 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   205.877    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   205.968 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.505   207.473    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[1]/C
                         clock pessimism              0.561   208.034    
                         clock uncertainty           -0.142   207.892    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.031   207.923    MF/mic_out_reg[1]
  -------------------------------------------------------------------
                         required time                        207.923    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                197.917    

Slack (MET) :             201.000ns  (required time - arrival time)
  Source:                 MF/data_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/mic_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208.980ns  (clk_out1_clk_wiz_0 rise@208.980ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 1.758ns (22.234%)  route 6.149ns (77.766%))
  Logic Levels:           10  (LUT5=4 LUT6=6)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 207.473 - 208.980 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.543    -0.986    MF/CLK
    SLICE_X8Y78          FDRE                                         r  MF/data_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  MF/data_reg[62]/Q
                         net (fo=15, routed)          1.401     0.933    MF/data_reg_n_0_[62]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     1.057 r  MF/mic_out[7]_i_189/O
                         net (fo=8, routed)           0.429     1.486    MF/mic_out[7]_i_189_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.124     1.610 r  MF/mic_out[7]_i_211/O
                         net (fo=1, routed)           0.502     2.112    MF/mic_out[7]_i_211_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.236 r  MF/mic_out[7]_i_168/O
                         net (fo=5, routed)           0.485     2.721    MF/mic_out[7]_i_168_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I3_O)        0.124     2.845 r  MF/mic_out[7]_i_128/O
                         net (fo=2, routed)           0.583     3.428    MF/mic_out[7]_i_128_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     3.552 r  MF/mic_out[7]_i_95/O
                         net (fo=7, routed)           0.997     4.549    MF/mic_out[7]_i_95_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I2_O)        0.124     4.673 r  MF/mic_out[0]_i_5/O
                         net (fo=4, routed)           0.466     5.139    MF/mic_out[0]_i_5_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I2_O)        0.124     5.263 r  MF/mic_out[0]_i_4/O
                         net (fo=4, routed)           0.436     5.699    MF/mic_out[0]_i_4_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     5.823 r  MF/mic_out[0]_i_3/O
                         net (fo=5, routed)           0.413     6.235    MF/mic_out[0]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.359 r  MF/mic_out[0]_i_2/O
                         net (fo=3, routed)           0.437     6.797    MF/mic_out[0]_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.124     6.921 r  MF/mic_out[0]_i_1/O
                         net (fo=1, routed)           0.000     6.921    MF/mic_out0[0]
    SLICE_X0Y87          FDRE                                         r  MF/mic_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    208.980   208.980 r  
    N15                                               0.000   208.980 r  clk (IN)
                         net (fo=0)                   0.000   208.980    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   210.350 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   211.512    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   204.290 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   205.877    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   205.968 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.505   207.473    MF/CLK
    SLICE_X0Y87          FDRE                                         r  MF/mic_out_reg[0]/C
                         clock pessimism              0.561   208.034    
                         clock uncertainty           -0.142   207.892    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.029   207.921    MF/mic_out_reg[0]
  -------------------------------------------------------------------
                         required time                        207.921    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                201.000    

Slack (MET) :             207.151ns  (required time - arrival time)
  Source:                 MF/data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208.980ns  (clk_out1_clk_wiz_0 rise@208.980ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.518ns (32.185%)  route 1.091ns (67.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 207.468 - 208.980 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.550    -0.979    MF/CLK
    SLICE_X8Y84          FDRE                                         r  MF/data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.461 r  MF/data_reg[29]/Q
                         net (fo=10, routed)          1.091     0.630    MF/data_reg_n_0_[29]
    SLICE_X7Y83          FDRE                                         r  MF/data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    208.980   208.980 r  
    N15                                               0.000   208.980 r  clk (IN)
                         net (fo=0)                   0.000   208.980    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   210.350 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   211.512    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   204.290 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   205.877    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   205.968 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.500   207.468    MF/CLK
    SLICE_X7Y83          FDRE                                         r  MF/data_reg[30]/C
                         clock pessimism              0.561   208.029    
                         clock uncertainty           -0.142   207.887    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)       -0.105   207.782    MF/data_reg[30]
  -------------------------------------------------------------------
                         required time                        207.782    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                207.151    

Slack (MET) :             207.169ns  (required time - arrival time)
  Source:                 MF/data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208.980ns  (clk_out1_clk_wiz_0 rise@208.980ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.518ns (31.574%)  route 1.123ns (68.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 207.470 - 208.980 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.618    -0.911    MF/CLK
    SLICE_X2Y83          FDRE                                         r  MF/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  MF/data_reg[15]/Q
                         net (fo=11, routed)          1.123     0.730    MF/data_reg_n_0_[15]
    SLICE_X2Y83          FDRE                                         r  MF/data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    208.980   208.980 r  
    N15                                               0.000   208.980 r  clk (IN)
                         net (fo=0)                   0.000   208.980    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   210.350 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   211.512    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   204.290 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   205.877    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   205.968 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.502   207.470    MF/CLK
    SLICE_X2Y83          FDRE                                         r  MF/data_reg[16]/C
                         clock pessimism              0.599   208.069    
                         clock uncertainty           -0.142   207.927    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)       -0.028   207.899    MF/data_reg[16]
  -------------------------------------------------------------------
                         required time                        207.899    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                207.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MF/data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.310%)  route 0.145ns (50.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.585    -0.614    MF/CLK
    SLICE_X3Y80          FDRE                                         r  MF/data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  MF/data_reg[41]/Q
                         net (fo=11, routed)          0.145    -0.328    MF/data_reg_n_0_[41]
    SLICE_X0Y79          FDRE                                         r  MF/data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.852    -0.854    MF/CLK
    SLICE_X0Y79          FDRE                                         r  MF/data_reg[42]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.070    -0.531    MF/data_reg[42]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 MF/data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.099%)  route 0.146ns (50.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.588    -0.611    MF/CLK
    SLICE_X3Y83          FDRE                                         r  MF/data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  MF/data_reg[17]/Q
                         net (fo=11, routed)          0.146    -0.324    MF/data_reg_n_0_[17]
    SLICE_X1Y82          FDRE                                         r  MF/data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.855    -0.851    MF/CLK
    SLICE_X1Y82          FDRE                                         r  MF/data_reg[18]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.070    -0.528    MF/data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 MF/data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.977%)  route 0.153ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.585    -0.614    MF/CLK
    SLICE_X0Y80          FDRE                                         r  MF/data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  MF/data_reg[22]/Q
                         net (fo=7, routed)           0.153    -0.320    MF/data_reg_n_0_[22]
    SLICE_X1Y79          FDRE                                         r  MF/data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.852    -0.854    MF/CLK
    SLICE_X1Y79          FDRE                                         r  MF/data_reg[23]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.070    -0.531    MF/data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MF/data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.599%)  route 0.175ns (55.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.583    -0.616    MF/CLK
    SLICE_X5Y80          FDRE                                         r  MF/data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  MF/data_reg[57]/Q
                         net (fo=9, routed)           0.175    -0.300    MF/data_reg_n_0_[57]
    SLICE_X7Y78          FDRE                                         r  MF/data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.850    -0.857    MF/CLK
    SLICE_X7Y78          FDRE                                         r  MF/data_reg[58]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.070    -0.534    MF/data_reg[58]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MF/data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.803%)  route 0.181ns (56.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.584    -0.615    MF/CLK
    SLICE_X0Y79          FDRE                                         r  MF/data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  MF/data_reg[42]/Q
                         net (fo=11, routed)          0.181    -0.293    MF/data_reg_n_0_[42]
    SLICE_X0Y78          FDRE                                         r  MF/data_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.851    -0.855    MF/CLK
    SLICE_X0Y78          FDRE                                         r  MF/data_reg[43]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.070    -0.532    MF/data_reg[43]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MF/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/mic_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.590    -0.609    MF/CLK
    SLICE_X0Y87          FDRE                                         r  MF/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  MF/data_reg[2]/Q
                         net (fo=7, routed)           0.161    -0.307    MF/data_reg_n_0_[2]
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  MF/mic_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    MF/mic_out0[1]
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859    -0.847    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[1]/C
                         clock pessimism              0.251    -0.596    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.092    -0.504    MF/mic_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MF/data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.581    -0.618    MF/CLK
    SLICE_X7Y78          FDRE                                         r  MF/data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  MF/data_reg[58]/Q
                         net (fo=3, routed)           0.190    -0.287    MF/data_reg_n_0_[58]
    SLICE_X7Y78          FDRE                                         r  MF/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.850    -0.857    MF/CLK
    SLICE_X7Y78          FDRE                                         r  MF/data_reg[59]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.066    -0.552    MF/data_reg[59]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 MF/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.124%)  route 0.192ns (53.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.590    -0.609    MF/CLK
    SLICE_X2Y87          FDRE                                         r  MF/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  MF/data_reg[0]/Q
                         net (fo=5, routed)           0.192    -0.254    MF/data_reg_n_0_[0]
    SLICE_X0Y87          FDRE                                         r  MF/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859    -0.847    MF/CLK
    SLICE_X0Y87          FDRE                                         r  MF/data_reg[1]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.075    -0.519    MF/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 MF/data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.422%)  route 0.199ns (58.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.581    -0.618    MF/CLK
    SLICE_X7Y78          FDRE                                         r  MF/data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  MF/data_reg[59]/Q
                         net (fo=3, routed)           0.199    -0.278    MF/data_reg_n_0_[59]
    SLICE_X7Y78          FDRE                                         r  MF/data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.850    -0.857    MF/CLK
    SLICE_X7Y78          FDRE                                         r  MF/data_reg[60]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.070    -0.548    MF/data_reg[60]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 MF/data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            MF/data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.899%)  route 0.212ns (60.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.587    -0.612    MF/CLK
    SLICE_X1Y82          FDRE                                         r  MF/data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  MF/data_reg[20]/Q
                         net (fo=10, routed)          0.212    -0.259    MF/data_reg_n_0_[20]
    SLICE_X1Y80          FDRE                                         r  MF/data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.853    -0.853    MF/CLK
    SLICE_X1Y80          FDRE                                         r  MF/data_reg[21]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.070    -0.530    MF/data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 104.490 }
Period(ns):         208.980
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         208.980     206.824    BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         208.980     207.731    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         208.980     207.980    SLICE_X2Y87      MF/data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         208.980     207.980    SLICE_X0Y84      MF/data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         208.980     207.980    SLICE_X0Y84      MF/data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         208.980     207.980    SLICE_X0Y84      MF/data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         208.980     207.980    SLICE_X2Y83      MF/data_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         208.980     207.980    SLICE_X2Y83      MF/data_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         208.980     207.980    SLICE_X2Y83      MF/data_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         208.980     207.980    SLICE_X2Y83      MF/data_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       208.980     4.380      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X2Y87      MF/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X2Y87      MF/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X2Y83      MF/data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X2Y83      MF/data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X2Y87      MF/data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X2Y87      MF/data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X0Y84      MF/data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X2Y83      MF/data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         104.490     103.990    SLICE_X2Y83      MF/data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 3.614ns (44.036%)  route 4.593ns (55.964%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    104.490   104.490 f  
    N15                                               0.000   104.490 f  clk (IN)
                         net (fo=0)                   0.000   104.490    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   105.930 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   107.163    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   100.198 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   101.865    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   101.961 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          2.927   104.888    mic_clock_OBUF
    E12                  OBUF (Prop_obuf_I_O)         3.518   108.406 f  mic_clock_OBUF_inst/O
                         net (fo=0)                   0.000   108.406    mic_clock
    E12                                                               f  mic_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.283ns  (logic 3.978ns (63.314%)  route 2.305ns (36.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.619    -0.910    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  MF/mic_out_reg[5]/Q
                         net (fo=1, routed)           2.305     1.851    mic_data_filtered_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         3.522     5.373 r  mic_data_filtered_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.373    mic_data_filtered[5]
    F18                                                               r  mic_data_filtered[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 3.973ns (65.338%)  route 2.108ns (34.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.622    -0.907    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  MF/mic_out_reg[2]/Q
                         net (fo=1, routed)           2.108     1.657    mic_data_filtered_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         3.517     5.174 r  mic_data_filtered_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.174    mic_data_filtered[2]
    D14                                                               r  mic_data_filtered[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 3.981ns (65.734%)  route 2.075ns (34.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.621    -0.908    MF/CLK
    SLICE_X0Y85          FDRE                                         r  MF/mic_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  MF/mic_out_reg[3]/Q
                         net (fo=1, routed)           2.075     1.623    mic_data_filtered_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         3.525     5.148 r  mic_data_filtered_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.148    mic_data_filtered[3]
    D15                                                               r  mic_data_filtered[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 4.004ns (68.162%)  route 1.870ns (31.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.621    -0.908    MF/CLK
    SLICE_X0Y86          FDRE                                         r  MF/mic_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  MF/mic_out_reg[4]/Q
                         net (fo=1, routed)           1.870     1.418    mic_data_filtered_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         3.548     4.966 r  mic_data_filtered_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.966    mic_data_filtered[4]
    D16                                                               r  mic_data_filtered[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 4.002ns (68.315%)  route 1.856ns (31.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.619    -0.910    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  MF/mic_out_reg[7]/Q
                         net (fo=1, routed)           1.856     1.402    mic_data_filtered_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.546     4.948 r  mic_data_filtered_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.948    mic_data_filtered[7]
    D17                                                               r  mic_data_filtered[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.701ns  (logic 3.988ns (69.942%)  route 1.714ns (30.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.619    -0.910    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  MF/mic_out_reg[6]/Q
                         net (fo=1, routed)           1.714     1.260    mic_data_filtered_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         3.532     4.791 r  mic_data_filtered_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.791    mic_data_filtered[6]
    E17                                                               r  mic_data_filtered[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.656ns  (logic 3.970ns (70.181%)  route 1.687ns (29.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.622    -0.907    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  MF/mic_out_reg[1]/Q
                         net (fo=1, routed)           1.687     1.236    mic_data_filtered_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         3.514     4.749 r  mic_data_filtered_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.749    mic_data_filtered[1]
    C14                                                               r  mic_data_filtered[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.975ns (70.393%)  route 1.672ns (29.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.622    -0.907    MF/CLK
    SLICE_X0Y87          FDRE                                         r  MF/mic_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  MF/mic_out_reg[0]/Q
                         net (fo=1, routed)           1.672     1.221    mic_data_filtered_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         3.519     4.740 r  mic_data_filtered_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.740    mic_data_filtered[0]
    C13                                                               r  mic_data_filtered[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.245ns (50.197%)  route 1.235ns (49.803%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.746    -0.452    mic_clock_OBUF
    E12                  OBUF (Prop_obuf_I_O)         1.219     0.767 r  mic_clock_OBUF_inst/O
                         net (fo=0)                   0.000     0.767    mic_clock
    E12                                                               r  mic_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 1.361ns (80.824%)  route 0.323ns (19.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.590    -0.609    MF/CLK
    SLICE_X0Y87          FDRE                                         r  MF/mic_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  MF/mic_out_reg[0]/Q
                         net (fo=1, routed)           0.323    -0.145    mic_data_filtered_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         1.220     1.075 r  mic_data_filtered_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.075    mic_data_filtered[0]
    C13                                                               r  mic_data_filtered[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.356ns (79.405%)  route 0.352ns (20.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.590    -0.609    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  MF/mic_out_reg[1]/Q
                         net (fo=1, routed)           0.352    -0.116    mic_data_filtered_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.215     1.098 r  mic_data_filtered_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.098    mic_data_filtered[1]
    C14                                                               r  mic_data_filtered[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.373ns (79.340%)  route 0.358ns (20.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.589    -0.610    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  MF/mic_out_reg[6]/Q
                         net (fo=1, routed)           0.358    -0.112    mic_data_filtered_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         1.232     1.121 r  mic_data_filtered_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.121    mic_data_filtered[6]
    E17                                                               r  mic_data_filtered[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.388ns (77.188%)  route 0.410ns (22.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.589    -0.610    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  MF/mic_out_reg[7]/Q
                         net (fo=1, routed)           0.410    -0.059    mic_data_filtered_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.247     1.188 r  mic_data_filtered_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.188    mic_data_filtered[7]
    D17                                                               r  mic_data_filtered[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.389ns (77.211%)  route 0.410ns (22.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.589    -0.610    MF/CLK
    SLICE_X0Y86          FDRE                                         r  MF/mic_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  MF/mic_out_reg[4]/Q
                         net (fo=1, routed)           0.410    -0.059    mic_data_filtered_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.248     1.189 r  mic_data_filtered_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.189    mic_data_filtered[4]
    D16                                                               r  mic_data_filtered[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.367ns (73.370%)  route 0.496ns (26.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.589    -0.610    MF/CLK
    SLICE_X0Y85          FDRE                                         r  MF/mic_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  MF/mic_out_reg[3]/Q
                         net (fo=1, routed)           0.496     0.027    mic_data_filtered_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     1.252 r  mic_data_filtered_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.252    mic_data_filtered[3]
    D15                                                               r  mic_data_filtered[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.359ns (72.958%)  route 0.504ns (27.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.590    -0.609    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  MF/mic_out_reg[2]/Q
                         net (fo=1, routed)           0.504     0.036    mic_data_filtered_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.218     1.254 r  mic_data_filtered_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.254    mic_data_filtered[2]
    D14                                                               r  mic_data_filtered[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MF/mic_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Destination:            mic_data_filtered[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.364ns (69.202%)  route 0.607ns (30.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.589    -0.610    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  MF/mic_out_reg[5]/Q
                         net (fo=1, routed)           0.607     0.138    mic_data_filtered_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.223     1.361 r  mic_data_filtered_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.361    mic_data_filtered[5]
    F18                                                               r  mic_data_filtered[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.273ns  (logic 3.524ns (23.072%)  route 11.749ns (76.928%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          2.644     4.113    MF/mic_data_IBUF
    SLICE_X8Y79          LUT4 (Prop_lut4_I2_O)        0.150     4.263 r  MF/mic_out[7]_i_208/O
                         net (fo=8, routed)           1.091     5.354    MF/mic_out[7]_i_208_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.328     5.682 r  MF/mic_out[7]_i_174/O
                         net (fo=8, routed)           1.152     6.834    MF/mic_out[7]_i_174_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.152     6.986 r  MF/mic_out[7]_i_181/O
                         net (fo=4, routed)           0.774     7.760    MF/mic_out[7]_i_181_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I3_O)        0.326     8.086 r  MF/mic_out[7]_i_145/O
                         net (fo=3, routed)           0.956     9.043    MF/mic_out[7]_i_145_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     9.167 r  MF/mic_out[7]_i_102/O
                         net (fo=5, routed)           0.898    10.065    MF/mic_out[7]_i_102_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124    10.189 r  MF/mic_out[7]_i_62/O
                         net (fo=6, routed)           0.847    11.036    MF/mic_out[7]_i_62_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I4_O)        0.124    11.160 r  MF/mic_out[7]_i_58/O
                         net (fo=6, routed)           0.828    11.988    MF/mic_out[7]_i_58_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.112 r  MF/mic_out[7]_i_32/O
                         net (fo=3, routed)           0.838    12.950    MF/mic_out[7]_i_32_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124    13.074 r  MF/mic_out[7]_i_12/O
                         net (fo=3, routed)           0.893    13.966    MF/mic_out[7]_i_12_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.152    14.118 r  MF/mic_out[7]_i_4/O
                         net (fo=3, routed)           0.828    14.947    MF/mic_out[7]_i_4_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.326    15.273 r  MF/mic_out[5]_i_1/O
                         net (fo=1, routed)           0.000    15.273    MF/mic_out0[5]
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.503    -1.509    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[5]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.273ns  (logic 3.524ns (23.072%)  route 11.749ns (76.928%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          2.644     4.113    MF/mic_data_IBUF
    SLICE_X8Y79          LUT4 (Prop_lut4_I2_O)        0.150     4.263 r  MF/mic_out[7]_i_208/O
                         net (fo=8, routed)           1.091     5.354    MF/mic_out[7]_i_208_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.328     5.682 r  MF/mic_out[7]_i_174/O
                         net (fo=8, routed)           1.152     6.834    MF/mic_out[7]_i_174_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.152     6.986 r  MF/mic_out[7]_i_181/O
                         net (fo=4, routed)           0.774     7.760    MF/mic_out[7]_i_181_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I3_O)        0.326     8.086 r  MF/mic_out[7]_i_145/O
                         net (fo=3, routed)           0.956     9.043    MF/mic_out[7]_i_145_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     9.167 r  MF/mic_out[7]_i_102/O
                         net (fo=5, routed)           0.898    10.065    MF/mic_out[7]_i_102_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124    10.189 r  MF/mic_out[7]_i_62/O
                         net (fo=6, routed)           0.847    11.036    MF/mic_out[7]_i_62_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I4_O)        0.124    11.160 r  MF/mic_out[7]_i_58/O
                         net (fo=6, routed)           0.828    11.988    MF/mic_out[7]_i_58_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.112 r  MF/mic_out[7]_i_32/O
                         net (fo=3, routed)           0.838    12.950    MF/mic_out[7]_i_32_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124    13.074 r  MF/mic_out[7]_i_12/O
                         net (fo=3, routed)           0.893    13.966    MF/mic_out[7]_i_12_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.152    14.118 r  MF/mic_out[7]_i_4/O
                         net (fo=3, routed)           0.828    14.947    MF/mic_out[7]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.326    15.273 r  MF/mic_out[7]_i_1/O
                         net (fo=1, routed)           0.000    15.273    MF/mic_out0[7]
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.503    -1.509    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[7]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.272ns  (logic 3.524ns (23.073%)  route 11.748ns (76.927%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          2.644     4.113    MF/mic_data_IBUF
    SLICE_X8Y79          LUT4 (Prop_lut4_I2_O)        0.150     4.263 r  MF/mic_out[7]_i_208/O
                         net (fo=8, routed)           1.091     5.354    MF/mic_out[7]_i_208_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.328     5.682 r  MF/mic_out[7]_i_174/O
                         net (fo=8, routed)           1.152     6.834    MF/mic_out[7]_i_174_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.152     6.986 r  MF/mic_out[7]_i_181/O
                         net (fo=4, routed)           0.774     7.760    MF/mic_out[7]_i_181_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I3_O)        0.326     8.086 r  MF/mic_out[7]_i_145/O
                         net (fo=3, routed)           0.956     9.043    MF/mic_out[7]_i_145_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     9.167 r  MF/mic_out[7]_i_102/O
                         net (fo=5, routed)           0.898    10.065    MF/mic_out[7]_i_102_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124    10.189 r  MF/mic_out[7]_i_62/O
                         net (fo=6, routed)           0.847    11.036    MF/mic_out[7]_i_62_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I4_O)        0.124    11.160 r  MF/mic_out[7]_i_58/O
                         net (fo=6, routed)           0.828    11.988    MF/mic_out[7]_i_58_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.112 r  MF/mic_out[7]_i_32/O
                         net (fo=3, routed)           0.838    12.950    MF/mic_out[7]_i_32_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124    13.074 r  MF/mic_out[7]_i_12/O
                         net (fo=3, routed)           0.893    13.966    MF/mic_out[7]_i_12_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.152    14.118 r  MF/mic_out[7]_i_4/O
                         net (fo=3, routed)           0.827    14.946    MF/mic_out[7]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.326    15.272 r  MF/mic_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.272    MF/mic_out0[6]
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.503    -1.509    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[6]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.555ns  (logic 3.626ns (24.910%)  route 10.930ns (75.090%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          2.090     3.559    MF/mic_data_IBUF
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.124     3.683 f  MF/mic_out[7]_i_189/O
                         net (fo=8, routed)           0.459     4.142    MF/mic_out[7]_i_189_n_0
    SLICE_X6Y77          LUT3 (Prop_lut3_I1_O)        0.116     4.258 r  MF/mic_out[7]_i_176/O
                         net (fo=8, routed)           1.065     5.323    MF/mic_out[7]_i_176_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I4_O)        0.328     5.651 r  MF/mic_out[7]_i_171/O
                         net (fo=4, routed)           0.659     6.310    MF/mic_out[7]_i_171_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.434 r  MF/mic_out[7]_i_140/O
                         net (fo=7, routed)           1.078     7.511    MF/mic_out[7]_i_140_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.635 r  MF/mic_out[7]_i_133/O
                         net (fo=2, routed)           0.969     8.605    MF/mic_out[7]_i_133_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124     8.729 r  MF/mic_out[7]_i_97/O
                         net (fo=4, routed)           0.563     9.292    MF/mic_out[7]_i_97_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.416 r  MF/mic_out[7]_i_56/O
                         net (fo=9, routed)           0.917    10.333    MF/mic_out[7]_i_56_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.457 r  MF/mic_out[7]_i_39/O
                         net (fo=4, routed)           0.982    11.439    MF/mic_out[7]_i_39_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124    11.563 r  MF/mic_out[7]_i_19/O
                         net (fo=4, routed)           1.000    12.564    MF/mic_out[7]_i_19_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.152    12.716 r  MF/mic_out[7]_i_9/O
                         net (fo=3, routed)           0.826    13.541    MF/mic_out[7]_i_9_n_0
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.360    13.901 r  MF/mic_out[6]_i_2/O
                         net (fo=3, routed)           0.322    14.223    MF/mic_out[6]_i_2_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.332    14.555 r  MF/mic_out[4]_i_1/O
                         net (fo=1, routed)           0.000    14.555    MF/mic_out0[4]
    SLICE_X0Y86          FDRE                                         r  MF/mic_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.504    -1.508    MF/CLK
    SLICE_X0Y86          FDRE                                         r  MF/mic_out_reg[4]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.188ns  (logic 3.486ns (26.431%)  route 9.702ns (73.569%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          2.090     3.559    MF/mic_data_IBUF
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.124     3.683 r  MF/mic_out[7]_i_189/O
                         net (fo=8, routed)           0.429     4.112    MF/mic_out[7]_i_189_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.236 r  MF/mic_out[7]_i_211/O
                         net (fo=1, routed)           0.502     4.738    MF/mic_out[7]_i_211_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.862 r  MF/mic_out[7]_i_168/O
                         net (fo=5, routed)           0.771     5.633    MF/mic_out[7]_i_168_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.124     5.757 r  MF/mic_out[7]_i_129/O
                         net (fo=5, routed)           0.439     6.195    MF/mic_out[7]_i_129_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.118     6.313 r  MF/mic_out[7]_i_130/O
                         net (fo=2, routed)           0.650     6.963    MF/mic_out[7]_i_130_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.352     7.315 r  MF/mic_out[7]_i_94/O
                         net (fo=5, routed)           0.820     8.135    MF/mic_out[7]_i_94_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.352     8.487 r  MF/mic_out[7]_i_79/O
                         net (fo=4, routed)           1.144     9.632    MF/mic_out[7]_i_79_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.326     9.958 r  MF/mic_out[7]_i_38/O
                         net (fo=6, routed)           1.193    11.150    MF/mic_out[7]_i_38_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124    11.274 r  MF/mic_out[7]_i_17/O
                         net (fo=5, routed)           0.831    12.105    MF/mic_out[7]_i_17_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.124    12.229 r  MF/mic_out[4]_i_2/O
                         net (fo=5, routed)           0.834    13.064    MF/mic_out[4]_i_2_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124    13.188 r  MF/mic_out[3]_i_1/O
                         net (fo=1, routed)           0.000    13.188    MF/mic_out0[3]
    SLICE_X0Y85          FDRE                                         r  MF/mic_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.504    -1.508    MF/CLK
    SLICE_X0Y85          FDRE                                         r  MF/mic_out_reg[3]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.161ns  (logic 3.486ns (26.484%)  route 9.676ns (73.516%))
  Logic Levels:           12  (IBUF=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          2.090     3.559    MF/mic_data_IBUF
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.124     3.683 r  MF/mic_out[7]_i_189/O
                         net (fo=8, routed)           0.429     4.112    MF/mic_out[7]_i_189_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.236 r  MF/mic_out[7]_i_211/O
                         net (fo=1, routed)           0.502     4.738    MF/mic_out[7]_i_211_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.862 r  MF/mic_out[7]_i_168/O
                         net (fo=5, routed)           0.771     5.633    MF/mic_out[7]_i_168_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.124     5.757 r  MF/mic_out[7]_i_129/O
                         net (fo=5, routed)           0.439     6.195    MF/mic_out[7]_i_129_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.118     6.313 r  MF/mic_out[7]_i_130/O
                         net (fo=2, routed)           0.650     6.963    MF/mic_out[7]_i_130_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.352     7.315 r  MF/mic_out[7]_i_94/O
                         net (fo=5, routed)           0.820     8.135    MF/mic_out[7]_i_94_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.352     8.487 r  MF/mic_out[7]_i_79/O
                         net (fo=4, routed)           1.144     9.632    MF/mic_out[7]_i_79_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.326     9.958 r  MF/mic_out[7]_i_38/O
                         net (fo=6, routed)           1.193    11.150    MF/mic_out[7]_i_38_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124    11.274 r  MF/mic_out[7]_i_17/O
                         net (fo=5, routed)           0.831    12.105    MF/mic_out[7]_i_17_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.124    12.229 r  MF/mic_out[4]_i_2/O
                         net (fo=5, routed)           0.808    13.037    MF/mic_out[4]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124    13.161 r  MF/mic_out[2]_i_1/O
                         net (fo=1, routed)           0.000    13.161    MF/mic_out0[2]
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.505    -1.507    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[2]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.737ns  (logic 3.486ns (29.698%)  route 8.252ns (70.302%))
  Logic Levels:           12  (IBUF=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          2.090     3.559    MF/mic_data_IBUF
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.124     3.683 r  MF/mic_out[7]_i_189/O
                         net (fo=8, routed)           0.429     4.112    MF/mic_out[7]_i_189_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.236 r  MF/mic_out[7]_i_211/O
                         net (fo=1, routed)           0.502     4.738    MF/mic_out[7]_i_211_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.862 r  MF/mic_out[7]_i_168/O
                         net (fo=5, routed)           0.771     5.633    MF/mic_out[7]_i_168_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.124     5.757 r  MF/mic_out[7]_i_129/O
                         net (fo=5, routed)           0.439     6.195    MF/mic_out[7]_i_129_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.118     6.313 r  MF/mic_out[7]_i_130/O
                         net (fo=2, routed)           0.650     6.963    MF/mic_out[7]_i_130_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.352     7.315 r  MF/mic_out[7]_i_94/O
                         net (fo=5, routed)           0.820     8.135    MF/mic_out[7]_i_94_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.352     8.487 r  MF/mic_out[7]_i_79/O
                         net (fo=4, routed)           1.144     9.632    MF/mic_out[7]_i_79_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.326     9.958 r  MF/mic_out[7]_i_38/O
                         net (fo=6, routed)           0.674    10.631    MF/mic_out[7]_i_38_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124    10.755 r  MF/mic_out[4]_i_7/O
                         net (fo=6, routed)           0.438    11.193    MF/mic_out[4]_i_7_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    11.317 r  MF/mic_out[2]_i_2/O
                         net (fo=2, routed)           0.296    11.613    MF/mic_out[2]_i_2_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.124    11.737 r  MF/mic_out[1]_i_1/O
                         net (fo=1, routed)           0.000    11.737    MF/mic_out0[1]
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.505    -1.507    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[1]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.547ns  (logic 2.710ns (28.383%)  route 6.837ns (71.617%))
  Logic Levels:           11  (IBUF=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          2.090     3.559    MF/mic_data_IBUF
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.124     3.683 r  MF/mic_out[7]_i_189/O
                         net (fo=8, routed)           0.429     4.112    MF/mic_out[7]_i_189_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.236 r  MF/mic_out[7]_i_211/O
                         net (fo=1, routed)           0.502     4.738    MF/mic_out[7]_i_211_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.862 r  MF/mic_out[7]_i_168/O
                         net (fo=5, routed)           0.485     5.347    MF/mic_out[7]_i_168_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I3_O)        0.124     5.471 r  MF/mic_out[7]_i_128/O
                         net (fo=2, routed)           0.583     6.055    MF/mic_out[7]_i_128_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     6.179 r  MF/mic_out[7]_i_95/O
                         net (fo=7, routed)           0.997     7.175    MF/mic_out[7]_i_95_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  MF/mic_out[0]_i_5/O
                         net (fo=4, routed)           0.466     7.765    MF/mic_out[0]_i_5_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I2_O)        0.124     7.889 r  MF/mic_out[0]_i_4/O
                         net (fo=4, routed)           0.436     8.325    MF/mic_out[0]_i_4_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     8.449 r  MF/mic_out[0]_i_3/O
                         net (fo=5, routed)           0.413     8.862    MF/mic_out[0]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.986 r  MF/mic_out[0]_i_2/O
                         net (fo=3, routed)           0.437     9.423    MF/mic_out[0]_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.124     9.547 r  MF/mic_out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.547    MF/mic_out0[0]
    SLICE_X0Y87          FDRE                                         r  MF/mic_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.505    -1.507    MF/CLK
    SLICE_X0Y87          FDRE                                         r  MF/mic_out_reg[0]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 1.470ns (61.049%)  route 0.938ns (38.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          0.938     2.407    MF/mic_data_IBUF
    SLICE_X2Y87          FDRE                                         r  MF/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.505    -1.507    MF/CLK
    SLICE_X2Y87          FDRE                                         r  MF/data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.238ns (38.871%)  route 0.374ns (61.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          0.374     0.611    MF/mic_data_IBUF
    SLICE_X2Y87          FDRE                                         r  MF/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859    -0.847    MF/CLK
    SLICE_X2Y87          FDRE                                         r  MF/data_reg[0]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.539ns  (logic 0.598ns (23.539%)  route 1.941ns (76.461%))
  Logic Levels:           9  (IBUF=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          0.768     1.005    MF/mic_data_IBUF
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  MF/mic_out[7]_i_175/O
                         net (fo=6, routed)           0.123     1.174    MF/mic_out[7]_i_175_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.219 r  MF/mic_out[7]_i_141/O
                         net (fo=7, routed)           0.173     1.392    MF/mic_out[7]_i_141_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.437 r  MF/mic_out[7]_i_109/O
                         net (fo=5, routed)           0.155     1.592    MF/mic_out[7]_i_109_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.045     1.637 r  MF/mic_out[7]_i_67/O
                         net (fo=6, routed)           0.263     1.900    MF/mic_out[7]_i_67_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.945 r  MF/mic_out[7]_i_29/O
                         net (fo=6, routed)           0.133     2.079    MF/mic_out[7]_i_29_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.045     2.124 r  MF/mic_out[7]_i_15/O
                         net (fo=1, routed)           0.082     2.206    MF/mic_out[7]_i_15_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.045     2.251 r  MF/mic_out[7]_i_6/O
                         net (fo=1, routed)           0.243     2.494    MF/mic_out[7]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.045     2.539 r  MF/mic_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.539    MF/mic_out0[7]
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.857    -0.849    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[7]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.768ns  (logic 0.598ns (21.593%)  route 2.170ns (78.407%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          0.768     1.005    MF/mic_data_IBUF
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  MF/mic_out[7]_i_175/O
                         net (fo=6, routed)           0.123     1.174    MF/mic_out[7]_i_175_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.219 r  MF/mic_out[7]_i_141/O
                         net (fo=7, routed)           0.173     1.392    MF/mic_out[7]_i_141_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.437 r  MF/mic_out[7]_i_109/O
                         net (fo=5, routed)           0.155     1.592    MF/mic_out[7]_i_109_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.045     1.637 r  MF/mic_out[7]_i_67/O
                         net (fo=6, routed)           0.263     1.900    MF/mic_out[7]_i_67_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.945 r  MF/mic_out[7]_i_29/O
                         net (fo=6, routed)           0.164     2.110    MF/mic_out[7]_i_29_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.045     2.155 r  MF/mic_out[7]_i_12/O
                         net (fo=3, routed)           0.314     2.468    MF/mic_out[7]_i_12_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.513 r  MF/mic_out[7]_i_3/O
                         net (fo=2, routed)           0.210     2.723    MF/mic_out[7]_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.045     2.768 r  MF/mic_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.768    MF/mic_out0[6]
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.857    -0.849    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[6]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.906ns  (logic 0.659ns (22.668%)  route 2.247ns (77.332%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          0.768     1.005    MF/mic_data_IBUF
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  MF/mic_out[7]_i_175/O
                         net (fo=6, routed)           0.123     1.174    MF/mic_out[7]_i_175_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.219 r  MF/mic_out[7]_i_141/O
                         net (fo=7, routed)           0.173     1.392    MF/mic_out[7]_i_141_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.437 r  MF/mic_out[7]_i_109/O
                         net (fo=5, routed)           0.155     1.592    MF/mic_out[7]_i_109_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.045     1.637 r  MF/mic_out[7]_i_67/O
                         net (fo=6, routed)           0.263     1.900    MF/mic_out[7]_i_67_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.945 r  MF/mic_out[7]_i_29/O
                         net (fo=6, routed)           0.164     2.110    MF/mic_out[7]_i_29_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.045     2.155 r  MF/mic_out[7]_i_12/O
                         net (fo=3, routed)           0.314     2.468    MF/mic_out[7]_i_12_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.044     2.512 r  MF/mic_out[7]_i_4/O
                         net (fo=3, routed)           0.286     2.799    MF/mic_out[7]_i_4_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.107     2.906 r  MF/mic_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.906    MF/mic_out0[5]
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.857    -0.849    MF/CLK
    SLICE_X1Y84          FDRE                                         r  MF/mic_out_reg[5]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.714ns (23.625%)  route 2.307ns (76.375%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          0.768     1.005    MF/mic_data_IBUF
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  MF/mic_out[7]_i_175/O
                         net (fo=6, routed)           0.123     1.174    MF/mic_out[7]_i_175_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.219 r  MF/mic_out[7]_i_141/O
                         net (fo=7, routed)           0.179     1.398    MF/mic_out[7]_i_141_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.443 r  MF/mic_out[7]_i_133/O
                         net (fo=2, routed)           0.332     1.775    MF/mic_out[7]_i_133_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  MF/mic_out[7]_i_97/O
                         net (fo=4, routed)           0.212     2.032    MF/mic_out[7]_i_97_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.045     2.077 r  MF/mic_out[7]_i_56/O
                         net (fo=9, routed)           0.136     2.213    MF/mic_out[7]_i_56_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045     2.258 r  MF/mic_out[7]_i_23/O
                         net (fo=5, routed)           0.289     2.546    MF/mic_out[7]_i_23_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.045     2.591 r  MF/mic_out[7]_i_8/O
                         net (fo=3, routed)           0.136     2.727    MF/mic_out[7]_i_8_n_0
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.049     2.776 r  MF/mic_out[6]_i_2/O
                         net (fo=3, routed)           0.132     2.909    MF/mic_out[6]_i_2_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.112     3.021 r  MF/mic_out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.021    MF/mic_out0[4]
    SLICE_X0Y86          FDRE                                         r  MF/mic_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.858    -0.848    MF/CLK
    SLICE_X0Y86          FDRE                                         r  MF/mic_out_reg[4]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.090ns  (logic 0.643ns (20.796%)  route 2.447ns (79.204%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          0.768     1.005    MF/mic_data_IBUF
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  MF/mic_out[7]_i_175/O
                         net (fo=6, routed)           0.123     1.174    MF/mic_out[7]_i_175_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.219 r  MF/mic_out[7]_i_141/O
                         net (fo=7, routed)           0.179     1.398    MF/mic_out[7]_i_141_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.443 r  MF/mic_out[7]_i_133/O
                         net (fo=2, routed)           0.332     1.775    MF/mic_out[7]_i_133_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  MF/mic_out[7]_i_97/O
                         net (fo=4, routed)           0.212     2.032    MF/mic_out[7]_i_97_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.045     2.077 r  MF/mic_out[7]_i_56/O
                         net (fo=9, routed)           0.136     2.213    MF/mic_out[7]_i_56_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045     2.258 r  MF/mic_out[7]_i_23/O
                         net (fo=5, routed)           0.353     2.611    MF/mic_out[7]_i_23_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045     2.656 r  MF/mic_out[7]_i_19/O
                         net (fo=4, routed)           0.223     2.878    MF/mic_out[7]_i_19_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.045     2.923 r  MF/mic_out[3]_i_2/O
                         net (fo=3, routed)           0.122     3.045    MF/mic_out[3]_i_2_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.045     3.090 r  MF/mic_out[3]_i_1/O
                         net (fo=1, routed)           0.000     3.090    MF/mic_out0[3]
    SLICE_X0Y85          FDRE                                         r  MF/mic_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.858    -0.848    MF/CLK
    SLICE_X0Y85          FDRE                                         r  MF/mic_out_reg[3]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.287ns  (logic 0.688ns (20.918%)  route 2.600ns (79.082%))
  Logic Levels:           11  (IBUF=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          0.846     1.083    MF/mic_data_IBUF
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.128 r  MF/mic_out[7]_i_210/O
                         net (fo=9, routed)           0.188     1.316    MF/mic_out[7]_i_210_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.361 r  MF/mic_out[7]_i_171/O
                         net (fo=4, routed)           0.183     1.544    MF/mic_out[7]_i_171_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.589 r  MF/mic_out[7]_i_167/O
                         net (fo=3, routed)           0.240     1.828    MF/mic_out[7]_i_167_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.873 r  MF/mic_out[7]_i_132/O
                         net (fo=4, routed)           0.149     2.022    MF/mic_out[7]_i_132_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.045     2.067 r  MF/mic_out[7]_i_104/O
                         net (fo=2, routed)           0.183     2.251    MF/mic_out[7]_i_104_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045     2.296 r  MF/mic_out[7]_i_78/O
                         net (fo=4, routed)           0.258     2.554    MF/mic_out[7]_i_78_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.045     2.599 r  MF/mic_out[7]_i_38/O
                         net (fo=6, routed)           0.290     2.888    MF/mic_out[7]_i_38_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.933 r  MF/mic_out[4]_i_7/O
                         net (fo=6, routed)           0.157     3.090    MF/mic_out[4]_i_7_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     3.135 r  MF/mic_out[2]_i_2/O
                         net (fo=2, routed)           0.107     3.242    MF/mic_out[2]_i_2_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.045     3.287 r  MF/mic_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.287    MF/mic_out0[1]
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859    -0.847    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[1]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.294ns  (logic 0.688ns (20.876%)  route 2.606ns (79.124%))
  Logic Levels:           11  (IBUF=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          0.845     1.082    MF/mic_data_IBUF
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  MF/mic_out[7]_i_189/O
                         net (fo=8, routed)           0.159     1.286    MF/mic_out[7]_i_189_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.331 r  MF/mic_out[7]_i_211/O
                         net (fo=1, routed)           0.161     1.492    MF/mic_out[7]_i_211_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.537 r  MF/mic_out[7]_i_168/O
                         net (fo=5, routed)           0.191     1.728    MF/mic_out[7]_i_168_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  MF/mic_out[7]_i_128/O
                         net (fo=2, routed)           0.202     1.975    MF/mic_out[7]_i_128_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.045     2.020 r  MF/mic_out[7]_i_95/O
                         net (fo=7, routed)           0.382     2.402    MF/mic_out[7]_i_95_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I2_O)        0.045     2.447 r  MF/mic_out[0]_i_5/O
                         net (fo=4, routed)           0.168     2.615    MF/mic_out[0]_i_5_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I2_O)        0.045     2.660 r  MF/mic_out[0]_i_4/O
                         net (fo=4, routed)           0.175     2.835    MF/mic_out[0]_i_4_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.045     2.880 r  MF/mic_out[0]_i_3/O
                         net (fo=5, routed)           0.152     3.031    MF/mic_out[0]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.045     3.076 r  MF/mic_out[0]_i_2/O
                         net (fo=3, routed)           0.172     3.249    MF/mic_out[0]_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.045     3.294 r  MF/mic_out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.294    MF/mic_out0[0]
    SLICE_X0Y87          FDRE                                         r  MF/mic_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859    -0.847    MF/CLK
    SLICE_X0Y87          FDRE                                         r  MF/mic_out_reg[0]/C

Slack:                    inf
  Source:                 mic_data
                            (input port)
  Destination:            MF/mic_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@104.490ns period=208.980ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.318ns  (logic 0.688ns (20.723%)  route 2.631ns (79.277%))
  Logic Levels:           11  (IBUF=1 LUT6=10)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  mic_data (IN)
                         net (fo=0)                   0.000     0.000    mic_data
    D12                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mic_data_IBUF_inst/O
                         net (fo=16, routed)          0.846     1.083    MF/mic_data_IBUF
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.128 r  MF/mic_out[7]_i_210/O
                         net (fo=9, routed)           0.188     1.316    MF/mic_out[7]_i_210_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.361 r  MF/mic_out[7]_i_171/O
                         net (fo=4, routed)           0.183     1.544    MF/mic_out[7]_i_171_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.589 r  MF/mic_out[7]_i_167/O
                         net (fo=3, routed)           0.240     1.828    MF/mic_out[7]_i_167_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.873 r  MF/mic_out[7]_i_132/O
                         net (fo=4, routed)           0.149     2.022    MF/mic_out[7]_i_132_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.045     2.067 r  MF/mic_out[7]_i_104/O
                         net (fo=2, routed)           0.183     2.251    MF/mic_out[7]_i_104_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045     2.296 r  MF/mic_out[7]_i_78/O
                         net (fo=4, routed)           0.258     2.554    MF/mic_out[7]_i_78_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.045     2.599 r  MF/mic_out[7]_i_38/O
                         net (fo=6, routed)           0.290     2.888    MF/mic_out[7]_i_38_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.933 r  MF/mic_out[4]_i_7/O
                         net (fo=6, routed)           0.157     3.090    MF/mic_out[4]_i_7_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     3.135 r  MF/mic_out[2]_i_2/O
                         net (fo=2, routed)           0.138     3.273    MF/mic_out[2]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.045     3.318 r  MF/mic_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.318    MF/mic_out0[2]
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859    -0.847    MF/CLK
    SLICE_X1Y87          FDRE                                         r  MF/mic_out_reg[2]/C





