
final_oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009940  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c3c  08009b00  08009b00  0000ab00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a73c  0800a73c  00047cd0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a73c  0800a73c  0000b73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a744  0800a744  00047cd0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a744  0800a744  0000b744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a748  0800a748  0000b748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20040000  0800a74c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000076c  200401d8  0800a924  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20040944  0800a924  0000c944  2**0
                  ALLOC
 11 .user_data    0001bcd0  081c0000  081c0000  0002c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .user_data1   00010e74  08180000  08180000  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .user_data2   0000d16c  08140000  08140000  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 14 .ARM.attributes 00000030  00000000  00000000  00047cd0  2**0
                  CONTENTS, READONLY
 15 .debug_info   0001ac66  00000000  00000000  00047d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00004006  00000000  00000000  00062966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000016c0  00000000  00000000  00066970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001128  00000000  00000000  00068030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002e301  00000000  00000000  00069158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0001ec1b  00000000  00000000  00097459  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0010f33d  00000000  00000000  000b6074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001c53b1  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00006be4  00000000  00000000  001c53f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000069  00000000  00000000  001cbfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d8 	.word	0x200401d8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009ae8 	.word	0x08009ae8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401dc 	.word	0x200401dc
 80001fc:	08009ae8 	.word	0x08009ae8

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <button_SetIRQFlag>:

/*
 * Set the external interrupt flag
 */
void button_SetIRQFlag(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
    buttonIRQFlag = true;
 8000f08:	4b03      	ldr	r3, [pc, #12]	@ (8000f18 <button_SetIRQFlag+0x14>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	701a      	strb	r2, [r3, #0]
}
 8000f0e:	bf00      	nop
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	20040208 	.word	0x20040208

08000f1c <handle_short_press>:
/*
 * Handles short button presses
 *
 * Cycles between OLED mode's different display views
 */
void handle_short_press() {
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0

    switch (currentMode) {
 8000f20:	4b1d      	ldr	r3, [pc, #116]	@ (8000f98 <handle_short_press+0x7c>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d02d      	beq.n	8000f84 <handle_short_press+0x68>
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	dc2f      	bgt.n	8000f8c <handle_short_press+0x70>
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d002      	beq.n	8000f36 <handle_short_press+0x1a>
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d011      	beq.n	8000f58 <handle_short_press+0x3c>
		case MODE_VOLUME:
//	        volumeLevel = MIN(volumeLevel + 1, 10);
			refreshDisplay = 1;
			break;
    }
}
 8000f34:	e02a      	b.n	8000f8c <handle_short_press+0x70>
			accelView = (accelView + 1) % 4;
 8000f36:	4b19      	ldr	r3, [pc, #100]	@ (8000f9c <handle_short_press+0x80>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	425a      	negs	r2, r3
 8000f3e:	f003 0303 	and.w	r3, r3, #3
 8000f42:	f002 0203 	and.w	r2, r2, #3
 8000f46:	bf58      	it	pl
 8000f48:	4253      	negpl	r3, r2
 8000f4a:	b2da      	uxtb	r2, r3
 8000f4c:	4b13      	ldr	r3, [pc, #76]	@ (8000f9c <handle_short_press+0x80>)
 8000f4e:	701a      	strb	r2, [r3, #0]
			refreshDisplay = 1;
 8000f50:	4b13      	ldr	r3, [pc, #76]	@ (8000fa0 <handle_short_press+0x84>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	701a      	strb	r2, [r3, #0]
			break;
 8000f56:	e019      	b.n	8000f8c <handle_short_press+0x70>
	        driftIndex = (driftIndex + 1) % 3;
 8000f58:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <handle_short_press+0x88>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	1c5a      	adds	r2, r3, #1
 8000f5e:	4b12      	ldr	r3, [pc, #72]	@ (8000fa8 <handle_short_press+0x8c>)
 8000f60:	fb83 3102 	smull	r3, r1, r3, r2
 8000f64:	17d3      	asrs	r3, r2, #31
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	460b      	mov	r3, r1
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	440b      	add	r3, r1
 8000f6e:	1ad1      	subs	r1, r2, r3
 8000f70:	b2ca      	uxtb	r2, r1
 8000f72:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa4 <handle_short_press+0x88>)
 8000f74:	701a      	strb	r2, [r3, #0]
			refreshDisplay = 1;
 8000f76:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa0 <handle_short_press+0x84>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	701a      	strb	r2, [r3, #0]
			playSound = 1;
 8000f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <handle_short_press+0x90>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
			break;
 8000f82:	e003      	b.n	8000f8c <handle_short_press+0x70>
			refreshDisplay = 1;
 8000f84:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <handle_short_press+0x84>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	701a      	strb	r2, [r3, #0]
			break;
 8000f8a:	bf00      	nop
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	20040304 	.word	0x20040304
 8000f9c:	20040305 	.word	0x20040305
 8000fa0:	20040307 	.word	0x20040307
 8000fa4:	20040306 	.word	0x20040306
 8000fa8:	55555556 	.word	0x55555556
 8000fac:	20040308 	.word	0x20040308

08000fb0 <handle_long_press>:
/*
 * Handles long button presses
 *
 * Cycles between different display modes
 */
void handle_long_press() {
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0

    switch (currentMode) {
 8000fb4:	4b15      	ldr	r3, [pc, #84]	@ (800100c <handle_long_press+0x5c>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d00e      	beq.n	8000fda <handle_long_press+0x2a>
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	dc10      	bgt.n	8000fe2 <handle_long_press+0x32>
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d002      	beq.n	8000fca <handle_long_press+0x1a>
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d004      	beq.n	8000fd2 <handle_long_press+0x22>
 8000fc8:	e00b      	b.n	8000fe2 <handle_long_press+0x32>

		case MODE_ACCEL:
//			peakAccel = 0;  // reset peak
			refreshDisplay = 1;
 8000fca:	4b11      	ldr	r3, [pc, #68]	@ (8001010 <handle_long_press+0x60>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	701a      	strb	r2, [r3, #0]
			break;
 8000fd0:	e007      	b.n	8000fe2 <handle_long_press+0x32>

		case MODE_SOUND:
//			selectedSound = soundIndex;
			refreshDisplay = 1;
 8000fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001010 <handle_long_press+0x60>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	701a      	strb	r2, [r3, #0]
			break;
 8000fd8:	e003      	b.n	8000fe2 <handle_long_press+0x32>

		case MODE_VOLUME:
			refreshDisplay = 1;
 8000fda:	4b0d      	ldr	r3, [pc, #52]	@ (8001010 <handle_long_press+0x60>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	701a      	strb	r2, [r3, #0]
			break;
 8000fe0:	bf00      	nop
    }

    // Switch to next mode on long press
    currentMode = (currentMode + 1) % 3;
 8000fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <handle_long_press+0x5c>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	1c5a      	adds	r2, r3, #1
 8000fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8001014 <handle_long_press+0x64>)
 8000fea:	fb83 3102 	smull	r3, r1, r3, r2
 8000fee:	17d3      	asrs	r3, r2, #31
 8000ff0:	1ac9      	subs	r1, r1, r3
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	440b      	add	r3, r1
 8000ff8:	1ad1      	subs	r1, r2, r3
 8000ffa:	b2ca      	uxtb	r2, r1
 8000ffc:	4b03      	ldr	r3, [pc, #12]	@ (800100c <handle_long_press+0x5c>)
 8000ffe:	701a      	strb	r2, [r3, #0]
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	20040304 	.word	0x20040304
 8001010:	20040307 	.word	0x20040307
 8001014:	55555556 	.word	0x55555556

08001018 <handle_button>:
 * Handles button press and debounce
 *
 * Debounce state machine
 */
void handle_button(void)
	{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
	    uint32_t now = HAL_GetTick();
 800101e:	f001 fcd7 	bl	80029d0 <HAL_GetTick>
 8001022:	6078      	str	r0, [r7, #4]

	    switch (buttonState)
 8001024:	4b44      	ldr	r3, [pc, #272]	@ (8001138 <handle_button+0x120>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b03      	cmp	r3, #3
 800102a:	d85c      	bhi.n	80010e6 <handle_button+0xce>
 800102c:	a201      	add	r2, pc, #4	@ (adr r2, 8001034 <handle_button+0x1c>)
 800102e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001032:	bf00      	nop
 8001034:	08001045 	.word	0x08001045
 8001038:	08001063 	.word	0x08001063
 800103c:	08001093 	.word	0x08001093
 8001040:	080010a9 	.word	0x080010a9
	    {
	        case BUTTON_IDLE:
	            if (buttonIRQFlag)
 8001044:	4b3d      	ldr	r3, [pc, #244]	@ (800113c <handle_button+0x124>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	d04f      	beq.n	80010ee <handle_button+0xd6>
	            {
	                buttonIRQFlag = 0;
 800104e:	4b3b      	ldr	r3, [pc, #236]	@ (800113c <handle_button+0x124>)
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
	                debounceStart = now;
 8001054:	4a3a      	ldr	r2, [pc, #232]	@ (8001140 <handle_button+0x128>)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6013      	str	r3, [r2, #0]
	                buttonState = BUTTON_DEBOUNCE;
 800105a:	4b37      	ldr	r3, [pc, #220]	@ (8001138 <handle_button+0x120>)
 800105c:	2201      	movs	r2, #1
 800105e:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 8001060:	e045      	b.n	80010ee <handle_button+0xd6>

	        case BUTTON_DEBOUNCE:
	            if (now - debounceStart >= DEBOUNCE_MS)
 8001062:	4b37      	ldr	r3, [pc, #220]	@ (8001140 <handle_button+0x128>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b31      	cmp	r3, #49	@ 0x31
 800106c:	d941      	bls.n	80010f2 <handle_button+0xda>
	            {
	                if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_RESET)   // active low
 800106e:	2102      	movs	r1, #2
 8001070:	4834      	ldr	r0, [pc, #208]	@ (8001144 <handle_button+0x12c>)
 8001072:	f002 fde5 	bl	8003c40 <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d106      	bne.n	800108a <handle_button+0x72>
	                {
	                    pressStart = now;
 800107c:	4a32      	ldr	r2, [pc, #200]	@ (8001148 <handle_button+0x130>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6013      	str	r3, [r2, #0]
	                    buttonState = BUTTON_PRESSED;
 8001082:	4b2d      	ldr	r3, [pc, #180]	@ (8001138 <handle_button+0x120>)
 8001084:	2202      	movs	r2, #2
 8001086:	701a      	strb	r2, [r3, #0]
	                else
	                {
	                    buttonState = BUTTON_IDLE;
	                }
	            }
	            break;
 8001088:	e033      	b.n	80010f2 <handle_button+0xda>
	                    buttonState = BUTTON_IDLE;
 800108a:	4b2b      	ldr	r3, [pc, #172]	@ (8001138 <handle_button+0x120>)
 800108c:	2200      	movs	r2, #0
 800108e:	701a      	strb	r2, [r3, #0]
	            break;
 8001090:	e02f      	b.n	80010f2 <handle_button+0xda>

	        case BUTTON_PRESSED:
	            if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET)
 8001092:	2102      	movs	r1, #2
 8001094:	482b      	ldr	r0, [pc, #172]	@ (8001144 <handle_button+0x12c>)
 8001096:	f002 fdd3 	bl	8003c40 <HAL_GPIO_ReadPin>
 800109a:	4603      	mov	r3, r0
 800109c:	2b01      	cmp	r3, #1
 800109e:	d12a      	bne.n	80010f6 <handle_button+0xde>
	            {
	                buttonState = BUTTON_RELEASED;
 80010a0:	4b25      	ldr	r3, [pc, #148]	@ (8001138 <handle_button+0x120>)
 80010a2:	2203      	movs	r2, #3
 80010a4:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 80010a6:	e026      	b.n	80010f6 <handle_button+0xde>

	        case BUTTON_RELEASED:
	        {
	            uint32_t duration = now - pressStart;
 80010a8:	4b27      	ldr	r3, [pc, #156]	@ (8001148 <handle_button+0x130>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	603b      	str	r3, [r7, #0]

	            if (duration >= LONG_PRESS_MS)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80010b8:	d308      	bcc.n	80010cc <handle_button+0xb4>
	            {
	                printf("Long Press\r\n");
 80010ba:	4824      	ldr	r0, [pc, #144]	@ (800114c <handle_button+0x134>)
 80010bc:	f006 fda2 	bl	8007c04 <puts>
	                clickCount = 0;
 80010c0:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <handle_button+0x138>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
	                handle_long_press();
 80010c6:	f7ff ff73 	bl	8000fb0 <handle_long_press>
 80010ca:	e008      	b.n	80010de <handle_button+0xc6>
	            }
	            else
	            {
	                clickCount++;
 80010cc:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <handle_button+0x138>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	3301      	adds	r3, #1
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001150 <handle_button+0x138>)
 80010d6:	701a      	strb	r2, [r3, #0]
	                lastReleaseTime = now;
 80010d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001154 <handle_button+0x13c>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6013      	str	r3, [r2, #0]
	            }

	            buttonState = BUTTON_IDLE;
 80010de:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <handle_button+0x120>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	701a      	strb	r2, [r3, #0]
	            break;
 80010e4:	e008      	b.n	80010f8 <handle_button+0xe0>
	        }

	        default:
	            buttonState = BUTTON_IDLE;
 80010e6:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <handle_button+0x120>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]
	            break;
 80010ec:	e004      	b.n	80010f8 <handle_button+0xe0>
	            break;
 80010ee:	bf00      	nop
 80010f0:	e002      	b.n	80010f8 <handle_button+0xe0>
	            break;
 80010f2:	bf00      	nop
 80010f4:	e000      	b.n	80010f8 <handle_button+0xe0>
	            break;
 80010f6:	bf00      	nop
	    }

	    // single/double click
	    if (clickCount > 0 && (now - lastReleaseTime > DOUBLE_CLICK_MS))
 80010f8:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <handle_button+0x138>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d016      	beq.n	800112e <handle_button+0x116>
 8001100:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <handle_button+0x13c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800110c:	d90f      	bls.n	800112e <handle_button+0x116>
	    {
	        if (clickCount == 1) {
 800110e:	4b10      	ldr	r3, [pc, #64]	@ (8001150 <handle_button+0x138>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d105      	bne.n	8001122 <handle_button+0x10a>
	            printf("Single Click\r\n");
 8001116:	4810      	ldr	r0, [pc, #64]	@ (8001158 <handle_button+0x140>)
 8001118:	f006 fd74 	bl	8007c04 <puts>
	        	handle_short_press();
 800111c:	f7ff fefe 	bl	8000f1c <handle_short_press>
 8001120:	e002      	b.n	8001128 <handle_button+0x110>
	        }
	        else {
	            printf("Double Click\r\n");
 8001122:	480e      	ldr	r0, [pc, #56]	@ (800115c <handle_button+0x144>)
 8001124:	f006 fd6e 	bl	8007c04 <puts>
	        }
	        clickCount = 0;
 8001128:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <handle_button+0x138>)
 800112a:	2200      	movs	r2, #0
 800112c:	701a      	strb	r2, [r3, #0]
	    }
	}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	200401f4 	.word	0x200401f4
 800113c:	20040208 	.word	0x20040208
 8001140:	200401f8 	.word	0x200401f8
 8001144:	48000800 	.word	0x48000800
 8001148:	200401fc 	.word	0x200401fc
 800114c:	08009b00 	.word	0x08009b00
 8001150:	20040200 	.word	0x20040200
 8001154:	20040204 	.word	0x20040204
 8001158:	08009b0c 	.word	0x08009b0c
 800115c:	08009b1c 	.word	0x08009b1c

08001160 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08a      	sub	sp, #40	@ 0x28
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001166:	463b      	mov	r3, r7
 8001168:	2228      	movs	r2, #40	@ 0x28
 800116a:	2100      	movs	r1, #0
 800116c:	4618      	mov	r0, r3
 800116e:	f006 fd51 	bl	8007c14 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001172:	4b13      	ldr	r3, [pc, #76]	@ (80011c0 <MX_DAC1_Init+0x60>)
 8001174:	4a13      	ldr	r2, [pc, #76]	@ (80011c4 <MX_DAC1_Init+0x64>)
 8001176:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001178:	4811      	ldr	r0, [pc, #68]	@ (80011c0 <MX_DAC1_Init+0x60>)
 800117a:	f001 fd6a 	bl	8002c52 <HAL_DAC_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001184:	f000 fbce 	bl	8001924 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001188:	2300      	movs	r3, #0
 800118a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800118c:	2316      	movs	r3, #22
 800118e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8001190:	2300      	movs	r3, #0
 8001192:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8001198:	2301      	movs	r3, #1
 800119a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800119c:	2300      	movs	r3, #0
 800119e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011a0:	463b      	mov	r3, r7
 80011a2:	2200      	movs	r2, #0
 80011a4:	4619      	mov	r1, r3
 80011a6:	4806      	ldr	r0, [pc, #24]	@ (80011c0 <MX_DAC1_Init+0x60>)
 80011a8:	f001 ff0a 	bl	8002fc0 <HAL_DAC_ConfigChannel>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 80011b2:	f000 fbb7 	bl	8001924 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80011b6:	bf00      	nop
 80011b8:	3728      	adds	r7, #40	@ 0x28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	2004020c 	.word	0x2004020c
 80011c4:	40007400 	.word	0x40007400

080011c8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b08a      	sub	sp, #40	@ 0x28
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a2f      	ldr	r2, [pc, #188]	@ (80012a4 <HAL_DAC_MspInit+0xdc>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d157      	bne.n	800129a <HAL_DAC_MspInit+0xd2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80011ea:	4b2f      	ldr	r3, [pc, #188]	@ (80012a8 <HAL_DAC_MspInit+0xe0>)
 80011ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ee:	4a2e      	ldr	r2, [pc, #184]	@ (80012a8 <HAL_DAC_MspInit+0xe0>)
 80011f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80011f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80011f6:	4b2c      	ldr	r3, [pc, #176]	@ (80012a8 <HAL_DAC_MspInit+0xe0>)
 80011f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	4b29      	ldr	r3, [pc, #164]	@ (80012a8 <HAL_DAC_MspInit+0xe0>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001206:	4a28      	ldr	r2, [pc, #160]	@ (80012a8 <HAL_DAC_MspInit+0xe0>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800120e:	4b26      	ldr	r3, [pc, #152]	@ (80012a8 <HAL_DAC_MspInit+0xe0>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800121a:	2310      	movs	r3, #16
 800121c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800121e:	2303      	movs	r3, #3
 8001220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	4619      	mov	r1, r3
 800122c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001230:	f002 fb74 	bl	800391c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001234:	4b1d      	ldr	r3, [pc, #116]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 8001236:	4a1e      	ldr	r2, [pc, #120]	@ (80012b0 <HAL_DAC_MspInit+0xe8>)
 8001238:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 800123a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 800123c:	2206      	movs	r2, #6
 800123e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001240:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 8001242:	2210      	movs	r2, #16
 8001244:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001246:	4b19      	ldr	r3, [pc, #100]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 8001248:	2200      	movs	r2, #0
 800124a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800124c:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 800124e:	2280      	movs	r2, #128	@ 0x80
 8001250:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001252:	4b16      	ldr	r3, [pc, #88]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 8001254:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001258:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800125a:	4b14      	ldr	r3, [pc, #80]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 800125c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001260:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_NORMAL;
 8001262:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 8001264:	2200      	movs	r2, #0
 8001266:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001268:	4b10      	ldr	r3, [pc, #64]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 800126a:	2200      	movs	r2, #0
 800126c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800126e:	480f      	ldr	r0, [pc, #60]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 8001270:	f002 f886 	bl	8003380 <HAL_DMA_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800127a:	f000 fb53 	bl	8001924 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a0a      	ldr	r2, [pc, #40]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	4a09      	ldr	r2, [pc, #36]	@ (80012ac <HAL_DAC_MspInit+0xe4>)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800128a:	2200      	movs	r2, #0
 800128c:	2100      	movs	r1, #0
 800128e:	2036      	movs	r0, #54	@ 0x36
 8001290:	f001 fca9 	bl	8002be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001294:	2036      	movs	r0, #54	@ 0x36
 8001296:	f001 fcc2 	bl	8002c1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 800129a:	bf00      	nop
 800129c:	3728      	adds	r7, #40	@ 0x28
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40007400 	.word	0x40007400
 80012a8:	40021000 	.word	0x40021000
 80012ac:	20040220 	.word	0x20040220
 80012b0:	40020008 	.word	0x40020008

080012b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80012ba:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <MX_DMA_Init+0x50>)
 80012bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012be:	4a11      	ldr	r2, [pc, #68]	@ (8001304 <MX_DMA_Init+0x50>)
 80012c0:	f043 0304 	orr.w	r3, r3, #4
 80012c4:	6493      	str	r3, [r2, #72]	@ 0x48
 80012c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <MX_DMA_Init+0x50>)
 80012c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012ca:	f003 0304 	and.w	r3, r3, #4
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <MX_DMA_Init+0x50>)
 80012d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001304 <MX_DMA_Init+0x50>)
 80012d8:	f043 0301 	orr.w	r3, r3, #1
 80012dc:	6493      	str	r3, [r2, #72]	@ 0x48
 80012de:	4b09      	ldr	r3, [pc, #36]	@ (8001304 <MX_DMA_Init+0x50>)
 80012e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	603b      	str	r3, [r7, #0]
 80012e8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2100      	movs	r1, #0
 80012ee:	200b      	movs	r0, #11
 80012f0:	f001 fc79 	bl	8002be6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012f4:	200b      	movs	r0, #11
 80012f6:	f001 fc92 	bl	8002c1e <HAL_NVIC_EnableIRQ>

}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40021000 	.word	0x40021000

08001308 <MX_GPIO_Init>:
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
     PE0   ------> S_TIM4_ETR
*/
void MX_GPIO_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08e      	sub	sp, #56	@ 0x38
 800130c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
 800131c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800131e:	4bb2      	ldr	r3, [pc, #712]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	4ab1      	ldr	r2, [pc, #708]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001324:	f043 0310 	orr.w	r3, r3, #16
 8001328:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132a:	4baf      	ldr	r3, [pc, #700]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	f003 0310 	and.w	r3, r3, #16
 8001332:	623b      	str	r3, [r7, #32]
 8001334:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001336:	4bac      	ldr	r3, [pc, #688]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	4aab      	ldr	r2, [pc, #684]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 800133c:	f043 0304 	orr.w	r3, r3, #4
 8001340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001342:	4ba9      	ldr	r3, [pc, #676]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	f003 0304 	and.w	r3, r3, #4
 800134a:	61fb      	str	r3, [r7, #28]
 800134c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800134e:	4ba6      	ldr	r3, [pc, #664]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	4aa5      	ldr	r2, [pc, #660]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001354:	f043 0320 	orr.w	r3, r3, #32
 8001358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135a:	4ba3      	ldr	r3, [pc, #652]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	f003 0320 	and.w	r3, r3, #32
 8001362:	61bb      	str	r3, [r7, #24]
 8001364:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001366:	4ba0      	ldr	r3, [pc, #640]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	4a9f      	ldr	r2, [pc, #636]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 800136c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001372:	4b9d      	ldr	r3, [pc, #628]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	4b9a      	ldr	r3, [pc, #616]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001382:	4a99      	ldr	r2, [pc, #612]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138a:	4b97      	ldr	r3, [pc, #604]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001396:	4b94      	ldr	r3, [pc, #592]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 8001398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139a:	4a93      	ldr	r2, [pc, #588]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 800139c:	f043 0302 	orr.w	r3, r3, #2
 80013a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a2:	4b91      	ldr	r3, [pc, #580]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 80013a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ae:	4b8e      	ldr	r3, [pc, #568]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b2:	4a8d      	ldr	r2, [pc, #564]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 80013b4:	f043 0308 	orr.w	r3, r3, #8
 80013b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ba:	4b8b      	ldr	r3, [pc, #556]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013be:	f003 0308 	and.w	r3, r3, #8
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013c6:	4b88      	ldr	r3, [pc, #544]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ca:	4a87      	ldr	r2, [pc, #540]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 80013cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013d2:	4b85      	ldr	r3, [pc, #532]	@ (80015e8 <MX_GPIO_Init+0x2e0>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80013de:	f002 fd3b 	bl	8003e58 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OLED_CS_Pin|OLED_DC_Pin|OLED_Res_Pin, GPIO_PIN_SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80013e8:	4880      	ldr	r0, [pc, #512]	@ (80015ec <MX_GPIO_Init+0x2e4>)
 80013ea:	f002 fc41 	bl	8003c70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013ee:	230c      	movs	r3, #12
 80013f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f2:	2302      	movs	r3, #2
 80013f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fa:	2300      	movs	r3, #0
 80013fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80013fe:	230d      	movs	r3, #13
 8001400:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001402:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001406:	4619      	mov	r1, r3
 8001408:	4879      	ldr	r0, [pc, #484]	@ (80015f0 <MX_GPIO_Init+0x2e8>)
 800140a:	f002 fa87 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 800140e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001412:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001414:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001418:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800141a:	2302      	movs	r3, #2
 800141c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800141e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001422:	4619      	mov	r1, r3
 8001424:	4873      	ldr	r0, [pc, #460]	@ (80015f4 <MX_GPIO_Init+0x2ec>)
 8001426:	f002 fa79 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800142a:	2307      	movs	r3, #7
 800142c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800142e:	2312      	movs	r3, #18
 8001430:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001436:	2303      	movs	r3, #3
 8001438:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800143a:	2304      	movs	r3, #4
 800143c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800143e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001442:	4619      	mov	r1, r3
 8001444:	4869      	ldr	r0, [pc, #420]	@ (80015ec <MX_GPIO_Init+0x2e4>)
 8001446:	f002 fa69 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800144a:	2380      	movs	r3, #128	@ 0x80
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144e:	2302      	movs	r3, #2
 8001450:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001456:	2300      	movs	r3, #0
 8001458:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800145a:	230d      	movs	r3, #13
 800145c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800145e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001462:	4619      	mov	r1, r3
 8001464:	4861      	ldr	r0, [pc, #388]	@ (80015ec <MX_GPIO_Init+0x2e4>)
 8001466:	f002 fa59 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800146a:	233d      	movs	r3, #61	@ 0x3d
 800146c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800146e:	230b      	movs	r3, #11
 8001470:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001476:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800147a:	4619      	mov	r1, r3
 800147c:	485d      	ldr	r0, [pc, #372]	@ (80015f4 <MX_GPIO_Init+0x2ec>)
 800147e:	f002 fa4d 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001482:	2302      	movs	r3, #2
 8001484:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001486:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800148a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800148c:	2301      	movs	r3, #1
 800148e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001490:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001494:	4619      	mov	r1, r3
 8001496:	4857      	ldr	r0, [pc, #348]	@ (80015f4 <MX_GPIO_Init+0x2ec>)
 8001498:	f002 fa40 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800149c:	230a      	movs	r3, #10
 800149e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80014a0:	230b      	movs	r3, #11
 80014a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ac:	4619      	mov	r1, r3
 80014ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014b2:	f002 fa33 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014b6:	2301      	movs	r3, #1
 80014b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ba:	2302      	movs	r3, #2
 80014bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	2300      	movs	r3, #0
 80014c4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014c6:	2302      	movs	r3, #2
 80014c8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ce:	4619      	mov	r1, r3
 80014d0:	4849      	ldr	r0, [pc, #292]	@ (80015f8 <MX_GPIO_Init+0x2f0>)
 80014d2:	f002 fa23 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014d6:	2302      	movs	r3, #2
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80014da:	230b      	movs	r3, #11
 80014dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014e6:	4619      	mov	r1, r3
 80014e8:	4843      	ldr	r0, [pc, #268]	@ (80015f8 <MX_GPIO_Init+0x2f0>)
 80014ea:	f002 fa17 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80014ee:	2344      	movs	r3, #68	@ 0x44
 80014f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014f2:	2303      	movs	r3, #3
 80014f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014fe:	4619      	mov	r1, r3
 8001500:	483d      	ldr	r0, [pc, #244]	@ (80015f8 <MX_GPIO_Init+0x2f0>)
 8001502:	f002 fa0b 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_CS_Pin OLED_DC_Pin OLED_Res_Pin */
  GPIO_InitStruct.Pin = OLED_CS_Pin|OLED_DC_Pin|OLED_Res_Pin;
 8001506:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150c:	2301      	movs	r3, #1
 800150e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001514:	2300      	movs	r3, #0
 8001516:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001518:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800151c:	4619      	mov	r1, r3
 800151e:	4833      	ldr	r0, [pc, #204]	@ (80015ec <MX_GPIO_Init+0x2e4>)
 8001520:	f002 f9fc 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001524:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8001528:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001532:	2300      	movs	r3, #0
 8001534:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001536:	2301      	movs	r3, #1
 8001538:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800153a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800153e:	4619      	mov	r1, r3
 8001540:	482b      	ldr	r0, [pc, #172]	@ (80015f0 <MX_GPIO_Init+0x2e8>)
 8001542:	f002 f9eb 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001546:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800154a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154c:	2302      	movs	r3, #2
 800154e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001554:	2300      	movs	r3, #0
 8001556:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001558:	2303      	movs	r3, #3
 800155a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800155c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001560:	4619      	mov	r1, r3
 8001562:	4823      	ldr	r0, [pc, #140]	@ (80015f0 <MX_GPIO_Init+0x2e8>)
 8001564:	f002 f9da 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001568:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800156c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156e:	2302      	movs	r3, #2
 8001570:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001572:	2300      	movs	r3, #0
 8001574:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001576:	2300      	movs	r3, #0
 8001578:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800157a:	2301      	movs	r3, #1
 800157c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001582:	4619      	mov	r1, r3
 8001584:	481c      	ldr	r0, [pc, #112]	@ (80015f8 <MX_GPIO_Init+0x2f0>)
 8001586:	f002 f9c9 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800158a:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 800158e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800159c:	230d      	movs	r3, #13
 800159e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a4:	4619      	mov	r1, r3
 80015a6:	4814      	ldr	r0, [pc, #80]	@ (80015f8 <MX_GPIO_Init+0x2f0>)
 80015a8:	f002 f9b8 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80015ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b2:	2302      	movs	r3, #2
 80015b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ba:	2300      	movs	r3, #0
 80015bc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80015be:	230e      	movs	r3, #14
 80015c0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015c6:	4619      	mov	r1, r3
 80015c8:	480b      	ldr	r0, [pc, #44]	@ (80015f8 <MX_GPIO_Init+0x2f0>)
 80015ca:	f002 f9a7 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d4:	2302      	movs	r3, #2
 80015d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015dc:	2303      	movs	r3, #3
 80015de:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015e0:	2307      	movs	r3, #7
 80015e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80015e4:	e00a      	b.n	80015fc <MX_GPIO_Init+0x2f4>
 80015e6:	bf00      	nop
 80015e8:	40021000 	.word	0x40021000
 80015ec:	48001400 	.word	0x48001400
 80015f0:	48001000 	.word	0x48001000
 80015f4:	48000800 	.word	0x48000800
 80015f8:	48000400 	.word	0x48000400
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001600:	4619      	mov	r1, r3
 8001602:	4869      	ldr	r0, [pc, #420]	@ (80017a8 <MX_GPIO_Init+0x4a0>)
 8001604:	f002 f98a 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001608:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800160c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160e:	2302      	movs	r3, #2
 8001610:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800161a:	2302      	movs	r3, #2
 800161c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800161e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001622:	4619      	mov	r1, r3
 8001624:	4860      	ldr	r0, [pc, #384]	@ (80017a8 <MX_GPIO_Init+0x4a0>)
 8001626:	f002 f979 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800162a:	2340      	movs	r3, #64	@ 0x40
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001636:	2300      	movs	r3, #0
 8001638:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800163a:	230d      	movs	r3, #13
 800163c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800163e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001642:	4619      	mov	r1, r3
 8001644:	4859      	ldr	r0, [pc, #356]	@ (80017ac <MX_GPIO_Init+0x4a4>)
 8001646:	f002 f969 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800164a:	2380      	movs	r3, #128	@ 0x80
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800165a:	2302      	movs	r3, #2
 800165c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800165e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001662:	4619      	mov	r1, r3
 8001664:	4851      	ldr	r0, [pc, #324]	@ (80017ac <MX_GPIO_Init+0x4a4>)
 8001666:	f002 f959 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800166a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800166e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001670:	2302      	movs	r3, #2
 8001672:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001678:	2303      	movs	r3, #3
 800167a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800167c:	230c      	movs	r3, #12
 800167e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001680:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001684:	4619      	mov	r1, r3
 8001686:	4849      	ldr	r0, [pc, #292]	@ (80017ac <MX_GPIO_Init+0x4a4>)
 8001688:	f002 f948 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800168c:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001690:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001692:	2302      	movs	r3, #2
 8001694:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800169a:	2303      	movs	r3, #3
 800169c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800169e:	230a      	movs	r3, #10
 80016a0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a6:	4619      	mov	r1, r3
 80016a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016ac:	f002 f936 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b6:	2300      	movs	r3, #0
 80016b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016c2:	4619      	mov	r1, r3
 80016c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016c8:	f002 f928 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016cc:	2301      	movs	r3, #1
 80016ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d0:	2302      	movs	r3, #2
 80016d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d8:	2303      	movs	r3, #3
 80016da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80016dc:	2309      	movs	r3, #9
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e4:	4619      	mov	r1, r3
 80016e6:	4830      	ldr	r0, [pc, #192]	@ (80017a8 <MX_GPIO_Init+0x4a0>)
 80016e8:	f002 f918 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016ec:	2304      	movs	r3, #4
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f0:	2302      	movs	r3, #2
 80016f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f8:	2303      	movs	r3, #3
 80016fa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80016fc:	230c      	movs	r3, #12
 80016fe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001700:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001704:	4619      	mov	r1, r3
 8001706:	4828      	ldr	r0, [pc, #160]	@ (80017a8 <MX_GPIO_Init+0x4a0>)
 8001708:	f002 f908 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800170c:	2378      	movs	r3, #120	@ 0x78
 800170e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001710:	2302      	movs	r3, #2
 8001712:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001718:	2303      	movs	r3, #3
 800171a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800171c:	2307      	movs	r3, #7
 800171e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001720:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001724:	4619      	mov	r1, r3
 8001726:	4820      	ldr	r0, [pc, #128]	@ (80017a8 <MX_GPIO_Init+0x4a0>)
 8001728:	f002 f8f8 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800172c:	2338      	movs	r3, #56	@ 0x38
 800172e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001730:	2302      	movs	r3, #2
 8001732:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001734:	2300      	movs	r3, #0
 8001736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001738:	2303      	movs	r3, #3
 800173a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800173c:	2306      	movs	r3, #6
 800173e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001740:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001744:	4619      	mov	r1, r3
 8001746:	481a      	ldr	r0, [pc, #104]	@ (80017b0 <MX_GPIO_Init+0x4a8>)
 8001748:	f002 f8e8 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800174c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001750:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001752:	2312      	movs	r3, #18
 8001754:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175a:	2303      	movs	r3, #3
 800175c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800175e:	2304      	movs	r3, #4
 8001760:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001766:	4619      	mov	r1, r3
 8001768:	4811      	ldr	r0, [pc, #68]	@ (80017b0 <MX_GPIO_Init+0x4a8>)
 800176a:	f002 f8d7 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800176e:	2301      	movs	r3, #1
 8001770:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177a:	2300      	movs	r3, #0
 800177c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800177e:	2302      	movs	r3, #2
 8001780:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001782:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001786:	4619      	mov	r1, r3
 8001788:	480a      	ldr	r0, [pc, #40]	@ (80017b4 <MX_GPIO_Init+0x4ac>)
 800178a:	f002 f8c7 	bl	800391c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800178e:	2200      	movs	r2, #0
 8001790:	2100      	movs	r1, #0
 8001792:	2007      	movs	r0, #7
 8001794:	f001 fa27 	bl	8002be6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001798:	2007      	movs	r0, #7
 800179a:	f001 fa40 	bl	8002c1e <HAL_NVIC_EnableIRQ>

}
 800179e:	bf00      	nop
 80017a0:	3738      	adds	r7, #56	@ 0x38
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	48000c00 	.word	0x48000c00
 80017ac:	48000800 	.word	0x48000800
 80017b0:	48000400 	.word	0x48000400
 80017b4:	48001000 	.word	0x48001000

080017b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017be:	f001 f89f 	bl	8002900 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017c2:	f000 f85b 	bl	800187c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017c6:	f7ff fd9f 	bl	8001308 <MX_GPIO_Init>
  MX_DMA_Init();
 80017ca:	f7ff fd73 	bl	80012b4 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80017ce:	f000 fd43 	bl	8002258 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80017d2:	f000 fb1b 	bl	8001e0c <MX_SPI1_Init>
  MX_DAC1_Init();
 80017d6:	f7ff fcc3 	bl	8001160 <MX_DAC1_Init>
  MX_TIM6_Init();
 80017da:	f000 fce1 	bl	80021a0 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  ssd1306_Init(); 				// Initialize OLED display
 80017de:	f000 fe8f 	bl	8002500 <ssd1306_Init>

  initSpeaker();				// Initialize speaker
 80017e2:	f000 f947 	bl	8001a74 <initSpeaker>

  // Display startup message
  ssd1306_SetCursor(5, 5);	  	// Place cursor
 80017e6:	2105      	movs	r1, #5
 80017e8:	2005      	movs	r0, #5
 80017ea:	f001 f83f 	bl	800286c <ssd1306_SetCursor>
  ssd1306_WriteString("Bike Drifter", Font_7x10, White);
 80017ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001860 <main+0xa8>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	9200      	str	r2, [sp, #0]
 80017f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017f6:	481b      	ldr	r0, [pc, #108]	@ (8001864 <main+0xac>)
 80017f8:	f001 f812 	bl	8002820 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 80017fc:	f000 ff02 	bl	8002604 <ssd1306_UpdateScreen>

  while (1)
  {

	  // 1. Determine button press and set flags for OLED, speaker, and accel
	  handle_button();
 8001800:	f7ff fc0a 	bl	8001018 <handle_button>

//	  read_accelerometer();		// TODO


	  // 2. Refresh the display to show new message
	  if (refreshDisplay) {
 8001804:	4b18      	ldr	r3, [pc, #96]	@ (8001868 <main+0xb0>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d016      	beq.n	800183a <main+0x82>
		  refreshDisplay = 0;
 800180c:	4b16      	ldr	r3, [pc, #88]	@ (8001868 <main+0xb0>)
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]

		  switch (currentMode) {
 8001812:	4b16      	ldr	r3, [pc, #88]	@ (800186c <main+0xb4>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b02      	cmp	r3, #2
 8001818:	d00c      	beq.n	8001834 <main+0x7c>
 800181a:	2b02      	cmp	r3, #2
 800181c:	dc0d      	bgt.n	800183a <main+0x82>
 800181e:	2b00      	cmp	r3, #0
 8001820:	d002      	beq.n	8001828 <main+0x70>
 8001822:	2b01      	cmp	r3, #1
 8001824:	d003      	beq.n	800182e <main+0x76>
 8001826:	e008      	b.n	800183a <main+0x82>
		  	  case MODE_ACCEL:
		  		  oled_accel_mode();
 8001828:	f000 f882 	bl	8001930 <oled_accel_mode>
		  		  break;
 800182c:	e005      	b.n	800183a <main+0x82>
		  	  case MODE_SOUND:
		  		  oled_speaker_mode();
 800182e:	f000 f8cb 	bl	80019c8 <oled_speaker_mode>
		  		  break;
 8001832:	e002      	b.n	800183a <main+0x82>
		  	  case MODE_VOLUME:
		  		  oled_volume_mode();
 8001834:	f000 f904 	bl	8001a40 <oled_volume_mode>
		  		  break;
 8001838:	bf00      	nop
		  }
	  }

	  // 3. Play drift sound
	  if (playSound) {
 800183a:	4b0d      	ldr	r3, [pc, #52]	@ (8001870 <main+0xb8>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d0de      	beq.n	8001800 <main+0x48>
		  playSound = 0;
 8001842:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <main+0xb8>)
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
		  playDrift(driftIndex, volumeScale);
 8001848:	4b0a      	ldr	r3, [pc, #40]	@ (8001874 <main+0xbc>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	461a      	mov	r2, r3
 800184e:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <main+0xc0>)
 8001850:	edd3 7a00 	vldr	s15, [r3]
 8001854:	eeb0 0a67 	vmov.f32	s0, s15
 8001858:	4610      	mov	r0, r2
 800185a:	f000 f98d 	bl	8001b78 <playDrift>
	  handle_button();
 800185e:	e7cf      	b.n	8001800 <main+0x48>
 8001860:	0800a390 	.word	0x0800a390
 8001864:	08009b2c 	.word	0x08009b2c
 8001868:	20040307 	.word	0x20040307
 800186c:	20040304 	.word	0x20040304
 8001870:	20040308 	.word	0x20040308
 8001874:	20040306 	.word	0x20040306
 8001878:	20040000 	.word	0x20040000

0800187c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b096      	sub	sp, #88	@ 0x58
 8001880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	2244      	movs	r2, #68	@ 0x44
 8001888:	2100      	movs	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f006 f9c2 	bl	8007c14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001890:	463b      	mov	r3, r7
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
 800189c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800189e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80018a2:	f002 fa35 	bl	8003d10 <HAL_PWREx_ControlVoltageScaling>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80018ac:	f000 f83a 	bl	8001924 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80018b0:	2310      	movs	r3, #16
 80018b2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018b4:	2301      	movs	r3, #1
 80018b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80018b8:	2300      	movs	r3, #0
 80018ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80018bc:	2360      	movs	r3, #96	@ 0x60
 80018be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018c0:	2300      	movs	r3, #0
 80018c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	4618      	mov	r0, r3
 80018ca:	f002 fad5 	bl	8003e78 <HAL_RCC_OscConfig>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80018d4:	f000 f826 	bl	8001924 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018d8:	230f      	movs	r3, #15
 80018da:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80018dc:	2300      	movs	r3, #0
 80018de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018e0:	2300      	movs	r3, #0
 80018e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018e4:	2300      	movs	r3, #0
 80018e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018e8:	2300      	movs	r3, #0
 80018ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018ec:	463b      	mov	r3, r7
 80018ee:	2100      	movs	r1, #0
 80018f0:	4618      	mov	r0, r3
 80018f2:	f002 fedb 	bl	80046ac <HAL_RCC_ClockConfig>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80018fc:	f000 f812 	bl	8001924 <Error_Handler>
  }
}
 8001900:	bf00      	nop
 8001902:	3758      	adds	r7, #88	@ 0x58
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BUTTON_Pin)
 8001912:	88fb      	ldrh	r3, [r7, #6]
 8001914:	2b02      	cmp	r3, #2
 8001916:	d101      	bne.n	800191c <HAL_GPIO_EXTI_Callback+0x14>
    {
    	button_SetIRQFlag();	// Set button flag high
 8001918:	f7ff faf4 	bl	8000f04 <button_SetIRQFlag>
//        printf("button interrupt\r\n");	// debug
    }
}
 800191c:	bf00      	nop
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001928:	b672      	cpsid	i
}
 800192a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800192c:	bf00      	nop
 800192e:	e7fd      	b.n	800192c <Error_Handler+0x8>

08001930 <oled_accel_mode>:

#include "system_state.h"


// Call this function to display accelerometer data
void oled_accel_mode() {
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8001936:	2000      	movs	r0, #0
 8001938:	f000 fe4c 	bl	80025d4 <ssd1306_Fill>

	ssd1306_SetCursor(5,5);
 800193c:	2105      	movs	r1, #5
 800193e:	2005      	movs	r0, #5
 8001940:	f000 ff94 	bl	800286c <ssd1306_SetCursor>

    switch(accelView) {
 8001944:	4b1a      	ldr	r3, [pc, #104]	@ (80019b0 <oled_accel_mode+0x80>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b03      	cmp	r3, #3
 800194a:	d82b      	bhi.n	80019a4 <oled_accel_mode+0x74>
 800194c:	a201      	add	r2, pc, #4	@ (adr r2, 8001954 <oled_accel_mode+0x24>)
 800194e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001952:	bf00      	nop
 8001954:	08001965 	.word	0x08001965
 8001958:	08001975 	.word	0x08001975
 800195c:	08001985 	.word	0x08001985
 8001960:	08001995 	.word	0x08001995
    	case 0:
    		ssd1306_WriteString("Accel X:", Font_7x10, White);
 8001964:	4b13      	ldr	r3, [pc, #76]	@ (80019b4 <oled_accel_mode+0x84>)
 8001966:	2201      	movs	r2, #1
 8001968:	9200      	str	r2, [sp, #0]
 800196a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800196c:	4812      	ldr	r0, [pc, #72]	@ (80019b8 <oled_accel_mode+0x88>)
 800196e:	f000 ff57 	bl	8002820 <ssd1306_WriteString>
    		break;
 8001972:	e017      	b.n	80019a4 <oled_accel_mode+0x74>
		case 1:
			ssd1306_WriteString("Accel Y:", Font_7x10, White);
 8001974:	4b0f      	ldr	r3, [pc, #60]	@ (80019b4 <oled_accel_mode+0x84>)
 8001976:	2201      	movs	r2, #1
 8001978:	9200      	str	r2, [sp, #0]
 800197a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800197c:	480f      	ldr	r0, [pc, #60]	@ (80019bc <oled_accel_mode+0x8c>)
 800197e:	f000 ff4f 	bl	8002820 <ssd1306_WriteString>
			break;
 8001982:	e00f      	b.n	80019a4 <oled_accel_mode+0x74>
		case 2:
			ssd1306_WriteString("Accel Z:", Font_7x10, White);
 8001984:	4b0b      	ldr	r3, [pc, #44]	@ (80019b4 <oled_accel_mode+0x84>)
 8001986:	2201      	movs	r2, #1
 8001988:	9200      	str	r2, [sp, #0]
 800198a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800198c:	480c      	ldr	r0, [pc, #48]	@ (80019c0 <oled_accel_mode+0x90>)
 800198e:	f000 ff47 	bl	8002820 <ssd1306_WriteString>
			break;
 8001992:	e007      	b.n	80019a4 <oled_accel_mode+0x74>
		case 3:
			ssd1306_WriteString("Peak:",    Font_7x10, White);
 8001994:	4b07      	ldr	r3, [pc, #28]	@ (80019b4 <oled_accel_mode+0x84>)
 8001996:	2201      	movs	r2, #1
 8001998:	9200      	str	r2, [sp, #0]
 800199a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800199c:	4809      	ldr	r0, [pc, #36]	@ (80019c4 <oled_accel_mode+0x94>)
 800199e:	f000 ff3f 	bl	8002820 <ssd1306_WriteString>
			break;
 80019a2:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 80019a4:	f000 fe2e 	bl	8002604 <ssd1306_UpdateScreen>
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20040305 	.word	0x20040305
 80019b4:	0800a390 	.word	0x0800a390
 80019b8:	08009b3c 	.word	0x08009b3c
 80019bc:	08009b48 	.word	0x08009b48
 80019c0:	08009b54 	.word	0x08009b54
 80019c4:	08009b60 	.word	0x08009b60

080019c8 <oled_speaker_mode>:

// Call this function to display and set speaker mode
void oled_speaker_mode() {
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80019ce:	2000      	movs	r0, #0
 80019d0:	f000 fe00 	bl	80025d4 <ssd1306_Fill>

	ssd1306_SetCursor(5,5);
 80019d4:	2105      	movs	r1, #5
 80019d6:	2005      	movs	r0, #5
 80019d8:	f000 ff48 	bl	800286c <ssd1306_SetCursor>

    switch(driftIndex) {
 80019dc:	4b13      	ldr	r3, [pc, #76]	@ (8001a2c <oled_speaker_mode+0x64>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d016      	beq.n	8001a12 <oled_speaker_mode+0x4a>
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	dc1c      	bgt.n	8001a22 <oled_speaker_mode+0x5a>
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d002      	beq.n	80019f2 <oled_speaker_mode+0x2a>
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d008      	beq.n	8001a02 <oled_speaker_mode+0x3a>
 80019f0:	e017      	b.n	8001a22 <oled_speaker_mode+0x5a>
    	case 0:
    		ssd1306_WriteString("Drift 1:", Font_7x10, White);
 80019f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a30 <oled_speaker_mode+0x68>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	9200      	str	r2, [sp, #0]
 80019f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019fa:	480e      	ldr	r0, [pc, #56]	@ (8001a34 <oled_speaker_mode+0x6c>)
 80019fc:	f000 ff10 	bl	8002820 <ssd1306_WriteString>
    		break;
 8001a00:	e00f      	b.n	8001a22 <oled_speaker_mode+0x5a>
		case 1:
			ssd1306_WriteString("Drift 2:", Font_7x10, White);
 8001a02:	4b0b      	ldr	r3, [pc, #44]	@ (8001a30 <oled_speaker_mode+0x68>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	9200      	str	r2, [sp, #0]
 8001a08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a0a:	480b      	ldr	r0, [pc, #44]	@ (8001a38 <oled_speaker_mode+0x70>)
 8001a0c:	f000 ff08 	bl	8002820 <ssd1306_WriteString>
			break;
 8001a10:	e007      	b.n	8001a22 <oled_speaker_mode+0x5a>
		case 2:
			ssd1306_WriteString("Drift 3:", Font_7x10, White);
 8001a12:	4b07      	ldr	r3, [pc, #28]	@ (8001a30 <oled_speaker_mode+0x68>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	9200      	str	r2, [sp, #0]
 8001a18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a1a:	4808      	ldr	r0, [pc, #32]	@ (8001a3c <oled_speaker_mode+0x74>)
 8001a1c:	f000 ff00 	bl	8002820 <ssd1306_WriteString>
			break;
 8001a20:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8001a22:	f000 fdef 	bl	8002604 <ssd1306_UpdateScreen>

}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20040306 	.word	0x20040306
 8001a30:	0800a390 	.word	0x0800a390
 8001a34:	08009b68 	.word	0x08009b68
 8001a38:	08009b74 	.word	0x08009b74
 8001a3c:	08009b80 	.word	0x08009b80

08001a40 <oled_volume_mode>:

// Call this function to display and set volume level
void oled_volume_mode() {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8001a46:	2000      	movs	r0, #0
 8001a48:	f000 fdc4 	bl	80025d4 <ssd1306_Fill>
	ssd1306_SetCursor(5,5);
 8001a4c:	2105      	movs	r1, #5
 8001a4e:	2005      	movs	r0, #5
 8001a50:	f000 ff0c 	bl	800286c <ssd1306_SetCursor>

	ssd1306_WriteString("Volume 1", Font_7x10, White);
 8001a54:	4b05      	ldr	r3, [pc, #20]	@ (8001a6c <oled_volume_mode+0x2c>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	9200      	str	r2, [sp, #0]
 8001a5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a5c:	4804      	ldr	r0, [pc, #16]	@ (8001a70 <oled_volume_mode+0x30>)
 8001a5e:	f000 fedf 	bl	8002820 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001a62:	f000 fdcf 	bl	8002604 <ssd1306_UpdateScreen>
}
 8001a66:	bf00      	nop
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	0800a390 	.word	0x0800a390
 8001a70:	08009b8c 	.word	0x08009b8c

08001a74 <initSpeaker>:
uint8_t *ptrDrift[3];
uint32_t samplesDrift[3];


// Speaker initialization
void initSpeaker() {
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
//	  HAL_TIM_Base_Start(&htim6);

	    // DRIFT 0
	    uint8_t *p = (uint8_t *)&__USER_DATA;
 8001a7a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b64 <initSpeaker+0xf0>)
 8001a7c:	60fb      	str	r3, [r7, #12]
	    p += 40;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	3328      	adds	r3, #40	@ 0x28
 8001a82:	60fb      	str	r3, [r7, #12]
	    samplesDrift[0] = p[0]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
	                    + (p[1] << 8)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	021b      	lsls	r3, r3, #8
 8001a92:	441a      	add	r2, r3
	                    + (p[2] << 16)
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	3302      	adds	r3, #2
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	041b      	lsls	r3, r3, #16
 8001a9c:	441a      	add	r2, r3
	                    + (p[3] << 24);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	3303      	adds	r3, #3
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	061b      	lsls	r3, r3, #24
 8001aa6:	4413      	add	r3, r2
 8001aa8:	461a      	mov	r2, r3
	    samplesDrift[0] = p[0]
 8001aaa:	4b2f      	ldr	r3, [pc, #188]	@ (8001b68 <initSpeaker+0xf4>)
 8001aac:	601a      	str	r2, [r3, #0]
	    samplesDrift[0] /= 2;
 8001aae:	4b2e      	ldr	r3, [pc, #184]	@ (8001b68 <initSpeaker+0xf4>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	085b      	lsrs	r3, r3, #1
 8001ab4:	4a2c      	ldr	r2, [pc, #176]	@ (8001b68 <initSpeaker+0xf4>)
 8001ab6:	6013      	str	r3, [r2, #0]
	    p += 4;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	3304      	adds	r3, #4
 8001abc:	60fb      	str	r3, [r7, #12]
	    ptrDrift[0] = p;
 8001abe:	4a2b      	ldr	r2, [pc, #172]	@ (8001b6c <initSpeaker+0xf8>)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	6013      	str	r3, [r2, #0]

	    // DRIFT 1
	    uint8_t *q = (uint8_t *)&__USER_DATA1;
 8001ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b70 <initSpeaker+0xfc>)
 8001ac6:	60bb      	str	r3, [r7, #8]
	    q += 40;
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	3328      	adds	r3, #40	@ 0x28
 8001acc:	60bb      	str	r3, [r7, #8]
	    samplesDrift[1] = q[0]
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	461a      	mov	r2, r3
	                    + (q[1] << 8)
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	021b      	lsls	r3, r3, #8
 8001adc:	441a      	add	r2, r3
	                    + (q[2] << 16)
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	3302      	adds	r3, #2
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	041b      	lsls	r3, r3, #16
 8001ae6:	441a      	add	r2, r3
	                    + (q[3] << 24);
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	3303      	adds	r3, #3
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	061b      	lsls	r3, r3, #24
 8001af0:	4413      	add	r3, r2
 8001af2:	461a      	mov	r2, r3
	    samplesDrift[1] = q[0]
 8001af4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b68 <initSpeaker+0xf4>)
 8001af6:	605a      	str	r2, [r3, #4]
	    samplesDrift[1] /= 2;
 8001af8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b68 <initSpeaker+0xf4>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	085b      	lsrs	r3, r3, #1
 8001afe:	4a1a      	ldr	r2, [pc, #104]	@ (8001b68 <initSpeaker+0xf4>)
 8001b00:	6053      	str	r3, [r2, #4]
	    q += 4;
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	3304      	adds	r3, #4
 8001b06:	60bb      	str	r3, [r7, #8]
	    ptrDrift[1] = q;
 8001b08:	4a18      	ldr	r2, [pc, #96]	@ (8001b6c <initSpeaker+0xf8>)
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	6053      	str	r3, [r2, #4]

	    // DRIFT 2
	    uint8_t *r = (uint8_t *)&__USER_DATA2;
 8001b0e:	4b19      	ldr	r3, [pc, #100]	@ (8001b74 <initSpeaker+0x100>)
 8001b10:	607b      	str	r3, [r7, #4]
	    r += 40;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	3328      	adds	r3, #40	@ 0x28
 8001b16:	607b      	str	r3, [r7, #4]
	    samplesDrift[2] = r[0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	461a      	mov	r2, r3
	                    + (r[1] << 8)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	3301      	adds	r3, #1
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	021b      	lsls	r3, r3, #8
 8001b26:	441a      	add	r2, r3
	                    + (r[2] << 16)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	041b      	lsls	r3, r3, #16
 8001b30:	441a      	add	r2, r3
	                    + (r[3] << 24);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	3303      	adds	r3, #3
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	061b      	lsls	r3, r3, #24
 8001b3a:	4413      	add	r3, r2
 8001b3c:	461a      	mov	r2, r3
	    samplesDrift[2] = r[0]
 8001b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b68 <initSpeaker+0xf4>)
 8001b40:	609a      	str	r2, [r3, #8]
	    samplesDrift[2] /= 2;
 8001b42:	4b09      	ldr	r3, [pc, #36]	@ (8001b68 <initSpeaker+0xf4>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	085b      	lsrs	r3, r3, #1
 8001b48:	4a07      	ldr	r2, [pc, #28]	@ (8001b68 <initSpeaker+0xf4>)
 8001b4a:	6093      	str	r3, [r2, #8]
	    r += 4;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3304      	adds	r3, #4
 8001b50:	607b      	str	r3, [r7, #4]
	    ptrDrift[2] = r;
 8001b52:	4a06      	ldr	r2, [pc, #24]	@ (8001b6c <initSpeaker+0xf8>)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6093      	str	r3, [r2, #8]


}
 8001b58:	bf00      	nop
 8001b5a:	3714      	adds	r7, #20
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	081c0000 	.word	0x081c0000
 8001b68:	20040290 	.word	0x20040290
 8001b6c:	20040284 	.word	0x20040284
 8001b70:	08180000 	.word	0x08180000
 8001b74:	08140000 	.word	0x08140000

08001b78 <playDrift>:


// Play drift sounds
void playDrift(int driftIndex, float volumeScale) {
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	f5ad 3d9c 	sub.w	sp, sp, #79872	@ 0x13800
 8001b7e:	b0ac      	sub	sp, #176	@ 0xb0
 8001b80:	af02      	add	r7, sp, #8
 8001b82:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8001b86:	f6a3 03a4 	subw	r3, r3, #2212	@ 0x8a4
 8001b8a:	6018      	str	r0, [r3, #0]
 8001b8c:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8001b90:	f6a3 03a8 	subw	r3, r3, #2216	@ 0x8a8
 8001b94:	ed83 0a00 	vstr	s0, [r3]

    printf("drift function: index=%d, volume=%.2f\r\n", driftIndex, volumeScale);
 8001b98:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8001b9c:	f6a3 03a8 	subw	r3, r3, #2216	@ 0x8a8
 8001ba0:	6818      	ldr	r0, [r3, #0]
 8001ba2:	f7fe fce9 	bl	8000578 <__aeabi_f2d>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	460b      	mov	r3, r1
 8001baa:	f607 01a8 	addw	r1, r7, #2216	@ 0x8a8
 8001bae:	f6a1 01a4 	subw	r1, r1, #2212	@ 0x8a4
 8001bb2:	6809      	ldr	r1, [r1, #0]
 8001bb4:	488e      	ldr	r0, [pc, #568]	@ (8001df0 <playDrift+0x278>)
 8001bb6:	f005 ffbd 	bl	8007b34 <iprintf>


    int16_t *pp  = (int16_t *)ptrDrift[driftIndex];
 8001bba:	4a8e      	ldr	r2, [pc, #568]	@ (8001df4 <playDrift+0x27c>)
 8001bbc:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8001bc0:	f6a3 03a4 	subw	r3, r3, #2212	@ 0x8a4
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bca:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001bce:	f102 02a4 	add.w	r2, r2, #164	@ 0xa4
 8001bd2:	6013      	str	r3, [r2, #0]
    int samples  = samplesDrift[driftIndex];
 8001bd4:	4a88      	ldr	r2, [pc, #544]	@ (8001df8 <playDrift+0x280>)
 8001bd6:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8001bda:	f6a3 03a4 	subw	r3, r3, #2212	@ 0x8a4
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001be4:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001be8:	f102 0294 	add.w	r2, r2, #148	@ 0x94
 8001bec:	6013      	str	r3, [r2, #0]

    uint16_t dmaBuf[2][BUFFERSIZE];
    int bank = 0;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001bf4:	f102 02a0 	add.w	r2, r2, #160	@ 0xa0
 8001bf8:	6013      	str	r3, [r2, #0]

    flg_dma_done = 1;
 8001bfa:	4b80      	ldr	r3, [pc, #512]	@ (8001dfc <playDrift+0x284>)
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	701a      	strb	r2, [r3, #0]
    int count = samples;
 8001c00:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001c04:	f103 0394 	add.w	r3, r3, #148	@ 0x94
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001c0e:	f102 029c 	add.w	r2, r2, #156	@ 0x9c
 8001c12:	6013      	str	r3, [r2, #0]

	// load audio from flash memory
    while (count > 0)
 8001c14:	e0d7      	b.n	8001dc6 <playDrift+0x24e>
    {
        int blksize = MIN(count, BUFFERSIZE);
 8001c16:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001c1a:	f103 039c 	add.w	r3, r3, #156	@ 0x9c
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001c24:	4293      	cmp	r3, r2
 8001c26:	bfa8      	it	ge
 8001c28:	4613      	movge	r3, r2
 8001c2a:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001c2e:	f102 0290 	add.w	r2, r2, #144	@ 0x90
 8001c32:	6013      	str	r3, [r2, #0]

   		// load current block
        for (int i = 0; i < blksize; i++)
 8001c34:	2300      	movs	r3, #0
 8001c36:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001c3a:	f102 0298 	add.w	r2, r2, #152	@ 0x98
 8001c3e:	6013      	str	r3, [r2, #0]
 8001c40:	e072      	b.n	8001d28 <playDrift+0x1b0>
        {
            int16_t v0 = *pp;
 8001c42:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001c46:	f103 03a4 	add.w	r3, r3, #164	@ 0xa4
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	881b      	ldrh	r3, [r3, #0]
 8001c4e:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001c52:	f102 028e 	add.w	r2, r2, #142	@ 0x8e
 8001c56:	8013      	strh	r3, [r2, #0]
			pp++;
 8001c58:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001c5c:	f103 03a4 	add.w	r3, r3, #164	@ 0xa4
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	3302      	adds	r3, #2
 8001c64:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001c68:	f102 02a4 	add.w	r2, r2, #164	@ 0xa4
 8001c6c:	6013      	str	r3, [r2, #0]
            int32_t v = v0 >> 4;
 8001c6e:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001c72:	f103 038e 	add.w	r3, r3, #142	@ 0x8e
 8001c76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c7a:	111b      	asrs	r3, r3, #4
 8001c7c:	b21b      	sxth	r3, r3
 8001c7e:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001c82:	f102 0288 	add.w	r2, r2, #136	@ 0x88
 8001c86:	6013      	str	r3, [r2, #0]
            v += 2047;
 8001c88:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001c8c:	f103 0388 	add.w	r3, r3, #136	@ 0x88
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001c96:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001c9a:	f102 0288 	add.w	r2, r2, #136	@ 0x88
 8001c9e:	6013      	str	r3, [r2, #0]
            v = (float)v * volumeScale;
 8001ca0:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001ca4:	f103 0388 	add.w	r3, r3, #136	@ 0x88
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	ee07 3a90 	vmov	s15, r3
 8001cae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cb2:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8001cb6:	f6a3 03a8 	subw	r3, r3, #2216	@ 0x8a8
 8001cba:	edd3 7a00 	vldr	s15, [r3]
 8001cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cc6:	ee17 3a90 	vmov	r3, s15
 8001cca:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001cce:	f102 0288 	add.w	r2, r2, #136	@ 0x88
 8001cd2:	6013      	str	r3, [r2, #0]
            dmaBuf[bank][i] = (int32_t)v & 0x0FFF;
 8001cd4:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001cd8:	f103 0388 	add.w	r3, r3, #136	@ 0x88
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ce4:	b298      	uxth	r0, r3
 8001ce6:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8001cea:	f5a3 630a 	sub.w	r3, r3, #2208	@ 0x8a0
 8001cee:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001cf2:	f102 02a0 	add.w	r2, r2, #160	@ 0xa0
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001cfc:	fb02 f101 	mul.w	r1, r2, r1
 8001d00:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001d04:	f102 0298 	add.w	r2, r2, #152	@ 0x98
 8001d08:	6812      	ldr	r2, [r2, #0]
 8001d0a:	440a      	add	r2, r1
 8001d0c:	4601      	mov	r1, r0
 8001d0e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (int i = 0; i < blksize; i++)
 8001d12:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001d16:	f103 0398 	add.w	r3, r3, #152	@ 0x98
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001d22:	f102 0298 	add.w	r2, r2, #152	@ 0x98
 8001d26:	6013      	str	r3, [r2, #0]
 8001d28:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001d2c:	f103 0398 	add.w	r3, r3, #152	@ 0x98
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001d36:	f103 0390 	add.w	r3, r3, #144	@ 0x90
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	db80      	blt.n	8001c42 <playDrift+0xca>
        }


        while (!flg_dma_done) {
 8001d40:	e000      	b.n	8001d44 <playDrift+0x1cc>
            __NOP();
 8001d42:	bf00      	nop
        while (!flg_dma_done) {
 8001d44:	4b2d      	ldr	r3, [pc, #180]	@ (8001dfc <playDrift+0x284>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d0fa      	beq.n	8001d42 <playDrift+0x1ca>
        }

        flg_dma_done = 0;
 8001d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001dfc <playDrift+0x284>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]

		// start playing
        printf("start playing\r\n");
 8001d52:	482b      	ldr	r0, [pc, #172]	@ (8001e00 <playDrift+0x288>)
 8001d54:	f005 ff56 	bl	8007c04 <puts>
        HAL_DAC_Start_DMA(
            &hdac1,
            DAC_CHANNEL_1,
            (uint32_t*)dmaBuf[bank],
 8001d58:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001d5c:	3ba0      	subs	r3, #160	@ 0xa0
 8001d5e:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001d62:	f102 02a0 	add.w	r2, r2, #160	@ 0xa0
 8001d66:	6812      	ldr	r2, [r2, #0]
 8001d68:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001d6c:	fb01 f202 	mul.w	r2, r1, r2
 8001d70:	441a      	add	r2, r3
        HAL_DAC_Start_DMA(
 8001d72:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001d76:	f103 0390 	add.w	r3, r3, #144	@ 0x90
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	9100      	str	r1, [sp, #0]
 8001d80:	2100      	movs	r1, #0
 8001d82:	4820      	ldr	r0, [pc, #128]	@ (8001e04 <playDrift+0x28c>)
 8001d84:	f000 ff88 	bl	8002c98 <HAL_DAC_Start_DMA>
            blksize,
            DAC_ALIGN_12B_R
        );

        bank = !bank;
 8001d88:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001d8c:	f103 03a0 	add.w	r3, r3, #160	@ 0xa0
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	bf0c      	ite	eq
 8001d96:	2301      	moveq	r3, #1
 8001d98:	2300      	movne	r3, #0
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001da0:	f102 02a0 	add.w	r2, r2, #160	@ 0xa0
 8001da4:	6013      	str	r3, [r2, #0]
        count -= blksize;
 8001da6:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001daa:	f103 039c 	add.w	r3, r3, #156	@ 0x9c
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001db4:	f103 0390 	add.w	r3, r3, #144	@ 0x90
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	f507 329c 	add.w	r2, r7, #79872	@ 0x13800
 8001dc0:	f102 029c 	add.w	r2, r2, #156	@ 0x9c
 8001dc4:	6013      	str	r3, [r2, #0]
    while (count > 0)
 8001dc6:	f507 339c 	add.w	r3, r7, #79872	@ 0x13800
 8001dca:	f103 039c 	add.w	r3, r3, #156	@ 0x9c
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f73f af20 	bgt.w	8001c16 <playDrift+0x9e>
    }

    printf("end drift\r\n");
 8001dd6:	480c      	ldr	r0, [pc, #48]	@ (8001e08 <playDrift+0x290>)
 8001dd8:	f005 ff14 	bl	8007c04 <puts>


    HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4809      	ldr	r0, [pc, #36]	@ (8001e04 <playDrift+0x28c>)
 8001de0:	f001 f826 	bl	8002e30 <HAL_DAC_Stop_DMA>
}
 8001de4:	bf00      	nop
 8001de6:	f507 379c 	add.w	r7, r7, #79872	@ 0x13800
 8001dea:	37a8      	adds	r7, #168	@ 0xa8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	08009b98 	.word	0x08009b98
 8001df4:	20040284 	.word	0x20040284
 8001df8:	20040290 	.word	0x20040290
 8001dfc:	20040280 	.word	0x20040280
 8001e00:	08009bc0 	.word	0x08009bc0
 8001e04:	2004020c 	.word	0x2004020c
 8001e08:	08009bd0 	.word	0x08009bd0

08001e0c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001e10:	4b1b      	ldr	r3, [pc, #108]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e12:	4a1c      	ldr	r2, [pc, #112]	@ (8001e84 <MX_SPI1_Init+0x78>)
 8001e14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e16:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001e1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e1e:	4b18      	ldr	r3, [pc, #96]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e24:	4b16      	ldr	r3, [pc, #88]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e26:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001e2a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e2c:	4b14      	ldr	r3, [pc, #80]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e32:	4b13      	ldr	r3, [pc, #76]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e38:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e3e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001e40:	4b0f      	ldr	r3, [pc, #60]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e42:	2208      	movs	r2, #8
 8001e44:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e46:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e52:	4b0b      	ldr	r3, [pc, #44]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001e58:	4b09      	ldr	r3, [pc, #36]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e5a:	2207      	movs	r2, #7
 8001e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e5e:	4b08      	ldr	r3, [pc, #32]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e64:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e66:	2208      	movs	r2, #8
 8001e68:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e6a:	4805      	ldr	r0, [pc, #20]	@ (8001e80 <MX_SPI1_Init+0x74>)
 8001e6c:	f003 fbf4 	bl	8005658 <HAL_SPI_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001e76:	f7ff fd55 	bl	8001924 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	2004029c 	.word	0x2004029c
 8001e84:	40013000 	.word	0x40013000

08001e88 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08a      	sub	sp, #40	@ 0x28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
 8001e9e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a17      	ldr	r2, [pc, #92]	@ (8001f04 <HAL_SPI_MspInit+0x7c>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d128      	bne.n	8001efc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001eaa:	4b17      	ldr	r3, [pc, #92]	@ (8001f08 <HAL_SPI_MspInit+0x80>)
 8001eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eae:	4a16      	ldr	r2, [pc, #88]	@ (8001f08 <HAL_SPI_MspInit+0x80>)
 8001eb0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001eb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001eb6:	4b14      	ldr	r3, [pc, #80]	@ (8001f08 <HAL_SPI_MspInit+0x80>)
 8001eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec2:	4b11      	ldr	r3, [pc, #68]	@ (8001f08 <HAL_SPI_MspInit+0x80>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec6:	4a10      	ldr	r2, [pc, #64]	@ (8001f08 <HAL_SPI_MspInit+0x80>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ece:	4b0e      	ldr	r3, [pc, #56]	@ (8001f08 <HAL_SPI_MspInit+0x80>)
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001eda:	23e0      	movs	r3, #224	@ 0xe0
 8001edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ede:	2302      	movs	r3, #2
 8001ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001eea:	2305      	movs	r3, #5
 8001eec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eee:	f107 0314 	add.w	r3, r7, #20
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ef8:	f001 fd10 	bl	800391c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001efc:	bf00      	nop
 8001efe:	3728      	adds	r7, #40	@ 0x28
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40013000 	.word	0x40013000
 8001f08:	40021000 	.word	0x40021000

08001f0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f12:	4b0f      	ldr	r3, [pc, #60]	@ (8001f50 <HAL_MspInit+0x44>)
 8001f14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f16:	4a0e      	ldr	r2, [pc, #56]	@ (8001f50 <HAL_MspInit+0x44>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f50 <HAL_MspInit+0x44>)
 8001f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	607b      	str	r3, [r7, #4]
 8001f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f2a:	4b09      	ldr	r3, [pc, #36]	@ (8001f50 <HAL_MspInit+0x44>)
 8001f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2e:	4a08      	ldr	r2, [pc, #32]	@ (8001f50 <HAL_MspInit+0x44>)
 8001f30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f34:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f36:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <HAL_MspInit+0x44>)
 8001f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f3e:	603b      	str	r3, [r7, #0]
 8001f40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f42:	bf00      	nop
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	40021000 	.word	0x40021000

08001f54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <NMI_Handler+0x4>

08001f5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <HardFault_Handler+0x4>

08001f64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <MemManage_Handler+0x4>

08001f6c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <BusFault_Handler+0x4>

08001f74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f78:	bf00      	nop
 8001f7a:	e7fd      	b.n	8001f78 <UsageFault_Handler+0x4>

08001f7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr

08001fa6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001faa:	f000 fcfd 	bl	80029a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001fb6:	2002      	movs	r0, #2
 8001fb8:	f001 fe72 	bl	8003ca0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001fc4:	4802      	ldr	r0, [pc, #8]	@ (8001fd0 <DMA1_Channel1_IRQHandler+0x10>)
 8001fc6:	f001 fb5a 	bl	800367e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20040220 	.word	0x20040220

08001fd4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001fd8:	4803      	ldr	r0, [pc, #12]	@ (8001fe8 <TIM6_DAC_IRQHandler+0x14>)
 8001fda:	f003 ff12 	bl	8005e02 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8001fde:	4803      	ldr	r0, [pc, #12]	@ (8001fec <TIM6_DAC_IRQHandler+0x18>)
 8001fe0:	f000 ff6b 	bl	8002eba <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	2004030c 	.word	0x2004030c
 8001fec:	2004020c 	.word	0x2004020c

08001ff0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return 1;
 8001ff4:	2301      	movs	r3, #1
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <_kill>:

int _kill(int pid, int sig)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800200a:	f005 fe0b 	bl	8007c24 <__errno>
 800200e:	4603      	mov	r3, r0
 8002010:	2216      	movs	r2, #22
 8002012:	601a      	str	r2, [r3, #0]
  return -1;
 8002014:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002018:	4618      	mov	r0, r3
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <_exit>:

void _exit (int status)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002028:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7ff ffe7 	bl	8002000 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002032:	bf00      	nop
 8002034:	e7fd      	b.n	8002032 <_exit+0x12>

08002036 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b086      	sub	sp, #24
 800203a:	af00      	add	r7, sp, #0
 800203c:	60f8      	str	r0, [r7, #12]
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	e00a      	b.n	800205e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002048:	f3af 8000 	nop.w
 800204c:	4601      	mov	r1, r0
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	1c5a      	adds	r2, r3, #1
 8002052:	60ba      	str	r2, [r7, #8]
 8002054:	b2ca      	uxtb	r2, r1
 8002056:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	3301      	adds	r3, #1
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	429a      	cmp	r2, r3
 8002064:	dbf0      	blt.n	8002048 <_read+0x12>
  }

  return len;
 8002066:	687b      	ldr	r3, [r7, #4]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207c:	2300      	movs	r3, #0
 800207e:	617b      	str	r3, [r7, #20]
 8002080:	e009      	b.n	8002096 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1c5a      	adds	r2, r3, #1
 8002086:	60ba      	str	r2, [r7, #8]
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f000 f990 	bl	80023b0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	3301      	adds	r3, #1
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	429a      	cmp	r2, r3
 800209c:	dbf1      	blt.n	8002082 <_write+0x12>
  }
  return len;
 800209e:	687b      	ldr	r3, [r7, #4]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <_close>:

int _close(int file)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020d0:	605a      	str	r2, [r3, #4]
  return 0;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <_isatty>:

int _isatty(int file)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020e8:	2301      	movs	r3, #1
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b085      	sub	sp, #20
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	60f8      	str	r0, [r7, #12]
 80020fe:	60b9      	str	r1, [r7, #8]
 8002100:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002118:	4a14      	ldr	r2, [pc, #80]	@ (800216c <_sbrk+0x5c>)
 800211a:	4b15      	ldr	r3, [pc, #84]	@ (8002170 <_sbrk+0x60>)
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002124:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d102      	bne.n	8002132 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800212c:	4b11      	ldr	r3, [pc, #68]	@ (8002174 <_sbrk+0x64>)
 800212e:	4a12      	ldr	r2, [pc, #72]	@ (8002178 <_sbrk+0x68>)
 8002130:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002132:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <_sbrk+0x64>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	429a      	cmp	r2, r3
 800213e:	d207      	bcs.n	8002150 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002140:	f005 fd70 	bl	8007c24 <__errno>
 8002144:	4603      	mov	r3, r0
 8002146:	220c      	movs	r2, #12
 8002148:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800214a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800214e:	e009      	b.n	8002164 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002150:	4b08      	ldr	r3, [pc, #32]	@ (8002174 <_sbrk+0x64>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002156:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <_sbrk+0x64>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	4a05      	ldr	r2, [pc, #20]	@ (8002174 <_sbrk+0x64>)
 8002160:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	200a0000 	.word	0x200a0000
 8002170:	00000400 	.word	0x00000400
 8002174:	20040300 	.word	0x20040300
 8002178:	20040948 	.word	0x20040948

0800217c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002180:	4b06      	ldr	r3, [pc, #24]	@ (800219c <SystemInit+0x20>)
 8002182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002186:	4a05      	ldr	r2, [pc, #20]	@ (800219c <SystemInit+0x20>)
 8002188:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800218c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021a6:	1d3b      	adds	r3, r7, #4
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80021b0:	4b14      	ldr	r3, [pc, #80]	@ (8002204 <MX_TIM6_Init+0x64>)
 80021b2:	4a15      	ldr	r2, [pc, #84]	@ (8002208 <MX_TIM6_Init+0x68>)
 80021b4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80021b6:	4b13      	ldr	r3, [pc, #76]	@ (8002204 <MX_TIM6_Init+0x64>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021bc:	4b11      	ldr	r3, [pc, #68]	@ (8002204 <MX_TIM6_Init+0x64>)
 80021be:	2200      	movs	r2, #0
 80021c0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 181;
 80021c2:	4b10      	ldr	r3, [pc, #64]	@ (8002204 <MX_TIM6_Init+0x64>)
 80021c4:	22b5      	movs	r2, #181	@ 0xb5
 80021c6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002204 <MX_TIM6_Init+0x64>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80021ce:	480d      	ldr	r0, [pc, #52]	@ (8002204 <MX_TIM6_Init+0x64>)
 80021d0:	f003 fdc0 	bl	8005d54 <HAL_TIM_Base_Init>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80021da:	f7ff fba3 	bl	8001924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80021de:	2320      	movs	r3, #32
 80021e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80021e6:	1d3b      	adds	r3, r7, #4
 80021e8:	4619      	mov	r1, r3
 80021ea:	4806      	ldr	r0, [pc, #24]	@ (8002204 <MX_TIM6_Init+0x64>)
 80021ec:	f003 ffe8 	bl	80061c0 <HAL_TIMEx_MasterConfigSynchronization>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80021f6:	f7ff fb95 	bl	8001924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80021fa:	bf00      	nop
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	2004030c 	.word	0x2004030c
 8002208:	40001000 	.word	0x40001000

0800220c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a0d      	ldr	r2, [pc, #52]	@ (8002250 <HAL_TIM_Base_MspInit+0x44>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d113      	bne.n	8002246 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800221e:	4b0d      	ldr	r3, [pc, #52]	@ (8002254 <HAL_TIM_Base_MspInit+0x48>)
 8002220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002222:	4a0c      	ldr	r2, [pc, #48]	@ (8002254 <HAL_TIM_Base_MspInit+0x48>)
 8002224:	f043 0310 	orr.w	r3, r3, #16
 8002228:	6593      	str	r3, [r2, #88]	@ 0x58
 800222a:	4b0a      	ldr	r3, [pc, #40]	@ (8002254 <HAL_TIM_Base_MspInit+0x48>)
 800222c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222e:	f003 0310 	and.w	r3, r3, #16
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002236:	2200      	movs	r2, #0
 8002238:	2100      	movs	r1, #0
 800223a:	2036      	movs	r0, #54	@ 0x36
 800223c:	f000 fcd3 	bl	8002be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002240:	2036      	movs	r0, #54	@ 0x36
 8002242:	f000 fcec 	bl	8002c1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002246:	bf00      	nop
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	40001000 	.word	0x40001000
 8002254:	40021000 	.word	0x40021000

08002258 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800225c:	4b22      	ldr	r3, [pc, #136]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 800225e:	4a23      	ldr	r2, [pc, #140]	@ (80022ec <MX_LPUART1_UART_Init+0x94>)
 8002260:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002262:	4b21      	ldr	r3, [pc, #132]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 8002264:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002268:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800226a:	4b1f      	ldr	r3, [pc, #124]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 800226c:	2200      	movs	r2, #0
 800226e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002270:	4b1d      	ldr	r3, [pc, #116]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 8002272:	2200      	movs	r2, #0
 8002274:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002276:	4b1c      	ldr	r3, [pc, #112]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800227c:	4b1a      	ldr	r3, [pc, #104]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 800227e:	220c      	movs	r2, #12
 8002280:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002282:	4b19      	ldr	r3, [pc, #100]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 8002284:	2200      	movs	r2, #0
 8002286:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002288:	4b17      	ldr	r3, [pc, #92]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 800228a:	2200      	movs	r2, #0
 800228c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800228e:	4b16      	ldr	r3, [pc, #88]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 8002290:	2200      	movs	r2, #0
 8002292:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002294:	4b14      	ldr	r3, [pc, #80]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 8002296:	2200      	movs	r2, #0
 8002298:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800229a:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 800229c:	2200      	movs	r2, #0
 800229e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80022a0:	4811      	ldr	r0, [pc, #68]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 80022a2:	f004 f833 	bl	800630c <HAL_UART_Init>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80022ac:	f7ff fb3a 	bl	8001924 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022b0:	2100      	movs	r1, #0
 80022b2:	480d      	ldr	r0, [pc, #52]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 80022b4:	f004 fe5c 	bl	8006f70 <HAL_UARTEx_SetTxFifoThreshold>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80022be:	f7ff fb31 	bl	8001924 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022c2:	2100      	movs	r1, #0
 80022c4:	4808      	ldr	r0, [pc, #32]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 80022c6:	f004 fe91 	bl	8006fec <HAL_UARTEx_SetRxFifoThreshold>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80022d0:	f7ff fb28 	bl	8001924 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80022d4:	4804      	ldr	r0, [pc, #16]	@ (80022e8 <MX_LPUART1_UART_Init+0x90>)
 80022d6:	f004 fe12 	bl	8006efe <HAL_UARTEx_DisableFifoMode>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80022e0:	f7ff fb20 	bl	8001924 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80022e4:	bf00      	nop
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	20040358 	.word	0x20040358
 80022ec:	40008000 	.word	0x40008000

080022f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b0ae      	sub	sp, #184	@ 0xb8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002308:	f107 0310 	add.w	r3, r7, #16
 800230c:	2294      	movs	r2, #148	@ 0x94
 800230e:	2100      	movs	r1, #0
 8002310:	4618      	mov	r0, r3
 8002312:	f005 fc7f 	bl	8007c14 <memset>
  if(uartHandle->Instance==LPUART1)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a22      	ldr	r2, [pc, #136]	@ (80023a4 <HAL_UART_MspInit+0xb4>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d13d      	bne.n	800239c <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002320:	2320      	movs	r3, #32
 8002322:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002324:	2300      	movs	r3, #0
 8002326:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002328:	f107 0310 	add.w	r3, r7, #16
 800232c:	4618      	mov	r0, r3
 800232e:	f002 fc7b 	bl	8004c28 <HAL_RCCEx_PeriphCLKConfig>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002338:	f7ff faf4 	bl	8001924 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800233c:	4b1a      	ldr	r3, [pc, #104]	@ (80023a8 <HAL_UART_MspInit+0xb8>)
 800233e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002340:	4a19      	ldr	r2, [pc, #100]	@ (80023a8 <HAL_UART_MspInit+0xb8>)
 8002342:	f043 0301 	orr.w	r3, r3, #1
 8002346:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002348:	4b17      	ldr	r3, [pc, #92]	@ (80023a8 <HAL_UART_MspInit+0xb8>)
 800234a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002354:	4b14      	ldr	r3, [pc, #80]	@ (80023a8 <HAL_UART_MspInit+0xb8>)
 8002356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002358:	4a13      	ldr	r2, [pc, #76]	@ (80023a8 <HAL_UART_MspInit+0xb8>)
 800235a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800235e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002360:	4b11      	ldr	r3, [pc, #68]	@ (80023a8 <HAL_UART_MspInit+0xb8>)
 8002362:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002368:	60bb      	str	r3, [r7, #8]
 800236a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 800236c:	f001 fd74 	bl	8003e58 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002370:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002374:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002378:	2302      	movs	r3, #2
 800237a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002384:	2303      	movs	r3, #3
 8002386:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800238a:	2308      	movs	r3, #8
 800238c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002390:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002394:	4619      	mov	r1, r3
 8002396:	4805      	ldr	r0, [pc, #20]	@ (80023ac <HAL_UART_MspInit+0xbc>)
 8002398:	f001 fac0 	bl	800391c <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 800239c:	bf00      	nop
 800239e:	37b8      	adds	r7, #184	@ 0xb8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40008000 	.word	0x40008000
 80023a8:	40021000 	.word	0x40021000
 80023ac:	48001800 	.word	0x48001800

080023b0 <__io_putchar>:
#include "utils.h"
#include "usart.h"
#include <stdint.h>

int __io_putchar(int ch)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 10);
 80023b8:	1d39      	adds	r1, r7, #4
 80023ba:	230a      	movs	r3, #10
 80023bc:	2201      	movs	r2, #1
 80023be:	4804      	ldr	r0, [pc, #16]	@ (80023d0 <__io_putchar+0x20>)
 80023c0:	f003 fff4 	bl	80063ac <HAL_UART_Transmit>
	return ch;
 80023c4:	687b      	ldr	r3, [r7, #4]
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20040358 	.word	0x20040358

080023d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80023d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800240c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023d8:	f7ff fed0 	bl	800217c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023dc:	480c      	ldr	r0, [pc, #48]	@ (8002410 <LoopForever+0x6>)
  ldr r1, =_edata
 80023de:	490d      	ldr	r1, [pc, #52]	@ (8002414 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002418 <LoopForever+0xe>)
  movs r3, #0
 80023e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023e4:	e002      	b.n	80023ec <LoopCopyDataInit>

080023e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ea:	3304      	adds	r3, #4

080023ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023f0:	d3f9      	bcc.n	80023e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023f2:	4a0a      	ldr	r2, [pc, #40]	@ (800241c <LoopForever+0x12>)
  ldr r4, =_ebss
 80023f4:	4c0a      	ldr	r4, [pc, #40]	@ (8002420 <LoopForever+0x16>)
  movs r3, #0
 80023f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023f8:	e001      	b.n	80023fe <LoopFillZerobss>

080023fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023fc:	3204      	adds	r2, #4

080023fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002400:	d3fb      	bcc.n	80023fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002402:	f005 fc15 	bl	8007c30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002406:	f7ff f9d7 	bl	80017b8 <main>

0800240a <LoopForever>:

LoopForever:
    b LoopForever
 800240a:	e7fe      	b.n	800240a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800240c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002410:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8002414:	200401d8 	.word	0x200401d8
  ldr r2, =_sidata
 8002418:	0800a74c 	.word	0x0800a74c
  ldr r2, =_sbss
 800241c:	200401d8 	.word	0x200401d8
  ldr r4, =_ebss
 8002420:	20040944 	.word	0x20040944

08002424 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002424:	e7fe      	b.n	8002424 <ADC1_IRQHandler>
	...

08002428 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 800242c:	2201      	movs	r2, #1
 800242e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002432:	480b      	ldr	r0, [pc, #44]	@ (8002460 <ssd1306_Reset+0x38>)
 8002434:	f001 fc1c 	bl	8003c70 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8002438:	2200      	movs	r2, #0
 800243a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800243e:	4808      	ldr	r0, [pc, #32]	@ (8002460 <ssd1306_Reset+0x38>)
 8002440:	f001 fc16 	bl	8003c70 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002444:	200a      	movs	r0, #10
 8002446:	f000 facf 	bl	80029e8 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 800244a:	2201      	movs	r2, #1
 800244c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002450:	4803      	ldr	r0, [pc, #12]	@ (8002460 <ssd1306_Reset+0x38>)
 8002452:	f001 fc0d 	bl	8003c70 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002456:	200a      	movs	r0, #10
 8002458:	f000 fac6 	bl	80029e8 <HAL_Delay>
}
 800245c:	bf00      	nop
 800245e:	bd80      	pop	{r7, pc}
 8002460:	48001400 	.word	0x48001400

08002464 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	4603      	mov	r3, r0
 800246c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800246e:	2200      	movs	r2, #0
 8002470:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002474:	480c      	ldr	r0, [pc, #48]	@ (80024a8 <ssd1306_WriteCommand+0x44>)
 8002476:	f001 fbfb 	bl	8003c70 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 800247a:	2200      	movs	r2, #0
 800247c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002480:	4809      	ldr	r0, [pc, #36]	@ (80024a8 <ssd1306_WriteCommand+0x44>)
 8002482:	f001 fbf5 	bl	8003c70 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8002486:	1df9      	adds	r1, r7, #7
 8002488:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800248c:	2201      	movs	r2, #1
 800248e:	4807      	ldr	r0, [pc, #28]	@ (80024ac <ssd1306_WriteCommand+0x48>)
 8002490:	f003 f985 	bl	800579e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8002494:	2201      	movs	r2, #1
 8002496:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800249a:	4803      	ldr	r0, [pc, #12]	@ (80024a8 <ssd1306_WriteCommand+0x44>)
 800249c:	f001 fbe8 	bl	8003c70 <HAL_GPIO_WritePin>
}
 80024a0:	bf00      	nop
 80024a2:	3708      	adds	r7, #8
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	48001400 	.word	0x48001400
 80024ac:	2004029c 	.word	0x2004029c

080024b0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80024ba:	2200      	movs	r2, #0
 80024bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024c0:	480d      	ldr	r0, [pc, #52]	@ (80024f8 <ssd1306_WriteData+0x48>)
 80024c2:	f001 fbd5 	bl	8003c70 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 80024c6:	2201      	movs	r2, #1
 80024c8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024cc:	480a      	ldr	r0, [pc, #40]	@ (80024f8 <ssd1306_WriteData+0x48>)
 80024ce:	f001 fbcf 	bl	8003c70 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80024da:	6879      	ldr	r1, [r7, #4]
 80024dc:	4807      	ldr	r0, [pc, #28]	@ (80024fc <ssd1306_WriteData+0x4c>)
 80024de:	f003 f95e 	bl	800579e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80024e2:	2201      	movs	r2, #1
 80024e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024e8:	4803      	ldr	r0, [pc, #12]	@ (80024f8 <ssd1306_WriteData+0x48>)
 80024ea:	f001 fbc1 	bl	8003c70 <HAL_GPIO_WritePin>
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	48001400 	.word	0x48001400
 80024fc:	2004029c 	.word	0x2004029c

08002500 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002504:	f7ff ff90 	bl	8002428 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002508:	2064      	movs	r0, #100	@ 0x64
 800250a:	f000 fa6d 	bl	80029e8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800250e:	2000      	movs	r0, #0
 8002510:	f000 f9d8 	bl	80028c4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002514:	2020      	movs	r0, #32
 8002516:	f7ff ffa5 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800251a:	2000      	movs	r0, #0
 800251c:	f7ff ffa2 	bl	8002464 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002520:	20b0      	movs	r0, #176	@ 0xb0
 8002522:	f7ff ff9f 	bl	8002464 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002526:	20c8      	movs	r0, #200	@ 0xc8
 8002528:	f7ff ff9c 	bl	8002464 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800252c:	2000      	movs	r0, #0
 800252e:	f7ff ff99 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002532:	2010      	movs	r0, #16
 8002534:	f7ff ff96 	bl	8002464 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002538:	2040      	movs	r0, #64	@ 0x40
 800253a:	f7ff ff93 	bl	8002464 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800253e:	20ff      	movs	r0, #255	@ 0xff
 8002540:	f000 f9ac 	bl	800289c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002544:	20a1      	movs	r0, #161	@ 0xa1
 8002546:	f7ff ff8d 	bl	8002464 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800254a:	20a6      	movs	r0, #166	@ 0xa6
 800254c:	f7ff ff8a 	bl	8002464 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002550:	20a8      	movs	r0, #168	@ 0xa8
 8002552:	f7ff ff87 	bl	8002464 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002556:	203f      	movs	r0, #63	@ 0x3f
 8002558:	f7ff ff84 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800255c:	20a4      	movs	r0, #164	@ 0xa4
 800255e:	f7ff ff81 	bl	8002464 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002562:	20d3      	movs	r0, #211	@ 0xd3
 8002564:	f7ff ff7e 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002568:	2000      	movs	r0, #0
 800256a:	f7ff ff7b 	bl	8002464 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800256e:	20d5      	movs	r0, #213	@ 0xd5
 8002570:	f7ff ff78 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002574:	20f0      	movs	r0, #240	@ 0xf0
 8002576:	f7ff ff75 	bl	8002464 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800257a:	20d9      	movs	r0, #217	@ 0xd9
 800257c:	f7ff ff72 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002580:	2022      	movs	r0, #34	@ 0x22
 8002582:	f7ff ff6f 	bl	8002464 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002586:	20da      	movs	r0, #218	@ 0xda
 8002588:	f7ff ff6c 	bl	8002464 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800258c:	2012      	movs	r0, #18
 800258e:	f7ff ff69 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002592:	20db      	movs	r0, #219	@ 0xdb
 8002594:	f7ff ff66 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002598:	2020      	movs	r0, #32
 800259a:	f7ff ff63 	bl	8002464 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800259e:	208d      	movs	r0, #141	@ 0x8d
 80025a0:	f7ff ff60 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80025a4:	2014      	movs	r0, #20
 80025a6:	f7ff ff5d 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80025aa:	2001      	movs	r0, #1
 80025ac:	f000 f98a 	bl	80028c4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80025b0:	2000      	movs	r0, #0
 80025b2:	f000 f80f 	bl	80025d4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80025b6:	f000 f825 	bl	8002604 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80025ba:	4b05      	ldr	r3, [pc, #20]	@ (80025d0 <ssd1306_Init+0xd0>)
 80025bc:	2200      	movs	r2, #0
 80025be:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80025c0:	4b03      	ldr	r3, [pc, #12]	@ (80025d0 <ssd1306_Init+0xd0>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80025c6:	4b02      	ldr	r3, [pc, #8]	@ (80025d0 <ssd1306_Init+0xd0>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	711a      	strb	r2, [r3, #4]
}
 80025cc:	bf00      	nop
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	200407ec 	.word	0x200407ec

080025d4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <ssd1306_Fill+0x14>
 80025e4:	2300      	movs	r3, #0
 80025e6:	e000      	b.n	80025ea <ssd1306_Fill+0x16>
 80025e8:	23ff      	movs	r3, #255	@ 0xff
 80025ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025ee:	4619      	mov	r1, r3
 80025f0:	4803      	ldr	r0, [pc, #12]	@ (8002600 <ssd1306_Fill+0x2c>)
 80025f2:	f005 fb0f 	bl	8007c14 <memset>
}
 80025f6:	bf00      	nop
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	200403ec 	.word	0x200403ec

08002604 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800260a:	2300      	movs	r3, #0
 800260c:	71fb      	strb	r3, [r7, #7]
 800260e:	e016      	b.n	800263e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	3b50      	subs	r3, #80	@ 0x50
 8002614:	b2db      	uxtb	r3, r3
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff ff24 	bl	8002464 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800261c:	2000      	movs	r0, #0
 800261e:	f7ff ff21 	bl	8002464 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002622:	2010      	movs	r0, #16
 8002624:	f7ff ff1e 	bl	8002464 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002628:	79fb      	ldrb	r3, [r7, #7]
 800262a:	01db      	lsls	r3, r3, #7
 800262c:	4a08      	ldr	r2, [pc, #32]	@ (8002650 <ssd1306_UpdateScreen+0x4c>)
 800262e:	4413      	add	r3, r2
 8002630:	2180      	movs	r1, #128	@ 0x80
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff ff3c 	bl	80024b0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	3301      	adds	r3, #1
 800263c:	71fb      	strb	r3, [r7, #7]
 800263e:	79fb      	ldrb	r3, [r7, #7]
 8002640:	2b07      	cmp	r3, #7
 8002642:	d9e5      	bls.n	8002610 <ssd1306_UpdateScreen+0xc>
    }
}
 8002644:	bf00      	nop
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	200403ec 	.word	0x200403ec

08002654 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	71fb      	strb	r3, [r7, #7]
 800265e:	460b      	mov	r3, r1
 8002660:	71bb      	strb	r3, [r7, #6]
 8002662:	4613      	mov	r3, r2
 8002664:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266a:	2b00      	cmp	r3, #0
 800266c:	db3d      	blt.n	80026ea <ssd1306_DrawPixel+0x96>
 800266e:	79bb      	ldrb	r3, [r7, #6]
 8002670:	2b3f      	cmp	r3, #63	@ 0x3f
 8002672:	d83a      	bhi.n	80026ea <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002674:	797b      	ldrb	r3, [r7, #5]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d11a      	bne.n	80026b0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800267a:	79fa      	ldrb	r2, [r7, #7]
 800267c:	79bb      	ldrb	r3, [r7, #6]
 800267e:	08db      	lsrs	r3, r3, #3
 8002680:	b2d8      	uxtb	r0, r3
 8002682:	4603      	mov	r3, r0
 8002684:	01db      	lsls	r3, r3, #7
 8002686:	4413      	add	r3, r2
 8002688:	4a1b      	ldr	r2, [pc, #108]	@ (80026f8 <ssd1306_DrawPixel+0xa4>)
 800268a:	5cd3      	ldrb	r3, [r2, r3]
 800268c:	b25a      	sxtb	r2, r3
 800268e:	79bb      	ldrb	r3, [r7, #6]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	2101      	movs	r1, #1
 8002696:	fa01 f303 	lsl.w	r3, r1, r3
 800269a:	b25b      	sxtb	r3, r3
 800269c:	4313      	orrs	r3, r2
 800269e:	b259      	sxtb	r1, r3
 80026a0:	79fa      	ldrb	r2, [r7, #7]
 80026a2:	4603      	mov	r3, r0
 80026a4:	01db      	lsls	r3, r3, #7
 80026a6:	4413      	add	r3, r2
 80026a8:	b2c9      	uxtb	r1, r1
 80026aa:	4a13      	ldr	r2, [pc, #76]	@ (80026f8 <ssd1306_DrawPixel+0xa4>)
 80026ac:	54d1      	strb	r1, [r2, r3]
 80026ae:	e01d      	b.n	80026ec <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80026b0:	79fa      	ldrb	r2, [r7, #7]
 80026b2:	79bb      	ldrb	r3, [r7, #6]
 80026b4:	08db      	lsrs	r3, r3, #3
 80026b6:	b2d8      	uxtb	r0, r3
 80026b8:	4603      	mov	r3, r0
 80026ba:	01db      	lsls	r3, r3, #7
 80026bc:	4413      	add	r3, r2
 80026be:	4a0e      	ldr	r2, [pc, #56]	@ (80026f8 <ssd1306_DrawPixel+0xa4>)
 80026c0:	5cd3      	ldrb	r3, [r2, r3]
 80026c2:	b25a      	sxtb	r2, r3
 80026c4:	79bb      	ldrb	r3, [r7, #6]
 80026c6:	f003 0307 	and.w	r3, r3, #7
 80026ca:	2101      	movs	r1, #1
 80026cc:	fa01 f303 	lsl.w	r3, r1, r3
 80026d0:	b25b      	sxtb	r3, r3
 80026d2:	43db      	mvns	r3, r3
 80026d4:	b25b      	sxtb	r3, r3
 80026d6:	4013      	ands	r3, r2
 80026d8:	b259      	sxtb	r1, r3
 80026da:	79fa      	ldrb	r2, [r7, #7]
 80026dc:	4603      	mov	r3, r0
 80026de:	01db      	lsls	r3, r3, #7
 80026e0:	4413      	add	r3, r2
 80026e2:	b2c9      	uxtb	r1, r1
 80026e4:	4a04      	ldr	r2, [pc, #16]	@ (80026f8 <ssd1306_DrawPixel+0xa4>)
 80026e6:	54d1      	strb	r1, [r2, r3]
 80026e8:	e000      	b.n	80026ec <ssd1306_DrawPixel+0x98>
        return;
 80026ea:	bf00      	nop
    }
}
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	200403ec 	.word	0x200403ec

080026fc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80026fc:	b590      	push	{r4, r7, lr}
 80026fe:	b089      	sub	sp, #36	@ 0x24
 8002700:	af00      	add	r7, sp, #0
 8002702:	4604      	mov	r4, r0
 8002704:	4638      	mov	r0, r7
 8002706:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800270a:	4623      	mov	r3, r4
 800270c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800270e:	7bfb      	ldrb	r3, [r7, #15]
 8002710:	2b1f      	cmp	r3, #31
 8002712:	d902      	bls.n	800271a <ssd1306_WriteChar+0x1e>
 8002714:	7bfb      	ldrb	r3, [r7, #15]
 8002716:	2b7e      	cmp	r3, #126	@ 0x7e
 8002718:	d901      	bls.n	800271e <ssd1306_WriteChar+0x22>
        return 0;
 800271a:	2300      	movs	r3, #0
 800271c:	e079      	b.n	8002812 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <ssd1306_WriteChar+0x34>
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	7bfb      	ldrb	r3, [r7, #15]
 8002728:	3b20      	subs	r3, #32
 800272a:	4413      	add	r3, r2
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	e000      	b.n	8002732 <ssd1306_WriteChar+0x36>
 8002730:	783b      	ldrb	r3, [r7, #0]
 8002732:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002734:	4b39      	ldr	r3, [pc, #228]	@ (800281c <ssd1306_WriteChar+0x120>)
 8002736:	881b      	ldrh	r3, [r3, #0]
 8002738:	461a      	mov	r2, r3
 800273a:	7dfb      	ldrb	r3, [r7, #23]
 800273c:	4413      	add	r3, r2
 800273e:	2b80      	cmp	r3, #128	@ 0x80
 8002740:	dc06      	bgt.n	8002750 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002742:	4b36      	ldr	r3, [pc, #216]	@ (800281c <ssd1306_WriteChar+0x120>)
 8002744:	885b      	ldrh	r3, [r3, #2]
 8002746:	461a      	mov	r2, r3
 8002748:	787b      	ldrb	r3, [r7, #1]
 800274a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800274c:	2b40      	cmp	r3, #64	@ 0x40
 800274e:	dd01      	ble.n	8002754 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002750:	2300      	movs	r3, #0
 8002752:	e05e      	b.n	8002812 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002754:	2300      	movs	r3, #0
 8002756:	61fb      	str	r3, [r7, #28]
 8002758:	e04d      	b.n	80027f6 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	7bfb      	ldrb	r3, [r7, #15]
 800275e:	3b20      	subs	r3, #32
 8002760:	7879      	ldrb	r1, [r7, #1]
 8002762:	fb01 f303 	mul.w	r3, r1, r3
 8002766:	4619      	mov	r1, r3
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	440b      	add	r3, r1
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	4413      	add	r3, r2
 8002770:	881b      	ldrh	r3, [r3, #0]
 8002772:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002774:	2300      	movs	r3, #0
 8002776:	61bb      	str	r3, [r7, #24]
 8002778:	e036      	b.n	80027e8 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d013      	beq.n	80027b2 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800278a:	4b24      	ldr	r3, [pc, #144]	@ (800281c <ssd1306_WriteChar+0x120>)
 800278c:	881b      	ldrh	r3, [r3, #0]
 800278e:	b2da      	uxtb	r2, r3
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	b2db      	uxtb	r3, r3
 8002794:	4413      	add	r3, r2
 8002796:	b2d8      	uxtb	r0, r3
 8002798:	4b20      	ldr	r3, [pc, #128]	@ (800281c <ssd1306_WriteChar+0x120>)
 800279a:	885b      	ldrh	r3, [r3, #2]
 800279c:	b2da      	uxtb	r2, r3
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	4413      	add	r3, r2
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80027aa:	4619      	mov	r1, r3
 80027ac:	f7ff ff52 	bl	8002654 <ssd1306_DrawPixel>
 80027b0:	e017      	b.n	80027e2 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80027b2:	4b1a      	ldr	r3, [pc, #104]	@ (800281c <ssd1306_WriteChar+0x120>)
 80027b4:	881b      	ldrh	r3, [r3, #0]
 80027b6:	b2da      	uxtb	r2, r3
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	4413      	add	r3, r2
 80027be:	b2d8      	uxtb	r0, r3
 80027c0:	4b16      	ldr	r3, [pc, #88]	@ (800281c <ssd1306_WriteChar+0x120>)
 80027c2:	885b      	ldrh	r3, [r3, #2]
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	4413      	add	r3, r2
 80027cc:	b2d9      	uxtb	r1, r3
 80027ce:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	bf0c      	ite	eq
 80027d6:	2301      	moveq	r3, #1
 80027d8:	2300      	movne	r3, #0
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	461a      	mov	r2, r3
 80027de:	f7ff ff39 	bl	8002654 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	3301      	adds	r3, #1
 80027e6:	61bb      	str	r3, [r7, #24]
 80027e8:	7dfb      	ldrb	r3, [r7, #23]
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d3c4      	bcc.n	800277a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	3301      	adds	r3, #1
 80027f4:	61fb      	str	r3, [r7, #28]
 80027f6:	787b      	ldrb	r3, [r7, #1]
 80027f8:	461a      	mov	r2, r3
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d3ac      	bcc.n	800275a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002800:	4b06      	ldr	r3, [pc, #24]	@ (800281c <ssd1306_WriteChar+0x120>)
 8002802:	881a      	ldrh	r2, [r3, #0]
 8002804:	7dfb      	ldrb	r3, [r7, #23]
 8002806:	b29b      	uxth	r3, r3
 8002808:	4413      	add	r3, r2
 800280a:	b29a      	uxth	r2, r3
 800280c:	4b03      	ldr	r3, [pc, #12]	@ (800281c <ssd1306_WriteChar+0x120>)
 800280e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002810:	7bfb      	ldrb	r3, [r7, #15]
}
 8002812:	4618      	mov	r0, r3
 8002814:	3724      	adds	r7, #36	@ 0x24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd90      	pop	{r4, r7, pc}
 800281a:	bf00      	nop
 800281c:	200407ec 	.word	0x200407ec

08002820 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af02      	add	r7, sp, #8
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	4638      	mov	r0, r7
 800282a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800282e:	e013      	b.n	8002858 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	7818      	ldrb	r0, [r3, #0]
 8002834:	7e3b      	ldrb	r3, [r7, #24]
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	463b      	mov	r3, r7
 800283a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800283c:	f7ff ff5e 	bl	80026fc <ssd1306_WriteChar>
 8002840:	4603      	mov	r3, r0
 8002842:	461a      	mov	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	429a      	cmp	r2, r3
 800284a:	d002      	beq.n	8002852 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	e008      	b.n	8002864 <ssd1306_WriteString+0x44>
        }
        str++;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	3301      	adds	r3, #1
 8002856:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1e7      	bne.n	8002830 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	781b      	ldrb	r3, [r3, #0]
}
 8002864:	4618      	mov	r0, r3
 8002866:	3710      	adds	r7, #16
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	460a      	mov	r2, r1
 8002876:	71fb      	strb	r3, [r7, #7]
 8002878:	4613      	mov	r3, r2
 800287a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800287c:	79fb      	ldrb	r3, [r7, #7]
 800287e:	b29a      	uxth	r2, r3
 8002880:	4b05      	ldr	r3, [pc, #20]	@ (8002898 <ssd1306_SetCursor+0x2c>)
 8002882:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002884:	79bb      	ldrb	r3, [r7, #6]
 8002886:	b29a      	uxth	r2, r3
 8002888:	4b03      	ldr	r3, [pc, #12]	@ (8002898 <ssd1306_SetCursor+0x2c>)
 800288a:	805a      	strh	r2, [r3, #2]
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	200407ec 	.word	0x200407ec

0800289c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80028a6:	2381      	movs	r3, #129	@ 0x81
 80028a8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80028aa:	7bfb      	ldrb	r3, [r7, #15]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff fdd9 	bl	8002464 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fdd5 	bl	8002464 <ssd1306_WriteCommand>
}
 80028ba:	bf00      	nop
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d005      	beq.n	80028e0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80028d4:	23af      	movs	r3, #175	@ 0xaf
 80028d6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80028d8:	4b08      	ldr	r3, [pc, #32]	@ (80028fc <ssd1306_SetDisplayOn+0x38>)
 80028da:	2201      	movs	r2, #1
 80028dc:	715a      	strb	r2, [r3, #5]
 80028de:	e004      	b.n	80028ea <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80028e0:	23ae      	movs	r3, #174	@ 0xae
 80028e2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80028e4:	4b05      	ldr	r3, [pc, #20]	@ (80028fc <ssd1306_SetDisplayOn+0x38>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff fdb9 	bl	8002464 <ssd1306_WriteCommand>
}
 80028f2:	bf00      	nop
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	200407ec 	.word	0x200407ec

08002900 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002906:	2300      	movs	r3, #0
 8002908:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800290a:	2003      	movs	r0, #3
 800290c:	f000 f960 	bl	8002bd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002910:	2000      	movs	r0, #0
 8002912:	f000 f80d 	bl	8002930 <HAL_InitTick>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d002      	beq.n	8002922 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	71fb      	strb	r3, [r7, #7]
 8002920:	e001      	b.n	8002926 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002922:	f7ff faf3 	bl	8001f0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002926:	79fb      	ldrb	r3, [r7, #7]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002938:	2300      	movs	r3, #0
 800293a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800293c:	4b17      	ldr	r3, [pc, #92]	@ (800299c <HAL_InitTick+0x6c>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d023      	beq.n	800298c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002944:	4b16      	ldr	r3, [pc, #88]	@ (80029a0 <HAL_InitTick+0x70>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	4b14      	ldr	r3, [pc, #80]	@ (800299c <HAL_InitTick+0x6c>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	4619      	mov	r1, r3
 800294e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002952:	fbb3 f3f1 	udiv	r3, r3, r1
 8002956:	fbb2 f3f3 	udiv	r3, r2, r3
 800295a:	4618      	mov	r0, r3
 800295c:	f000 f96d 	bl	8002c3a <HAL_SYSTICK_Config>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10f      	bne.n	8002986 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2b0f      	cmp	r3, #15
 800296a:	d809      	bhi.n	8002980 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800296c:	2200      	movs	r2, #0
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002974:	f000 f937 	bl	8002be6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002978:	4a0a      	ldr	r2, [pc, #40]	@ (80029a4 <HAL_InitTick+0x74>)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6013      	str	r3, [r2, #0]
 800297e:	e007      	b.n	8002990 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	73fb      	strb	r3, [r7, #15]
 8002984:	e004      	b.n	8002990 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	73fb      	strb	r3, [r7, #15]
 800298a:	e001      	b.n	8002990 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002990:	7bfb      	ldrb	r3, [r7, #15]
}
 8002992:	4618      	mov	r0, r3
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	2004000c 	.word	0x2004000c
 80029a0:	20040004 	.word	0x20040004
 80029a4:	20040008 	.word	0x20040008

080029a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80029ac:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <HAL_IncTick+0x20>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	461a      	mov	r2, r3
 80029b2:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <HAL_IncTick+0x24>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4413      	add	r3, r2
 80029b8:	4a04      	ldr	r2, [pc, #16]	@ (80029cc <HAL_IncTick+0x24>)
 80029ba:	6013      	str	r3, [r2, #0]
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	2004000c 	.word	0x2004000c
 80029cc:	200407f4 	.word	0x200407f4

080029d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  return uwTick;
 80029d4:	4b03      	ldr	r3, [pc, #12]	@ (80029e4 <HAL_GetTick+0x14>)
 80029d6:	681b      	ldr	r3, [r3, #0]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	200407f4 	.word	0x200407f4

080029e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029f0:	f7ff ffee 	bl	80029d0 <HAL_GetTick>
 80029f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a00:	d005      	beq.n	8002a0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002a02:	4b0a      	ldr	r3, [pc, #40]	@ (8002a2c <HAL_Delay+0x44>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	461a      	mov	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a0e:	bf00      	nop
 8002a10:	f7ff ffde 	bl	80029d0 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d8f7      	bhi.n	8002a10 <HAL_Delay+0x28>
  {
  }
}
 8002a20:	bf00      	nop
 8002a22:	bf00      	nop
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	2004000c 	.word	0x2004000c

08002a30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f003 0307 	and.w	r3, r3, #7
 8002a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a40:	4b0c      	ldr	r3, [pc, #48]	@ (8002a74 <__NVIC_SetPriorityGrouping+0x44>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a46:	68ba      	ldr	r2, [r7, #8]
 8002a48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a62:	4a04      	ldr	r2, [pc, #16]	@ (8002a74 <__NVIC_SetPriorityGrouping+0x44>)
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	60d3      	str	r3, [r2, #12]
}
 8002a68:	bf00      	nop
 8002a6a:	3714      	adds	r7, #20
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	e000ed00 	.word	0xe000ed00

08002a78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a7c:	4b04      	ldr	r3, [pc, #16]	@ (8002a90 <__NVIC_GetPriorityGrouping+0x18>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	0a1b      	lsrs	r3, r3, #8
 8002a82:	f003 0307 	and.w	r3, r3, #7
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	e000ed00 	.word	0xe000ed00

08002a94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	db0b      	blt.n	8002abe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	f003 021f 	and.w	r2, r3, #31
 8002aac:	4907      	ldr	r1, [pc, #28]	@ (8002acc <__NVIC_EnableIRQ+0x38>)
 8002aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab2:	095b      	lsrs	r3, r3, #5
 8002ab4:	2001      	movs	r0, #1
 8002ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8002aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002abe:	bf00      	nop
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	e000e100 	.word	0xe000e100

08002ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	6039      	str	r1, [r7, #0]
 8002ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	db0a      	blt.n	8002afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	b2da      	uxtb	r2, r3
 8002ae8:	490c      	ldr	r1, [pc, #48]	@ (8002b1c <__NVIC_SetPriority+0x4c>)
 8002aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aee:	0112      	lsls	r2, r2, #4
 8002af0:	b2d2      	uxtb	r2, r2
 8002af2:	440b      	add	r3, r1
 8002af4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002af8:	e00a      	b.n	8002b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	b2da      	uxtb	r2, r3
 8002afe:	4908      	ldr	r1, [pc, #32]	@ (8002b20 <__NVIC_SetPriority+0x50>)
 8002b00:	79fb      	ldrb	r3, [r7, #7]
 8002b02:	f003 030f 	and.w	r3, r3, #15
 8002b06:	3b04      	subs	r3, #4
 8002b08:	0112      	lsls	r2, r2, #4
 8002b0a:	b2d2      	uxtb	r2, r2
 8002b0c:	440b      	add	r3, r1
 8002b0e:	761a      	strb	r2, [r3, #24]
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	e000e100 	.word	0xe000e100
 8002b20:	e000ed00 	.word	0xe000ed00

08002b24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b089      	sub	sp, #36	@ 0x24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	f1c3 0307 	rsb	r3, r3, #7
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	bf28      	it	cs
 8002b42:	2304      	movcs	r3, #4
 8002b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	3304      	adds	r3, #4
 8002b4a:	2b06      	cmp	r3, #6
 8002b4c:	d902      	bls.n	8002b54 <NVIC_EncodePriority+0x30>
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	3b03      	subs	r3, #3
 8002b52:	e000      	b.n	8002b56 <NVIC_EncodePriority+0x32>
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b62:	43da      	mvns	r2, r3
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	401a      	ands	r2, r3
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b6c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	fa01 f303 	lsl.w	r3, r1, r3
 8002b76:	43d9      	mvns	r1, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b7c:	4313      	orrs	r3, r2
         );
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3724      	adds	r7, #36	@ 0x24
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
	...

08002b8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b9c:	d301      	bcc.n	8002ba2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e00f      	b.n	8002bc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8002bcc <SysTick_Config+0x40>)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002baa:	210f      	movs	r1, #15
 8002bac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002bb0:	f7ff ff8e 	bl	8002ad0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bb4:	4b05      	ldr	r3, [pc, #20]	@ (8002bcc <SysTick_Config+0x40>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bba:	4b04      	ldr	r3, [pc, #16]	@ (8002bcc <SysTick_Config+0x40>)
 8002bbc:	2207      	movs	r2, #7
 8002bbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	e000e010 	.word	0xe000e010

08002bd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff ff29 	bl	8002a30 <__NVIC_SetPriorityGrouping>
}
 8002bde:	bf00      	nop
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b086      	sub	sp, #24
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	4603      	mov	r3, r0
 8002bee:	60b9      	str	r1, [r7, #8]
 8002bf0:	607a      	str	r2, [r7, #4]
 8002bf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002bf8:	f7ff ff3e 	bl	8002a78 <__NVIC_GetPriorityGrouping>
 8002bfc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	68b9      	ldr	r1, [r7, #8]
 8002c02:	6978      	ldr	r0, [r7, #20]
 8002c04:	f7ff ff8e 	bl	8002b24 <NVIC_EncodePriority>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c0e:	4611      	mov	r1, r2
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff ff5d 	bl	8002ad0 <__NVIC_SetPriority>
}
 8002c16:	bf00      	nop
 8002c18:	3718      	adds	r7, #24
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b082      	sub	sp, #8
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	4603      	mov	r3, r0
 8002c26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff ff31 	bl	8002a94 <__NVIC_EnableIRQ>
}
 8002c32:	bf00      	nop
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b082      	sub	sp, #8
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7ff ffa2 	bl	8002b8c <SysTick_Config>
 8002c48:	4603      	mov	r3, r0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b082      	sub	sp, #8
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e014      	b.n	8002c8e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	791b      	ldrb	r3, [r3, #4]
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d105      	bne.n	8002c7a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f7fe faa7 	bl	80011c8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
	...

08002c98 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
 8002ca4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	795b      	ldrb	r3, [r3, #5]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_DAC_Start_DMA+0x1e>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e0ab      	b.n	8002e0e <HAL_DAC_Start_DMA+0x176>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d12f      	bne.n	8002d28 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	4a52      	ldr	r2, [pc, #328]	@ (8002e18 <HAL_DAC_Start_DMA+0x180>)
 8002cce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	4a51      	ldr	r2, [pc, #324]	@ (8002e1c <HAL_DAC_Start_DMA+0x184>)
 8002cd6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	4a50      	ldr	r2, [pc, #320]	@ (8002e20 <HAL_DAC_Start_DMA+0x188>)
 8002cde:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002cee:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002cf0:	6a3b      	ldr	r3, [r7, #32]
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	d013      	beq.n	8002d1e <HAL_DAC_Start_DMA+0x86>
 8002cf6:	6a3b      	ldr	r3, [r7, #32]
 8002cf8:	2b08      	cmp	r3, #8
 8002cfa:	d845      	bhi.n	8002d88 <HAL_DAC_Start_DMA+0xf0>
 8002cfc:	6a3b      	ldr	r3, [r7, #32]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_DAC_Start_DMA+0x72>
 8002d02:	6a3b      	ldr	r3, [r7, #32]
 8002d04:	2b04      	cmp	r3, #4
 8002d06:	d005      	beq.n	8002d14 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002d08:	e03e      	b.n	8002d88 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	3308      	adds	r3, #8
 8002d10:	613b      	str	r3, [r7, #16]
        break;
 8002d12:	e03c      	b.n	8002d8e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	330c      	adds	r3, #12
 8002d1a:	613b      	str	r3, [r7, #16]
        break;
 8002d1c:	e037      	b.n	8002d8e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	3310      	adds	r3, #16
 8002d24:	613b      	str	r3, [r7, #16]
        break;
 8002d26:	e032      	b.n	8002d8e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	4a3d      	ldr	r2, [pc, #244]	@ (8002e24 <HAL_DAC_Start_DMA+0x18c>)
 8002d2e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	4a3c      	ldr	r2, [pc, #240]	@ (8002e28 <HAL_DAC_Start_DMA+0x190>)
 8002d36:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e2c <HAL_DAC_Start_DMA+0x194>)
 8002d3e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002d4e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	2b08      	cmp	r3, #8
 8002d54:	d013      	beq.n	8002d7e <HAL_DAC_Start_DMA+0xe6>
 8002d56:	6a3b      	ldr	r3, [r7, #32]
 8002d58:	2b08      	cmp	r3, #8
 8002d5a:	d817      	bhi.n	8002d8c <HAL_DAC_Start_DMA+0xf4>
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d003      	beq.n	8002d6a <HAL_DAC_Start_DMA+0xd2>
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	2b04      	cmp	r3, #4
 8002d66:	d005      	beq.n	8002d74 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002d68:	e010      	b.n	8002d8c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	3314      	adds	r3, #20
 8002d70:	613b      	str	r3, [r7, #16]
        break;
 8002d72:	e00c      	b.n	8002d8e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	3318      	adds	r3, #24
 8002d7a:	613b      	str	r3, [r7, #16]
        break;
 8002d7c:	e007      	b.n	8002d8e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	331c      	adds	r3, #28
 8002d84:	613b      	str	r3, [r7, #16]
        break;
 8002d86:	e002      	b.n	8002d8e <HAL_DAC_Start_DMA+0xf6>
        break;
 8002d88:	bf00      	nop
 8002d8a:	e000      	b.n	8002d8e <HAL_DAC_Start_DMA+0xf6>
        break;
 8002d8c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d111      	bne.n	8002db8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002da2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6898      	ldr	r0, [r3, #8]
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	f000 fb8f 	bl	80034d0 <HAL_DMA_Start_IT>
 8002db2:	4603      	mov	r3, r0
 8002db4:	75fb      	strb	r3, [r7, #23]
 8002db6:	e010      	b.n	8002dda <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002dc6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	68d8      	ldr	r0, [r3, #12]
 8002dcc:	6879      	ldr	r1, [r7, #4]
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	693a      	ldr	r2, [r7, #16]
 8002dd2:	f000 fb7d 	bl	80034d0 <HAL_DMA_Start_IT>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002de0:	7dfb      	ldrb	r3, [r7, #23]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d10c      	bne.n	8002e00 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	6819      	ldr	r1, [r3, #0]
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	f003 0310 	and.w	r3, r3, #16
 8002df2:	2201      	movs	r2, #1
 8002df4:	409a      	lsls	r2, r3
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	601a      	str	r2, [r3, #0]
 8002dfe:	e005      	b.n	8002e0c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	f043 0204 	orr.w	r2, r3, #4
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3718      	adds	r7, #24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	08003259 	.word	0x08003259
 8002e1c:	0800327b 	.word	0x0800327b
 8002e20:	08003297 	.word	0x08003297
 8002e24:	08003315 	.word	0x08003315
 8002e28:	08003337 	.word	0x08003337
 8002e2c:	08003353 	.word	0x08003353

08002e30 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6819      	ldr	r1, [r3, #0]
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	f003 0310 	and.w	r3, r3, #16
 8002e46:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43da      	mvns	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	400a      	ands	r2, r1
 8002e56:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6819      	ldr	r1, [r3, #0]
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	f003 0310 	and.w	r3, r3, #16
 8002e64:	2201      	movs	r2, #1
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	43da      	mvns	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	400a      	ands	r2, r1
 8002e72:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10d      	bne.n	8002e96 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f000 fba1 	bl	80035c6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	e00c      	b.n	8002eb0 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f000 fb93 	bl	80035c6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002eae:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b082      	sub	sp, #8
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ecc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ed0:	d120      	bne.n	8002f14 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ed8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002edc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ee0:	d118      	bne.n	8002f14 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2204      	movs	r2, #4
 8002ee6:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	f043 0201 	orr.w	r2, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002efc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f0c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 f84b 	bl	8002faa <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f22:	d120      	bne.n	8002f66 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f32:	d118      	bne.n	8002f66 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2204      	movs	r2, #4
 8002f38:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	f043 0202 	orr.w	r2, r3, #2
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002f4e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8002f5e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f000 f9cd 	bl	8003300 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8002f66:	bf00      	nop
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b083      	sub	sp, #12
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002f96:	b480      	push	{r7}
 8002f98:	b083      	sub	sp, #12
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr

08002faa <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002faa:	b480      	push	{r7}
 8002fac:	b083      	sub	sp, #12
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002fb2:	bf00      	nop
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
	...

08002fc0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b088      	sub	sp, #32
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	795b      	ldrb	r3, [r3, #5]
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d101      	bne.n	8002fdc <HAL_DAC_ConfigChannel+0x1c>
 8002fd8:	2302      	movs	r3, #2
 8002fda:	e137      	b.n	800324c <HAL_DAC_ConfigChannel+0x28c>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	2b04      	cmp	r3, #4
 8002fee:	f040 8081 	bne.w	80030f4 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002ff2:	f7ff fced 	bl	80029d0 <HAL_GetTick>
 8002ff6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d140      	bne.n	8003080 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002ffe:	e018      	b.n	8003032 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003000:	f7ff fce6 	bl	80029d0 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b01      	cmp	r3, #1
 800300c:	d911      	bls.n	8003032 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003014:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00a      	beq.n	8003032 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	f043 0208 	orr.w	r2, r3, #8
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2203      	movs	r2, #3
 800302c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e10c      	b.n	800324c <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003038:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d1df      	bne.n	8003000 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003040:	2001      	movs	r0, #1
 8003042:	f7ff fcd1 	bl	80029e8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	69d2      	ldr	r2, [r2, #28]
 800304e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003050:	e023      	b.n	800309a <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003052:	f7ff fcbd 	bl	80029d0 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b01      	cmp	r3, #1
 800305e:	d90f      	bls.n	8003080 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003066:	2b00      	cmp	r3, #0
 8003068:	da0a      	bge.n	8003080 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	f043 0208 	orr.w	r2, r3, #8
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2203      	movs	r2, #3
 800307a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e0e5      	b.n	800324c <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003086:	2b00      	cmp	r3, #0
 8003088:	dbe3      	blt.n	8003052 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800308a:	2001      	movs	r0, #1
 800308c:	f7ff fcac 	bl	80029e8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68ba      	ldr	r2, [r7, #8]
 8003096:	69d2      	ldr	r2, [r2, #28]
 8003098:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f003 0310 	and.w	r3, r3, #16
 80030a6:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80030aa:	fa01 f303 	lsl.w	r3, r1, r3
 80030ae:	43db      	mvns	r3, r3
 80030b0:	ea02 0103 	and.w	r1, r2, r3
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	6a1a      	ldr	r2, [r3, #32]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f003 0310 	and.w	r3, r3, #16
 80030be:	409a      	lsls	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f003 0310 	and.w	r3, r3, #16
 80030d4:	21ff      	movs	r1, #255	@ 0xff
 80030d6:	fa01 f303 	lsl.w	r3, r1, r3
 80030da:	43db      	mvns	r3, r3
 80030dc:	ea02 0103 	and.w	r1, r2, r3
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f003 0310 	and.w	r3, r3, #16
 80030ea:	409a      	lsls	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d11d      	bne.n	8003138 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003102:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	221f      	movs	r2, #31
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	69fa      	ldr	r2, [r7, #28]
 8003114:	4013      	ands	r3, r2
 8003116:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f003 0310 	and.w	r3, r3, #16
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	69fa      	ldr	r2, [r7, #28]
 800312c:	4313      	orrs	r3, r2
 800312e:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	69fa      	ldr	r2, [r7, #28]
 8003136:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800313e:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f003 0310 	and.w	r3, r3, #16
 8003146:	2207      	movs	r2, #7
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	43db      	mvns	r3, r3
 800314e:	69fa      	ldr	r2, [r7, #28]
 8003150:	4013      	ands	r3, r2
 8003152:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	431a      	orrs	r2, r3
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	4313      	orrs	r3, r2
 8003164:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f003 0310 	and.w	r3, r3, #16
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	69fa      	ldr	r2, [r7, #28]
 8003174:	4313      	orrs	r3, r2
 8003176:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	69fa      	ldr	r2, [r7, #28]
 800317e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6819      	ldr	r1, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f003 0310 	and.w	r3, r3, #16
 800318c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43da      	mvns	r2, r3
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	400a      	ands	r2, r1
 800319c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f003 0310 	and.w	r3, r3, #16
 80031ac:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	43db      	mvns	r3, r3
 80031b6:	69fa      	ldr	r2, [r7, #28]
 80031b8:	4013      	ands	r3, r2
 80031ba:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f003 0310 	and.w	r3, r3, #16
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	69fa      	ldr	r2, [r7, #28]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031dc:	d104      	bne.n	80031e8 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031e4:	61fb      	str	r3, [r7, #28]
 80031e6:	e018      	b.n	800321a <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d104      	bne.n	80031fa <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80031f6:	61fb      	str	r3, [r7, #28]
 80031f8:	e00f      	b.n	800321a <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80031fa:	f001 fc1d 	bl	8004a38 <HAL_RCC_GetHCLKFreq>
 80031fe:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	4a14      	ldr	r2, [pc, #80]	@ (8003254 <HAL_DAC_ConfigChannel+0x294>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d904      	bls.n	8003212 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800320e:	61fb      	str	r3, [r7, #28]
 8003210:	e003      	b.n	800321a <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003218:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	69fa      	ldr	r2, [r7, #28]
 8003220:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6819      	ldr	r1, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	22c0      	movs	r2, #192	@ 0xc0
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	43da      	mvns	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	400a      	ands	r2, r1
 800323c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2201      	movs	r2, #1
 8003242:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3720      	adds	r7, #32
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	04c4b400 	.word	0x04c4b400

08003258 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003264:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	f7ff fe81 	bl	8002f6e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2201      	movs	r2, #1
 8003270:	711a      	strb	r2, [r3, #4]
}
 8003272:	bf00      	nop
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800327a:	b580      	push	{r7, lr}
 800327c:	b084      	sub	sp, #16
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003286:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	f7ff fe7a 	bl	8002f82 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800328e:	bf00      	nop
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b084      	sub	sp, #16
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	f043 0204 	orr.w	r2, r3, #4
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80032b0:	68f8      	ldr	r0, [r7, #12]
 80032b2:	f7ff fe70 	bl	8002f96 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2201      	movs	r2, #1
 80032ba:	711a      	strb	r2, [r3, #4]
}
 80032bc:	bf00      	nop
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003320:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f7ff ffce 	bl	80032c4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2201      	movs	r2, #1
 800332c:	711a      	strb	r2, [r3, #4]
}
 800332e:	bf00      	nop
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b084      	sub	sp, #16
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003342:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003344:	68f8      	ldr	r0, [r7, #12]
 8003346:	f7ff ffc7 	bl	80032d8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800334a:	bf00      	nop
 800334c:	3710      	adds	r7, #16
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b084      	sub	sp, #16
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	f043 0204 	orr.w	r2, r3, #4
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800336c:	68f8      	ldr	r0, [r7, #12]
 800336e:	f7ff ffbd 	bl	80032ec <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2201      	movs	r2, #1
 8003376:	711a      	strb	r2, [r3, #4]
}
 8003378:	bf00      	nop
 800337a:	3710      	adds	r7, #16
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d101      	bne.n	8003392 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e08d      	b.n	80034ae <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	461a      	mov	r2, r3
 8003398:	4b47      	ldr	r3, [pc, #284]	@ (80034b8 <HAL_DMA_Init+0x138>)
 800339a:	429a      	cmp	r2, r3
 800339c:	d80f      	bhi.n	80033be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	4b45      	ldr	r3, [pc, #276]	@ (80034bc <HAL_DMA_Init+0x13c>)
 80033a6:	4413      	add	r3, r2
 80033a8:	4a45      	ldr	r2, [pc, #276]	@ (80034c0 <HAL_DMA_Init+0x140>)
 80033aa:	fba2 2303 	umull	r2, r3, r2, r3
 80033ae:	091b      	lsrs	r3, r3, #4
 80033b0:	009a      	lsls	r2, r3, #2
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a42      	ldr	r2, [pc, #264]	@ (80034c4 <HAL_DMA_Init+0x144>)
 80033ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80033bc:	e00e      	b.n	80033dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	461a      	mov	r2, r3
 80033c4:	4b40      	ldr	r3, [pc, #256]	@ (80034c8 <HAL_DMA_Init+0x148>)
 80033c6:	4413      	add	r3, r2
 80033c8:	4a3d      	ldr	r2, [pc, #244]	@ (80034c0 <HAL_DMA_Init+0x140>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	091b      	lsrs	r3, r3, #4
 80033d0:	009a      	lsls	r2, r3, #2
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a3c      	ldr	r2, [pc, #240]	@ (80034cc <HAL_DMA_Init+0x14c>)
 80033da:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2202      	movs	r2, #2
 80033e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80033f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003400:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800340c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003418:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	4313      	orrs	r3, r2
 8003424:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 fa12 	bl	8003858 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800343c:	d102      	bne.n	8003444 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685a      	ldr	r2, [r3, #4]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003458:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d010      	beq.n	8003484 <HAL_DMA_Init+0x104>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	2b04      	cmp	r3, #4
 8003468:	d80c      	bhi.n	8003484 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 fa32 	bl	80038d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003480:	605a      	str	r2, [r3, #4]
 8003482:	e008      	b.n	8003496 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	40020407 	.word	0x40020407
 80034bc:	bffdfff8 	.word	0xbffdfff8
 80034c0:	cccccccd 	.word	0xcccccccd
 80034c4:	40020000 	.word	0x40020000
 80034c8:	bffdfbf8 	.word	0xbffdfbf8
 80034cc:	40020400 	.word	0x40020400

080034d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b086      	sub	sp, #24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
 80034dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034de:	2300      	movs	r3, #0
 80034e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d101      	bne.n	80034f0 <HAL_DMA_Start_IT+0x20>
 80034ec:	2302      	movs	r3, #2
 80034ee:	e066      	b.n	80035be <HAL_DMA_Start_IT+0xee>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	2b01      	cmp	r3, #1
 8003502:	d155      	bne.n	80035b0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2202      	movs	r2, #2
 8003508:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 0201 	bic.w	r2, r2, #1
 8003520:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	68b9      	ldr	r1, [r7, #8]
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 f957 	bl	80037dc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003532:	2b00      	cmp	r3, #0
 8003534:	d008      	beq.n	8003548 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f042 020e 	orr.w	r2, r2, #14
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	e00f      	b.n	8003568 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0204 	bic.w	r2, r2, #4
 8003556:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f042 020a 	orr.w	r2, r2, #10
 8003566:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d007      	beq.n	8003586 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003580:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003584:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358a:	2b00      	cmp	r3, #0
 800358c:	d007      	beq.n	800359e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003598:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800359c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f042 0201 	orr.w	r2, r2, #1
 80035ac:	601a      	str	r2, [r3, #0]
 80035ae:	e005      	b.n	80035bc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80035b8:	2302      	movs	r3, #2
 80035ba:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80035bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b085      	sub	sp, #20
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d008      	beq.n	80035f0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2204      	movs	r2, #4
 80035e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e040      	b.n	8003672 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 020e 	bic.w	r2, r2, #14
 80035fe:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800360a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800360e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f022 0201 	bic.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003624:	f003 021c 	and.w	r2, r3, #28
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362c:	2101      	movs	r1, #1
 800362e:	fa01 f202 	lsl.w	r2, r1, r2
 8003632:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800363c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00c      	beq.n	8003660 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003650:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003654:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800365e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003670:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003672:	4618      	mov	r0, r3
 8003674:	3714      	adds	r7, #20
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr

0800367e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b084      	sub	sp, #16
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369a:	f003 031c 	and.w	r3, r3, #28
 800369e:	2204      	movs	r2, #4
 80036a0:	409a      	lsls	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	4013      	ands	r3, r2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d026      	beq.n	80036f8 <HAL_DMA_IRQHandler+0x7a>
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d021      	beq.n	80036f8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0320 	and.w	r3, r3, #32
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d107      	bne.n	80036d2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 0204 	bic.w	r2, r2, #4
 80036d0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d6:	f003 021c 	and.w	r2, r3, #28
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036de:	2104      	movs	r1, #4
 80036e0:	fa01 f202 	lsl.w	r2, r1, r2
 80036e4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d071      	beq.n	80037d2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80036f6:	e06c      	b.n	80037d2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fc:	f003 031c 	and.w	r3, r3, #28
 8003700:	2202      	movs	r2, #2
 8003702:	409a      	lsls	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	4013      	ands	r3, r2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d02e      	beq.n	800376a <HAL_DMA_IRQHandler+0xec>
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d029      	beq.n	800376a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0320 	and.w	r3, r3, #32
 8003720:	2b00      	cmp	r3, #0
 8003722:	d10b      	bne.n	800373c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 020a 	bic.w	r2, r2, #10
 8003732:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003740:	f003 021c 	and.w	r2, r3, #28
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003748:	2102      	movs	r1, #2
 800374a:	fa01 f202 	lsl.w	r2, r1, r2
 800374e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800375c:	2b00      	cmp	r3, #0
 800375e:	d038      	beq.n	80037d2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003768:	e033      	b.n	80037d2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800376e:	f003 031c 	and.w	r3, r3, #28
 8003772:	2208      	movs	r2, #8
 8003774:	409a      	lsls	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	4013      	ands	r3, r2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d02a      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x156>
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	f003 0308 	and.w	r3, r3, #8
 8003784:	2b00      	cmp	r3, #0
 8003786:	d025      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f022 020e 	bic.w	r2, r2, #14
 8003796:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379c:	f003 021c 	and.w	r2, r3, #28
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a4:	2101      	movs	r1, #1
 80037a6:	fa01 f202 	lsl.w	r2, r1, r2
 80037aa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d004      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80037d2:	bf00      	nop
 80037d4:	bf00      	nop
}
 80037d6:	3710      	adds	r7, #16
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
 80037e8:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ee:	68fa      	ldr	r2, [r7, #12]
 80037f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80037f2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d004      	beq.n	8003806 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003804:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380a:	f003 021c 	and.w	r2, r3, #28
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003812:	2101      	movs	r1, #1
 8003814:	fa01 f202 	lsl.w	r2, r1, r2
 8003818:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	2b10      	cmp	r3, #16
 8003828:	d108      	bne.n	800383c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800383a:	e007      	b.n	800384c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	60da      	str	r2, [r3, #12]
}
 800384c:	bf00      	nop
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	461a      	mov	r2, r3
 8003866:	4b17      	ldr	r3, [pc, #92]	@ (80038c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003868:	429a      	cmp	r2, r3
 800386a:	d80a      	bhi.n	8003882 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003870:	089b      	lsrs	r3, r3, #2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003878:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6493      	str	r3, [r2, #72]	@ 0x48
 8003880:	e007      	b.n	8003892 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003886:	089b      	lsrs	r3, r3, #2
 8003888:	009a      	lsls	r2, r3, #2
 800388a:	4b0f      	ldr	r3, [pc, #60]	@ (80038c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800388c:	4413      	add	r3, r2
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	b2db      	uxtb	r3, r3
 8003898:	3b08      	subs	r3, #8
 800389a:	4a0c      	ldr	r2, [pc, #48]	@ (80038cc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800389c:	fba2 2303 	umull	r2, r3, r2, r3
 80038a0:	091b      	lsrs	r3, r3, #4
 80038a2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a0a      	ldr	r2, [pc, #40]	@ (80038d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80038a8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f003 031f 	and.w	r3, r3, #31
 80038b0:	2201      	movs	r2, #1
 80038b2:	409a      	lsls	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80038b8:	bf00      	nop
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	40020407 	.word	0x40020407
 80038c8:	4002081c 	.word	0x4002081c
 80038cc:	cccccccd 	.word	0xcccccccd
 80038d0:	40020880 	.word	0x40020880

080038d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80038e4:	68fa      	ldr	r2, [r7, #12]
 80038e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003914 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80038e8:	4413      	add	r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	461a      	mov	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a08      	ldr	r2, [pc, #32]	@ (8003918 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80038f6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	3b01      	subs	r3, #1
 80038fc:	f003 0303 	and.w	r3, r3, #3
 8003900:	2201      	movs	r2, #1
 8003902:	409a      	lsls	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003908:	bf00      	nop
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	1000823f 	.word	0x1000823f
 8003918:	40020940 	.word	0x40020940

0800391c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800391c:	b480      	push	{r7}
 800391e:	b087      	sub	sp, #28
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003926:	2300      	movs	r3, #0
 8003928:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800392a:	e166      	b.n	8003bfa <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	2101      	movs	r1, #1
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	fa01 f303 	lsl.w	r3, r1, r3
 8003938:	4013      	ands	r3, r2
 800393a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2b00      	cmp	r3, #0
 8003940:	f000 8158 	beq.w	8003bf4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f003 0303 	and.w	r3, r3, #3
 800394c:	2b01      	cmp	r3, #1
 800394e:	d005      	beq.n	800395c <HAL_GPIO_Init+0x40>
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f003 0303 	and.w	r3, r3, #3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d130      	bne.n	80039be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	2203      	movs	r2, #3
 8003968:	fa02 f303 	lsl.w	r3, r2, r3
 800396c:	43db      	mvns	r3, r3
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	4013      	ands	r3, r2
 8003972:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	68da      	ldr	r2, [r3, #12]
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	4313      	orrs	r3, r2
 8003984:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003992:	2201      	movs	r2, #1
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	43db      	mvns	r3, r3
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	4013      	ands	r3, r2
 80039a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	091b      	lsrs	r3, r3, #4
 80039a8:	f003 0201 	and.w	r2, r3, #1
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	693a      	ldr	r2, [r7, #16]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f003 0303 	and.w	r3, r3, #3
 80039c6:	2b03      	cmp	r3, #3
 80039c8:	d017      	beq.n	80039fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	2203      	movs	r2, #3
 80039d6:	fa02 f303 	lsl.w	r3, r2, r3
 80039da:	43db      	mvns	r3, r3
 80039dc:	693a      	ldr	r2, [r7, #16]
 80039de:	4013      	ands	r3, r2
 80039e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	689a      	ldr	r2, [r3, #8]
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	fa02 f303 	lsl.w	r3, r2, r3
 80039ee:	693a      	ldr	r2, [r7, #16]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	693a      	ldr	r2, [r7, #16]
 80039f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f003 0303 	and.w	r3, r3, #3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d123      	bne.n	8003a4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	08da      	lsrs	r2, r3, #3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	3208      	adds	r2, #8
 8003a0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	f003 0307 	and.w	r3, r3, #7
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	220f      	movs	r2, #15
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	43db      	mvns	r3, r3
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	4013      	ands	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	691a      	ldr	r2, [r3, #16]
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	08da      	lsrs	r2, r3, #3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3208      	adds	r2, #8
 8003a48:	6939      	ldr	r1, [r7, #16]
 8003a4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	005b      	lsls	r3, r3, #1
 8003a58:	2203      	movs	r2, #3
 8003a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5e:	43db      	mvns	r3, r3
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	4013      	ands	r3, r2
 8003a64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f003 0203 	and.w	r2, r3, #3
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	fa02 f303 	lsl.w	r3, r2, r3
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	f000 80b2 	beq.w	8003bf4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a90:	4b61      	ldr	r3, [pc, #388]	@ (8003c18 <HAL_GPIO_Init+0x2fc>)
 8003a92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a94:	4a60      	ldr	r2, [pc, #384]	@ (8003c18 <HAL_GPIO_Init+0x2fc>)
 8003a96:	f043 0301 	orr.w	r3, r3, #1
 8003a9a:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a9c:	4b5e      	ldr	r3, [pc, #376]	@ (8003c18 <HAL_GPIO_Init+0x2fc>)
 8003a9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aa0:	f003 0301 	and.w	r3, r3, #1
 8003aa4:	60bb      	str	r3, [r7, #8]
 8003aa6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003aa8:	4a5c      	ldr	r2, [pc, #368]	@ (8003c1c <HAL_GPIO_Init+0x300>)
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	089b      	lsrs	r3, r3, #2
 8003aae:	3302      	adds	r3, #2
 8003ab0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	f003 0303 	and.w	r3, r3, #3
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	220f      	movs	r2, #15
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ad2:	d02b      	beq.n	8003b2c <HAL_GPIO_Init+0x210>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a52      	ldr	r2, [pc, #328]	@ (8003c20 <HAL_GPIO_Init+0x304>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d025      	beq.n	8003b28 <HAL_GPIO_Init+0x20c>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a51      	ldr	r2, [pc, #324]	@ (8003c24 <HAL_GPIO_Init+0x308>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d01f      	beq.n	8003b24 <HAL_GPIO_Init+0x208>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a50      	ldr	r2, [pc, #320]	@ (8003c28 <HAL_GPIO_Init+0x30c>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d019      	beq.n	8003b20 <HAL_GPIO_Init+0x204>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4a4f      	ldr	r2, [pc, #316]	@ (8003c2c <HAL_GPIO_Init+0x310>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d013      	beq.n	8003b1c <HAL_GPIO_Init+0x200>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4a4e      	ldr	r2, [pc, #312]	@ (8003c30 <HAL_GPIO_Init+0x314>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d00d      	beq.n	8003b18 <HAL_GPIO_Init+0x1fc>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a4d      	ldr	r2, [pc, #308]	@ (8003c34 <HAL_GPIO_Init+0x318>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d007      	beq.n	8003b14 <HAL_GPIO_Init+0x1f8>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a4c      	ldr	r2, [pc, #304]	@ (8003c38 <HAL_GPIO_Init+0x31c>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d101      	bne.n	8003b10 <HAL_GPIO_Init+0x1f4>
 8003b0c:	2307      	movs	r3, #7
 8003b0e:	e00e      	b.n	8003b2e <HAL_GPIO_Init+0x212>
 8003b10:	2308      	movs	r3, #8
 8003b12:	e00c      	b.n	8003b2e <HAL_GPIO_Init+0x212>
 8003b14:	2306      	movs	r3, #6
 8003b16:	e00a      	b.n	8003b2e <HAL_GPIO_Init+0x212>
 8003b18:	2305      	movs	r3, #5
 8003b1a:	e008      	b.n	8003b2e <HAL_GPIO_Init+0x212>
 8003b1c:	2304      	movs	r3, #4
 8003b1e:	e006      	b.n	8003b2e <HAL_GPIO_Init+0x212>
 8003b20:	2303      	movs	r3, #3
 8003b22:	e004      	b.n	8003b2e <HAL_GPIO_Init+0x212>
 8003b24:	2302      	movs	r3, #2
 8003b26:	e002      	b.n	8003b2e <HAL_GPIO_Init+0x212>
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e000      	b.n	8003b2e <HAL_GPIO_Init+0x212>
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	f002 0203 	and.w	r2, r2, #3
 8003b34:	0092      	lsls	r2, r2, #2
 8003b36:	4093      	lsls	r3, r2
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003b3e:	4937      	ldr	r1, [pc, #220]	@ (8003c1c <HAL_GPIO_Init+0x300>)
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	089b      	lsrs	r3, r3, #2
 8003b44:	3302      	adds	r3, #2
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b4c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c3c <HAL_GPIO_Init+0x320>)
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	43db      	mvns	r3, r3
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d003      	beq.n	8003b70 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b70:	4a32      	ldr	r2, [pc, #200]	@ (8003c3c <HAL_GPIO_Init+0x320>)
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b76:	4b31      	ldr	r3, [pc, #196]	@ (8003c3c <HAL_GPIO_Init+0x320>)
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	4013      	ands	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b9a:	4a28      	ldr	r2, [pc, #160]	@ (8003c3c <HAL_GPIO_Init+0x320>)
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003ba0:	4b26      	ldr	r3, [pc, #152]	@ (8003c3c <HAL_GPIO_Init+0x320>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	4013      	ands	r3, r2
 8003bae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003bbc:	693a      	ldr	r2, [r7, #16]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003bc4:	4a1d      	ldr	r2, [pc, #116]	@ (8003c3c <HAL_GPIO_Init+0x320>)
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003bca:	4b1c      	ldr	r3, [pc, #112]	@ (8003c3c <HAL_GPIO_Init+0x320>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	43db      	mvns	r3, r3
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003be6:	693a      	ldr	r2, [r7, #16]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003bee:	4a13      	ldr	r2, [pc, #76]	@ (8003c3c <HAL_GPIO_Init+0x320>)
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	fa22 f303 	lsr.w	r3, r2, r3
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f47f ae91 	bne.w	800392c <HAL_GPIO_Init+0x10>
  }
}
 8003c0a:	bf00      	nop
 8003c0c:	bf00      	nop
 8003c0e:	371c      	adds	r7, #28
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	40010000 	.word	0x40010000
 8003c20:	48000400 	.word	0x48000400
 8003c24:	48000800 	.word	0x48000800
 8003c28:	48000c00 	.word	0x48000c00
 8003c2c:	48001000 	.word	0x48001000
 8003c30:	48001400 	.word	0x48001400
 8003c34:	48001800 	.word	0x48001800
 8003c38:	48001c00 	.word	0x48001c00
 8003c3c:	40010400 	.word	0x40010400

08003c40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	460b      	mov	r3, r1
 8003c4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	691a      	ldr	r2, [r3, #16]
 8003c50:	887b      	ldrh	r3, [r7, #2]
 8003c52:	4013      	ands	r3, r2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d002      	beq.n	8003c5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	73fb      	strb	r3, [r7, #15]
 8003c5c:	e001      	b.n	8003c62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3714      	adds	r7, #20
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	460b      	mov	r3, r1
 8003c7a:	807b      	strh	r3, [r7, #2]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c80:	787b      	ldrb	r3, [r7, #1]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c86:	887a      	ldrh	r2, [r7, #2]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c8c:	e002      	b.n	8003c94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c8e:	887a      	ldrh	r2, [r7, #2]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003caa:	4b08      	ldr	r3, [pc, #32]	@ (8003ccc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cac:	695a      	ldr	r2, [r3, #20]
 8003cae:	88fb      	ldrh	r3, [r7, #6]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d006      	beq.n	8003cc4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cb6:	4a05      	ldr	r2, [pc, #20]	@ (8003ccc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cb8:	88fb      	ldrh	r3, [r7, #6]
 8003cba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cbc:	88fb      	ldrh	r3, [r7, #6]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7fd fe22 	bl	8001908 <HAL_GPIO_EXTI_Callback>
  }
}
 8003cc4:	bf00      	nop
 8003cc6:	3708      	adds	r7, #8
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40010400 	.word	0x40010400

08003cd0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8003d0c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ce0:	d102      	bne.n	8003ce8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003ce2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ce6:	e00b      	b.n	8003d00 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003ce8:	4b08      	ldr	r3, [pc, #32]	@ (8003d0c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cf6:	d102      	bne.n	8003cfe <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003cf8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003cfc:	e000      	b.n	8003d00 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003cfe:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	40007000 	.word	0x40007000

08003d10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d141      	bne.n	8003da2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d1e:	4b4b      	ldr	r3, [pc, #300]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d2a:	d131      	bne.n	8003d90 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d2c:	4b47      	ldr	r3, [pc, #284]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d32:	4a46      	ldr	r2, [pc, #280]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d3c:	4b43      	ldr	r3, [pc, #268]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d44:	4a41      	ldr	r2, [pc, #260]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003d4c:	4b40      	ldr	r3, [pc, #256]	@ (8003e50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2232      	movs	r2, #50	@ 0x32
 8003d52:	fb02 f303 	mul.w	r3, r2, r3
 8003d56:	4a3f      	ldr	r2, [pc, #252]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d58:	fba2 2303 	umull	r2, r3, r2, r3
 8003d5c:	0c9b      	lsrs	r3, r3, #18
 8003d5e:	3301      	adds	r3, #1
 8003d60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d62:	e002      	b.n	8003d6a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	3b01      	subs	r3, #1
 8003d68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d6a:	4b38      	ldr	r3, [pc, #224]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d76:	d102      	bne.n	8003d7e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1f2      	bne.n	8003d64 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d7e:	4b33      	ldr	r3, [pc, #204]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d8a:	d158      	bne.n	8003e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e057      	b.n	8003e40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d90:	4b2e      	ldr	r3, [pc, #184]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d96:	4a2d      	ldr	r2, [pc, #180]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003da0:	e04d      	b.n	8003e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003da8:	d141      	bne.n	8003e2e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003daa:	4b28      	ldr	r3, [pc, #160]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003db2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003db6:	d131      	bne.n	8003e1c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003db8:	4b24      	ldr	r3, [pc, #144]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dbe:	4a23      	ldr	r2, [pc, #140]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003dc8:	4b20      	ldr	r3, [pc, #128]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003dd0:	4a1e      	ldr	r2, [pc, #120]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003dd6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8003e50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2232      	movs	r2, #50	@ 0x32
 8003dde:	fb02 f303 	mul.w	r3, r2, r3
 8003de2:	4a1c      	ldr	r2, [pc, #112]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003de4:	fba2 2303 	umull	r2, r3, r2, r3
 8003de8:	0c9b      	lsrs	r3, r3, #18
 8003dea:	3301      	adds	r3, #1
 8003dec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dee:	e002      	b.n	8003df6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	3b01      	subs	r3, #1
 8003df4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003df6:	4b15      	ldr	r3, [pc, #84]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e02:	d102      	bne.n	8003e0a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1f2      	bne.n	8003df0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e0a:	4b10      	ldr	r3, [pc, #64]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e16:	d112      	bne.n	8003e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e011      	b.n	8003e40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e22:	4a0a      	ldr	r2, [pc, #40]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e2c:	e007      	b.n	8003e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e2e:	4b07      	ldr	r3, [pc, #28]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e36:	4a05      	ldr	r2, [pc, #20]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e3c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3714      	adds	r7, #20
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr
 8003e4c:	40007000 	.word	0x40007000
 8003e50:	20040004 	.word	0x20040004
 8003e54:	431bde83 	.word	0x431bde83

08003e58 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003e5c:	4b05      	ldr	r3, [pc, #20]	@ (8003e74 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	4a04      	ldr	r2, [pc, #16]	@ (8003e74 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003e62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e66:	6053      	str	r3, [r2, #4]
}
 8003e68:	bf00      	nop
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	40007000 	.word	0x40007000

08003e78 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b088      	sub	sp, #32
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d102      	bne.n	8003e8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	f000 bc08 	b.w	800469c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e8c:	4b96      	ldr	r3, [pc, #600]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f003 030c 	and.w	r3, r3, #12
 8003e94:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e96:	4b94      	ldr	r3, [pc, #592]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0310 	and.w	r3, r3, #16
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 80e4 	beq.w	8004076 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d007      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x4c>
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	2b0c      	cmp	r3, #12
 8003eb8:	f040 808b 	bne.w	8003fd2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	f040 8087 	bne.w	8003fd2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ec4:	4b88      	ldr	r3, [pc, #544]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d005      	beq.n	8003edc <HAL_RCC_OscConfig+0x64>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	699b      	ldr	r3, [r3, #24]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d101      	bne.n	8003edc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e3df      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a1a      	ldr	r2, [r3, #32]
 8003ee0:	4b81      	ldr	r3, [pc, #516]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0308 	and.w	r3, r3, #8
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d004      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x7e>
 8003eec:	4b7e      	ldr	r3, [pc, #504]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ef4:	e005      	b.n	8003f02 <HAL_RCC_OscConfig+0x8a>
 8003ef6:	4b7c      	ldr	r3, [pc, #496]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003ef8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003efc:	091b      	lsrs	r3, r3, #4
 8003efe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d223      	bcs.n	8003f4e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f000 fdcc 	bl	8004aa8 <RCC_SetFlashLatencyFromMSIRange>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d001      	beq.n	8003f1a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e3c0      	b.n	800469c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f1a:	4b73      	ldr	r3, [pc, #460]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a72      	ldr	r2, [pc, #456]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f20:	f043 0308 	orr.w	r3, r3, #8
 8003f24:	6013      	str	r3, [r2, #0]
 8003f26:	4b70      	ldr	r3, [pc, #448]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	496d      	ldr	r1, [pc, #436]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f38:	4b6b      	ldr	r3, [pc, #428]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	69db      	ldr	r3, [r3, #28]
 8003f44:	021b      	lsls	r3, r3, #8
 8003f46:	4968      	ldr	r1, [pc, #416]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	604b      	str	r3, [r1, #4]
 8003f4c:	e025      	b.n	8003f9a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f4e:	4b66      	ldr	r3, [pc, #408]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a65      	ldr	r2, [pc, #404]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f54:	f043 0308 	orr.w	r3, r3, #8
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	4b63      	ldr	r3, [pc, #396]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	4960      	ldr	r1, [pc, #384]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f6c:	4b5e      	ldr	r3, [pc, #376]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	69db      	ldr	r3, [r3, #28]
 8003f78:	021b      	lsls	r3, r3, #8
 8003f7a:	495b      	ldr	r1, [pc, #364]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d109      	bne.n	8003f9a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f000 fd8c 	bl	8004aa8 <RCC_SetFlashLatencyFromMSIRange>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e380      	b.n	800469c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f9a:	f000 fcc1 	bl	8004920 <HAL_RCC_GetSysClockFreq>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	4b51      	ldr	r3, [pc, #324]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	091b      	lsrs	r3, r3, #4
 8003fa6:	f003 030f 	and.w	r3, r3, #15
 8003faa:	4950      	ldr	r1, [pc, #320]	@ (80040ec <HAL_RCC_OscConfig+0x274>)
 8003fac:	5ccb      	ldrb	r3, [r1, r3]
 8003fae:	f003 031f 	and.w	r3, r3, #31
 8003fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003fb6:	4a4e      	ldr	r2, [pc, #312]	@ (80040f0 <HAL_RCC_OscConfig+0x278>)
 8003fb8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003fba:	4b4e      	ldr	r3, [pc, #312]	@ (80040f4 <HAL_RCC_OscConfig+0x27c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7fe fcb6 	bl	8002930 <HAL_InitTick>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003fc8:	7bfb      	ldrb	r3, [r7, #15]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d052      	beq.n	8004074 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003fce:	7bfb      	ldrb	r3, [r7, #15]
 8003fd0:	e364      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d032      	beq.n	8004040 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003fda:	4b43      	ldr	r3, [pc, #268]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a42      	ldr	r2, [pc, #264]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8003fe0:	f043 0301 	orr.w	r3, r3, #1
 8003fe4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003fe6:	f7fe fcf3 	bl	80029d0 <HAL_GetTick>
 8003fea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fec:	e008      	b.n	8004000 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fee:	f7fe fcef 	bl	80029d0 <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e34d      	b.n	800469c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004000:	4b39      	ldr	r3, [pc, #228]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0302 	and.w	r3, r3, #2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d0f0      	beq.n	8003fee <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800400c:	4b36      	ldr	r3, [pc, #216]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a35      	ldr	r2, [pc, #212]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8004012:	f043 0308 	orr.w	r3, r3, #8
 8004016:	6013      	str	r3, [r2, #0]
 8004018:	4b33      	ldr	r3, [pc, #204]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	4930      	ldr	r1, [pc, #192]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8004026:	4313      	orrs	r3, r2
 8004028:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800402a:	4b2f      	ldr	r3, [pc, #188]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69db      	ldr	r3, [r3, #28]
 8004036:	021b      	lsls	r3, r3, #8
 8004038:	492b      	ldr	r1, [pc, #172]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 800403a:	4313      	orrs	r3, r2
 800403c:	604b      	str	r3, [r1, #4]
 800403e:	e01a      	b.n	8004076 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004040:	4b29      	ldr	r3, [pc, #164]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a28      	ldr	r2, [pc, #160]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8004046:	f023 0301 	bic.w	r3, r3, #1
 800404a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800404c:	f7fe fcc0 	bl	80029d0 <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004052:	e008      	b.n	8004066 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004054:	f7fe fcbc 	bl	80029d0 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b02      	cmp	r3, #2
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e31a      	b.n	800469c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004066:	4b20      	ldr	r3, [pc, #128]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1f0      	bne.n	8004054 <HAL_RCC_OscConfig+0x1dc>
 8004072:	e000      	b.n	8004076 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004074:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d073      	beq.n	800416a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	2b08      	cmp	r3, #8
 8004086:	d005      	beq.n	8004094 <HAL_RCC_OscConfig+0x21c>
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	2b0c      	cmp	r3, #12
 800408c:	d10e      	bne.n	80040ac <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	2b03      	cmp	r3, #3
 8004092:	d10b      	bne.n	80040ac <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004094:	4b14      	ldr	r3, [pc, #80]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d063      	beq.n	8004168 <HAL_RCC_OscConfig+0x2f0>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d15f      	bne.n	8004168 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e2f7      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b4:	d106      	bne.n	80040c4 <HAL_RCC_OscConfig+0x24c>
 80040b6:	4b0c      	ldr	r3, [pc, #48]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a0b      	ldr	r2, [pc, #44]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 80040bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040c0:	6013      	str	r3, [r2, #0]
 80040c2:	e025      	b.n	8004110 <HAL_RCC_OscConfig+0x298>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040cc:	d114      	bne.n	80040f8 <HAL_RCC_OscConfig+0x280>
 80040ce:	4b06      	ldr	r3, [pc, #24]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a05      	ldr	r2, [pc, #20]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 80040d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040d8:	6013      	str	r3, [r2, #0]
 80040da:	4b03      	ldr	r3, [pc, #12]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a02      	ldr	r2, [pc, #8]	@ (80040e8 <HAL_RCC_OscConfig+0x270>)
 80040e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040e4:	6013      	str	r3, [r2, #0]
 80040e6:	e013      	b.n	8004110 <HAL_RCC_OscConfig+0x298>
 80040e8:	40021000 	.word	0x40021000
 80040ec:	08009bdc 	.word	0x08009bdc
 80040f0:	20040004 	.word	0x20040004
 80040f4:	20040008 	.word	0x20040008
 80040f8:	4ba0      	ldr	r3, [pc, #640]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a9f      	ldr	r2, [pc, #636]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80040fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004102:	6013      	str	r3, [r2, #0]
 8004104:	4b9d      	ldr	r3, [pc, #628]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a9c      	ldr	r2, [pc, #624]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 800410a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800410e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d013      	beq.n	8004140 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004118:	f7fe fc5a 	bl	80029d0 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004120:	f7fe fc56 	bl	80029d0 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b64      	cmp	r3, #100	@ 0x64
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e2b4      	b.n	800469c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004132:	4b92      	ldr	r3, [pc, #584]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d0f0      	beq.n	8004120 <HAL_RCC_OscConfig+0x2a8>
 800413e:	e014      	b.n	800416a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004140:	f7fe fc46 	bl	80029d0 <HAL_GetTick>
 8004144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004146:	e008      	b.n	800415a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004148:	f7fe fc42 	bl	80029d0 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b64      	cmp	r3, #100	@ 0x64
 8004154:	d901      	bls.n	800415a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e2a0      	b.n	800469c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800415a:	4b88      	ldr	r3, [pc, #544]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d1f0      	bne.n	8004148 <HAL_RCC_OscConfig+0x2d0>
 8004166:	e000      	b.n	800416a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004168:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	2b00      	cmp	r3, #0
 8004174:	d060      	beq.n	8004238 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	2b04      	cmp	r3, #4
 800417a:	d005      	beq.n	8004188 <HAL_RCC_OscConfig+0x310>
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	2b0c      	cmp	r3, #12
 8004180:	d119      	bne.n	80041b6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	2b02      	cmp	r3, #2
 8004186:	d116      	bne.n	80041b6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004188:	4b7c      	ldr	r3, [pc, #496]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004190:	2b00      	cmp	r3, #0
 8004192:	d005      	beq.n	80041a0 <HAL_RCC_OscConfig+0x328>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d101      	bne.n	80041a0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e27d      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041a0:	4b76      	ldr	r3, [pc, #472]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	691b      	ldr	r3, [r3, #16]
 80041ac:	061b      	lsls	r3, r3, #24
 80041ae:	4973      	ldr	r1, [pc, #460]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041b4:	e040      	b.n	8004238 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d023      	beq.n	8004206 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041be:	4b6f      	ldr	r3, [pc, #444]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a6e      	ldr	r2, [pc, #440]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80041c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ca:	f7fe fc01 	bl	80029d0 <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041d0:	e008      	b.n	80041e4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041d2:	f7fe fbfd 	bl	80029d0 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e25b      	b.n	800469c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041e4:	4b65      	ldr	r3, [pc, #404]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d0f0      	beq.n	80041d2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041f0:	4b62      	ldr	r3, [pc, #392]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	061b      	lsls	r3, r3, #24
 80041fe:	495f      	ldr	r1, [pc, #380]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004200:	4313      	orrs	r3, r2
 8004202:	604b      	str	r3, [r1, #4]
 8004204:	e018      	b.n	8004238 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004206:	4b5d      	ldr	r3, [pc, #372]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a5c      	ldr	r2, [pc, #368]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 800420c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004210:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004212:	f7fe fbdd 	bl	80029d0 <HAL_GetTick>
 8004216:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004218:	e008      	b.n	800422c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800421a:	f7fe fbd9 	bl	80029d0 <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	2b02      	cmp	r3, #2
 8004226:	d901      	bls.n	800422c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e237      	b.n	800469c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800422c:	4b53      	ldr	r3, [pc, #332]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1f0      	bne.n	800421a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0308 	and.w	r3, r3, #8
 8004240:	2b00      	cmp	r3, #0
 8004242:	d03c      	beq.n	80042be <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d01c      	beq.n	8004286 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800424c:	4b4b      	ldr	r3, [pc, #300]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 800424e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004252:	4a4a      	ldr	r2, [pc, #296]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004254:	f043 0301 	orr.w	r3, r3, #1
 8004258:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800425c:	f7fe fbb8 	bl	80029d0 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004264:	f7fe fbb4 	bl	80029d0 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e212      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004276:	4b41      	ldr	r3, [pc, #260]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004278:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800427c:	f003 0302 	and.w	r3, r3, #2
 8004280:	2b00      	cmp	r3, #0
 8004282:	d0ef      	beq.n	8004264 <HAL_RCC_OscConfig+0x3ec>
 8004284:	e01b      	b.n	80042be <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004286:	4b3d      	ldr	r3, [pc, #244]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004288:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800428c:	4a3b      	ldr	r2, [pc, #236]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 800428e:	f023 0301 	bic.w	r3, r3, #1
 8004292:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004296:	f7fe fb9b 	bl	80029d0 <HAL_GetTick>
 800429a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800429c:	e008      	b.n	80042b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800429e:	f7fe fb97 	bl	80029d0 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d901      	bls.n	80042b0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e1f5      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042b0:	4b32      	ldr	r3, [pc, #200]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80042b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1ef      	bne.n	800429e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0304 	and.w	r3, r3, #4
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 80a6 	beq.w	8004418 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042cc:	2300      	movs	r3, #0
 80042ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80042d0:	4b2a      	ldr	r3, [pc, #168]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80042d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d10d      	bne.n	80042f8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042dc:	4b27      	ldr	r3, [pc, #156]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80042de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e0:	4a26      	ldr	r2, [pc, #152]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80042e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80042e8:	4b24      	ldr	r3, [pc, #144]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 80042ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042f0:	60bb      	str	r3, [r7, #8]
 80042f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042f4:	2301      	movs	r3, #1
 80042f6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042f8:	4b21      	ldr	r3, [pc, #132]	@ (8004380 <HAL_RCC_OscConfig+0x508>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004300:	2b00      	cmp	r3, #0
 8004302:	d118      	bne.n	8004336 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004304:	4b1e      	ldr	r3, [pc, #120]	@ (8004380 <HAL_RCC_OscConfig+0x508>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a1d      	ldr	r2, [pc, #116]	@ (8004380 <HAL_RCC_OscConfig+0x508>)
 800430a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800430e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004310:	f7fe fb5e 	bl	80029d0 <HAL_GetTick>
 8004314:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004316:	e008      	b.n	800432a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004318:	f7fe fb5a 	bl	80029d0 <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b02      	cmp	r3, #2
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e1b8      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800432a:	4b15      	ldr	r3, [pc, #84]	@ (8004380 <HAL_RCC_OscConfig+0x508>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004332:	2b00      	cmp	r3, #0
 8004334:	d0f0      	beq.n	8004318 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d108      	bne.n	8004350 <HAL_RCC_OscConfig+0x4d8>
 800433e:	4b0f      	ldr	r3, [pc, #60]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004344:	4a0d      	ldr	r2, [pc, #52]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004346:	f043 0301 	orr.w	r3, r3, #1
 800434a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800434e:	e029      	b.n	80043a4 <HAL_RCC_OscConfig+0x52c>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	2b05      	cmp	r3, #5
 8004356:	d115      	bne.n	8004384 <HAL_RCC_OscConfig+0x50c>
 8004358:	4b08      	ldr	r3, [pc, #32]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 800435a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800435e:	4a07      	ldr	r2, [pc, #28]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004360:	f043 0304 	orr.w	r3, r3, #4
 8004364:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004368:	4b04      	ldr	r3, [pc, #16]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 800436a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436e:	4a03      	ldr	r2, [pc, #12]	@ (800437c <HAL_RCC_OscConfig+0x504>)
 8004370:	f043 0301 	orr.w	r3, r3, #1
 8004374:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004378:	e014      	b.n	80043a4 <HAL_RCC_OscConfig+0x52c>
 800437a:	bf00      	nop
 800437c:	40021000 	.word	0x40021000
 8004380:	40007000 	.word	0x40007000
 8004384:	4b9d      	ldr	r3, [pc, #628]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800438a:	4a9c      	ldr	r2, [pc, #624]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 800438c:	f023 0301 	bic.w	r3, r3, #1
 8004390:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004394:	4b99      	ldr	r3, [pc, #612]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800439a:	4a98      	ldr	r2, [pc, #608]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 800439c:	f023 0304 	bic.w	r3, r3, #4
 80043a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d016      	beq.n	80043da <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043ac:	f7fe fb10 	bl	80029d0 <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043b2:	e00a      	b.n	80043ca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043b4:	f7fe fb0c 	bl	80029d0 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e168      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043ca:	4b8c      	ldr	r3, [pc, #560]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 80043cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d0:	f003 0302 	and.w	r3, r3, #2
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d0ed      	beq.n	80043b4 <HAL_RCC_OscConfig+0x53c>
 80043d8:	e015      	b.n	8004406 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043da:	f7fe faf9 	bl	80029d0 <HAL_GetTick>
 80043de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043e0:	e00a      	b.n	80043f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e2:	f7fe faf5 	bl	80029d0 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d901      	bls.n	80043f8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e151      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043f8:	4b80      	ldr	r3, [pc, #512]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 80043fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1ed      	bne.n	80043e2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004406:	7ffb      	ldrb	r3, [r7, #31]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d105      	bne.n	8004418 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800440c:	4b7b      	ldr	r3, [pc, #492]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 800440e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004410:	4a7a      	ldr	r2, [pc, #488]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004412:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004416:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0320 	and.w	r3, r3, #32
 8004420:	2b00      	cmp	r3, #0
 8004422:	d03c      	beq.n	800449e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004428:	2b00      	cmp	r3, #0
 800442a:	d01c      	beq.n	8004466 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800442c:	4b73      	ldr	r3, [pc, #460]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 800442e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004432:	4a72      	ldr	r2, [pc, #456]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004434:	f043 0301 	orr.w	r3, r3, #1
 8004438:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800443c:	f7fe fac8 	bl	80029d0 <HAL_GetTick>
 8004440:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004442:	e008      	b.n	8004456 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004444:	f7fe fac4 	bl	80029d0 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d901      	bls.n	8004456 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e122      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004456:	4b69      	ldr	r3, [pc, #420]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004458:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0ef      	beq.n	8004444 <HAL_RCC_OscConfig+0x5cc>
 8004464:	e01b      	b.n	800449e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004466:	4b65      	ldr	r3, [pc, #404]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004468:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800446c:	4a63      	ldr	r2, [pc, #396]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 800446e:	f023 0301 	bic.w	r3, r3, #1
 8004472:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004476:	f7fe faab 	bl	80029d0 <HAL_GetTick>
 800447a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800447c:	e008      	b.n	8004490 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800447e:	f7fe faa7 	bl	80029d0 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e105      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004490:	4b5a      	ldr	r3, [pc, #360]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004492:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1ef      	bne.n	800447e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	f000 80f9 	beq.w	800469a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	f040 80cf 	bne.w	8004650 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80044b2:	4b52      	ldr	r3, [pc, #328]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	f003 0203 	and.w	r2, r3, #3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d12c      	bne.n	8004520 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d0:	3b01      	subs	r3, #1
 80044d2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d123      	bne.n	8004520 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044e2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d11b      	bne.n	8004520 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d113      	bne.n	8004520 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004502:	085b      	lsrs	r3, r3, #1
 8004504:	3b01      	subs	r3, #1
 8004506:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004508:	429a      	cmp	r2, r3
 800450a:	d109      	bne.n	8004520 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004516:	085b      	lsrs	r3, r3, #1
 8004518:	3b01      	subs	r3, #1
 800451a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800451c:	429a      	cmp	r2, r3
 800451e:	d071      	beq.n	8004604 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004520:	69bb      	ldr	r3, [r7, #24]
 8004522:	2b0c      	cmp	r3, #12
 8004524:	d068      	beq.n	80045f8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004526:	4b35      	ldr	r3, [pc, #212]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d105      	bne.n	800453e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004532:	4b32      	ldr	r3, [pc, #200]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e0ac      	b.n	800469c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004542:	4b2e      	ldr	r3, [pc, #184]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a2d      	ldr	r2, [pc, #180]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004548:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800454c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800454e:	f7fe fa3f 	bl	80029d0 <HAL_GetTick>
 8004552:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004554:	e008      	b.n	8004568 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004556:	f7fe fa3b 	bl	80029d0 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e099      	b.n	800469c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004568:	4b24      	ldr	r3, [pc, #144]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d1f0      	bne.n	8004556 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004574:	4b21      	ldr	r3, [pc, #132]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 8004576:	68da      	ldr	r2, [r3, #12]
 8004578:	4b21      	ldr	r3, [pc, #132]	@ (8004600 <HAL_RCC_OscConfig+0x788>)
 800457a:	4013      	ands	r3, r2
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004584:	3a01      	subs	r2, #1
 8004586:	0112      	lsls	r2, r2, #4
 8004588:	4311      	orrs	r1, r2
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800458e:	0212      	lsls	r2, r2, #8
 8004590:	4311      	orrs	r1, r2
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004596:	0852      	lsrs	r2, r2, #1
 8004598:	3a01      	subs	r2, #1
 800459a:	0552      	lsls	r2, r2, #21
 800459c:	4311      	orrs	r1, r2
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80045a2:	0852      	lsrs	r2, r2, #1
 80045a4:	3a01      	subs	r2, #1
 80045a6:	0652      	lsls	r2, r2, #25
 80045a8:	4311      	orrs	r1, r2
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80045ae:	06d2      	lsls	r2, r2, #27
 80045b0:	430a      	orrs	r2, r1
 80045b2:	4912      	ldr	r1, [pc, #72]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80045b8:	4b10      	ldr	r3, [pc, #64]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a0f      	ldr	r2, [pc, #60]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 80045be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80045c4:	4b0d      	ldr	r3, [pc, #52]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	4a0c      	ldr	r2, [pc, #48]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 80045ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80045d0:	f7fe f9fe 	bl	80029d0 <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045d8:	f7fe f9fa 	bl	80029d0 <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e058      	b.n	800469c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045ea:	4b04      	ldr	r3, [pc, #16]	@ (80045fc <HAL_RCC_OscConfig+0x784>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d0f0      	beq.n	80045d8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80045f6:	e050      	b.n	800469a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e04f      	b.n	800469c <HAL_RCC_OscConfig+0x824>
 80045fc:	40021000 	.word	0x40021000
 8004600:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004604:	4b27      	ldr	r3, [pc, #156]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d144      	bne.n	800469a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004610:	4b24      	ldr	r3, [pc, #144]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a23      	ldr	r2, [pc, #140]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 8004616:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800461a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800461c:	4b21      	ldr	r3, [pc, #132]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	4a20      	ldr	r2, [pc, #128]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 8004622:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004626:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004628:	f7fe f9d2 	bl	80029d0 <HAL_GetTick>
 800462c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800462e:	e008      	b.n	8004642 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004630:	f7fe f9ce 	bl	80029d0 <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e02c      	b.n	800469c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004642:	4b18      	ldr	r3, [pc, #96]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d0f0      	beq.n	8004630 <HAL_RCC_OscConfig+0x7b8>
 800464e:	e024      	b.n	800469a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	2b0c      	cmp	r3, #12
 8004654:	d01f      	beq.n	8004696 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004656:	4b13      	ldr	r3, [pc, #76]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a12      	ldr	r2, [pc, #72]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 800465c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004660:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004662:	f7fe f9b5 	bl	80029d0 <HAL_GetTick>
 8004666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004668:	e008      	b.n	800467c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800466a:	f7fe f9b1 	bl	80029d0 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	2b02      	cmp	r3, #2
 8004676:	d901      	bls.n	800467c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e00f      	b.n	800469c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800467c:	4b09      	ldr	r3, [pc, #36]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1f0      	bne.n	800466a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004688:	4b06      	ldr	r3, [pc, #24]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 800468a:	68da      	ldr	r2, [r3, #12]
 800468c:	4905      	ldr	r1, [pc, #20]	@ (80046a4 <HAL_RCC_OscConfig+0x82c>)
 800468e:	4b06      	ldr	r3, [pc, #24]	@ (80046a8 <HAL_RCC_OscConfig+0x830>)
 8004690:	4013      	ands	r3, r2
 8004692:	60cb      	str	r3, [r1, #12]
 8004694:	e001      	b.n	800469a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e000      	b.n	800469c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3720      	adds	r7, #32
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	40021000 	.word	0x40021000
 80046a8:	feeefffc 	.word	0xfeeefffc

080046ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b086      	sub	sp, #24
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80046b6:	2300      	movs	r3, #0
 80046b8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d101      	bne.n	80046c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e11d      	b.n	8004900 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046c4:	4b90      	ldr	r3, [pc, #576]	@ (8004908 <HAL_RCC_ClockConfig+0x25c>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 030f 	and.w	r3, r3, #15
 80046cc:	683a      	ldr	r2, [r7, #0]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d910      	bls.n	80046f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046d2:	4b8d      	ldr	r3, [pc, #564]	@ (8004908 <HAL_RCC_ClockConfig+0x25c>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f023 020f 	bic.w	r2, r3, #15
 80046da:	498b      	ldr	r1, [pc, #556]	@ (8004908 <HAL_RCC_ClockConfig+0x25c>)
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	4313      	orrs	r3, r2
 80046e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046e2:	4b89      	ldr	r3, [pc, #548]	@ (8004908 <HAL_RCC_ClockConfig+0x25c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 030f 	and.w	r3, r3, #15
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d001      	beq.n	80046f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e105      	b.n	8004900 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d010      	beq.n	8004722 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689a      	ldr	r2, [r3, #8]
 8004704:	4b81      	ldr	r3, [pc, #516]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800470c:	429a      	cmp	r2, r3
 800470e:	d908      	bls.n	8004722 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004710:	4b7e      	ldr	r3, [pc, #504]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	497b      	ldr	r1, [pc, #492]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 800471e:	4313      	orrs	r3, r2
 8004720:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	2b00      	cmp	r3, #0
 800472c:	d079      	beq.n	8004822 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	2b03      	cmp	r3, #3
 8004734:	d11e      	bne.n	8004774 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004736:	4b75      	ldr	r3, [pc, #468]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e0dc      	b.n	8004900 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004746:	f000 fa09 	bl	8004b5c <RCC_GetSysClockFreqFromPLLSource>
 800474a:	4603      	mov	r3, r0
 800474c:	4a70      	ldr	r2, [pc, #448]	@ (8004910 <HAL_RCC_ClockConfig+0x264>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d946      	bls.n	80047e0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004752:	4b6e      	ldr	r3, [pc, #440]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d140      	bne.n	80047e0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800475e:	4b6b      	ldr	r3, [pc, #428]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004766:	4a69      	ldr	r2, [pc, #420]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 8004768:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800476c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800476e:	2380      	movs	r3, #128	@ 0x80
 8004770:	617b      	str	r3, [r7, #20]
 8004772:	e035      	b.n	80047e0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	2b02      	cmp	r3, #2
 800477a:	d107      	bne.n	800478c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800477c:	4b63      	ldr	r3, [pc, #396]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d115      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e0b9      	b.n	8004900 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d107      	bne.n	80047a4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004794:	4b5d      	ldr	r3, [pc, #372]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0302 	and.w	r3, r3, #2
 800479c:	2b00      	cmp	r3, #0
 800479e:	d109      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e0ad      	b.n	8004900 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047a4:	4b59      	ldr	r3, [pc, #356]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e0a5      	b.n	8004900 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80047b4:	f000 f8b4 	bl	8004920 <HAL_RCC_GetSysClockFreq>
 80047b8:	4603      	mov	r3, r0
 80047ba:	4a55      	ldr	r2, [pc, #340]	@ (8004910 <HAL_RCC_ClockConfig+0x264>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d90f      	bls.n	80047e0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80047c0:	4b52      	ldr	r3, [pc, #328]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d109      	bne.n	80047e0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80047cc:	4b4f      	ldr	r3, [pc, #316]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047d4:	4a4d      	ldr	r2, [pc, #308]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80047d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047da:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80047dc:	2380      	movs	r3, #128	@ 0x80
 80047de:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80047e0:	4b4a      	ldr	r3, [pc, #296]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f023 0203 	bic.w	r2, r3, #3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	4947      	ldr	r1, [pc, #284]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047f2:	f7fe f8ed 	bl	80029d0 <HAL_GetTick>
 80047f6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047f8:	e00a      	b.n	8004810 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047fa:	f7fe f8e9 	bl	80029d0 <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004808:	4293      	cmp	r3, r2
 800480a:	d901      	bls.n	8004810 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e077      	b.n	8004900 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004810:	4b3e      	ldr	r3, [pc, #248]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f003 020c 	and.w	r2, r3, #12
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	429a      	cmp	r2, r3
 8004820:	d1eb      	bne.n	80047fa <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2b80      	cmp	r3, #128	@ 0x80
 8004826:	d105      	bne.n	8004834 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004828:	4b38      	ldr	r3, [pc, #224]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	4a37      	ldr	r2, [pc, #220]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 800482e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004832:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d010      	beq.n	8004862 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689a      	ldr	r2, [r3, #8]
 8004844:	4b31      	ldr	r3, [pc, #196]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800484c:	429a      	cmp	r2, r3
 800484e:	d208      	bcs.n	8004862 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004850:	4b2e      	ldr	r3, [pc, #184]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	492b      	ldr	r1, [pc, #172]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 800485e:	4313      	orrs	r3, r2
 8004860:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004862:	4b29      	ldr	r3, [pc, #164]	@ (8004908 <HAL_RCC_ClockConfig+0x25c>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 030f 	and.w	r3, r3, #15
 800486a:	683a      	ldr	r2, [r7, #0]
 800486c:	429a      	cmp	r2, r3
 800486e:	d210      	bcs.n	8004892 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004870:	4b25      	ldr	r3, [pc, #148]	@ (8004908 <HAL_RCC_ClockConfig+0x25c>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f023 020f 	bic.w	r2, r3, #15
 8004878:	4923      	ldr	r1, [pc, #140]	@ (8004908 <HAL_RCC_ClockConfig+0x25c>)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	4313      	orrs	r3, r2
 800487e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004880:	4b21      	ldr	r3, [pc, #132]	@ (8004908 <HAL_RCC_ClockConfig+0x25c>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 030f 	and.w	r3, r3, #15
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	429a      	cmp	r2, r3
 800488c:	d001      	beq.n	8004892 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e036      	b.n	8004900 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0304 	and.w	r3, r3, #4
 800489a:	2b00      	cmp	r3, #0
 800489c:	d008      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800489e:	4b1b      	ldr	r3, [pc, #108]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	4918      	ldr	r1, [pc, #96]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0308 	and.w	r3, r3, #8
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d009      	beq.n	80048d0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048bc:	4b13      	ldr	r3, [pc, #76]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	691b      	ldr	r3, [r3, #16]
 80048c8:	00db      	lsls	r3, r3, #3
 80048ca:	4910      	ldr	r1, [pc, #64]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80048cc:	4313      	orrs	r3, r2
 80048ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048d0:	f000 f826 	bl	8004920 <HAL_RCC_GetSysClockFreq>
 80048d4:	4602      	mov	r2, r0
 80048d6:	4b0d      	ldr	r3, [pc, #52]	@ (800490c <HAL_RCC_ClockConfig+0x260>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	091b      	lsrs	r3, r3, #4
 80048dc:	f003 030f 	and.w	r3, r3, #15
 80048e0:	490c      	ldr	r1, [pc, #48]	@ (8004914 <HAL_RCC_ClockConfig+0x268>)
 80048e2:	5ccb      	ldrb	r3, [r1, r3]
 80048e4:	f003 031f 	and.w	r3, r3, #31
 80048e8:	fa22 f303 	lsr.w	r3, r2, r3
 80048ec:	4a0a      	ldr	r2, [pc, #40]	@ (8004918 <HAL_RCC_ClockConfig+0x26c>)
 80048ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80048f0:	4b0a      	ldr	r3, [pc, #40]	@ (800491c <HAL_RCC_ClockConfig+0x270>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7fe f81b 	bl	8002930 <HAL_InitTick>
 80048fa:	4603      	mov	r3, r0
 80048fc:	73fb      	strb	r3, [r7, #15]

  return status;
 80048fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004900:	4618      	mov	r0, r3
 8004902:	3718      	adds	r7, #24
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	40022000 	.word	0x40022000
 800490c:	40021000 	.word	0x40021000
 8004910:	04c4b400 	.word	0x04c4b400
 8004914:	08009bdc 	.word	0x08009bdc
 8004918:	20040004 	.word	0x20040004
 800491c:	20040008 	.word	0x20040008

08004920 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004920:	b480      	push	{r7}
 8004922:	b089      	sub	sp, #36	@ 0x24
 8004924:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004926:	2300      	movs	r3, #0
 8004928:	61fb      	str	r3, [r7, #28]
 800492a:	2300      	movs	r3, #0
 800492c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800492e:	4b3e      	ldr	r3, [pc, #248]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f003 030c 	and.w	r3, r3, #12
 8004936:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004938:	4b3b      	ldr	r3, [pc, #236]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x108>)
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	f003 0303 	and.w	r3, r3, #3
 8004940:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d005      	beq.n	8004954 <HAL_RCC_GetSysClockFreq+0x34>
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	2b0c      	cmp	r3, #12
 800494c:	d121      	bne.n	8004992 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d11e      	bne.n	8004992 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004954:	4b34      	ldr	r3, [pc, #208]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0308 	and.w	r3, r3, #8
 800495c:	2b00      	cmp	r3, #0
 800495e:	d107      	bne.n	8004970 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004960:	4b31      	ldr	r3, [pc, #196]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8004962:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004966:	0a1b      	lsrs	r3, r3, #8
 8004968:	f003 030f 	and.w	r3, r3, #15
 800496c:	61fb      	str	r3, [r7, #28]
 800496e:	e005      	b.n	800497c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004970:	4b2d      	ldr	r3, [pc, #180]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	091b      	lsrs	r3, r3, #4
 8004976:	f003 030f 	and.w	r3, r3, #15
 800497a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800497c:	4a2b      	ldr	r2, [pc, #172]	@ (8004a2c <HAL_RCC_GetSysClockFreq+0x10c>)
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004984:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d10d      	bne.n	80049a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004990:	e00a      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	2b04      	cmp	r3, #4
 8004996:	d102      	bne.n	800499e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004998:	4b25      	ldr	r3, [pc, #148]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x110>)
 800499a:	61bb      	str	r3, [r7, #24]
 800499c:	e004      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d101      	bne.n	80049a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80049a4:	4b23      	ldr	r3, [pc, #140]	@ (8004a34 <HAL_RCC_GetSysClockFreq+0x114>)
 80049a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	2b0c      	cmp	r3, #12
 80049ac:	d134      	bne.n	8004a18 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80049ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x108>)
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	f003 0303 	and.w	r3, r3, #3
 80049b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d003      	beq.n	80049c6 <HAL_RCC_GetSysClockFreq+0xa6>
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	2b03      	cmp	r3, #3
 80049c2:	d003      	beq.n	80049cc <HAL_RCC_GetSysClockFreq+0xac>
 80049c4:	e005      	b.n	80049d2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80049c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x110>)
 80049c8:	617b      	str	r3, [r7, #20]
      break;
 80049ca:	e005      	b.n	80049d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80049cc:	4b19      	ldr	r3, [pc, #100]	@ (8004a34 <HAL_RCC_GetSysClockFreq+0x114>)
 80049ce:	617b      	str	r3, [r7, #20]
      break;
 80049d0:	e002      	b.n	80049d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	617b      	str	r3, [r7, #20]
      break;
 80049d6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80049d8:	4b13      	ldr	r3, [pc, #76]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x108>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	091b      	lsrs	r3, r3, #4
 80049de:	f003 030f 	and.w	r3, r3, #15
 80049e2:	3301      	adds	r3, #1
 80049e4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80049e6:	4b10      	ldr	r3, [pc, #64]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x108>)
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	0a1b      	lsrs	r3, r3, #8
 80049ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049f0:	697a      	ldr	r2, [r7, #20]
 80049f2:	fb03 f202 	mul.w	r2, r3, r2
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049fc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80049fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	0e5b      	lsrs	r3, r3, #25
 8004a04:	f003 0303 	and.w	r3, r3, #3
 8004a08:	3301      	adds	r3, #1
 8004a0a:	005b      	lsls	r3, r3, #1
 8004a0c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a16:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004a18:	69bb      	ldr	r3, [r7, #24]
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3724      	adds	r7, #36	@ 0x24
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	08009bf4 	.word	0x08009bf4
 8004a30:	00f42400 	.word	0x00f42400
 8004a34:	007a1200 	.word	0x007a1200

08004a38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a3c:	4b03      	ldr	r3, [pc, #12]	@ (8004a4c <HAL_RCC_GetHCLKFreq+0x14>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	20040004 	.word	0x20040004

08004a50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004a54:	f7ff fff0 	bl	8004a38 <HAL_RCC_GetHCLKFreq>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	4b06      	ldr	r3, [pc, #24]	@ (8004a74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	0a1b      	lsrs	r3, r3, #8
 8004a60:	f003 0307 	and.w	r3, r3, #7
 8004a64:	4904      	ldr	r1, [pc, #16]	@ (8004a78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a66:	5ccb      	ldrb	r3, [r1, r3]
 8004a68:	f003 031f 	and.w	r3, r3, #31
 8004a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	40021000 	.word	0x40021000
 8004a78:	08009bec 	.word	0x08009bec

08004a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004a80:	f7ff ffda 	bl	8004a38 <HAL_RCC_GetHCLKFreq>
 8004a84:	4602      	mov	r2, r0
 8004a86:	4b06      	ldr	r3, [pc, #24]	@ (8004aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	0adb      	lsrs	r3, r3, #11
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	4904      	ldr	r1, [pc, #16]	@ (8004aa4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a92:	5ccb      	ldrb	r3, [r1, r3]
 8004a94:	f003 031f 	and.w	r3, r3, #31
 8004a98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	08009bec 	.word	0x08009bec

08004aa8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004ab4:	4b27      	ldr	r3, [pc, #156]	@ (8004b54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d003      	beq.n	8004ac8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004ac0:	f7ff f906 	bl	8003cd0 <HAL_PWREx_GetVoltageRange>
 8004ac4:	6178      	str	r0, [r7, #20]
 8004ac6:	e014      	b.n	8004af2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ac8:	4b22      	ldr	r3, [pc, #136]	@ (8004b54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004acc:	4a21      	ldr	r2, [pc, #132]	@ (8004b54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004ace:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ad2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ad4:	4b1f      	ldr	r3, [pc, #124]	@ (8004b54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004ad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ad8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004adc:	60fb      	str	r3, [r7, #12]
 8004ade:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ae0:	f7ff f8f6 	bl	8003cd0 <HAL_PWREx_GetVoltageRange>
 8004ae4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8004b54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aea:	4a1a      	ldr	r2, [pc, #104]	@ (8004b54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004aec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004af0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004af8:	d10b      	bne.n	8004b12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b80      	cmp	r3, #128	@ 0x80
 8004afe:	d913      	bls.n	8004b28 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2ba0      	cmp	r3, #160	@ 0xa0
 8004b04:	d902      	bls.n	8004b0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004b06:	2302      	movs	r3, #2
 8004b08:	613b      	str	r3, [r7, #16]
 8004b0a:	e00d      	b.n	8004b28 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	613b      	str	r3, [r7, #16]
 8004b10:	e00a      	b.n	8004b28 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b7f      	cmp	r3, #127	@ 0x7f
 8004b16:	d902      	bls.n	8004b1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004b18:	2302      	movs	r3, #2
 8004b1a:	613b      	str	r3, [r7, #16]
 8004b1c:	e004      	b.n	8004b28 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2b70      	cmp	r3, #112	@ 0x70
 8004b22:	d101      	bne.n	8004b28 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b24:	2301      	movs	r3, #1
 8004b26:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004b28:	4b0b      	ldr	r3, [pc, #44]	@ (8004b58 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f023 020f 	bic.w	r2, r3, #15
 8004b30:	4909      	ldr	r1, [pc, #36]	@ (8004b58 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004b38:	4b07      	ldr	r3, [pc, #28]	@ (8004b58 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 030f 	and.w	r3, r3, #15
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d001      	beq.n	8004b4a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e000      	b.n	8004b4c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3718      	adds	r7, #24
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40021000 	.word	0x40021000
 8004b58:	40022000 	.word	0x40022000

08004b5c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b087      	sub	sp, #28
 8004b60:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b62:	4b2d      	ldr	r3, [pc, #180]	@ (8004c18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	f003 0303 	and.w	r3, r3, #3
 8004b6a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2b03      	cmp	r3, #3
 8004b70:	d00b      	beq.n	8004b8a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2b03      	cmp	r3, #3
 8004b76:	d825      	bhi.n	8004bc4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d008      	beq.n	8004b90 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d11f      	bne.n	8004bc4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004b84:	4b25      	ldr	r3, [pc, #148]	@ (8004c1c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004b86:	613b      	str	r3, [r7, #16]
    break;
 8004b88:	e01f      	b.n	8004bca <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004b8a:	4b25      	ldr	r3, [pc, #148]	@ (8004c20 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004b8c:	613b      	str	r3, [r7, #16]
    break;
 8004b8e:	e01c      	b.n	8004bca <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004b90:	4b21      	ldr	r3, [pc, #132]	@ (8004c18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0308 	and.w	r3, r3, #8
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d107      	bne.n	8004bac <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8004c18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ba2:	0a1b      	lsrs	r3, r3, #8
 8004ba4:	f003 030f 	and.w	r3, r3, #15
 8004ba8:	617b      	str	r3, [r7, #20]
 8004baa:	e005      	b.n	8004bb8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004bac:	4b1a      	ldr	r3, [pc, #104]	@ (8004c18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	091b      	lsrs	r3, r3, #4
 8004bb2:	f003 030f 	and.w	r3, r3, #15
 8004bb6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004bb8:	4a1a      	ldr	r2, [pc, #104]	@ (8004c24 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bc0:	613b      	str	r3, [r7, #16]
    break;
 8004bc2:	e002      	b.n	8004bca <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	613b      	str	r3, [r7, #16]
    break;
 8004bc8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bca:	4b13      	ldr	r3, [pc, #76]	@ (8004c18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	091b      	lsrs	r3, r3, #4
 8004bd0:	f003 030f 	and.w	r3, r3, #15
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8004c18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	0a1b      	lsrs	r3, r3, #8
 8004bde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	fb03 f202 	mul.w	r2, r3, r2
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bee:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004bf0:	4b09      	ldr	r3, [pc, #36]	@ (8004c18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	0e5b      	lsrs	r3, r3, #25
 8004bf6:	f003 0303 	and.w	r3, r3, #3
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c08:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004c0a:	683b      	ldr	r3, [r7, #0]
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	371c      	adds	r7, #28
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr
 8004c18:	40021000 	.word	0x40021000
 8004c1c:	00f42400 	.word	0x00f42400
 8004c20:	007a1200 	.word	0x007a1200
 8004c24:	08009bf4 	.word	0x08009bf4

08004c28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c30:	2300      	movs	r3, #0
 8004c32:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c34:	2300      	movs	r3, #0
 8004c36:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d040      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c48:	2b80      	cmp	r3, #128	@ 0x80
 8004c4a:	d02a      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004c4c:	2b80      	cmp	r3, #128	@ 0x80
 8004c4e:	d825      	bhi.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004c50:	2b60      	cmp	r3, #96	@ 0x60
 8004c52:	d026      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004c54:	2b60      	cmp	r3, #96	@ 0x60
 8004c56:	d821      	bhi.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004c58:	2b40      	cmp	r3, #64	@ 0x40
 8004c5a:	d006      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004c5c:	2b40      	cmp	r3, #64	@ 0x40
 8004c5e:	d81d      	bhi.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d009      	beq.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004c64:	2b20      	cmp	r3, #32
 8004c66:	d010      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004c68:	e018      	b.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004c6a:	4b89      	ldr	r3, [pc, #548]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	4a88      	ldr	r2, [pc, #544]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c74:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c76:	e015      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3304      	adds	r3, #4
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f000 fb02 	bl	8005288 <RCCEx_PLLSAI1_Config>
 8004c84:	4603      	mov	r3, r0
 8004c86:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c88:	e00c      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	3320      	adds	r3, #32
 8004c8e:	2100      	movs	r1, #0
 8004c90:	4618      	mov	r0, r3
 8004c92:	f000 fbed 	bl	8005470 <RCCEx_PLLSAI2_Config>
 8004c96:	4603      	mov	r3, r0
 8004c98:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c9a:	e003      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	74fb      	strb	r3, [r7, #19]
      break;
 8004ca0:	e000      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004ca2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ca4:	7cfb      	ldrb	r3, [r7, #19]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d10b      	bne.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004caa:	4b79      	ldr	r3, [pc, #484]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004cb0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb8:	4975      	ldr	r1, [pc, #468]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004cc0:	e001      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cc2:	7cfb      	ldrb	r3, [r7, #19]
 8004cc4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d047      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cda:	d030      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ce0:	d82a      	bhi.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004ce2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ce6:	d02a      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004ce8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cec:	d824      	bhi.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004cee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cf2:	d008      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004cf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cf8:	d81e      	bhi.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00a      	beq.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004cfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d02:	d010      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004d04:	e018      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d06:	4b62      	ldr	r3, [pc, #392]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	4a61      	ldr	r2, [pc, #388]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d10:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d12:	e015      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	3304      	adds	r3, #4
 8004d18:	2100      	movs	r1, #0
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fab4 	bl	8005288 <RCCEx_PLLSAI1_Config>
 8004d20:	4603      	mov	r3, r0
 8004d22:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d24:	e00c      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	3320      	adds	r3, #32
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f000 fb9f 	bl	8005470 <RCCEx_PLLSAI2_Config>
 8004d32:	4603      	mov	r3, r0
 8004d34:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d36:	e003      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	74fb      	strb	r3, [r7, #19]
      break;
 8004d3c:	e000      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004d3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d40:	7cfb      	ldrb	r3, [r7, #19]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d10b      	bne.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004d46:	4b52      	ldr	r3, [pc, #328]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d54:	494e      	ldr	r1, [pc, #312]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004d5c:	e001      	b.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d5e:	7cfb      	ldrb	r3, [r7, #19]
 8004d60:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f000 809f 	beq.w	8004eae <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d70:	2300      	movs	r3, #0
 8004d72:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d74:	4b46      	ldr	r3, [pc, #280]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d101      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004d80:	2301      	movs	r3, #1
 8004d82:	e000      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004d84:	2300      	movs	r3, #0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00d      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d8a:	4b41      	ldr	r3, [pc, #260]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d8e:	4a40      	ldr	r2, [pc, #256]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d94:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d96:	4b3e      	ldr	r3, [pc, #248]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d9e:	60bb      	str	r3, [r7, #8]
 8004da0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004da2:	2301      	movs	r3, #1
 8004da4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004da6:	4b3b      	ldr	r3, [pc, #236]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a3a      	ldr	r2, [pc, #232]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004dac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004db0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004db2:	f7fd fe0d 	bl	80029d0 <HAL_GetTick>
 8004db6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004db8:	e009      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dba:	f7fd fe09 	bl	80029d0 <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d902      	bls.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	74fb      	strb	r3, [r7, #19]
        break;
 8004dcc:	e005      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004dce:	4b31      	ldr	r3, [pc, #196]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d0ef      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004dda:	7cfb      	ldrb	r3, [r7, #19]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d15b      	bne.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004de0:	4b2b      	ldr	r3, [pc, #172]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004de6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dea:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d01f      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d019      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004dfe:	4b24      	ldr	r3, [pc, #144]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e08:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e0a:	4b21      	ldr	r3, [pc, #132]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e10:	4a1f      	ldr	r2, [pc, #124]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e20:	4a1b      	ldr	r2, [pc, #108]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e2a:	4a19      	ldr	r2, [pc, #100]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d016      	beq.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e3c:	f7fd fdc8 	bl	80029d0 <HAL_GetTick>
 8004e40:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e42:	e00b      	b.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e44:	f7fd fdc4 	bl	80029d0 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d902      	bls.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	74fb      	strb	r3, [r7, #19]
            break;
 8004e5a:	e006      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d0ec      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004e6a:	7cfb      	ldrb	r3, [r7, #19]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10c      	bne.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e70:	4b07      	ldr	r3, [pc, #28]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e76:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e80:	4903      	ldr	r1, [pc, #12]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004e88:	e008      	b.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e8a:	7cfb      	ldrb	r3, [r7, #19]
 8004e8c:	74bb      	strb	r3, [r7, #18]
 8004e8e:	e005      	b.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004e90:	40021000 	.word	0x40021000
 8004e94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e98:	7cfb      	ldrb	r3, [r7, #19]
 8004e9a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e9c:	7c7b      	ldrb	r3, [r7, #17]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d105      	bne.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ea2:	4ba0      	ldr	r3, [pc, #640]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ea6:	4a9f      	ldr	r2, [pc, #636]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ea8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004eac:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00a      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004eba:	4b9a      	ldr	r3, [pc, #616]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec0:	f023 0203 	bic.w	r2, r3, #3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec8:	4996      	ldr	r1, [pc, #600]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00a      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004edc:	4b91      	ldr	r3, [pc, #580]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ee2:	f023 020c 	bic.w	r2, r3, #12
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eea:	498e      	ldr	r1, [pc, #568]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0304 	and.w	r3, r3, #4
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00a      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004efe:	4b89      	ldr	r3, [pc, #548]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f04:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f0c:	4985      	ldr	r1, [pc, #532]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0308 	and.w	r3, r3, #8
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d00a      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f20:	4b80      	ldr	r3, [pc, #512]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f26:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f2e:	497d      	ldr	r1, [pc, #500]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f30:	4313      	orrs	r3, r2
 8004f32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0310 	and.w	r3, r3, #16
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00a      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f42:	4b78      	ldr	r3, [pc, #480]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f50:	4974      	ldr	r1, [pc, #464]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0320 	and.w	r3, r3, #32
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d00a      	beq.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f64:	4b6f      	ldr	r3, [pc, #444]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f6a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f72:	496c      	ldr	r1, [pc, #432]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f74:	4313      	orrs	r3, r2
 8004f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00a      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f86:	4b67      	ldr	r3, [pc, #412]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f8c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f94:	4963      	ldr	r1, [pc, #396]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00a      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004fa8:	4b5e      	ldr	r3, [pc, #376]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004fb6:	495b      	ldr	r1, [pc, #364]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fca:	4b56      	ldr	r3, [pc, #344]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd8:	4952      	ldr	r1, [pc, #328]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00a      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004fec:	4b4d      	ldr	r3, [pc, #308]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ffa:	494a      	ldr	r1, [pc, #296]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800500e:	4b45      	ldr	r3, [pc, #276]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005014:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800501c:	4941      	ldr	r1, [pc, #260]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800501e:	4313      	orrs	r3, r2
 8005020:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00a      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005030:	4b3c      	ldr	r3, [pc, #240]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005032:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005036:	f023 0203 	bic.w	r2, r3, #3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800503e:	4939      	ldr	r1, [pc, #228]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005040:	4313      	orrs	r3, r2
 8005042:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d028      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005052:	4b34      	ldr	r3, [pc, #208]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005058:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005060:	4930      	ldr	r1, [pc, #192]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005062:	4313      	orrs	r3, r2
 8005064:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800506c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005070:	d106      	bne.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005072:	4b2c      	ldr	r3, [pc, #176]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	4a2b      	ldr	r2, [pc, #172]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005078:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800507c:	60d3      	str	r3, [r2, #12]
 800507e:	e011      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005084:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005088:	d10c      	bne.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	3304      	adds	r3, #4
 800508e:	2101      	movs	r1, #1
 8005090:	4618      	mov	r0, r3
 8005092:	f000 f8f9 	bl	8005288 <RCCEx_PLLSAI1_Config>
 8005096:	4603      	mov	r3, r0
 8005098:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800509a:	7cfb      	ldrb	r3, [r7, #19]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d001      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80050a0:	7cfb      	ldrb	r3, [r7, #19]
 80050a2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d04d      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050b8:	d108      	bne.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80050ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050c0:	4a18      	ldr	r2, [pc, #96]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050c6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80050ca:	e012      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80050cc:	4b15      	ldr	r3, [pc, #84]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050d2:	4a14      	ldr	r2, [pc, #80]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050d8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80050dc:	4b11      	ldr	r3, [pc, #68]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050ea:	490e      	ldr	r1, [pc, #56]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050fa:	d106      	bne.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050fc:	4b09      	ldr	r3, [pc, #36]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	4a08      	ldr	r2, [pc, #32]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005102:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005106:	60d3      	str	r3, [r2, #12]
 8005108:	e020      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800510e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005112:	d109      	bne.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005114:	4b03      	ldr	r3, [pc, #12]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	4a02      	ldr	r2, [pc, #8]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800511a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800511e:	60d3      	str	r3, [r2, #12]
 8005120:	e014      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005122:	bf00      	nop
 8005124:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800512c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005130:	d10c      	bne.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	3304      	adds	r3, #4
 8005136:	2101      	movs	r1, #1
 8005138:	4618      	mov	r0, r3
 800513a:	f000 f8a5 	bl	8005288 <RCCEx_PLLSAI1_Config>
 800513e:	4603      	mov	r3, r0
 8005140:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005142:	7cfb      	ldrb	r3, [r7, #19]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d001      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005148:	7cfb      	ldrb	r3, [r7, #19]
 800514a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005154:	2b00      	cmp	r3, #0
 8005156:	d028      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005158:	4b4a      	ldr	r3, [pc, #296]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800515a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005166:	4947      	ldr	r1, [pc, #284]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005168:	4313      	orrs	r3, r2
 800516a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005172:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005176:	d106      	bne.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005178:	4b42      	ldr	r3, [pc, #264]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	4a41      	ldr	r2, [pc, #260]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800517e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005182:	60d3      	str	r3, [r2, #12]
 8005184:	e011      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800518a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800518e:	d10c      	bne.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	3304      	adds	r3, #4
 8005194:	2101      	movs	r1, #1
 8005196:	4618      	mov	r0, r3
 8005198:	f000 f876 	bl	8005288 <RCCEx_PLLSAI1_Config>
 800519c:	4603      	mov	r3, r0
 800519e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051a0:	7cfb      	ldrb	r3, [r7, #19]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d001      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80051a6:	7cfb      	ldrb	r3, [r7, #19]
 80051a8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d01e      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051b6:	4b33      	ldr	r3, [pc, #204]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051bc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051c6:	492f      	ldr	r1, [pc, #188]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051d8:	d10c      	bne.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	3304      	adds	r3, #4
 80051de:	2102      	movs	r1, #2
 80051e0:	4618      	mov	r0, r3
 80051e2:	f000 f851 	bl	8005288 <RCCEx_PLLSAI1_Config>
 80051e6:	4603      	mov	r3, r0
 80051e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051ea:	7cfb      	ldrb	r3, [r7, #19]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d001      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80051f0:	7cfb      	ldrb	r3, [r7, #19]
 80051f2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00b      	beq.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005200:	4b20      	ldr	r3, [pc, #128]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005202:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005206:	f023 0204 	bic.w	r2, r3, #4
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005210:	491c      	ldr	r1, [pc, #112]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005212:	4313      	orrs	r3, r2
 8005214:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00b      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005224:	4b17      	ldr	r3, [pc, #92]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005226:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800522a:	f023 0218 	bic.w	r2, r3, #24
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005234:	4913      	ldr	r1, [pc, #76]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005236:	4313      	orrs	r3, r2
 8005238:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d017      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005248:	4b0e      	ldr	r3, [pc, #56]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800524a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800524e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005258:	490a      	ldr	r1, [pc, #40]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800525a:	4313      	orrs	r3, r2
 800525c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005266:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800526a:	d105      	bne.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800526c:	4b05      	ldr	r3, [pc, #20]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	4a04      	ldr	r2, [pc, #16]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005272:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005276:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005278:	7cbb      	ldrb	r3, [r7, #18]
}
 800527a:	4618      	mov	r0, r3
 800527c:	3718      	adds	r7, #24
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	40021000 	.word	0x40021000

08005288 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005292:	2300      	movs	r3, #0
 8005294:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005296:	4b72      	ldr	r3, [pc, #456]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	f003 0303 	and.w	r3, r3, #3
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00e      	beq.n	80052c0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052a2:	4b6f      	ldr	r3, [pc, #444]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	f003 0203 	and.w	r2, r3, #3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d103      	bne.n	80052ba <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
       ||
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d142      	bne.n	8005340 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	73fb      	strb	r3, [r7, #15]
 80052be:	e03f      	b.n	8005340 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2b03      	cmp	r3, #3
 80052c6:	d018      	beq.n	80052fa <RCCEx_PLLSAI1_Config+0x72>
 80052c8:	2b03      	cmp	r3, #3
 80052ca:	d825      	bhi.n	8005318 <RCCEx_PLLSAI1_Config+0x90>
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d002      	beq.n	80052d6 <RCCEx_PLLSAI1_Config+0x4e>
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d009      	beq.n	80052e8 <RCCEx_PLLSAI1_Config+0x60>
 80052d4:	e020      	b.n	8005318 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052d6:	4b62      	ldr	r3, [pc, #392]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d11d      	bne.n	800531e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052e6:	e01a      	b.n	800531e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80052e8:	4b5d      	ldr	r3, [pc, #372]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d116      	bne.n	8005322 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052f8:	e013      	b.n	8005322 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80052fa:	4b59      	ldr	r3, [pc, #356]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d10f      	bne.n	8005326 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005306:	4b56      	ldr	r3, [pc, #344]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d109      	bne.n	8005326 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005316:	e006      	b.n	8005326 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	73fb      	strb	r3, [r7, #15]
      break;
 800531c:	e004      	b.n	8005328 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800531e:	bf00      	nop
 8005320:	e002      	b.n	8005328 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005322:	bf00      	nop
 8005324:	e000      	b.n	8005328 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005326:	bf00      	nop
    }

    if(status == HAL_OK)
 8005328:	7bfb      	ldrb	r3, [r7, #15]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d108      	bne.n	8005340 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800532e:	4b4c      	ldr	r3, [pc, #304]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	f023 0203 	bic.w	r2, r3, #3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4949      	ldr	r1, [pc, #292]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 800533c:	4313      	orrs	r3, r2
 800533e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005340:	7bfb      	ldrb	r3, [r7, #15]
 8005342:	2b00      	cmp	r3, #0
 8005344:	f040 8086 	bne.w	8005454 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005348:	4b45      	ldr	r3, [pc, #276]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a44      	ldr	r2, [pc, #272]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 800534e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005352:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005354:	f7fd fb3c 	bl	80029d0 <HAL_GetTick>
 8005358:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800535a:	e009      	b.n	8005370 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800535c:	f7fd fb38 	bl	80029d0 <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	2b02      	cmp	r3, #2
 8005368:	d902      	bls.n	8005370 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	73fb      	strb	r3, [r7, #15]
        break;
 800536e:	e005      	b.n	800537c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005370:	4b3b      	ldr	r3, [pc, #236]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1ef      	bne.n	800535c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800537c:	7bfb      	ldrb	r3, [r7, #15]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d168      	bne.n	8005454 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d113      	bne.n	80053b0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005388:	4b35      	ldr	r3, [pc, #212]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 800538a:	691a      	ldr	r2, [r3, #16]
 800538c:	4b35      	ldr	r3, [pc, #212]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1dc>)
 800538e:	4013      	ands	r3, r2
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	6892      	ldr	r2, [r2, #8]
 8005394:	0211      	lsls	r1, r2, #8
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	68d2      	ldr	r2, [r2, #12]
 800539a:	06d2      	lsls	r2, r2, #27
 800539c:	4311      	orrs	r1, r2
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	6852      	ldr	r2, [r2, #4]
 80053a2:	3a01      	subs	r2, #1
 80053a4:	0112      	lsls	r2, r2, #4
 80053a6:	430a      	orrs	r2, r1
 80053a8:	492d      	ldr	r1, [pc, #180]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 80053aa:	4313      	orrs	r3, r2
 80053ac:	610b      	str	r3, [r1, #16]
 80053ae:	e02d      	b.n	800540c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d115      	bne.n	80053e2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053b6:	4b2a      	ldr	r3, [pc, #168]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 80053b8:	691a      	ldr	r2, [r3, #16]
 80053ba:	4b2b      	ldr	r3, [pc, #172]	@ (8005468 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053bc:	4013      	ands	r3, r2
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	6892      	ldr	r2, [r2, #8]
 80053c2:	0211      	lsls	r1, r2, #8
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	6912      	ldr	r2, [r2, #16]
 80053c8:	0852      	lsrs	r2, r2, #1
 80053ca:	3a01      	subs	r2, #1
 80053cc:	0552      	lsls	r2, r2, #21
 80053ce:	4311      	orrs	r1, r2
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	6852      	ldr	r2, [r2, #4]
 80053d4:	3a01      	subs	r2, #1
 80053d6:	0112      	lsls	r2, r2, #4
 80053d8:	430a      	orrs	r2, r1
 80053da:	4921      	ldr	r1, [pc, #132]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 80053dc:	4313      	orrs	r3, r2
 80053de:	610b      	str	r3, [r1, #16]
 80053e0:	e014      	b.n	800540c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053e2:	4b1f      	ldr	r3, [pc, #124]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 80053e4:	691a      	ldr	r2, [r3, #16]
 80053e6:	4b21      	ldr	r3, [pc, #132]	@ (800546c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e8:	4013      	ands	r3, r2
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6892      	ldr	r2, [r2, #8]
 80053ee:	0211      	lsls	r1, r2, #8
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	6952      	ldr	r2, [r2, #20]
 80053f4:	0852      	lsrs	r2, r2, #1
 80053f6:	3a01      	subs	r2, #1
 80053f8:	0652      	lsls	r2, r2, #25
 80053fa:	4311      	orrs	r1, r2
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6852      	ldr	r2, [r2, #4]
 8005400:	3a01      	subs	r2, #1
 8005402:	0112      	lsls	r2, r2, #4
 8005404:	430a      	orrs	r2, r1
 8005406:	4916      	ldr	r1, [pc, #88]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005408:	4313      	orrs	r3, r2
 800540a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800540c:	4b14      	ldr	r3, [pc, #80]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a13      	ldr	r2, [pc, #76]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005412:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005416:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005418:	f7fd fada 	bl	80029d0 <HAL_GetTick>
 800541c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800541e:	e009      	b.n	8005434 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005420:	f7fd fad6 	bl	80029d0 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	2b02      	cmp	r3, #2
 800542c:	d902      	bls.n	8005434 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	73fb      	strb	r3, [r7, #15]
          break;
 8005432:	e005      	b.n	8005440 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005434:	4b0a      	ldr	r3, [pc, #40]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0ef      	beq.n	8005420 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005440:	7bfb      	ldrb	r3, [r7, #15]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d106      	bne.n	8005454 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005446:	4b06      	ldr	r3, [pc, #24]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005448:	691a      	ldr	r2, [r3, #16]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	4904      	ldr	r1, [pc, #16]	@ (8005460 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005450:	4313      	orrs	r3, r2
 8005452:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005454:	7bfb      	ldrb	r3, [r7, #15]
}
 8005456:	4618      	mov	r0, r3
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	40021000 	.word	0x40021000
 8005464:	07ff800f 	.word	0x07ff800f
 8005468:	ff9f800f 	.word	0xff9f800f
 800546c:	f9ff800f 	.word	0xf9ff800f

08005470 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800547a:	2300      	movs	r3, #0
 800547c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800547e:	4b72      	ldr	r3, [pc, #456]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	f003 0303 	and.w	r3, r3, #3
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00e      	beq.n	80054a8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800548a:	4b6f      	ldr	r3, [pc, #444]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	f003 0203 	and.w	r2, r3, #3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	429a      	cmp	r2, r3
 8005498:	d103      	bne.n	80054a2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
       ||
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d142      	bne.n	8005528 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	73fb      	strb	r3, [r7, #15]
 80054a6:	e03f      	b.n	8005528 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2b03      	cmp	r3, #3
 80054ae:	d018      	beq.n	80054e2 <RCCEx_PLLSAI2_Config+0x72>
 80054b0:	2b03      	cmp	r3, #3
 80054b2:	d825      	bhi.n	8005500 <RCCEx_PLLSAI2_Config+0x90>
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d002      	beq.n	80054be <RCCEx_PLLSAI2_Config+0x4e>
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d009      	beq.n	80054d0 <RCCEx_PLLSAI2_Config+0x60>
 80054bc:	e020      	b.n	8005500 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054be:	4b62      	ldr	r3, [pc, #392]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 0302 	and.w	r3, r3, #2
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d11d      	bne.n	8005506 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054ce:	e01a      	b.n	8005506 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054d0:	4b5d      	ldr	r3, [pc, #372]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d116      	bne.n	800550a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054e0:	e013      	b.n	800550a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80054e2:	4b59      	ldr	r3, [pc, #356]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d10f      	bne.n	800550e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80054ee:	4b56      	ldr	r3, [pc, #344]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d109      	bne.n	800550e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80054fe:	e006      	b.n	800550e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	73fb      	strb	r3, [r7, #15]
      break;
 8005504:	e004      	b.n	8005510 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005506:	bf00      	nop
 8005508:	e002      	b.n	8005510 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800550a:	bf00      	nop
 800550c:	e000      	b.n	8005510 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800550e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005510:	7bfb      	ldrb	r3, [r7, #15]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d108      	bne.n	8005528 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005516:	4b4c      	ldr	r3, [pc, #304]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	f023 0203 	bic.w	r2, r3, #3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4949      	ldr	r1, [pc, #292]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005524:	4313      	orrs	r3, r2
 8005526:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005528:	7bfb      	ldrb	r3, [r7, #15]
 800552a:	2b00      	cmp	r3, #0
 800552c:	f040 8086 	bne.w	800563c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005530:	4b45      	ldr	r3, [pc, #276]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a44      	ldr	r2, [pc, #272]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005536:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800553a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800553c:	f7fd fa48 	bl	80029d0 <HAL_GetTick>
 8005540:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005542:	e009      	b.n	8005558 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005544:	f7fd fa44 	bl	80029d0 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	2b02      	cmp	r3, #2
 8005550:	d902      	bls.n	8005558 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	73fb      	strb	r3, [r7, #15]
        break;
 8005556:	e005      	b.n	8005564 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005558:	4b3b      	ldr	r3, [pc, #236]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1ef      	bne.n	8005544 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d168      	bne.n	800563c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d113      	bne.n	8005598 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005570:	4b35      	ldr	r3, [pc, #212]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005572:	695a      	ldr	r2, [r3, #20]
 8005574:	4b35      	ldr	r3, [pc, #212]	@ (800564c <RCCEx_PLLSAI2_Config+0x1dc>)
 8005576:	4013      	ands	r3, r2
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	6892      	ldr	r2, [r2, #8]
 800557c:	0211      	lsls	r1, r2, #8
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	68d2      	ldr	r2, [r2, #12]
 8005582:	06d2      	lsls	r2, r2, #27
 8005584:	4311      	orrs	r1, r2
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	6852      	ldr	r2, [r2, #4]
 800558a:	3a01      	subs	r2, #1
 800558c:	0112      	lsls	r2, r2, #4
 800558e:	430a      	orrs	r2, r1
 8005590:	492d      	ldr	r1, [pc, #180]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005592:	4313      	orrs	r3, r2
 8005594:	614b      	str	r3, [r1, #20]
 8005596:	e02d      	b.n	80055f4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	2b01      	cmp	r3, #1
 800559c:	d115      	bne.n	80055ca <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800559e:	4b2a      	ldr	r3, [pc, #168]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055a0:	695a      	ldr	r2, [r3, #20]
 80055a2:	4b2b      	ldr	r3, [pc, #172]	@ (8005650 <RCCEx_PLLSAI2_Config+0x1e0>)
 80055a4:	4013      	ands	r3, r2
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	6892      	ldr	r2, [r2, #8]
 80055aa:	0211      	lsls	r1, r2, #8
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6912      	ldr	r2, [r2, #16]
 80055b0:	0852      	lsrs	r2, r2, #1
 80055b2:	3a01      	subs	r2, #1
 80055b4:	0552      	lsls	r2, r2, #21
 80055b6:	4311      	orrs	r1, r2
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	6852      	ldr	r2, [r2, #4]
 80055bc:	3a01      	subs	r2, #1
 80055be:	0112      	lsls	r2, r2, #4
 80055c0:	430a      	orrs	r2, r1
 80055c2:	4921      	ldr	r1, [pc, #132]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	614b      	str	r3, [r1, #20]
 80055c8:	e014      	b.n	80055f4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055ca:	4b1f      	ldr	r3, [pc, #124]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055cc:	695a      	ldr	r2, [r3, #20]
 80055ce:	4b21      	ldr	r3, [pc, #132]	@ (8005654 <RCCEx_PLLSAI2_Config+0x1e4>)
 80055d0:	4013      	ands	r3, r2
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	6892      	ldr	r2, [r2, #8]
 80055d6:	0211      	lsls	r1, r2, #8
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	6952      	ldr	r2, [r2, #20]
 80055dc:	0852      	lsrs	r2, r2, #1
 80055de:	3a01      	subs	r2, #1
 80055e0:	0652      	lsls	r2, r2, #25
 80055e2:	4311      	orrs	r1, r2
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	6852      	ldr	r2, [r2, #4]
 80055e8:	3a01      	subs	r2, #1
 80055ea:	0112      	lsls	r2, r2, #4
 80055ec:	430a      	orrs	r2, r1
 80055ee:	4916      	ldr	r1, [pc, #88]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055f0:	4313      	orrs	r3, r2
 80055f2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80055f4:	4b14      	ldr	r3, [pc, #80]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a13      	ldr	r2, [pc, #76]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005600:	f7fd f9e6 	bl	80029d0 <HAL_GetTick>
 8005604:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005606:	e009      	b.n	800561c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005608:	f7fd f9e2 	bl	80029d0 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b02      	cmp	r3, #2
 8005614:	d902      	bls.n	800561c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	73fb      	strb	r3, [r7, #15]
          break;
 800561a:	e005      	b.n	8005628 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800561c:	4b0a      	ldr	r3, [pc, #40]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d0ef      	beq.n	8005608 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005628:	7bfb      	ldrb	r3, [r7, #15]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d106      	bne.n	800563c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800562e:	4b06      	ldr	r3, [pc, #24]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005630:	695a      	ldr	r2, [r3, #20]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	4904      	ldr	r1, [pc, #16]	@ (8005648 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005638:	4313      	orrs	r3, r2
 800563a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800563c:	7bfb      	ldrb	r3, [r7, #15]
}
 800563e:	4618      	mov	r0, r3
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	40021000 	.word	0x40021000
 800564c:	07ff800f 	.word	0x07ff800f
 8005650:	ff9f800f 	.word	0xff9f800f
 8005654:	f9ff800f 	.word	0xf9ff800f

08005658 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e095      	b.n	8005796 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566e:	2b00      	cmp	r3, #0
 8005670:	d108      	bne.n	8005684 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800567a:	d009      	beq.n	8005690 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	61da      	str	r2, [r3, #28]
 8005682:	e005      	b.n	8005690 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800569c:	b2db      	uxtb	r3, r3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d106      	bne.n	80056b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f7fc fbec 	bl	8001e88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2202      	movs	r2, #2
 80056b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056d0:	d902      	bls.n	80056d8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80056d2:	2300      	movs	r3, #0
 80056d4:	60fb      	str	r3, [r7, #12]
 80056d6:	e002      	b.n	80056de <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056dc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80056e6:	d007      	beq.n	80056f8 <HAL_SPI_Init+0xa0>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056f0:	d002      	beq.n	80056f8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005708:	431a      	orrs	r2, r3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	431a      	orrs	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	695b      	ldr	r3, [r3, #20]
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	431a      	orrs	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005726:	431a      	orrs	r2, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	69db      	ldr	r3, [r3, #28]
 800572c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005730:	431a      	orrs	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800573a:	ea42 0103 	orr.w	r1, r2, r3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005742:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	430a      	orrs	r2, r1
 800574c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	0c1b      	lsrs	r3, r3, #16
 8005754:	f003 0204 	and.w	r2, r3, #4
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800575c:	f003 0310 	and.w	r3, r3, #16
 8005760:	431a      	orrs	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005766:	f003 0308 	and.w	r3, r3, #8
 800576a:	431a      	orrs	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005774:	ea42 0103 	orr.w	r1, r2, r3
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	430a      	orrs	r2, r1
 8005784:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b088      	sub	sp, #32
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	60f8      	str	r0, [r7, #12]
 80057a6:	60b9      	str	r1, [r7, #8]
 80057a8:	603b      	str	r3, [r7, #0]
 80057aa:	4613      	mov	r3, r2
 80057ac:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057ae:	f7fd f90f 	bl	80029d0 <HAL_GetTick>
 80057b2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80057b4:	88fb      	ldrh	r3, [r7, #6]
 80057b6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d001      	beq.n	80057c8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80057c4:	2302      	movs	r3, #2
 80057c6:	e15c      	b.n	8005a82 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d002      	beq.n	80057d4 <HAL_SPI_Transmit+0x36>
 80057ce:	88fb      	ldrh	r3, [r7, #6]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d101      	bne.n	80057d8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e154      	b.n	8005a82 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d101      	bne.n	80057e6 <HAL_SPI_Transmit+0x48>
 80057e2:	2302      	movs	r3, #2
 80057e4:	e14d      	b.n	8005a82 <HAL_SPI_Transmit+0x2e4>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2203      	movs	r2, #3
 80057f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	88fa      	ldrh	r2, [r7, #6]
 8005806:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	88fa      	ldrh	r2, [r7, #6]
 800580c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005838:	d10f      	bne.n	800585a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005848:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005858:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005864:	2b40      	cmp	r3, #64	@ 0x40
 8005866:	d007      	beq.n	8005878 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005876:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005880:	d952      	bls.n	8005928 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d002      	beq.n	8005890 <HAL_SPI_Transmit+0xf2>
 800588a:	8b7b      	ldrh	r3, [r7, #26]
 800588c:	2b01      	cmp	r3, #1
 800588e:	d145      	bne.n	800591c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005894:	881a      	ldrh	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a0:	1c9a      	adds	r2, r3, #2
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	3b01      	subs	r3, #1
 80058ae:	b29a      	uxth	r2, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80058b4:	e032      	b.n	800591c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f003 0302 	and.w	r3, r3, #2
 80058c0:	2b02      	cmp	r3, #2
 80058c2:	d112      	bne.n	80058ea <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c8:	881a      	ldrh	r2, [r3, #0]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d4:	1c9a      	adds	r2, r3, #2
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058de:	b29b      	uxth	r3, r3
 80058e0:	3b01      	subs	r3, #1
 80058e2:	b29a      	uxth	r2, r3
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80058e8:	e018      	b.n	800591c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058ea:	f7fd f871 	bl	80029d0 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	683a      	ldr	r2, [r7, #0]
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d803      	bhi.n	8005902 <HAL_SPI_Transmit+0x164>
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005900:	d102      	bne.n	8005908 <HAL_SPI_Transmit+0x16a>
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d109      	bne.n	800591c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e0b2      	b.n	8005a82 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005920:	b29b      	uxth	r3, r3
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1c7      	bne.n	80058b6 <HAL_SPI_Transmit+0x118>
 8005926:	e083      	b.n	8005a30 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d002      	beq.n	8005936 <HAL_SPI_Transmit+0x198>
 8005930:	8b7b      	ldrh	r3, [r7, #26]
 8005932:	2b01      	cmp	r3, #1
 8005934:	d177      	bne.n	8005a26 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800593a:	b29b      	uxth	r3, r3
 800593c:	2b01      	cmp	r3, #1
 800593e:	d912      	bls.n	8005966 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005944:	881a      	ldrh	r2, [r3, #0]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005950:	1c9a      	adds	r2, r3, #2
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b02      	subs	r3, #2
 800595e:	b29a      	uxth	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005964:	e05f      	b.n	8005a26 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	330c      	adds	r3, #12
 8005970:	7812      	ldrb	r2, [r2, #0]
 8005972:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005978:	1c5a      	adds	r2, r3, #1
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005982:	b29b      	uxth	r3, r3
 8005984:	3b01      	subs	r3, #1
 8005986:	b29a      	uxth	r2, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800598c:	e04b      	b.n	8005a26 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f003 0302 	and.w	r3, r3, #2
 8005998:	2b02      	cmp	r3, #2
 800599a:	d12b      	bne.n	80059f4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d912      	bls.n	80059cc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059aa:	881a      	ldrh	r2, [r3, #0]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b6:	1c9a      	adds	r2, r3, #2
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	3b02      	subs	r3, #2
 80059c4:	b29a      	uxth	r2, r3
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059ca:	e02c      	b.n	8005a26 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	330c      	adds	r3, #12
 80059d6:	7812      	ldrb	r2, [r2, #0]
 80059d8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059de:	1c5a      	adds	r2, r3, #1
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	3b01      	subs	r3, #1
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059f2:	e018      	b.n	8005a26 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059f4:	f7fc ffec 	bl	80029d0 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	683a      	ldr	r2, [r7, #0]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d803      	bhi.n	8005a0c <HAL_SPI_Transmit+0x26e>
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a0a:	d102      	bne.n	8005a12 <HAL_SPI_Transmit+0x274>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d109      	bne.n	8005a26 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	e02d      	b.n	8005a82 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d1ae      	bne.n	800598e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a30:	69fa      	ldr	r2, [r7, #28]
 8005a32:	6839      	ldr	r1, [r7, #0]
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f000 f947 	bl	8005cc8 <SPI_EndRxTxTransaction>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d002      	beq.n	8005a46 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2220      	movs	r2, #32
 8005a44:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10a      	bne.n	8005a64 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a4e:	2300      	movs	r3, #0
 8005a50:	617b      	str	r3, [r7, #20]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	617b      	str	r3, [r7, #20]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	617b      	str	r3, [r7, #20]
 8005a62:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e000      	b.n	8005a82 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005a80:	2300      	movs	r3, #0
  }
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3720      	adds	r7, #32
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
	...

08005a8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b088      	sub	sp, #32
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	603b      	str	r3, [r7, #0]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a9c:	f7fc ff98 	bl	80029d0 <HAL_GetTick>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa4:	1a9b      	subs	r3, r3, r2
 8005aa6:	683a      	ldr	r2, [r7, #0]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005aac:	f7fc ff90 	bl	80029d0 <HAL_GetTick>
 8005ab0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ab2:	4b39      	ldr	r3, [pc, #228]	@ (8005b98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	015b      	lsls	r3, r3, #5
 8005ab8:	0d1b      	lsrs	r3, r3, #20
 8005aba:	69fa      	ldr	r2, [r7, #28]
 8005abc:	fb02 f303 	mul.w	r3, r2, r3
 8005ac0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ac2:	e054      	b.n	8005b6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005aca:	d050      	beq.n	8005b6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005acc:	f7fc ff80 	bl	80029d0 <HAL_GetTick>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	69fa      	ldr	r2, [r7, #28]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d902      	bls.n	8005ae2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d13d      	bne.n	8005b5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005af0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005afa:	d111      	bne.n	8005b20 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b04:	d004      	beq.n	8005b10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b0e:	d107      	bne.n	8005b20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b28:	d10f      	bne.n	8005b4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e017      	b.n	8005b8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b64:	2300      	movs	r3, #0
 8005b66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	3b01      	subs	r3, #1
 8005b6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	4013      	ands	r3, r2
 8005b78:	68ba      	ldr	r2, [r7, #8]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	bf0c      	ite	eq
 8005b7e:	2301      	moveq	r3, #1
 8005b80:	2300      	movne	r3, #0
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	461a      	mov	r2, r3
 8005b86:	79fb      	ldrb	r3, [r7, #7]
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d19b      	bne.n	8005ac4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3720      	adds	r7, #32
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	20040004 	.word	0x20040004

08005b9c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b08a      	sub	sp, #40	@ 0x28
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	607a      	str	r2, [r7, #4]
 8005ba8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005baa:	2300      	movs	r3, #0
 8005bac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005bae:	f7fc ff0f 	bl	80029d0 <HAL_GetTick>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb6:	1a9b      	subs	r3, r3, r2
 8005bb8:	683a      	ldr	r2, [r7, #0]
 8005bba:	4413      	add	r3, r2
 8005bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005bbe:	f7fc ff07 	bl	80029d0 <HAL_GetTick>
 8005bc2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	330c      	adds	r3, #12
 8005bca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005bcc:	4b3d      	ldr	r3, [pc, #244]	@ (8005cc4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	4413      	add	r3, r2
 8005bd6:	00da      	lsls	r2, r3, #3
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	0d1b      	lsrs	r3, r3, #20
 8005bdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bde:	fb02 f303 	mul.w	r3, r2, r3
 8005be2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005be4:	e060      	b.n	8005ca8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005bec:	d107      	bne.n	8005bfe <SPI_WaitFifoStateUntilTimeout+0x62>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d104      	bne.n	8005bfe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005bfc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c04:	d050      	beq.n	8005ca8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c06:	f7fc fee3 	bl	80029d0 <HAL_GetTick>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	6a3b      	ldr	r3, [r7, #32]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d902      	bls.n	8005c1c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d13d      	bne.n	8005c98 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c2a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c34:	d111      	bne.n	8005c5a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c3e:	d004      	beq.n	8005c4a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c48:	d107      	bne.n	8005c5a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c58:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c62:	d10f      	bne.n	8005c84 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c82:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e010      	b.n	8005cba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d101      	bne.n	8005ca2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	689a      	ldr	r2, [r3, #8]
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d196      	bne.n	8005be6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3728      	adds	r7, #40	@ 0x28
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	20040004 	.word	0x20040004

08005cc8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b086      	sub	sp, #24
 8005ccc:	af02      	add	r7, sp, #8
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f7ff ff5b 	bl	8005b9c <SPI_WaitFifoStateUntilTimeout>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d007      	beq.n	8005cfc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cf0:	f043 0220 	orr.w	r2, r3, #32
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e027      	b.n	8005d4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	9300      	str	r3, [sp, #0]
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	2200      	movs	r2, #0
 8005d04:	2180      	movs	r1, #128	@ 0x80
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f7ff fec0 	bl	8005a8c <SPI_WaitFlagStateUntilTimeout>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d007      	beq.n	8005d22 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d16:	f043 0220 	orr.w	r2, r3, #32
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e014      	b.n	8005d4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	9300      	str	r3, [sp, #0]
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	f7ff ff34 	bl	8005b9c <SPI_WaitFifoStateUntilTimeout>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d007      	beq.n	8005d4a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d3e:	f043 0220 	orr.w	r2, r3, #32
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e000      	b.n	8005d4c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d101      	bne.n	8005d66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e049      	b.n	8005dfa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d106      	bne.n	8005d80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f7fc fa46 	bl	800220c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2202      	movs	r2, #2
 8005d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	3304      	adds	r3, #4
 8005d90:	4619      	mov	r1, r3
 8005d92:	4610      	mov	r0, r2
 8005d94:	f000 f96e 	bl	8006074 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b084      	sub	sp, #16
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	691b      	ldr	r3, [r3, #16]
 8005e18:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	f003 0302 	and.w	r3, r3, #2
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d020      	beq.n	8005e66 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f003 0302 	and.w	r3, r3, #2
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d01b      	beq.n	8005e66 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f06f 0202 	mvn.w	r2, #2
 8005e36:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	f003 0303 	and.w	r3, r3, #3
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d003      	beq.n	8005e54 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f000 f8f3 	bl	8006038 <HAL_TIM_IC_CaptureCallback>
 8005e52:	e005      	b.n	8005e60 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f000 f8e5 	bl	8006024 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f8f6 	bl	800604c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	f003 0304 	and.w	r3, r3, #4
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d020      	beq.n	8005eb2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f003 0304 	and.w	r3, r3, #4
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d01b      	beq.n	8005eb2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f06f 0204 	mvn.w	r2, #4
 8005e82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2202      	movs	r2, #2
 8005e88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d003      	beq.n	8005ea0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f000 f8cd 	bl	8006038 <HAL_TIM_IC_CaptureCallback>
 8005e9e:	e005      	b.n	8005eac <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 f8bf 	bl	8006024 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 f8d0 	bl	800604c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	f003 0308 	and.w	r3, r3, #8
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d020      	beq.n	8005efe <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f003 0308 	and.w	r3, r3, #8
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d01b      	beq.n	8005efe <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f06f 0208 	mvn.w	r2, #8
 8005ece:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2204      	movs	r2, #4
 8005ed4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	69db      	ldr	r3, [r3, #28]
 8005edc:	f003 0303 	and.w	r3, r3, #3
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d003      	beq.n	8005eec <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 f8a7 	bl	8006038 <HAL_TIM_IC_CaptureCallback>
 8005eea:	e005      	b.n	8005ef8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 f899 	bl	8006024 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f8aa 	bl	800604c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	f003 0310 	and.w	r3, r3, #16
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d020      	beq.n	8005f4a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f003 0310 	and.w	r3, r3, #16
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d01b      	beq.n	8005f4a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f06f 0210 	mvn.w	r2, #16
 8005f1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2208      	movs	r2, #8
 8005f20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	69db      	ldr	r3, [r3, #28]
 8005f28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d003      	beq.n	8005f38 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f000 f881 	bl	8006038 <HAL_TIM_IC_CaptureCallback>
 8005f36:	e005      	b.n	8005f44 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 f873 	bl	8006024 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f884 	bl	800604c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	f003 0301 	and.w	r3, r3, #1
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d00c      	beq.n	8005f6e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f003 0301 	and.w	r3, r3, #1
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d007      	beq.n	8005f6e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f06f 0201 	mvn.w	r2, #1
 8005f66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f000 f851 	bl	8006010 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d104      	bne.n	8005f82 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d00c      	beq.n	8005f9c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d007      	beq.n	8005f9c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f9a4 	bl	80062e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00c      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d007      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 f99c 	bl	80062f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00c      	beq.n	8005fe4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d007      	beq.n	8005fe4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f83e 	bl	8006060 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	f003 0320 	and.w	r3, r3, #32
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00c      	beq.n	8006008 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f003 0320 	and.w	r3, r3, #32
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d007      	beq.n	8006008 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f06f 0220 	mvn.w	r2, #32
 8006000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 f964 	bl	80062d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006008:	bf00      	nop
 800600a:	3710      	adds	r7, #16
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006018:	bf00      	nop
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006068:	bf00      	nop
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr

08006074 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006074:	b480      	push	{r7}
 8006076:	b085      	sub	sp, #20
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a46      	ldr	r2, [pc, #280]	@ (80061a0 <TIM_Base_SetConfig+0x12c>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d013      	beq.n	80060b4 <TIM_Base_SetConfig+0x40>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006092:	d00f      	beq.n	80060b4 <TIM_Base_SetConfig+0x40>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a43      	ldr	r2, [pc, #268]	@ (80061a4 <TIM_Base_SetConfig+0x130>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d00b      	beq.n	80060b4 <TIM_Base_SetConfig+0x40>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a42      	ldr	r2, [pc, #264]	@ (80061a8 <TIM_Base_SetConfig+0x134>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d007      	beq.n	80060b4 <TIM_Base_SetConfig+0x40>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4a41      	ldr	r2, [pc, #260]	@ (80061ac <TIM_Base_SetConfig+0x138>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d003      	beq.n	80060b4 <TIM_Base_SetConfig+0x40>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a40      	ldr	r2, [pc, #256]	@ (80061b0 <TIM_Base_SetConfig+0x13c>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d108      	bne.n	80060c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	68fa      	ldr	r2, [r7, #12]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a35      	ldr	r2, [pc, #212]	@ (80061a0 <TIM_Base_SetConfig+0x12c>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d01f      	beq.n	800610e <TIM_Base_SetConfig+0x9a>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060d4:	d01b      	beq.n	800610e <TIM_Base_SetConfig+0x9a>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a32      	ldr	r2, [pc, #200]	@ (80061a4 <TIM_Base_SetConfig+0x130>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d017      	beq.n	800610e <TIM_Base_SetConfig+0x9a>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a31      	ldr	r2, [pc, #196]	@ (80061a8 <TIM_Base_SetConfig+0x134>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d013      	beq.n	800610e <TIM_Base_SetConfig+0x9a>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a30      	ldr	r2, [pc, #192]	@ (80061ac <TIM_Base_SetConfig+0x138>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d00f      	beq.n	800610e <TIM_Base_SetConfig+0x9a>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a2f      	ldr	r2, [pc, #188]	@ (80061b0 <TIM_Base_SetConfig+0x13c>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d00b      	beq.n	800610e <TIM_Base_SetConfig+0x9a>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a2e      	ldr	r2, [pc, #184]	@ (80061b4 <TIM_Base_SetConfig+0x140>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d007      	beq.n	800610e <TIM_Base_SetConfig+0x9a>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a2d      	ldr	r2, [pc, #180]	@ (80061b8 <TIM_Base_SetConfig+0x144>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d003      	beq.n	800610e <TIM_Base_SetConfig+0x9a>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a2c      	ldr	r2, [pc, #176]	@ (80061bc <TIM_Base_SetConfig+0x148>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d108      	bne.n	8006120 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006114:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	4313      	orrs	r3, r2
 800611e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	4313      	orrs	r3, r2
 800612c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	689a      	ldr	r2, [r3, #8]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a16      	ldr	r2, [pc, #88]	@ (80061a0 <TIM_Base_SetConfig+0x12c>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d00f      	beq.n	800616c <TIM_Base_SetConfig+0xf8>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a18      	ldr	r2, [pc, #96]	@ (80061b0 <TIM_Base_SetConfig+0x13c>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d00b      	beq.n	800616c <TIM_Base_SetConfig+0xf8>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a17      	ldr	r2, [pc, #92]	@ (80061b4 <TIM_Base_SetConfig+0x140>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d007      	beq.n	800616c <TIM_Base_SetConfig+0xf8>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a16      	ldr	r2, [pc, #88]	@ (80061b8 <TIM_Base_SetConfig+0x144>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d003      	beq.n	800616c <TIM_Base_SetConfig+0xf8>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a15      	ldr	r2, [pc, #84]	@ (80061bc <TIM_Base_SetConfig+0x148>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d103      	bne.n	8006174 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	691a      	ldr	r2, [r3, #16]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	691b      	ldr	r3, [r3, #16]
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	2b01      	cmp	r3, #1
 8006184:	d105      	bne.n	8006192 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	f023 0201 	bic.w	r2, r3, #1
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	611a      	str	r2, [r3, #16]
  }
}
 8006192:	bf00      	nop
 8006194:	3714      	adds	r7, #20
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	40012c00 	.word	0x40012c00
 80061a4:	40000400 	.word	0x40000400
 80061a8:	40000800 	.word	0x40000800
 80061ac:	40000c00 	.word	0x40000c00
 80061b0:	40013400 	.word	0x40013400
 80061b4:	40014000 	.word	0x40014000
 80061b8:	40014400 	.word	0x40014400
 80061bc:	40014800 	.word	0x40014800

080061c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b085      	sub	sp, #20
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d101      	bne.n	80061d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061d4:	2302      	movs	r3, #2
 80061d6:	e068      	b.n	80062aa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2202      	movs	r2, #2
 80061e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a2e      	ldr	r2, [pc, #184]	@ (80062b8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d004      	beq.n	800620c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a2d      	ldr	r2, [pc, #180]	@ (80062bc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d108      	bne.n	800621e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006212:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	68fa      	ldr	r2, [r7, #12]
 800621a:	4313      	orrs	r3, r2
 800621c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006224:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	4313      	orrs	r3, r2
 800622e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a1e      	ldr	r2, [pc, #120]	@ (80062b8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d01d      	beq.n	800627e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800624a:	d018      	beq.n	800627e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a1b      	ldr	r2, [pc, #108]	@ (80062c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d013      	beq.n	800627e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a1a      	ldr	r2, [pc, #104]	@ (80062c4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d00e      	beq.n	800627e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a18      	ldr	r2, [pc, #96]	@ (80062c8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d009      	beq.n	800627e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a13      	ldr	r2, [pc, #76]	@ (80062bc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d004      	beq.n	800627e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a14      	ldr	r2, [pc, #80]	@ (80062cc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d10c      	bne.n	8006298 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006284:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	68ba      	ldr	r2, [r7, #8]
 800628c:	4313      	orrs	r3, r2
 800628e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68ba      	ldr	r2, [r7, #8]
 8006296:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062a8:	2300      	movs	r3, #0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	40012c00 	.word	0x40012c00
 80062bc:	40013400 	.word	0x40013400
 80062c0:	40000400 	.word	0x40000400
 80062c4:	40000800 	.word	0x40000800
 80062c8:	40000c00 	.word	0x40000c00
 80062cc:	40014000 	.word	0x40014000

080062d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b082      	sub	sp, #8
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e042      	b.n	80063a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006324:	2b00      	cmp	r3, #0
 8006326:	d106      	bne.n	8006336 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f7fb ffdd 	bl	80022f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2224      	movs	r2, #36	@ 0x24
 800633a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f022 0201 	bic.w	r2, r2, #1
 800634c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006352:	2b00      	cmp	r3, #0
 8006354:	d002      	beq.n	800635c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 fbb2 	bl	8006ac0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f000 f8b3 	bl	80064c8 <UART_SetConfig>
 8006362:	4603      	mov	r3, r0
 8006364:	2b01      	cmp	r3, #1
 8006366:	d101      	bne.n	800636c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e01b      	b.n	80063a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	685a      	ldr	r2, [r3, #4]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800637a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	689a      	ldr	r2, [r3, #8]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800638a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f042 0201 	orr.w	r2, r2, #1
 800639a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f000 fc31 	bl	8006c04 <UART_CheckIdleState>
 80063a2:	4603      	mov	r3, r0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3708      	adds	r7, #8
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b08a      	sub	sp, #40	@ 0x28
 80063b0:	af02      	add	r7, sp, #8
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	60b9      	str	r1, [r7, #8]
 80063b6:	603b      	str	r3, [r7, #0]
 80063b8:	4613      	mov	r3, r2
 80063ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063c2:	2b20      	cmp	r3, #32
 80063c4:	d17b      	bne.n	80064be <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d002      	beq.n	80063d2 <HAL_UART_Transmit+0x26>
 80063cc:	88fb      	ldrh	r3, [r7, #6]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d101      	bne.n	80063d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e074      	b.n	80064c0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2221      	movs	r2, #33	@ 0x21
 80063e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80063e6:	f7fc faf3 	bl	80029d0 <HAL_GetTick>
 80063ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	88fa      	ldrh	r2, [r7, #6]
 80063f0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	88fa      	ldrh	r2, [r7, #6]
 80063f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006404:	d108      	bne.n	8006418 <HAL_UART_Transmit+0x6c>
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d104      	bne.n	8006418 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800640e:	2300      	movs	r3, #0
 8006410:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	61bb      	str	r3, [r7, #24]
 8006416:	e003      	b.n	8006420 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800641c:	2300      	movs	r3, #0
 800641e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006420:	e030      	b.n	8006484 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	2200      	movs	r2, #0
 800642a:	2180      	movs	r1, #128	@ 0x80
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f000 fc93 	bl	8006d58 <UART_WaitOnFlagUntilTimeout>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d005      	beq.n	8006444 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2220      	movs	r2, #32
 800643c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e03d      	b.n	80064c0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d10b      	bne.n	8006462 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	881a      	ldrh	r2, [r3, #0]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006456:	b292      	uxth	r2, r2
 8006458:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	3302      	adds	r3, #2
 800645e:	61bb      	str	r3, [r7, #24]
 8006460:	e007      	b.n	8006472 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	781a      	ldrb	r2, [r3, #0]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	3301      	adds	r3, #1
 8006470:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006478:	b29b      	uxth	r3, r3
 800647a:	3b01      	subs	r3, #1
 800647c:	b29a      	uxth	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800648a:	b29b      	uxth	r3, r3
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1c8      	bne.n	8006422 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	9300      	str	r3, [sp, #0]
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	2200      	movs	r2, #0
 8006498:	2140      	movs	r1, #64	@ 0x40
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f000 fc5c 	bl	8006d58 <UART_WaitOnFlagUntilTimeout>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d005      	beq.n	80064b2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2220      	movs	r2, #32
 80064aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80064ae:	2303      	movs	r3, #3
 80064b0:	e006      	b.n	80064c0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2220      	movs	r2, #32
 80064b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80064ba:	2300      	movs	r3, #0
 80064bc:	e000      	b.n	80064c0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80064be:	2302      	movs	r3, #2
  }
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3720      	adds	r7, #32
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064cc:	b08c      	sub	sp, #48	@ 0x30
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80064d2:	2300      	movs	r3, #0
 80064d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	689a      	ldr	r2, [r3, #8]
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	691b      	ldr	r3, [r3, #16]
 80064e0:	431a      	orrs	r2, r3
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	431a      	orrs	r2, r3
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	69db      	ldr	r3, [r3, #28]
 80064ec:	4313      	orrs	r3, r2
 80064ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	4baa      	ldr	r3, [pc, #680]	@ (80067a0 <UART_SetConfig+0x2d8>)
 80064f8:	4013      	ands	r3, r2
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	6812      	ldr	r2, [r2, #0]
 80064fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006500:	430b      	orrs	r3, r1
 8006502:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	68da      	ldr	r2, [r3, #12]
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	430a      	orrs	r2, r1
 8006518:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a9f      	ldr	r2, [pc, #636]	@ (80067a4 <UART_SetConfig+0x2dc>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d004      	beq.n	8006534 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	6a1b      	ldr	r3, [r3, #32]
 800652e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006530:	4313      	orrs	r3, r2
 8006532:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800653e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006542:	697a      	ldr	r2, [r7, #20]
 8006544:	6812      	ldr	r2, [r2, #0]
 8006546:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006548:	430b      	orrs	r3, r1
 800654a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006552:	f023 010f 	bic.w	r1, r3, #15
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a90      	ldr	r2, [pc, #576]	@ (80067a8 <UART_SetConfig+0x2e0>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d125      	bne.n	80065b8 <UART_SetConfig+0xf0>
 800656c:	4b8f      	ldr	r3, [pc, #572]	@ (80067ac <UART_SetConfig+0x2e4>)
 800656e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006572:	f003 0303 	and.w	r3, r3, #3
 8006576:	2b03      	cmp	r3, #3
 8006578:	d81a      	bhi.n	80065b0 <UART_SetConfig+0xe8>
 800657a:	a201      	add	r2, pc, #4	@ (adr r2, 8006580 <UART_SetConfig+0xb8>)
 800657c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006580:	08006591 	.word	0x08006591
 8006584:	080065a1 	.word	0x080065a1
 8006588:	08006599 	.word	0x08006599
 800658c:	080065a9 	.word	0x080065a9
 8006590:	2301      	movs	r3, #1
 8006592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006596:	e116      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006598:	2302      	movs	r3, #2
 800659a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800659e:	e112      	b.n	80067c6 <UART_SetConfig+0x2fe>
 80065a0:	2304      	movs	r3, #4
 80065a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065a6:	e10e      	b.n	80067c6 <UART_SetConfig+0x2fe>
 80065a8:	2308      	movs	r3, #8
 80065aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ae:	e10a      	b.n	80067c6 <UART_SetConfig+0x2fe>
 80065b0:	2310      	movs	r3, #16
 80065b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065b6:	e106      	b.n	80067c6 <UART_SetConfig+0x2fe>
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a7c      	ldr	r2, [pc, #496]	@ (80067b0 <UART_SetConfig+0x2e8>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d138      	bne.n	8006634 <UART_SetConfig+0x16c>
 80065c2:	4b7a      	ldr	r3, [pc, #488]	@ (80067ac <UART_SetConfig+0x2e4>)
 80065c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065c8:	f003 030c 	and.w	r3, r3, #12
 80065cc:	2b0c      	cmp	r3, #12
 80065ce:	d82d      	bhi.n	800662c <UART_SetConfig+0x164>
 80065d0:	a201      	add	r2, pc, #4	@ (adr r2, 80065d8 <UART_SetConfig+0x110>)
 80065d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065d6:	bf00      	nop
 80065d8:	0800660d 	.word	0x0800660d
 80065dc:	0800662d 	.word	0x0800662d
 80065e0:	0800662d 	.word	0x0800662d
 80065e4:	0800662d 	.word	0x0800662d
 80065e8:	0800661d 	.word	0x0800661d
 80065ec:	0800662d 	.word	0x0800662d
 80065f0:	0800662d 	.word	0x0800662d
 80065f4:	0800662d 	.word	0x0800662d
 80065f8:	08006615 	.word	0x08006615
 80065fc:	0800662d 	.word	0x0800662d
 8006600:	0800662d 	.word	0x0800662d
 8006604:	0800662d 	.word	0x0800662d
 8006608:	08006625 	.word	0x08006625
 800660c:	2300      	movs	r3, #0
 800660e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006612:	e0d8      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006614:	2302      	movs	r3, #2
 8006616:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800661a:	e0d4      	b.n	80067c6 <UART_SetConfig+0x2fe>
 800661c:	2304      	movs	r3, #4
 800661e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006622:	e0d0      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006624:	2308      	movs	r3, #8
 8006626:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800662a:	e0cc      	b.n	80067c6 <UART_SetConfig+0x2fe>
 800662c:	2310      	movs	r3, #16
 800662e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006632:	e0c8      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a5e      	ldr	r2, [pc, #376]	@ (80067b4 <UART_SetConfig+0x2ec>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d125      	bne.n	800668a <UART_SetConfig+0x1c2>
 800663e:	4b5b      	ldr	r3, [pc, #364]	@ (80067ac <UART_SetConfig+0x2e4>)
 8006640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006644:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006648:	2b30      	cmp	r3, #48	@ 0x30
 800664a:	d016      	beq.n	800667a <UART_SetConfig+0x1b2>
 800664c:	2b30      	cmp	r3, #48	@ 0x30
 800664e:	d818      	bhi.n	8006682 <UART_SetConfig+0x1ba>
 8006650:	2b20      	cmp	r3, #32
 8006652:	d00a      	beq.n	800666a <UART_SetConfig+0x1a2>
 8006654:	2b20      	cmp	r3, #32
 8006656:	d814      	bhi.n	8006682 <UART_SetConfig+0x1ba>
 8006658:	2b00      	cmp	r3, #0
 800665a:	d002      	beq.n	8006662 <UART_SetConfig+0x19a>
 800665c:	2b10      	cmp	r3, #16
 800665e:	d008      	beq.n	8006672 <UART_SetConfig+0x1aa>
 8006660:	e00f      	b.n	8006682 <UART_SetConfig+0x1ba>
 8006662:	2300      	movs	r3, #0
 8006664:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006668:	e0ad      	b.n	80067c6 <UART_SetConfig+0x2fe>
 800666a:	2302      	movs	r3, #2
 800666c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006670:	e0a9      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006672:	2304      	movs	r3, #4
 8006674:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006678:	e0a5      	b.n	80067c6 <UART_SetConfig+0x2fe>
 800667a:	2308      	movs	r3, #8
 800667c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006680:	e0a1      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006682:	2310      	movs	r3, #16
 8006684:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006688:	e09d      	b.n	80067c6 <UART_SetConfig+0x2fe>
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a4a      	ldr	r2, [pc, #296]	@ (80067b8 <UART_SetConfig+0x2f0>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d125      	bne.n	80066e0 <UART_SetConfig+0x218>
 8006694:	4b45      	ldr	r3, [pc, #276]	@ (80067ac <UART_SetConfig+0x2e4>)
 8006696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800669a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800669e:	2bc0      	cmp	r3, #192	@ 0xc0
 80066a0:	d016      	beq.n	80066d0 <UART_SetConfig+0x208>
 80066a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80066a4:	d818      	bhi.n	80066d8 <UART_SetConfig+0x210>
 80066a6:	2b80      	cmp	r3, #128	@ 0x80
 80066a8:	d00a      	beq.n	80066c0 <UART_SetConfig+0x1f8>
 80066aa:	2b80      	cmp	r3, #128	@ 0x80
 80066ac:	d814      	bhi.n	80066d8 <UART_SetConfig+0x210>
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d002      	beq.n	80066b8 <UART_SetConfig+0x1f0>
 80066b2:	2b40      	cmp	r3, #64	@ 0x40
 80066b4:	d008      	beq.n	80066c8 <UART_SetConfig+0x200>
 80066b6:	e00f      	b.n	80066d8 <UART_SetConfig+0x210>
 80066b8:	2300      	movs	r3, #0
 80066ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066be:	e082      	b.n	80067c6 <UART_SetConfig+0x2fe>
 80066c0:	2302      	movs	r3, #2
 80066c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066c6:	e07e      	b.n	80067c6 <UART_SetConfig+0x2fe>
 80066c8:	2304      	movs	r3, #4
 80066ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066ce:	e07a      	b.n	80067c6 <UART_SetConfig+0x2fe>
 80066d0:	2308      	movs	r3, #8
 80066d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066d6:	e076      	b.n	80067c6 <UART_SetConfig+0x2fe>
 80066d8:	2310      	movs	r3, #16
 80066da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066de:	e072      	b.n	80067c6 <UART_SetConfig+0x2fe>
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a35      	ldr	r2, [pc, #212]	@ (80067bc <UART_SetConfig+0x2f4>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d12a      	bne.n	8006740 <UART_SetConfig+0x278>
 80066ea:	4b30      	ldr	r3, [pc, #192]	@ (80067ac <UART_SetConfig+0x2e4>)
 80066ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066f8:	d01a      	beq.n	8006730 <UART_SetConfig+0x268>
 80066fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066fe:	d81b      	bhi.n	8006738 <UART_SetConfig+0x270>
 8006700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006704:	d00c      	beq.n	8006720 <UART_SetConfig+0x258>
 8006706:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800670a:	d815      	bhi.n	8006738 <UART_SetConfig+0x270>
 800670c:	2b00      	cmp	r3, #0
 800670e:	d003      	beq.n	8006718 <UART_SetConfig+0x250>
 8006710:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006714:	d008      	beq.n	8006728 <UART_SetConfig+0x260>
 8006716:	e00f      	b.n	8006738 <UART_SetConfig+0x270>
 8006718:	2300      	movs	r3, #0
 800671a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800671e:	e052      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006720:	2302      	movs	r3, #2
 8006722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006726:	e04e      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006728:	2304      	movs	r3, #4
 800672a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800672e:	e04a      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006730:	2308      	movs	r3, #8
 8006732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006736:	e046      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006738:	2310      	movs	r3, #16
 800673a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800673e:	e042      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a17      	ldr	r2, [pc, #92]	@ (80067a4 <UART_SetConfig+0x2dc>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d13a      	bne.n	80067c0 <UART_SetConfig+0x2f8>
 800674a:	4b18      	ldr	r3, [pc, #96]	@ (80067ac <UART_SetConfig+0x2e4>)
 800674c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006750:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006754:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006758:	d01a      	beq.n	8006790 <UART_SetConfig+0x2c8>
 800675a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800675e:	d81b      	bhi.n	8006798 <UART_SetConfig+0x2d0>
 8006760:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006764:	d00c      	beq.n	8006780 <UART_SetConfig+0x2b8>
 8006766:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800676a:	d815      	bhi.n	8006798 <UART_SetConfig+0x2d0>
 800676c:	2b00      	cmp	r3, #0
 800676e:	d003      	beq.n	8006778 <UART_SetConfig+0x2b0>
 8006770:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006774:	d008      	beq.n	8006788 <UART_SetConfig+0x2c0>
 8006776:	e00f      	b.n	8006798 <UART_SetConfig+0x2d0>
 8006778:	2300      	movs	r3, #0
 800677a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800677e:	e022      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006780:	2302      	movs	r3, #2
 8006782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006786:	e01e      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006788:	2304      	movs	r3, #4
 800678a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800678e:	e01a      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006790:	2308      	movs	r3, #8
 8006792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006796:	e016      	b.n	80067c6 <UART_SetConfig+0x2fe>
 8006798:	2310      	movs	r3, #16
 800679a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800679e:	e012      	b.n	80067c6 <UART_SetConfig+0x2fe>
 80067a0:	cfff69f3 	.word	0xcfff69f3
 80067a4:	40008000 	.word	0x40008000
 80067a8:	40013800 	.word	0x40013800
 80067ac:	40021000 	.word	0x40021000
 80067b0:	40004400 	.word	0x40004400
 80067b4:	40004800 	.word	0x40004800
 80067b8:	40004c00 	.word	0x40004c00
 80067bc:	40005000 	.word	0x40005000
 80067c0:	2310      	movs	r3, #16
 80067c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4aae      	ldr	r2, [pc, #696]	@ (8006a84 <UART_SetConfig+0x5bc>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	f040 8097 	bne.w	8006900 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80067d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80067d6:	2b08      	cmp	r3, #8
 80067d8:	d823      	bhi.n	8006822 <UART_SetConfig+0x35a>
 80067da:	a201      	add	r2, pc, #4	@ (adr r2, 80067e0 <UART_SetConfig+0x318>)
 80067dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e0:	08006805 	.word	0x08006805
 80067e4:	08006823 	.word	0x08006823
 80067e8:	0800680d 	.word	0x0800680d
 80067ec:	08006823 	.word	0x08006823
 80067f0:	08006813 	.word	0x08006813
 80067f4:	08006823 	.word	0x08006823
 80067f8:	08006823 	.word	0x08006823
 80067fc:	08006823 	.word	0x08006823
 8006800:	0800681b 	.word	0x0800681b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006804:	f7fe f924 	bl	8004a50 <HAL_RCC_GetPCLK1Freq>
 8006808:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800680a:	e010      	b.n	800682e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800680c:	4b9e      	ldr	r3, [pc, #632]	@ (8006a88 <UART_SetConfig+0x5c0>)
 800680e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006810:	e00d      	b.n	800682e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006812:	f7fe f885 	bl	8004920 <HAL_RCC_GetSysClockFreq>
 8006816:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006818:	e009      	b.n	800682e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800681a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800681e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006820:	e005      	b.n	800682e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006822:	2300      	movs	r3, #0
 8006824:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800682c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800682e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006830:	2b00      	cmp	r3, #0
 8006832:	f000 8130 	beq.w	8006a96 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800683a:	4a94      	ldr	r2, [pc, #592]	@ (8006a8c <UART_SetConfig+0x5c4>)
 800683c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006840:	461a      	mov	r2, r3
 8006842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006844:	fbb3 f3f2 	udiv	r3, r3, r2
 8006848:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	685a      	ldr	r2, [r3, #4]
 800684e:	4613      	mov	r3, r2
 8006850:	005b      	lsls	r3, r3, #1
 8006852:	4413      	add	r3, r2
 8006854:	69ba      	ldr	r2, [r7, #24]
 8006856:	429a      	cmp	r2, r3
 8006858:	d305      	bcc.n	8006866 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006860:	69ba      	ldr	r2, [r7, #24]
 8006862:	429a      	cmp	r2, r3
 8006864:	d903      	bls.n	800686e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800686c:	e113      	b.n	8006a96 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800686e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006870:	2200      	movs	r2, #0
 8006872:	60bb      	str	r3, [r7, #8]
 8006874:	60fa      	str	r2, [r7, #12]
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800687a:	4a84      	ldr	r2, [pc, #528]	@ (8006a8c <UART_SetConfig+0x5c4>)
 800687c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006880:	b29b      	uxth	r3, r3
 8006882:	2200      	movs	r2, #0
 8006884:	603b      	str	r3, [r7, #0]
 8006886:	607a      	str	r2, [r7, #4]
 8006888:	e9d7 2300 	ldrd	r2, r3, [r7]
 800688c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006890:	f7fa f9a2 	bl	8000bd8 <__aeabi_uldivmod>
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	4610      	mov	r0, r2
 800689a:	4619      	mov	r1, r3
 800689c:	f04f 0200 	mov.w	r2, #0
 80068a0:	f04f 0300 	mov.w	r3, #0
 80068a4:	020b      	lsls	r3, r1, #8
 80068a6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80068aa:	0202      	lsls	r2, r0, #8
 80068ac:	6979      	ldr	r1, [r7, #20]
 80068ae:	6849      	ldr	r1, [r1, #4]
 80068b0:	0849      	lsrs	r1, r1, #1
 80068b2:	2000      	movs	r0, #0
 80068b4:	460c      	mov	r4, r1
 80068b6:	4605      	mov	r5, r0
 80068b8:	eb12 0804 	adds.w	r8, r2, r4
 80068bc:	eb43 0905 	adc.w	r9, r3, r5
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	469a      	mov	sl, r3
 80068c8:	4693      	mov	fp, r2
 80068ca:	4652      	mov	r2, sl
 80068cc:	465b      	mov	r3, fp
 80068ce:	4640      	mov	r0, r8
 80068d0:	4649      	mov	r1, r9
 80068d2:	f7fa f981 	bl	8000bd8 <__aeabi_uldivmod>
 80068d6:	4602      	mov	r2, r0
 80068d8:	460b      	mov	r3, r1
 80068da:	4613      	mov	r3, r2
 80068dc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80068de:	6a3b      	ldr	r3, [r7, #32]
 80068e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068e4:	d308      	bcc.n	80068f8 <UART_SetConfig+0x430>
 80068e6:	6a3b      	ldr	r3, [r7, #32]
 80068e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068ec:	d204      	bcs.n	80068f8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	6a3a      	ldr	r2, [r7, #32]
 80068f4:	60da      	str	r2, [r3, #12]
 80068f6:	e0ce      	b.n	8006a96 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80068fe:	e0ca      	b.n	8006a96 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	69db      	ldr	r3, [r3, #28]
 8006904:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006908:	d166      	bne.n	80069d8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800690a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800690e:	2b08      	cmp	r3, #8
 8006910:	d827      	bhi.n	8006962 <UART_SetConfig+0x49a>
 8006912:	a201      	add	r2, pc, #4	@ (adr r2, 8006918 <UART_SetConfig+0x450>)
 8006914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006918:	0800693d 	.word	0x0800693d
 800691c:	08006945 	.word	0x08006945
 8006920:	0800694d 	.word	0x0800694d
 8006924:	08006963 	.word	0x08006963
 8006928:	08006953 	.word	0x08006953
 800692c:	08006963 	.word	0x08006963
 8006930:	08006963 	.word	0x08006963
 8006934:	08006963 	.word	0x08006963
 8006938:	0800695b 	.word	0x0800695b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800693c:	f7fe f888 	bl	8004a50 <HAL_RCC_GetPCLK1Freq>
 8006940:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006942:	e014      	b.n	800696e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006944:	f7fe f89a 	bl	8004a7c <HAL_RCC_GetPCLK2Freq>
 8006948:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800694a:	e010      	b.n	800696e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800694c:	4b4e      	ldr	r3, [pc, #312]	@ (8006a88 <UART_SetConfig+0x5c0>)
 800694e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006950:	e00d      	b.n	800696e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006952:	f7fd ffe5 	bl	8004920 <HAL_RCC_GetSysClockFreq>
 8006956:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006958:	e009      	b.n	800696e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800695a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800695e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006960:	e005      	b.n	800696e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006962:	2300      	movs	r3, #0
 8006964:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800696c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800696e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006970:	2b00      	cmp	r3, #0
 8006972:	f000 8090 	beq.w	8006a96 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800697a:	4a44      	ldr	r2, [pc, #272]	@ (8006a8c <UART_SetConfig+0x5c4>)
 800697c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006980:	461a      	mov	r2, r3
 8006982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006984:	fbb3 f3f2 	udiv	r3, r3, r2
 8006988:	005a      	lsls	r2, r3, #1
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	085b      	lsrs	r3, r3, #1
 8006990:	441a      	add	r2, r3
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	fbb2 f3f3 	udiv	r3, r2, r3
 800699a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800699c:	6a3b      	ldr	r3, [r7, #32]
 800699e:	2b0f      	cmp	r3, #15
 80069a0:	d916      	bls.n	80069d0 <UART_SetConfig+0x508>
 80069a2:	6a3b      	ldr	r3, [r7, #32]
 80069a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069a8:	d212      	bcs.n	80069d0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069aa:	6a3b      	ldr	r3, [r7, #32]
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	f023 030f 	bic.w	r3, r3, #15
 80069b2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069b4:	6a3b      	ldr	r3, [r7, #32]
 80069b6:	085b      	lsrs	r3, r3, #1
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	f003 0307 	and.w	r3, r3, #7
 80069be:	b29a      	uxth	r2, r3
 80069c0:	8bfb      	ldrh	r3, [r7, #30]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	8bfa      	ldrh	r2, [r7, #30]
 80069cc:	60da      	str	r2, [r3, #12]
 80069ce:	e062      	b.n	8006a96 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80069d6:	e05e      	b.n	8006a96 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80069dc:	2b08      	cmp	r3, #8
 80069de:	d828      	bhi.n	8006a32 <UART_SetConfig+0x56a>
 80069e0:	a201      	add	r2, pc, #4	@ (adr r2, 80069e8 <UART_SetConfig+0x520>)
 80069e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e6:	bf00      	nop
 80069e8:	08006a0d 	.word	0x08006a0d
 80069ec:	08006a15 	.word	0x08006a15
 80069f0:	08006a1d 	.word	0x08006a1d
 80069f4:	08006a33 	.word	0x08006a33
 80069f8:	08006a23 	.word	0x08006a23
 80069fc:	08006a33 	.word	0x08006a33
 8006a00:	08006a33 	.word	0x08006a33
 8006a04:	08006a33 	.word	0x08006a33
 8006a08:	08006a2b 	.word	0x08006a2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a0c:	f7fe f820 	bl	8004a50 <HAL_RCC_GetPCLK1Freq>
 8006a10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a12:	e014      	b.n	8006a3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a14:	f7fe f832 	bl	8004a7c <HAL_RCC_GetPCLK2Freq>
 8006a18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a1a:	e010      	b.n	8006a3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8006a88 <UART_SetConfig+0x5c0>)
 8006a1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a20:	e00d      	b.n	8006a3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a22:	f7fd ff7d 	bl	8004920 <HAL_RCC_GetSysClockFreq>
 8006a26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a28:	e009      	b.n	8006a3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a30:	e005      	b.n	8006a3e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006a32:	2300      	movs	r3, #0
 8006a34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a3c:	bf00      	nop
    }

    if (pclk != 0U)
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d028      	beq.n	8006a96 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a48:	4a10      	ldr	r2, [pc, #64]	@ (8006a8c <UART_SetConfig+0x5c4>)
 8006a4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a52:	fbb3 f2f2 	udiv	r2, r3, r2
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	085b      	lsrs	r3, r3, #1
 8006a5c:	441a      	add	r2, r3
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a66:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a68:	6a3b      	ldr	r3, [r7, #32]
 8006a6a:	2b0f      	cmp	r3, #15
 8006a6c:	d910      	bls.n	8006a90 <UART_SetConfig+0x5c8>
 8006a6e:	6a3b      	ldr	r3, [r7, #32]
 8006a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a74:	d20c      	bcs.n	8006a90 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a76:	6a3b      	ldr	r3, [r7, #32]
 8006a78:	b29a      	uxth	r2, r3
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	60da      	str	r2, [r3, #12]
 8006a80:	e009      	b.n	8006a96 <UART_SetConfig+0x5ce>
 8006a82:	bf00      	nop
 8006a84:	40008000 	.word	0x40008000
 8006a88:	00f42400 	.word	0x00f42400
 8006a8c:	0800a39c 	.word	0x0800a39c
      }
      else
      {
        ret = HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006ab2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3730      	adds	r7, #48	@ 0x30
 8006aba:	46bd      	mov	sp, r7
 8006abc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006ac0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b083      	sub	sp, #12
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006acc:	f003 0308 	and.w	r3, r3, #8
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d00a      	beq.n	8006aea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aee:	f003 0301 	and.w	r3, r3, #1
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00a      	beq.n	8006b0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	430a      	orrs	r2, r1
 8006b0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b10:	f003 0302 	and.w	r3, r3, #2
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d00a      	beq.n	8006b2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	430a      	orrs	r2, r1
 8006b2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b32:	f003 0304 	and.w	r3, r3, #4
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00a      	beq.n	8006b50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	430a      	orrs	r2, r1
 8006b4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b54:	f003 0310 	and.w	r3, r3, #16
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00a      	beq.n	8006b72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	430a      	orrs	r2, r1
 8006b70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b76:	f003 0320 	and.w	r3, r3, #32
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d00a      	beq.n	8006b94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	430a      	orrs	r2, r1
 8006b92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d01a      	beq.n	8006bd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bbe:	d10a      	bne.n	8006bd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	430a      	orrs	r2, r1
 8006bd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d00a      	beq.n	8006bf8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	430a      	orrs	r2, r1
 8006bf6:	605a      	str	r2, [r3, #4]
  }
}
 8006bf8:	bf00      	nop
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b098      	sub	sp, #96	@ 0x60
 8006c08:	af02      	add	r7, sp, #8
 8006c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c14:	f7fb fedc 	bl	80029d0 <HAL_GetTick>
 8006c18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0308 	and.w	r3, r3, #8
 8006c24:	2b08      	cmp	r3, #8
 8006c26:	d12f      	bne.n	8006c88 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c30:	2200      	movs	r2, #0
 8006c32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f000 f88e 	bl	8006d58 <UART_WaitOnFlagUntilTimeout>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d022      	beq.n	8006c88 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c4a:	e853 3f00 	ldrex	r3, [r3]
 8006c4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c56:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c60:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c62:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c68:	e841 2300 	strex	r3, r2, [r1]
 8006c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1e6      	bne.n	8006c42 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2220      	movs	r2, #32
 8006c78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e063      	b.n	8006d50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 0304 	and.w	r3, r3, #4
 8006c92:	2b04      	cmp	r3, #4
 8006c94:	d149      	bne.n	8006d2a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c96:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c9a:	9300      	str	r3, [sp, #0]
 8006c9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 f857 	bl	8006d58 <UART_WaitOnFlagUntilTimeout>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d03c      	beq.n	8006d2a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb8:	e853 3f00 	ldrex	r3, [r3]
 8006cbc:	623b      	str	r3, [r7, #32]
   return(result);
 8006cbe:	6a3b      	ldr	r3, [r7, #32]
 8006cc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	461a      	mov	r2, r3
 8006ccc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cce:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cd0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cd6:	e841 2300 	strex	r3, r2, [r1]
 8006cda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1e6      	bne.n	8006cb0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	3308      	adds	r3, #8
 8006ce8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	e853 3f00 	ldrex	r3, [r3]
 8006cf0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f023 0301 	bic.w	r3, r3, #1
 8006cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	3308      	adds	r3, #8
 8006d00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d02:	61fa      	str	r2, [r7, #28]
 8006d04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d06:	69b9      	ldr	r1, [r7, #24]
 8006d08:	69fa      	ldr	r2, [r7, #28]
 8006d0a:	e841 2300 	strex	r3, r2, [r1]
 8006d0e:	617b      	str	r3, [r7, #20]
   return(result);
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1e5      	bne.n	8006ce2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2220      	movs	r2, #32
 8006d1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e012      	b.n	8006d50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2220      	movs	r2, #32
 8006d36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3758      	adds	r7, #88	@ 0x58
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	603b      	str	r3, [r7, #0]
 8006d64:	4613      	mov	r3, r2
 8006d66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d68:	e04f      	b.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d6a:	69bb      	ldr	r3, [r7, #24]
 8006d6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d70:	d04b      	beq.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d72:	f7fb fe2d 	bl	80029d0 <HAL_GetTick>
 8006d76:	4602      	mov	r2, r0
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	69ba      	ldr	r2, [r7, #24]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d302      	bcc.n	8006d88 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d82:	69bb      	ldr	r3, [r7, #24]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d101      	bne.n	8006d8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d88:	2303      	movs	r3, #3
 8006d8a:	e04e      	b.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0304 	and.w	r3, r3, #4
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d037      	beq.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	2b80      	cmp	r3, #128	@ 0x80
 8006d9e:	d034      	beq.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	2b40      	cmp	r3, #64	@ 0x40
 8006da4:	d031      	beq.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	69db      	ldr	r3, [r3, #28]
 8006dac:	f003 0308 	and.w	r3, r3, #8
 8006db0:	2b08      	cmp	r3, #8
 8006db2:	d110      	bne.n	8006dd6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2208      	movs	r2, #8
 8006dba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f000 f838 	bl	8006e32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2208      	movs	r2, #8
 8006dc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e029      	b.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	69db      	ldr	r3, [r3, #28]
 8006ddc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006de0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006de4:	d111      	bne.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006dee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006df0:	68f8      	ldr	r0, [r7, #12]
 8006df2:	f000 f81e 	bl	8006e32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2220      	movs	r2, #32
 8006dfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006e06:	2303      	movs	r3, #3
 8006e08:	e00f      	b.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	69da      	ldr	r2, [r3, #28]
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	4013      	ands	r3, r2
 8006e14:	68ba      	ldr	r2, [r7, #8]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	bf0c      	ite	eq
 8006e1a:	2301      	moveq	r3, #1
 8006e1c:	2300      	movne	r3, #0
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	461a      	mov	r2, r3
 8006e22:	79fb      	ldrb	r3, [r7, #7]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d0a0      	beq.n	8006d6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b095      	sub	sp, #84	@ 0x54
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e42:	e853 3f00 	ldrex	r3, [r3]
 8006e46:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	461a      	mov	r2, r3
 8006e56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e58:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e5a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e5c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e60:	e841 2300 	strex	r3, r2, [r1]
 8006e64:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d1e6      	bne.n	8006e3a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	3308      	adds	r3, #8
 8006e72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e74:	6a3b      	ldr	r3, [r7, #32]
 8006e76:	e853 3f00 	ldrex	r3, [r3]
 8006e7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e7c:	69fb      	ldr	r3, [r7, #28]
 8006e7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e82:	f023 0301 	bic.w	r3, r3, #1
 8006e86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	3308      	adds	r3, #8
 8006e8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e98:	e841 2300 	strex	r3, r2, [r1]
 8006e9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1e3      	bne.n	8006e6c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d118      	bne.n	8006ede <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	e853 3f00 	ldrex	r3, [r3]
 8006eb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	f023 0310 	bic.w	r3, r3, #16
 8006ec0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006eca:	61bb      	str	r3, [r7, #24]
 8006ecc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ece:	6979      	ldr	r1, [r7, #20]
 8006ed0:	69ba      	ldr	r2, [r7, #24]
 8006ed2:	e841 2300 	strex	r3, r2, [r1]
 8006ed6:	613b      	str	r3, [r7, #16]
   return(result);
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d1e6      	bne.n	8006eac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2220      	movs	r2, #32
 8006ee2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006ef2:	bf00      	nop
 8006ef4:	3754      	adds	r7, #84	@ 0x54
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr

08006efe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006efe:	b480      	push	{r7}
 8006f00:	b085      	sub	sp, #20
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d101      	bne.n	8006f14 <HAL_UARTEx_DisableFifoMode+0x16>
 8006f10:	2302      	movs	r3, #2
 8006f12:	e027      	b.n	8006f64 <HAL_UARTEx_DisableFifoMode+0x66>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2224      	movs	r2, #36	@ 0x24
 8006f20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f022 0201 	bic.w	r2, r2, #1
 8006f3a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006f42:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2220      	movs	r2, #32
 8006f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f62:	2300      	movs	r3, #0
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3714      	adds	r7, #20
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d101      	bne.n	8006f88 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006f84:	2302      	movs	r3, #2
 8006f86:	e02d      	b.n	8006fe4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2224      	movs	r2, #36	@ 0x24
 8006f94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f022 0201 	bic.w	r2, r2, #1
 8006fae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	683a      	ldr	r2, [r7, #0]
 8006fc0:	430a      	orrs	r2, r1
 8006fc2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f000 f84f 	bl	8007068 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68fa      	ldr	r2, [r7, #12]
 8006fd0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2220      	movs	r2, #32
 8006fd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3710      	adds	r7, #16
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d101      	bne.n	8007004 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007000:	2302      	movs	r3, #2
 8007002:	e02d      	b.n	8007060 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2224      	movs	r2, #36	@ 0x24
 8007010:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 0201 	bic.w	r2, r2, #1
 800702a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	683a      	ldr	r2, [r7, #0]
 800703c:	430a      	orrs	r2, r1
 800703e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 f811 	bl	8007068 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	68fa      	ldr	r2, [r7, #12]
 800704c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2220      	movs	r2, #32
 8007052:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800705e:	2300      	movs	r3, #0
}
 8007060:	4618      	mov	r0, r3
 8007062:	3710      	adds	r7, #16
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}

08007068 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007068:	b480      	push	{r7}
 800706a:	b085      	sub	sp, #20
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007074:	2b00      	cmp	r3, #0
 8007076:	d108      	bne.n	800708a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007088:	e031      	b.n	80070ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800708a:	2308      	movs	r3, #8
 800708c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800708e:	2308      	movs	r3, #8
 8007090:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	0e5b      	lsrs	r3, r3, #25
 800709a:	b2db      	uxtb	r3, r3
 800709c:	f003 0307 	and.w	r3, r3, #7
 80070a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	0f5b      	lsrs	r3, r3, #29
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	f003 0307 	and.w	r3, r3, #7
 80070b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80070b2:	7bbb      	ldrb	r3, [r7, #14]
 80070b4:	7b3a      	ldrb	r2, [r7, #12]
 80070b6:	4911      	ldr	r1, [pc, #68]	@ (80070fc <UARTEx_SetNbDataToProcess+0x94>)
 80070b8:	5c8a      	ldrb	r2, [r1, r2]
 80070ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80070be:	7b3a      	ldrb	r2, [r7, #12]
 80070c0:	490f      	ldr	r1, [pc, #60]	@ (8007100 <UARTEx_SetNbDataToProcess+0x98>)
 80070c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80070c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80070c8:	b29a      	uxth	r2, r3
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070d0:	7bfb      	ldrb	r3, [r7, #15]
 80070d2:	7b7a      	ldrb	r2, [r7, #13]
 80070d4:	4909      	ldr	r1, [pc, #36]	@ (80070fc <UARTEx_SetNbDataToProcess+0x94>)
 80070d6:	5c8a      	ldrb	r2, [r1, r2]
 80070d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80070dc:	7b7a      	ldrb	r2, [r7, #13]
 80070de:	4908      	ldr	r1, [pc, #32]	@ (8007100 <UARTEx_SetNbDataToProcess+0x98>)
 80070e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80070ee:	bf00      	nop
 80070f0:	3714      	adds	r7, #20
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr
 80070fa:	bf00      	nop
 80070fc:	0800a3b4 	.word	0x0800a3b4
 8007100:	0800a3bc 	.word	0x0800a3bc

08007104 <__cvt>:
 8007104:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007108:	ec57 6b10 	vmov	r6, r7, d0
 800710c:	2f00      	cmp	r7, #0
 800710e:	460c      	mov	r4, r1
 8007110:	4619      	mov	r1, r3
 8007112:	463b      	mov	r3, r7
 8007114:	bfbb      	ittet	lt
 8007116:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800711a:	461f      	movlt	r7, r3
 800711c:	2300      	movge	r3, #0
 800711e:	232d      	movlt	r3, #45	@ 0x2d
 8007120:	700b      	strb	r3, [r1, #0]
 8007122:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007124:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007128:	4691      	mov	r9, r2
 800712a:	f023 0820 	bic.w	r8, r3, #32
 800712e:	bfbc      	itt	lt
 8007130:	4632      	movlt	r2, r6
 8007132:	4616      	movlt	r6, r2
 8007134:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007138:	d005      	beq.n	8007146 <__cvt+0x42>
 800713a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800713e:	d100      	bne.n	8007142 <__cvt+0x3e>
 8007140:	3401      	adds	r4, #1
 8007142:	2102      	movs	r1, #2
 8007144:	e000      	b.n	8007148 <__cvt+0x44>
 8007146:	2103      	movs	r1, #3
 8007148:	ab03      	add	r3, sp, #12
 800714a:	9301      	str	r3, [sp, #4]
 800714c:	ab02      	add	r3, sp, #8
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	ec47 6b10 	vmov	d0, r6, r7
 8007154:	4653      	mov	r3, sl
 8007156:	4622      	mov	r2, r4
 8007158:	f000 fe2e 	bl	8007db8 <_dtoa_r>
 800715c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007160:	4605      	mov	r5, r0
 8007162:	d119      	bne.n	8007198 <__cvt+0x94>
 8007164:	f019 0f01 	tst.w	r9, #1
 8007168:	d00e      	beq.n	8007188 <__cvt+0x84>
 800716a:	eb00 0904 	add.w	r9, r0, r4
 800716e:	2200      	movs	r2, #0
 8007170:	2300      	movs	r3, #0
 8007172:	4630      	mov	r0, r6
 8007174:	4639      	mov	r1, r7
 8007176:	f7f9 fcbf 	bl	8000af8 <__aeabi_dcmpeq>
 800717a:	b108      	cbz	r0, 8007180 <__cvt+0x7c>
 800717c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007180:	2230      	movs	r2, #48	@ 0x30
 8007182:	9b03      	ldr	r3, [sp, #12]
 8007184:	454b      	cmp	r3, r9
 8007186:	d31e      	bcc.n	80071c6 <__cvt+0xc2>
 8007188:	9b03      	ldr	r3, [sp, #12]
 800718a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800718c:	1b5b      	subs	r3, r3, r5
 800718e:	4628      	mov	r0, r5
 8007190:	6013      	str	r3, [r2, #0]
 8007192:	b004      	add	sp, #16
 8007194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007198:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800719c:	eb00 0904 	add.w	r9, r0, r4
 80071a0:	d1e5      	bne.n	800716e <__cvt+0x6a>
 80071a2:	7803      	ldrb	r3, [r0, #0]
 80071a4:	2b30      	cmp	r3, #48	@ 0x30
 80071a6:	d10a      	bne.n	80071be <__cvt+0xba>
 80071a8:	2200      	movs	r2, #0
 80071aa:	2300      	movs	r3, #0
 80071ac:	4630      	mov	r0, r6
 80071ae:	4639      	mov	r1, r7
 80071b0:	f7f9 fca2 	bl	8000af8 <__aeabi_dcmpeq>
 80071b4:	b918      	cbnz	r0, 80071be <__cvt+0xba>
 80071b6:	f1c4 0401 	rsb	r4, r4, #1
 80071ba:	f8ca 4000 	str.w	r4, [sl]
 80071be:	f8da 3000 	ldr.w	r3, [sl]
 80071c2:	4499      	add	r9, r3
 80071c4:	e7d3      	b.n	800716e <__cvt+0x6a>
 80071c6:	1c59      	adds	r1, r3, #1
 80071c8:	9103      	str	r1, [sp, #12]
 80071ca:	701a      	strb	r2, [r3, #0]
 80071cc:	e7d9      	b.n	8007182 <__cvt+0x7e>

080071ce <__exponent>:
 80071ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071d0:	2900      	cmp	r1, #0
 80071d2:	bfba      	itte	lt
 80071d4:	4249      	neglt	r1, r1
 80071d6:	232d      	movlt	r3, #45	@ 0x2d
 80071d8:	232b      	movge	r3, #43	@ 0x2b
 80071da:	2909      	cmp	r1, #9
 80071dc:	7002      	strb	r2, [r0, #0]
 80071de:	7043      	strb	r3, [r0, #1]
 80071e0:	dd29      	ble.n	8007236 <__exponent+0x68>
 80071e2:	f10d 0307 	add.w	r3, sp, #7
 80071e6:	461d      	mov	r5, r3
 80071e8:	270a      	movs	r7, #10
 80071ea:	461a      	mov	r2, r3
 80071ec:	fbb1 f6f7 	udiv	r6, r1, r7
 80071f0:	fb07 1416 	mls	r4, r7, r6, r1
 80071f4:	3430      	adds	r4, #48	@ 0x30
 80071f6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80071fa:	460c      	mov	r4, r1
 80071fc:	2c63      	cmp	r4, #99	@ 0x63
 80071fe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007202:	4631      	mov	r1, r6
 8007204:	dcf1      	bgt.n	80071ea <__exponent+0x1c>
 8007206:	3130      	adds	r1, #48	@ 0x30
 8007208:	1e94      	subs	r4, r2, #2
 800720a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800720e:	1c41      	adds	r1, r0, #1
 8007210:	4623      	mov	r3, r4
 8007212:	42ab      	cmp	r3, r5
 8007214:	d30a      	bcc.n	800722c <__exponent+0x5e>
 8007216:	f10d 0309 	add.w	r3, sp, #9
 800721a:	1a9b      	subs	r3, r3, r2
 800721c:	42ac      	cmp	r4, r5
 800721e:	bf88      	it	hi
 8007220:	2300      	movhi	r3, #0
 8007222:	3302      	adds	r3, #2
 8007224:	4403      	add	r3, r0
 8007226:	1a18      	subs	r0, r3, r0
 8007228:	b003      	add	sp, #12
 800722a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800722c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007230:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007234:	e7ed      	b.n	8007212 <__exponent+0x44>
 8007236:	2330      	movs	r3, #48	@ 0x30
 8007238:	3130      	adds	r1, #48	@ 0x30
 800723a:	7083      	strb	r3, [r0, #2]
 800723c:	70c1      	strb	r1, [r0, #3]
 800723e:	1d03      	adds	r3, r0, #4
 8007240:	e7f1      	b.n	8007226 <__exponent+0x58>
	...

08007244 <_printf_float>:
 8007244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007248:	b08d      	sub	sp, #52	@ 0x34
 800724a:	460c      	mov	r4, r1
 800724c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007250:	4616      	mov	r6, r2
 8007252:	461f      	mov	r7, r3
 8007254:	4605      	mov	r5, r0
 8007256:	f000 fd13 	bl	8007c80 <_localeconv_r>
 800725a:	6803      	ldr	r3, [r0, #0]
 800725c:	9304      	str	r3, [sp, #16]
 800725e:	4618      	mov	r0, r3
 8007260:	f7f9 f81e 	bl	80002a0 <strlen>
 8007264:	2300      	movs	r3, #0
 8007266:	930a      	str	r3, [sp, #40]	@ 0x28
 8007268:	f8d8 3000 	ldr.w	r3, [r8]
 800726c:	9005      	str	r0, [sp, #20]
 800726e:	3307      	adds	r3, #7
 8007270:	f023 0307 	bic.w	r3, r3, #7
 8007274:	f103 0208 	add.w	r2, r3, #8
 8007278:	f894 a018 	ldrb.w	sl, [r4, #24]
 800727c:	f8d4 b000 	ldr.w	fp, [r4]
 8007280:	f8c8 2000 	str.w	r2, [r8]
 8007284:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007288:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800728c:	9307      	str	r3, [sp, #28]
 800728e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007292:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007296:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800729a:	4b9c      	ldr	r3, [pc, #624]	@ (800750c <_printf_float+0x2c8>)
 800729c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80072a0:	f7f9 fc5c 	bl	8000b5c <__aeabi_dcmpun>
 80072a4:	bb70      	cbnz	r0, 8007304 <_printf_float+0xc0>
 80072a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072aa:	4b98      	ldr	r3, [pc, #608]	@ (800750c <_printf_float+0x2c8>)
 80072ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80072b0:	f7f9 fc36 	bl	8000b20 <__aeabi_dcmple>
 80072b4:	bb30      	cbnz	r0, 8007304 <_printf_float+0xc0>
 80072b6:	2200      	movs	r2, #0
 80072b8:	2300      	movs	r3, #0
 80072ba:	4640      	mov	r0, r8
 80072bc:	4649      	mov	r1, r9
 80072be:	f7f9 fc25 	bl	8000b0c <__aeabi_dcmplt>
 80072c2:	b110      	cbz	r0, 80072ca <_printf_float+0x86>
 80072c4:	232d      	movs	r3, #45	@ 0x2d
 80072c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072ca:	4a91      	ldr	r2, [pc, #580]	@ (8007510 <_printf_float+0x2cc>)
 80072cc:	4b91      	ldr	r3, [pc, #580]	@ (8007514 <_printf_float+0x2d0>)
 80072ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80072d2:	bf8c      	ite	hi
 80072d4:	4690      	movhi	r8, r2
 80072d6:	4698      	movls	r8, r3
 80072d8:	2303      	movs	r3, #3
 80072da:	6123      	str	r3, [r4, #16]
 80072dc:	f02b 0304 	bic.w	r3, fp, #4
 80072e0:	6023      	str	r3, [r4, #0]
 80072e2:	f04f 0900 	mov.w	r9, #0
 80072e6:	9700      	str	r7, [sp, #0]
 80072e8:	4633      	mov	r3, r6
 80072ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80072ec:	4621      	mov	r1, r4
 80072ee:	4628      	mov	r0, r5
 80072f0:	f000 f9d2 	bl	8007698 <_printf_common>
 80072f4:	3001      	adds	r0, #1
 80072f6:	f040 808d 	bne.w	8007414 <_printf_float+0x1d0>
 80072fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072fe:	b00d      	add	sp, #52	@ 0x34
 8007300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007304:	4642      	mov	r2, r8
 8007306:	464b      	mov	r3, r9
 8007308:	4640      	mov	r0, r8
 800730a:	4649      	mov	r1, r9
 800730c:	f7f9 fc26 	bl	8000b5c <__aeabi_dcmpun>
 8007310:	b140      	cbz	r0, 8007324 <_printf_float+0xe0>
 8007312:	464b      	mov	r3, r9
 8007314:	2b00      	cmp	r3, #0
 8007316:	bfbc      	itt	lt
 8007318:	232d      	movlt	r3, #45	@ 0x2d
 800731a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800731e:	4a7e      	ldr	r2, [pc, #504]	@ (8007518 <_printf_float+0x2d4>)
 8007320:	4b7e      	ldr	r3, [pc, #504]	@ (800751c <_printf_float+0x2d8>)
 8007322:	e7d4      	b.n	80072ce <_printf_float+0x8a>
 8007324:	6863      	ldr	r3, [r4, #4]
 8007326:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800732a:	9206      	str	r2, [sp, #24]
 800732c:	1c5a      	adds	r2, r3, #1
 800732e:	d13b      	bne.n	80073a8 <_printf_float+0x164>
 8007330:	2306      	movs	r3, #6
 8007332:	6063      	str	r3, [r4, #4]
 8007334:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007338:	2300      	movs	r3, #0
 800733a:	6022      	str	r2, [r4, #0]
 800733c:	9303      	str	r3, [sp, #12]
 800733e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007340:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007344:	ab09      	add	r3, sp, #36	@ 0x24
 8007346:	9300      	str	r3, [sp, #0]
 8007348:	6861      	ldr	r1, [r4, #4]
 800734a:	ec49 8b10 	vmov	d0, r8, r9
 800734e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007352:	4628      	mov	r0, r5
 8007354:	f7ff fed6 	bl	8007104 <__cvt>
 8007358:	9b06      	ldr	r3, [sp, #24]
 800735a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800735c:	2b47      	cmp	r3, #71	@ 0x47
 800735e:	4680      	mov	r8, r0
 8007360:	d129      	bne.n	80073b6 <_printf_float+0x172>
 8007362:	1cc8      	adds	r0, r1, #3
 8007364:	db02      	blt.n	800736c <_printf_float+0x128>
 8007366:	6863      	ldr	r3, [r4, #4]
 8007368:	4299      	cmp	r1, r3
 800736a:	dd41      	ble.n	80073f0 <_printf_float+0x1ac>
 800736c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007370:	fa5f fa8a 	uxtb.w	sl, sl
 8007374:	3901      	subs	r1, #1
 8007376:	4652      	mov	r2, sl
 8007378:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800737c:	9109      	str	r1, [sp, #36]	@ 0x24
 800737e:	f7ff ff26 	bl	80071ce <__exponent>
 8007382:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007384:	1813      	adds	r3, r2, r0
 8007386:	2a01      	cmp	r2, #1
 8007388:	4681      	mov	r9, r0
 800738a:	6123      	str	r3, [r4, #16]
 800738c:	dc02      	bgt.n	8007394 <_printf_float+0x150>
 800738e:	6822      	ldr	r2, [r4, #0]
 8007390:	07d2      	lsls	r2, r2, #31
 8007392:	d501      	bpl.n	8007398 <_printf_float+0x154>
 8007394:	3301      	adds	r3, #1
 8007396:	6123      	str	r3, [r4, #16]
 8007398:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800739c:	2b00      	cmp	r3, #0
 800739e:	d0a2      	beq.n	80072e6 <_printf_float+0xa2>
 80073a0:	232d      	movs	r3, #45	@ 0x2d
 80073a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073a6:	e79e      	b.n	80072e6 <_printf_float+0xa2>
 80073a8:	9a06      	ldr	r2, [sp, #24]
 80073aa:	2a47      	cmp	r2, #71	@ 0x47
 80073ac:	d1c2      	bne.n	8007334 <_printf_float+0xf0>
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d1c0      	bne.n	8007334 <_printf_float+0xf0>
 80073b2:	2301      	movs	r3, #1
 80073b4:	e7bd      	b.n	8007332 <_printf_float+0xee>
 80073b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80073ba:	d9db      	bls.n	8007374 <_printf_float+0x130>
 80073bc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80073c0:	d118      	bne.n	80073f4 <_printf_float+0x1b0>
 80073c2:	2900      	cmp	r1, #0
 80073c4:	6863      	ldr	r3, [r4, #4]
 80073c6:	dd0b      	ble.n	80073e0 <_printf_float+0x19c>
 80073c8:	6121      	str	r1, [r4, #16]
 80073ca:	b913      	cbnz	r3, 80073d2 <_printf_float+0x18e>
 80073cc:	6822      	ldr	r2, [r4, #0]
 80073ce:	07d0      	lsls	r0, r2, #31
 80073d0:	d502      	bpl.n	80073d8 <_printf_float+0x194>
 80073d2:	3301      	adds	r3, #1
 80073d4:	440b      	add	r3, r1
 80073d6:	6123      	str	r3, [r4, #16]
 80073d8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80073da:	f04f 0900 	mov.w	r9, #0
 80073de:	e7db      	b.n	8007398 <_printf_float+0x154>
 80073e0:	b913      	cbnz	r3, 80073e8 <_printf_float+0x1a4>
 80073e2:	6822      	ldr	r2, [r4, #0]
 80073e4:	07d2      	lsls	r2, r2, #31
 80073e6:	d501      	bpl.n	80073ec <_printf_float+0x1a8>
 80073e8:	3302      	adds	r3, #2
 80073ea:	e7f4      	b.n	80073d6 <_printf_float+0x192>
 80073ec:	2301      	movs	r3, #1
 80073ee:	e7f2      	b.n	80073d6 <_printf_float+0x192>
 80073f0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80073f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073f6:	4299      	cmp	r1, r3
 80073f8:	db05      	blt.n	8007406 <_printf_float+0x1c2>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	6121      	str	r1, [r4, #16]
 80073fe:	07d8      	lsls	r0, r3, #31
 8007400:	d5ea      	bpl.n	80073d8 <_printf_float+0x194>
 8007402:	1c4b      	adds	r3, r1, #1
 8007404:	e7e7      	b.n	80073d6 <_printf_float+0x192>
 8007406:	2900      	cmp	r1, #0
 8007408:	bfd4      	ite	le
 800740a:	f1c1 0202 	rsble	r2, r1, #2
 800740e:	2201      	movgt	r2, #1
 8007410:	4413      	add	r3, r2
 8007412:	e7e0      	b.n	80073d6 <_printf_float+0x192>
 8007414:	6823      	ldr	r3, [r4, #0]
 8007416:	055a      	lsls	r2, r3, #21
 8007418:	d407      	bmi.n	800742a <_printf_float+0x1e6>
 800741a:	6923      	ldr	r3, [r4, #16]
 800741c:	4642      	mov	r2, r8
 800741e:	4631      	mov	r1, r6
 8007420:	4628      	mov	r0, r5
 8007422:	47b8      	blx	r7
 8007424:	3001      	adds	r0, #1
 8007426:	d12b      	bne.n	8007480 <_printf_float+0x23c>
 8007428:	e767      	b.n	80072fa <_printf_float+0xb6>
 800742a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800742e:	f240 80dd 	bls.w	80075ec <_printf_float+0x3a8>
 8007432:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007436:	2200      	movs	r2, #0
 8007438:	2300      	movs	r3, #0
 800743a:	f7f9 fb5d 	bl	8000af8 <__aeabi_dcmpeq>
 800743e:	2800      	cmp	r0, #0
 8007440:	d033      	beq.n	80074aa <_printf_float+0x266>
 8007442:	4a37      	ldr	r2, [pc, #220]	@ (8007520 <_printf_float+0x2dc>)
 8007444:	2301      	movs	r3, #1
 8007446:	4631      	mov	r1, r6
 8007448:	4628      	mov	r0, r5
 800744a:	47b8      	blx	r7
 800744c:	3001      	adds	r0, #1
 800744e:	f43f af54 	beq.w	80072fa <_printf_float+0xb6>
 8007452:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007456:	4543      	cmp	r3, r8
 8007458:	db02      	blt.n	8007460 <_printf_float+0x21c>
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	07d8      	lsls	r0, r3, #31
 800745e:	d50f      	bpl.n	8007480 <_printf_float+0x23c>
 8007460:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007464:	4631      	mov	r1, r6
 8007466:	4628      	mov	r0, r5
 8007468:	47b8      	blx	r7
 800746a:	3001      	adds	r0, #1
 800746c:	f43f af45 	beq.w	80072fa <_printf_float+0xb6>
 8007470:	f04f 0900 	mov.w	r9, #0
 8007474:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007478:	f104 0a1a 	add.w	sl, r4, #26
 800747c:	45c8      	cmp	r8, r9
 800747e:	dc09      	bgt.n	8007494 <_printf_float+0x250>
 8007480:	6823      	ldr	r3, [r4, #0]
 8007482:	079b      	lsls	r3, r3, #30
 8007484:	f100 8103 	bmi.w	800768e <_printf_float+0x44a>
 8007488:	68e0      	ldr	r0, [r4, #12]
 800748a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800748c:	4298      	cmp	r0, r3
 800748e:	bfb8      	it	lt
 8007490:	4618      	movlt	r0, r3
 8007492:	e734      	b.n	80072fe <_printf_float+0xba>
 8007494:	2301      	movs	r3, #1
 8007496:	4652      	mov	r2, sl
 8007498:	4631      	mov	r1, r6
 800749a:	4628      	mov	r0, r5
 800749c:	47b8      	blx	r7
 800749e:	3001      	adds	r0, #1
 80074a0:	f43f af2b 	beq.w	80072fa <_printf_float+0xb6>
 80074a4:	f109 0901 	add.w	r9, r9, #1
 80074a8:	e7e8      	b.n	800747c <_printf_float+0x238>
 80074aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	dc39      	bgt.n	8007524 <_printf_float+0x2e0>
 80074b0:	4a1b      	ldr	r2, [pc, #108]	@ (8007520 <_printf_float+0x2dc>)
 80074b2:	2301      	movs	r3, #1
 80074b4:	4631      	mov	r1, r6
 80074b6:	4628      	mov	r0, r5
 80074b8:	47b8      	blx	r7
 80074ba:	3001      	adds	r0, #1
 80074bc:	f43f af1d 	beq.w	80072fa <_printf_float+0xb6>
 80074c0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80074c4:	ea59 0303 	orrs.w	r3, r9, r3
 80074c8:	d102      	bne.n	80074d0 <_printf_float+0x28c>
 80074ca:	6823      	ldr	r3, [r4, #0]
 80074cc:	07d9      	lsls	r1, r3, #31
 80074ce:	d5d7      	bpl.n	8007480 <_printf_float+0x23c>
 80074d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074d4:	4631      	mov	r1, r6
 80074d6:	4628      	mov	r0, r5
 80074d8:	47b8      	blx	r7
 80074da:	3001      	adds	r0, #1
 80074dc:	f43f af0d 	beq.w	80072fa <_printf_float+0xb6>
 80074e0:	f04f 0a00 	mov.w	sl, #0
 80074e4:	f104 0b1a 	add.w	fp, r4, #26
 80074e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ea:	425b      	negs	r3, r3
 80074ec:	4553      	cmp	r3, sl
 80074ee:	dc01      	bgt.n	80074f4 <_printf_float+0x2b0>
 80074f0:	464b      	mov	r3, r9
 80074f2:	e793      	b.n	800741c <_printf_float+0x1d8>
 80074f4:	2301      	movs	r3, #1
 80074f6:	465a      	mov	r2, fp
 80074f8:	4631      	mov	r1, r6
 80074fa:	4628      	mov	r0, r5
 80074fc:	47b8      	blx	r7
 80074fe:	3001      	adds	r0, #1
 8007500:	f43f aefb 	beq.w	80072fa <_printf_float+0xb6>
 8007504:	f10a 0a01 	add.w	sl, sl, #1
 8007508:	e7ee      	b.n	80074e8 <_printf_float+0x2a4>
 800750a:	bf00      	nop
 800750c:	7fefffff 	.word	0x7fefffff
 8007510:	0800a3c8 	.word	0x0800a3c8
 8007514:	0800a3c4 	.word	0x0800a3c4
 8007518:	0800a3d0 	.word	0x0800a3d0
 800751c:	0800a3cc 	.word	0x0800a3cc
 8007520:	0800a3d4 	.word	0x0800a3d4
 8007524:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007526:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800752a:	4553      	cmp	r3, sl
 800752c:	bfa8      	it	ge
 800752e:	4653      	movge	r3, sl
 8007530:	2b00      	cmp	r3, #0
 8007532:	4699      	mov	r9, r3
 8007534:	dc36      	bgt.n	80075a4 <_printf_float+0x360>
 8007536:	f04f 0b00 	mov.w	fp, #0
 800753a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800753e:	f104 021a 	add.w	r2, r4, #26
 8007542:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007544:	9306      	str	r3, [sp, #24]
 8007546:	eba3 0309 	sub.w	r3, r3, r9
 800754a:	455b      	cmp	r3, fp
 800754c:	dc31      	bgt.n	80075b2 <_printf_float+0x36e>
 800754e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007550:	459a      	cmp	sl, r3
 8007552:	dc3a      	bgt.n	80075ca <_printf_float+0x386>
 8007554:	6823      	ldr	r3, [r4, #0]
 8007556:	07da      	lsls	r2, r3, #31
 8007558:	d437      	bmi.n	80075ca <_printf_float+0x386>
 800755a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800755c:	ebaa 0903 	sub.w	r9, sl, r3
 8007560:	9b06      	ldr	r3, [sp, #24]
 8007562:	ebaa 0303 	sub.w	r3, sl, r3
 8007566:	4599      	cmp	r9, r3
 8007568:	bfa8      	it	ge
 800756a:	4699      	movge	r9, r3
 800756c:	f1b9 0f00 	cmp.w	r9, #0
 8007570:	dc33      	bgt.n	80075da <_printf_float+0x396>
 8007572:	f04f 0800 	mov.w	r8, #0
 8007576:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800757a:	f104 0b1a 	add.w	fp, r4, #26
 800757e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007580:	ebaa 0303 	sub.w	r3, sl, r3
 8007584:	eba3 0309 	sub.w	r3, r3, r9
 8007588:	4543      	cmp	r3, r8
 800758a:	f77f af79 	ble.w	8007480 <_printf_float+0x23c>
 800758e:	2301      	movs	r3, #1
 8007590:	465a      	mov	r2, fp
 8007592:	4631      	mov	r1, r6
 8007594:	4628      	mov	r0, r5
 8007596:	47b8      	blx	r7
 8007598:	3001      	adds	r0, #1
 800759a:	f43f aeae 	beq.w	80072fa <_printf_float+0xb6>
 800759e:	f108 0801 	add.w	r8, r8, #1
 80075a2:	e7ec      	b.n	800757e <_printf_float+0x33a>
 80075a4:	4642      	mov	r2, r8
 80075a6:	4631      	mov	r1, r6
 80075a8:	4628      	mov	r0, r5
 80075aa:	47b8      	blx	r7
 80075ac:	3001      	adds	r0, #1
 80075ae:	d1c2      	bne.n	8007536 <_printf_float+0x2f2>
 80075b0:	e6a3      	b.n	80072fa <_printf_float+0xb6>
 80075b2:	2301      	movs	r3, #1
 80075b4:	4631      	mov	r1, r6
 80075b6:	4628      	mov	r0, r5
 80075b8:	9206      	str	r2, [sp, #24]
 80075ba:	47b8      	blx	r7
 80075bc:	3001      	adds	r0, #1
 80075be:	f43f ae9c 	beq.w	80072fa <_printf_float+0xb6>
 80075c2:	9a06      	ldr	r2, [sp, #24]
 80075c4:	f10b 0b01 	add.w	fp, fp, #1
 80075c8:	e7bb      	b.n	8007542 <_printf_float+0x2fe>
 80075ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075ce:	4631      	mov	r1, r6
 80075d0:	4628      	mov	r0, r5
 80075d2:	47b8      	blx	r7
 80075d4:	3001      	adds	r0, #1
 80075d6:	d1c0      	bne.n	800755a <_printf_float+0x316>
 80075d8:	e68f      	b.n	80072fa <_printf_float+0xb6>
 80075da:	9a06      	ldr	r2, [sp, #24]
 80075dc:	464b      	mov	r3, r9
 80075de:	4442      	add	r2, r8
 80075e0:	4631      	mov	r1, r6
 80075e2:	4628      	mov	r0, r5
 80075e4:	47b8      	blx	r7
 80075e6:	3001      	adds	r0, #1
 80075e8:	d1c3      	bne.n	8007572 <_printf_float+0x32e>
 80075ea:	e686      	b.n	80072fa <_printf_float+0xb6>
 80075ec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80075f0:	f1ba 0f01 	cmp.w	sl, #1
 80075f4:	dc01      	bgt.n	80075fa <_printf_float+0x3b6>
 80075f6:	07db      	lsls	r3, r3, #31
 80075f8:	d536      	bpl.n	8007668 <_printf_float+0x424>
 80075fa:	2301      	movs	r3, #1
 80075fc:	4642      	mov	r2, r8
 80075fe:	4631      	mov	r1, r6
 8007600:	4628      	mov	r0, r5
 8007602:	47b8      	blx	r7
 8007604:	3001      	adds	r0, #1
 8007606:	f43f ae78 	beq.w	80072fa <_printf_float+0xb6>
 800760a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800760e:	4631      	mov	r1, r6
 8007610:	4628      	mov	r0, r5
 8007612:	47b8      	blx	r7
 8007614:	3001      	adds	r0, #1
 8007616:	f43f ae70 	beq.w	80072fa <_printf_float+0xb6>
 800761a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800761e:	2200      	movs	r2, #0
 8007620:	2300      	movs	r3, #0
 8007622:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007626:	f7f9 fa67 	bl	8000af8 <__aeabi_dcmpeq>
 800762a:	b9c0      	cbnz	r0, 800765e <_printf_float+0x41a>
 800762c:	4653      	mov	r3, sl
 800762e:	f108 0201 	add.w	r2, r8, #1
 8007632:	4631      	mov	r1, r6
 8007634:	4628      	mov	r0, r5
 8007636:	47b8      	blx	r7
 8007638:	3001      	adds	r0, #1
 800763a:	d10c      	bne.n	8007656 <_printf_float+0x412>
 800763c:	e65d      	b.n	80072fa <_printf_float+0xb6>
 800763e:	2301      	movs	r3, #1
 8007640:	465a      	mov	r2, fp
 8007642:	4631      	mov	r1, r6
 8007644:	4628      	mov	r0, r5
 8007646:	47b8      	blx	r7
 8007648:	3001      	adds	r0, #1
 800764a:	f43f ae56 	beq.w	80072fa <_printf_float+0xb6>
 800764e:	f108 0801 	add.w	r8, r8, #1
 8007652:	45d0      	cmp	r8, sl
 8007654:	dbf3      	blt.n	800763e <_printf_float+0x3fa>
 8007656:	464b      	mov	r3, r9
 8007658:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800765c:	e6df      	b.n	800741e <_printf_float+0x1da>
 800765e:	f04f 0800 	mov.w	r8, #0
 8007662:	f104 0b1a 	add.w	fp, r4, #26
 8007666:	e7f4      	b.n	8007652 <_printf_float+0x40e>
 8007668:	2301      	movs	r3, #1
 800766a:	4642      	mov	r2, r8
 800766c:	e7e1      	b.n	8007632 <_printf_float+0x3ee>
 800766e:	2301      	movs	r3, #1
 8007670:	464a      	mov	r2, r9
 8007672:	4631      	mov	r1, r6
 8007674:	4628      	mov	r0, r5
 8007676:	47b8      	blx	r7
 8007678:	3001      	adds	r0, #1
 800767a:	f43f ae3e 	beq.w	80072fa <_printf_float+0xb6>
 800767e:	f108 0801 	add.w	r8, r8, #1
 8007682:	68e3      	ldr	r3, [r4, #12]
 8007684:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007686:	1a5b      	subs	r3, r3, r1
 8007688:	4543      	cmp	r3, r8
 800768a:	dcf0      	bgt.n	800766e <_printf_float+0x42a>
 800768c:	e6fc      	b.n	8007488 <_printf_float+0x244>
 800768e:	f04f 0800 	mov.w	r8, #0
 8007692:	f104 0919 	add.w	r9, r4, #25
 8007696:	e7f4      	b.n	8007682 <_printf_float+0x43e>

08007698 <_printf_common>:
 8007698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800769c:	4616      	mov	r6, r2
 800769e:	4698      	mov	r8, r3
 80076a0:	688a      	ldr	r2, [r1, #8]
 80076a2:	690b      	ldr	r3, [r1, #16]
 80076a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076a8:	4293      	cmp	r3, r2
 80076aa:	bfb8      	it	lt
 80076ac:	4613      	movlt	r3, r2
 80076ae:	6033      	str	r3, [r6, #0]
 80076b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80076b4:	4607      	mov	r7, r0
 80076b6:	460c      	mov	r4, r1
 80076b8:	b10a      	cbz	r2, 80076be <_printf_common+0x26>
 80076ba:	3301      	adds	r3, #1
 80076bc:	6033      	str	r3, [r6, #0]
 80076be:	6823      	ldr	r3, [r4, #0]
 80076c0:	0699      	lsls	r1, r3, #26
 80076c2:	bf42      	ittt	mi
 80076c4:	6833      	ldrmi	r3, [r6, #0]
 80076c6:	3302      	addmi	r3, #2
 80076c8:	6033      	strmi	r3, [r6, #0]
 80076ca:	6825      	ldr	r5, [r4, #0]
 80076cc:	f015 0506 	ands.w	r5, r5, #6
 80076d0:	d106      	bne.n	80076e0 <_printf_common+0x48>
 80076d2:	f104 0a19 	add.w	sl, r4, #25
 80076d6:	68e3      	ldr	r3, [r4, #12]
 80076d8:	6832      	ldr	r2, [r6, #0]
 80076da:	1a9b      	subs	r3, r3, r2
 80076dc:	42ab      	cmp	r3, r5
 80076de:	dc26      	bgt.n	800772e <_printf_common+0x96>
 80076e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80076e4:	6822      	ldr	r2, [r4, #0]
 80076e6:	3b00      	subs	r3, #0
 80076e8:	bf18      	it	ne
 80076ea:	2301      	movne	r3, #1
 80076ec:	0692      	lsls	r2, r2, #26
 80076ee:	d42b      	bmi.n	8007748 <_printf_common+0xb0>
 80076f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80076f4:	4641      	mov	r1, r8
 80076f6:	4638      	mov	r0, r7
 80076f8:	47c8      	blx	r9
 80076fa:	3001      	adds	r0, #1
 80076fc:	d01e      	beq.n	800773c <_printf_common+0xa4>
 80076fe:	6823      	ldr	r3, [r4, #0]
 8007700:	6922      	ldr	r2, [r4, #16]
 8007702:	f003 0306 	and.w	r3, r3, #6
 8007706:	2b04      	cmp	r3, #4
 8007708:	bf02      	ittt	eq
 800770a:	68e5      	ldreq	r5, [r4, #12]
 800770c:	6833      	ldreq	r3, [r6, #0]
 800770e:	1aed      	subeq	r5, r5, r3
 8007710:	68a3      	ldr	r3, [r4, #8]
 8007712:	bf0c      	ite	eq
 8007714:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007718:	2500      	movne	r5, #0
 800771a:	4293      	cmp	r3, r2
 800771c:	bfc4      	itt	gt
 800771e:	1a9b      	subgt	r3, r3, r2
 8007720:	18ed      	addgt	r5, r5, r3
 8007722:	2600      	movs	r6, #0
 8007724:	341a      	adds	r4, #26
 8007726:	42b5      	cmp	r5, r6
 8007728:	d11a      	bne.n	8007760 <_printf_common+0xc8>
 800772a:	2000      	movs	r0, #0
 800772c:	e008      	b.n	8007740 <_printf_common+0xa8>
 800772e:	2301      	movs	r3, #1
 8007730:	4652      	mov	r2, sl
 8007732:	4641      	mov	r1, r8
 8007734:	4638      	mov	r0, r7
 8007736:	47c8      	blx	r9
 8007738:	3001      	adds	r0, #1
 800773a:	d103      	bne.n	8007744 <_printf_common+0xac>
 800773c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007744:	3501      	adds	r5, #1
 8007746:	e7c6      	b.n	80076d6 <_printf_common+0x3e>
 8007748:	18e1      	adds	r1, r4, r3
 800774a:	1c5a      	adds	r2, r3, #1
 800774c:	2030      	movs	r0, #48	@ 0x30
 800774e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007752:	4422      	add	r2, r4
 8007754:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007758:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800775c:	3302      	adds	r3, #2
 800775e:	e7c7      	b.n	80076f0 <_printf_common+0x58>
 8007760:	2301      	movs	r3, #1
 8007762:	4622      	mov	r2, r4
 8007764:	4641      	mov	r1, r8
 8007766:	4638      	mov	r0, r7
 8007768:	47c8      	blx	r9
 800776a:	3001      	adds	r0, #1
 800776c:	d0e6      	beq.n	800773c <_printf_common+0xa4>
 800776e:	3601      	adds	r6, #1
 8007770:	e7d9      	b.n	8007726 <_printf_common+0x8e>
	...

08007774 <_printf_i>:
 8007774:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007778:	7e0f      	ldrb	r7, [r1, #24]
 800777a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800777c:	2f78      	cmp	r7, #120	@ 0x78
 800777e:	4691      	mov	r9, r2
 8007780:	4680      	mov	r8, r0
 8007782:	460c      	mov	r4, r1
 8007784:	469a      	mov	sl, r3
 8007786:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800778a:	d807      	bhi.n	800779c <_printf_i+0x28>
 800778c:	2f62      	cmp	r7, #98	@ 0x62
 800778e:	d80a      	bhi.n	80077a6 <_printf_i+0x32>
 8007790:	2f00      	cmp	r7, #0
 8007792:	f000 80d1 	beq.w	8007938 <_printf_i+0x1c4>
 8007796:	2f58      	cmp	r7, #88	@ 0x58
 8007798:	f000 80b8 	beq.w	800790c <_printf_i+0x198>
 800779c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80077a4:	e03a      	b.n	800781c <_printf_i+0xa8>
 80077a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80077aa:	2b15      	cmp	r3, #21
 80077ac:	d8f6      	bhi.n	800779c <_printf_i+0x28>
 80077ae:	a101      	add	r1, pc, #4	@ (adr r1, 80077b4 <_printf_i+0x40>)
 80077b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077b4:	0800780d 	.word	0x0800780d
 80077b8:	08007821 	.word	0x08007821
 80077bc:	0800779d 	.word	0x0800779d
 80077c0:	0800779d 	.word	0x0800779d
 80077c4:	0800779d 	.word	0x0800779d
 80077c8:	0800779d 	.word	0x0800779d
 80077cc:	08007821 	.word	0x08007821
 80077d0:	0800779d 	.word	0x0800779d
 80077d4:	0800779d 	.word	0x0800779d
 80077d8:	0800779d 	.word	0x0800779d
 80077dc:	0800779d 	.word	0x0800779d
 80077e0:	0800791f 	.word	0x0800791f
 80077e4:	0800784b 	.word	0x0800784b
 80077e8:	080078d9 	.word	0x080078d9
 80077ec:	0800779d 	.word	0x0800779d
 80077f0:	0800779d 	.word	0x0800779d
 80077f4:	08007941 	.word	0x08007941
 80077f8:	0800779d 	.word	0x0800779d
 80077fc:	0800784b 	.word	0x0800784b
 8007800:	0800779d 	.word	0x0800779d
 8007804:	0800779d 	.word	0x0800779d
 8007808:	080078e1 	.word	0x080078e1
 800780c:	6833      	ldr	r3, [r6, #0]
 800780e:	1d1a      	adds	r2, r3, #4
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	6032      	str	r2, [r6, #0]
 8007814:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007818:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800781c:	2301      	movs	r3, #1
 800781e:	e09c      	b.n	800795a <_printf_i+0x1e6>
 8007820:	6833      	ldr	r3, [r6, #0]
 8007822:	6820      	ldr	r0, [r4, #0]
 8007824:	1d19      	adds	r1, r3, #4
 8007826:	6031      	str	r1, [r6, #0]
 8007828:	0606      	lsls	r6, r0, #24
 800782a:	d501      	bpl.n	8007830 <_printf_i+0xbc>
 800782c:	681d      	ldr	r5, [r3, #0]
 800782e:	e003      	b.n	8007838 <_printf_i+0xc4>
 8007830:	0645      	lsls	r5, r0, #25
 8007832:	d5fb      	bpl.n	800782c <_printf_i+0xb8>
 8007834:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007838:	2d00      	cmp	r5, #0
 800783a:	da03      	bge.n	8007844 <_printf_i+0xd0>
 800783c:	232d      	movs	r3, #45	@ 0x2d
 800783e:	426d      	negs	r5, r5
 8007840:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007844:	4858      	ldr	r0, [pc, #352]	@ (80079a8 <_printf_i+0x234>)
 8007846:	230a      	movs	r3, #10
 8007848:	e011      	b.n	800786e <_printf_i+0xfa>
 800784a:	6821      	ldr	r1, [r4, #0]
 800784c:	6833      	ldr	r3, [r6, #0]
 800784e:	0608      	lsls	r0, r1, #24
 8007850:	f853 5b04 	ldr.w	r5, [r3], #4
 8007854:	d402      	bmi.n	800785c <_printf_i+0xe8>
 8007856:	0649      	lsls	r1, r1, #25
 8007858:	bf48      	it	mi
 800785a:	b2ad      	uxthmi	r5, r5
 800785c:	2f6f      	cmp	r7, #111	@ 0x6f
 800785e:	4852      	ldr	r0, [pc, #328]	@ (80079a8 <_printf_i+0x234>)
 8007860:	6033      	str	r3, [r6, #0]
 8007862:	bf14      	ite	ne
 8007864:	230a      	movne	r3, #10
 8007866:	2308      	moveq	r3, #8
 8007868:	2100      	movs	r1, #0
 800786a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800786e:	6866      	ldr	r6, [r4, #4]
 8007870:	60a6      	str	r6, [r4, #8]
 8007872:	2e00      	cmp	r6, #0
 8007874:	db05      	blt.n	8007882 <_printf_i+0x10e>
 8007876:	6821      	ldr	r1, [r4, #0]
 8007878:	432e      	orrs	r6, r5
 800787a:	f021 0104 	bic.w	r1, r1, #4
 800787e:	6021      	str	r1, [r4, #0]
 8007880:	d04b      	beq.n	800791a <_printf_i+0x1a6>
 8007882:	4616      	mov	r6, r2
 8007884:	fbb5 f1f3 	udiv	r1, r5, r3
 8007888:	fb03 5711 	mls	r7, r3, r1, r5
 800788c:	5dc7      	ldrb	r7, [r0, r7]
 800788e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007892:	462f      	mov	r7, r5
 8007894:	42bb      	cmp	r3, r7
 8007896:	460d      	mov	r5, r1
 8007898:	d9f4      	bls.n	8007884 <_printf_i+0x110>
 800789a:	2b08      	cmp	r3, #8
 800789c:	d10b      	bne.n	80078b6 <_printf_i+0x142>
 800789e:	6823      	ldr	r3, [r4, #0]
 80078a0:	07df      	lsls	r7, r3, #31
 80078a2:	d508      	bpl.n	80078b6 <_printf_i+0x142>
 80078a4:	6923      	ldr	r3, [r4, #16]
 80078a6:	6861      	ldr	r1, [r4, #4]
 80078a8:	4299      	cmp	r1, r3
 80078aa:	bfde      	ittt	le
 80078ac:	2330      	movle	r3, #48	@ 0x30
 80078ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80078b2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80078b6:	1b92      	subs	r2, r2, r6
 80078b8:	6122      	str	r2, [r4, #16]
 80078ba:	f8cd a000 	str.w	sl, [sp]
 80078be:	464b      	mov	r3, r9
 80078c0:	aa03      	add	r2, sp, #12
 80078c2:	4621      	mov	r1, r4
 80078c4:	4640      	mov	r0, r8
 80078c6:	f7ff fee7 	bl	8007698 <_printf_common>
 80078ca:	3001      	adds	r0, #1
 80078cc:	d14a      	bne.n	8007964 <_printf_i+0x1f0>
 80078ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078d2:	b004      	add	sp, #16
 80078d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d8:	6823      	ldr	r3, [r4, #0]
 80078da:	f043 0320 	orr.w	r3, r3, #32
 80078de:	6023      	str	r3, [r4, #0]
 80078e0:	4832      	ldr	r0, [pc, #200]	@ (80079ac <_printf_i+0x238>)
 80078e2:	2778      	movs	r7, #120	@ 0x78
 80078e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80078e8:	6823      	ldr	r3, [r4, #0]
 80078ea:	6831      	ldr	r1, [r6, #0]
 80078ec:	061f      	lsls	r7, r3, #24
 80078ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80078f2:	d402      	bmi.n	80078fa <_printf_i+0x186>
 80078f4:	065f      	lsls	r7, r3, #25
 80078f6:	bf48      	it	mi
 80078f8:	b2ad      	uxthmi	r5, r5
 80078fa:	6031      	str	r1, [r6, #0]
 80078fc:	07d9      	lsls	r1, r3, #31
 80078fe:	bf44      	itt	mi
 8007900:	f043 0320 	orrmi.w	r3, r3, #32
 8007904:	6023      	strmi	r3, [r4, #0]
 8007906:	b11d      	cbz	r5, 8007910 <_printf_i+0x19c>
 8007908:	2310      	movs	r3, #16
 800790a:	e7ad      	b.n	8007868 <_printf_i+0xf4>
 800790c:	4826      	ldr	r0, [pc, #152]	@ (80079a8 <_printf_i+0x234>)
 800790e:	e7e9      	b.n	80078e4 <_printf_i+0x170>
 8007910:	6823      	ldr	r3, [r4, #0]
 8007912:	f023 0320 	bic.w	r3, r3, #32
 8007916:	6023      	str	r3, [r4, #0]
 8007918:	e7f6      	b.n	8007908 <_printf_i+0x194>
 800791a:	4616      	mov	r6, r2
 800791c:	e7bd      	b.n	800789a <_printf_i+0x126>
 800791e:	6833      	ldr	r3, [r6, #0]
 8007920:	6825      	ldr	r5, [r4, #0]
 8007922:	6961      	ldr	r1, [r4, #20]
 8007924:	1d18      	adds	r0, r3, #4
 8007926:	6030      	str	r0, [r6, #0]
 8007928:	062e      	lsls	r6, r5, #24
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	d501      	bpl.n	8007932 <_printf_i+0x1be>
 800792e:	6019      	str	r1, [r3, #0]
 8007930:	e002      	b.n	8007938 <_printf_i+0x1c4>
 8007932:	0668      	lsls	r0, r5, #25
 8007934:	d5fb      	bpl.n	800792e <_printf_i+0x1ba>
 8007936:	8019      	strh	r1, [r3, #0]
 8007938:	2300      	movs	r3, #0
 800793a:	6123      	str	r3, [r4, #16]
 800793c:	4616      	mov	r6, r2
 800793e:	e7bc      	b.n	80078ba <_printf_i+0x146>
 8007940:	6833      	ldr	r3, [r6, #0]
 8007942:	1d1a      	adds	r2, r3, #4
 8007944:	6032      	str	r2, [r6, #0]
 8007946:	681e      	ldr	r6, [r3, #0]
 8007948:	6862      	ldr	r2, [r4, #4]
 800794a:	2100      	movs	r1, #0
 800794c:	4630      	mov	r0, r6
 800794e:	f7f8 fc57 	bl	8000200 <memchr>
 8007952:	b108      	cbz	r0, 8007958 <_printf_i+0x1e4>
 8007954:	1b80      	subs	r0, r0, r6
 8007956:	6060      	str	r0, [r4, #4]
 8007958:	6863      	ldr	r3, [r4, #4]
 800795a:	6123      	str	r3, [r4, #16]
 800795c:	2300      	movs	r3, #0
 800795e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007962:	e7aa      	b.n	80078ba <_printf_i+0x146>
 8007964:	6923      	ldr	r3, [r4, #16]
 8007966:	4632      	mov	r2, r6
 8007968:	4649      	mov	r1, r9
 800796a:	4640      	mov	r0, r8
 800796c:	47d0      	blx	sl
 800796e:	3001      	adds	r0, #1
 8007970:	d0ad      	beq.n	80078ce <_printf_i+0x15a>
 8007972:	6823      	ldr	r3, [r4, #0]
 8007974:	079b      	lsls	r3, r3, #30
 8007976:	d413      	bmi.n	80079a0 <_printf_i+0x22c>
 8007978:	68e0      	ldr	r0, [r4, #12]
 800797a:	9b03      	ldr	r3, [sp, #12]
 800797c:	4298      	cmp	r0, r3
 800797e:	bfb8      	it	lt
 8007980:	4618      	movlt	r0, r3
 8007982:	e7a6      	b.n	80078d2 <_printf_i+0x15e>
 8007984:	2301      	movs	r3, #1
 8007986:	4632      	mov	r2, r6
 8007988:	4649      	mov	r1, r9
 800798a:	4640      	mov	r0, r8
 800798c:	47d0      	blx	sl
 800798e:	3001      	adds	r0, #1
 8007990:	d09d      	beq.n	80078ce <_printf_i+0x15a>
 8007992:	3501      	adds	r5, #1
 8007994:	68e3      	ldr	r3, [r4, #12]
 8007996:	9903      	ldr	r1, [sp, #12]
 8007998:	1a5b      	subs	r3, r3, r1
 800799a:	42ab      	cmp	r3, r5
 800799c:	dcf2      	bgt.n	8007984 <_printf_i+0x210>
 800799e:	e7eb      	b.n	8007978 <_printf_i+0x204>
 80079a0:	2500      	movs	r5, #0
 80079a2:	f104 0619 	add.w	r6, r4, #25
 80079a6:	e7f5      	b.n	8007994 <_printf_i+0x220>
 80079a8:	0800a3d6 	.word	0x0800a3d6
 80079ac:	0800a3e7 	.word	0x0800a3e7

080079b0 <std>:
 80079b0:	2300      	movs	r3, #0
 80079b2:	b510      	push	{r4, lr}
 80079b4:	4604      	mov	r4, r0
 80079b6:	e9c0 3300 	strd	r3, r3, [r0]
 80079ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80079be:	6083      	str	r3, [r0, #8]
 80079c0:	8181      	strh	r1, [r0, #12]
 80079c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80079c4:	81c2      	strh	r2, [r0, #14]
 80079c6:	6183      	str	r3, [r0, #24]
 80079c8:	4619      	mov	r1, r3
 80079ca:	2208      	movs	r2, #8
 80079cc:	305c      	adds	r0, #92	@ 0x5c
 80079ce:	f000 f921 	bl	8007c14 <memset>
 80079d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007a08 <std+0x58>)
 80079d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80079d6:	4b0d      	ldr	r3, [pc, #52]	@ (8007a0c <std+0x5c>)
 80079d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80079da:	4b0d      	ldr	r3, [pc, #52]	@ (8007a10 <std+0x60>)
 80079dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80079de:	4b0d      	ldr	r3, [pc, #52]	@ (8007a14 <std+0x64>)
 80079e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80079e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007a18 <std+0x68>)
 80079e4:	6224      	str	r4, [r4, #32]
 80079e6:	429c      	cmp	r4, r3
 80079e8:	d006      	beq.n	80079f8 <std+0x48>
 80079ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80079ee:	4294      	cmp	r4, r2
 80079f0:	d002      	beq.n	80079f8 <std+0x48>
 80079f2:	33d0      	adds	r3, #208	@ 0xd0
 80079f4:	429c      	cmp	r4, r3
 80079f6:	d105      	bne.n	8007a04 <std+0x54>
 80079f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80079fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a00:	f000 b93a 	b.w	8007c78 <__retarget_lock_init_recursive>
 8007a04:	bd10      	pop	{r4, pc}
 8007a06:	bf00      	nop
 8007a08:	08009595 	.word	0x08009595
 8007a0c:	080095b7 	.word	0x080095b7
 8007a10:	080095ef 	.word	0x080095ef
 8007a14:	08009613 	.word	0x08009613
 8007a18:	200407f8 	.word	0x200407f8

08007a1c <stdio_exit_handler>:
 8007a1c:	4a02      	ldr	r2, [pc, #8]	@ (8007a28 <stdio_exit_handler+0xc>)
 8007a1e:	4903      	ldr	r1, [pc, #12]	@ (8007a2c <stdio_exit_handler+0x10>)
 8007a20:	4803      	ldr	r0, [pc, #12]	@ (8007a30 <stdio_exit_handler+0x14>)
 8007a22:	f000 b869 	b.w	8007af8 <_fwalk_sglue>
 8007a26:	bf00      	nop
 8007a28:	20040010 	.word	0x20040010
 8007a2c:	08008e39 	.word	0x08008e39
 8007a30:	20040020 	.word	0x20040020

08007a34 <cleanup_stdio>:
 8007a34:	6841      	ldr	r1, [r0, #4]
 8007a36:	4b0c      	ldr	r3, [pc, #48]	@ (8007a68 <cleanup_stdio+0x34>)
 8007a38:	4299      	cmp	r1, r3
 8007a3a:	b510      	push	{r4, lr}
 8007a3c:	4604      	mov	r4, r0
 8007a3e:	d001      	beq.n	8007a44 <cleanup_stdio+0x10>
 8007a40:	f001 f9fa 	bl	8008e38 <_fflush_r>
 8007a44:	68a1      	ldr	r1, [r4, #8]
 8007a46:	4b09      	ldr	r3, [pc, #36]	@ (8007a6c <cleanup_stdio+0x38>)
 8007a48:	4299      	cmp	r1, r3
 8007a4a:	d002      	beq.n	8007a52 <cleanup_stdio+0x1e>
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	f001 f9f3 	bl	8008e38 <_fflush_r>
 8007a52:	68e1      	ldr	r1, [r4, #12]
 8007a54:	4b06      	ldr	r3, [pc, #24]	@ (8007a70 <cleanup_stdio+0x3c>)
 8007a56:	4299      	cmp	r1, r3
 8007a58:	d004      	beq.n	8007a64 <cleanup_stdio+0x30>
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a60:	f001 b9ea 	b.w	8008e38 <_fflush_r>
 8007a64:	bd10      	pop	{r4, pc}
 8007a66:	bf00      	nop
 8007a68:	200407f8 	.word	0x200407f8
 8007a6c:	20040860 	.word	0x20040860
 8007a70:	200408c8 	.word	0x200408c8

08007a74 <global_stdio_init.part.0>:
 8007a74:	b510      	push	{r4, lr}
 8007a76:	4b0b      	ldr	r3, [pc, #44]	@ (8007aa4 <global_stdio_init.part.0+0x30>)
 8007a78:	4c0b      	ldr	r4, [pc, #44]	@ (8007aa8 <global_stdio_init.part.0+0x34>)
 8007a7a:	4a0c      	ldr	r2, [pc, #48]	@ (8007aac <global_stdio_init.part.0+0x38>)
 8007a7c:	601a      	str	r2, [r3, #0]
 8007a7e:	4620      	mov	r0, r4
 8007a80:	2200      	movs	r2, #0
 8007a82:	2104      	movs	r1, #4
 8007a84:	f7ff ff94 	bl	80079b0 <std>
 8007a88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	2109      	movs	r1, #9
 8007a90:	f7ff ff8e 	bl	80079b0 <std>
 8007a94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a98:	2202      	movs	r2, #2
 8007a9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a9e:	2112      	movs	r1, #18
 8007aa0:	f7ff bf86 	b.w	80079b0 <std>
 8007aa4:	20040930 	.word	0x20040930
 8007aa8:	200407f8 	.word	0x200407f8
 8007aac:	08007a1d 	.word	0x08007a1d

08007ab0 <__sfp_lock_acquire>:
 8007ab0:	4801      	ldr	r0, [pc, #4]	@ (8007ab8 <__sfp_lock_acquire+0x8>)
 8007ab2:	f000 b8e2 	b.w	8007c7a <__retarget_lock_acquire_recursive>
 8007ab6:	bf00      	nop
 8007ab8:	20040935 	.word	0x20040935

08007abc <__sfp_lock_release>:
 8007abc:	4801      	ldr	r0, [pc, #4]	@ (8007ac4 <__sfp_lock_release+0x8>)
 8007abe:	f000 b8dd 	b.w	8007c7c <__retarget_lock_release_recursive>
 8007ac2:	bf00      	nop
 8007ac4:	20040935 	.word	0x20040935

08007ac8 <__sinit>:
 8007ac8:	b510      	push	{r4, lr}
 8007aca:	4604      	mov	r4, r0
 8007acc:	f7ff fff0 	bl	8007ab0 <__sfp_lock_acquire>
 8007ad0:	6a23      	ldr	r3, [r4, #32]
 8007ad2:	b11b      	cbz	r3, 8007adc <__sinit+0x14>
 8007ad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ad8:	f7ff bff0 	b.w	8007abc <__sfp_lock_release>
 8007adc:	4b04      	ldr	r3, [pc, #16]	@ (8007af0 <__sinit+0x28>)
 8007ade:	6223      	str	r3, [r4, #32]
 8007ae0:	4b04      	ldr	r3, [pc, #16]	@ (8007af4 <__sinit+0x2c>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d1f5      	bne.n	8007ad4 <__sinit+0xc>
 8007ae8:	f7ff ffc4 	bl	8007a74 <global_stdio_init.part.0>
 8007aec:	e7f2      	b.n	8007ad4 <__sinit+0xc>
 8007aee:	bf00      	nop
 8007af0:	08007a35 	.word	0x08007a35
 8007af4:	20040930 	.word	0x20040930

08007af8 <_fwalk_sglue>:
 8007af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007afc:	4607      	mov	r7, r0
 8007afe:	4688      	mov	r8, r1
 8007b00:	4614      	mov	r4, r2
 8007b02:	2600      	movs	r6, #0
 8007b04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b08:	f1b9 0901 	subs.w	r9, r9, #1
 8007b0c:	d505      	bpl.n	8007b1a <_fwalk_sglue+0x22>
 8007b0e:	6824      	ldr	r4, [r4, #0]
 8007b10:	2c00      	cmp	r4, #0
 8007b12:	d1f7      	bne.n	8007b04 <_fwalk_sglue+0xc>
 8007b14:	4630      	mov	r0, r6
 8007b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b1a:	89ab      	ldrh	r3, [r5, #12]
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d907      	bls.n	8007b30 <_fwalk_sglue+0x38>
 8007b20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007b24:	3301      	adds	r3, #1
 8007b26:	d003      	beq.n	8007b30 <_fwalk_sglue+0x38>
 8007b28:	4629      	mov	r1, r5
 8007b2a:	4638      	mov	r0, r7
 8007b2c:	47c0      	blx	r8
 8007b2e:	4306      	orrs	r6, r0
 8007b30:	3568      	adds	r5, #104	@ 0x68
 8007b32:	e7e9      	b.n	8007b08 <_fwalk_sglue+0x10>

08007b34 <iprintf>:
 8007b34:	b40f      	push	{r0, r1, r2, r3}
 8007b36:	b507      	push	{r0, r1, r2, lr}
 8007b38:	4906      	ldr	r1, [pc, #24]	@ (8007b54 <iprintf+0x20>)
 8007b3a:	ab04      	add	r3, sp, #16
 8007b3c:	6808      	ldr	r0, [r1, #0]
 8007b3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b42:	6881      	ldr	r1, [r0, #8]
 8007b44:	9301      	str	r3, [sp, #4]
 8007b46:	f000 ff31 	bl	80089ac <_vfiprintf_r>
 8007b4a:	b003      	add	sp, #12
 8007b4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b50:	b004      	add	sp, #16
 8007b52:	4770      	bx	lr
 8007b54:	2004001c 	.word	0x2004001c

08007b58 <_puts_r>:
 8007b58:	6a03      	ldr	r3, [r0, #32]
 8007b5a:	b570      	push	{r4, r5, r6, lr}
 8007b5c:	6884      	ldr	r4, [r0, #8]
 8007b5e:	4605      	mov	r5, r0
 8007b60:	460e      	mov	r6, r1
 8007b62:	b90b      	cbnz	r3, 8007b68 <_puts_r+0x10>
 8007b64:	f7ff ffb0 	bl	8007ac8 <__sinit>
 8007b68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b6a:	07db      	lsls	r3, r3, #31
 8007b6c:	d405      	bmi.n	8007b7a <_puts_r+0x22>
 8007b6e:	89a3      	ldrh	r3, [r4, #12]
 8007b70:	0598      	lsls	r0, r3, #22
 8007b72:	d402      	bmi.n	8007b7a <_puts_r+0x22>
 8007b74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b76:	f000 f880 	bl	8007c7a <__retarget_lock_acquire_recursive>
 8007b7a:	89a3      	ldrh	r3, [r4, #12]
 8007b7c:	0719      	lsls	r1, r3, #28
 8007b7e:	d502      	bpl.n	8007b86 <_puts_r+0x2e>
 8007b80:	6923      	ldr	r3, [r4, #16]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d135      	bne.n	8007bf2 <_puts_r+0x9a>
 8007b86:	4621      	mov	r1, r4
 8007b88:	4628      	mov	r0, r5
 8007b8a:	f001 fd85 	bl	8009698 <__swsetup_r>
 8007b8e:	b380      	cbz	r0, 8007bf2 <_puts_r+0x9a>
 8007b90:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007b94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b96:	07da      	lsls	r2, r3, #31
 8007b98:	d405      	bmi.n	8007ba6 <_puts_r+0x4e>
 8007b9a:	89a3      	ldrh	r3, [r4, #12]
 8007b9c:	059b      	lsls	r3, r3, #22
 8007b9e:	d402      	bmi.n	8007ba6 <_puts_r+0x4e>
 8007ba0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ba2:	f000 f86b 	bl	8007c7c <__retarget_lock_release_recursive>
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	bd70      	pop	{r4, r5, r6, pc}
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	da04      	bge.n	8007bb8 <_puts_r+0x60>
 8007bae:	69a2      	ldr	r2, [r4, #24]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	dc17      	bgt.n	8007be4 <_puts_r+0x8c>
 8007bb4:	290a      	cmp	r1, #10
 8007bb6:	d015      	beq.n	8007be4 <_puts_r+0x8c>
 8007bb8:	6823      	ldr	r3, [r4, #0]
 8007bba:	1c5a      	adds	r2, r3, #1
 8007bbc:	6022      	str	r2, [r4, #0]
 8007bbe:	7019      	strb	r1, [r3, #0]
 8007bc0:	68a3      	ldr	r3, [r4, #8]
 8007bc2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	60a3      	str	r3, [r4, #8]
 8007bca:	2900      	cmp	r1, #0
 8007bcc:	d1ed      	bne.n	8007baa <_puts_r+0x52>
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	da11      	bge.n	8007bf6 <_puts_r+0x9e>
 8007bd2:	4622      	mov	r2, r4
 8007bd4:	210a      	movs	r1, #10
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	f001 fd1f 	bl	800961a <__swbuf_r>
 8007bdc:	3001      	adds	r0, #1
 8007bde:	d0d7      	beq.n	8007b90 <_puts_r+0x38>
 8007be0:	250a      	movs	r5, #10
 8007be2:	e7d7      	b.n	8007b94 <_puts_r+0x3c>
 8007be4:	4622      	mov	r2, r4
 8007be6:	4628      	mov	r0, r5
 8007be8:	f001 fd17 	bl	800961a <__swbuf_r>
 8007bec:	3001      	adds	r0, #1
 8007bee:	d1e7      	bne.n	8007bc0 <_puts_r+0x68>
 8007bf0:	e7ce      	b.n	8007b90 <_puts_r+0x38>
 8007bf2:	3e01      	subs	r6, #1
 8007bf4:	e7e4      	b.n	8007bc0 <_puts_r+0x68>
 8007bf6:	6823      	ldr	r3, [r4, #0]
 8007bf8:	1c5a      	adds	r2, r3, #1
 8007bfa:	6022      	str	r2, [r4, #0]
 8007bfc:	220a      	movs	r2, #10
 8007bfe:	701a      	strb	r2, [r3, #0]
 8007c00:	e7ee      	b.n	8007be0 <_puts_r+0x88>
	...

08007c04 <puts>:
 8007c04:	4b02      	ldr	r3, [pc, #8]	@ (8007c10 <puts+0xc>)
 8007c06:	4601      	mov	r1, r0
 8007c08:	6818      	ldr	r0, [r3, #0]
 8007c0a:	f7ff bfa5 	b.w	8007b58 <_puts_r>
 8007c0e:	bf00      	nop
 8007c10:	2004001c 	.word	0x2004001c

08007c14 <memset>:
 8007c14:	4402      	add	r2, r0
 8007c16:	4603      	mov	r3, r0
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d100      	bne.n	8007c1e <memset+0xa>
 8007c1c:	4770      	bx	lr
 8007c1e:	f803 1b01 	strb.w	r1, [r3], #1
 8007c22:	e7f9      	b.n	8007c18 <memset+0x4>

08007c24 <__errno>:
 8007c24:	4b01      	ldr	r3, [pc, #4]	@ (8007c2c <__errno+0x8>)
 8007c26:	6818      	ldr	r0, [r3, #0]
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	2004001c 	.word	0x2004001c

08007c30 <__libc_init_array>:
 8007c30:	b570      	push	{r4, r5, r6, lr}
 8007c32:	4d0d      	ldr	r5, [pc, #52]	@ (8007c68 <__libc_init_array+0x38>)
 8007c34:	4c0d      	ldr	r4, [pc, #52]	@ (8007c6c <__libc_init_array+0x3c>)
 8007c36:	1b64      	subs	r4, r4, r5
 8007c38:	10a4      	asrs	r4, r4, #2
 8007c3a:	2600      	movs	r6, #0
 8007c3c:	42a6      	cmp	r6, r4
 8007c3e:	d109      	bne.n	8007c54 <__libc_init_array+0x24>
 8007c40:	4d0b      	ldr	r5, [pc, #44]	@ (8007c70 <__libc_init_array+0x40>)
 8007c42:	4c0c      	ldr	r4, [pc, #48]	@ (8007c74 <__libc_init_array+0x44>)
 8007c44:	f001 ff50 	bl	8009ae8 <_init>
 8007c48:	1b64      	subs	r4, r4, r5
 8007c4a:	10a4      	asrs	r4, r4, #2
 8007c4c:	2600      	movs	r6, #0
 8007c4e:	42a6      	cmp	r6, r4
 8007c50:	d105      	bne.n	8007c5e <__libc_init_array+0x2e>
 8007c52:	bd70      	pop	{r4, r5, r6, pc}
 8007c54:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c58:	4798      	blx	r3
 8007c5a:	3601      	adds	r6, #1
 8007c5c:	e7ee      	b.n	8007c3c <__libc_init_array+0xc>
 8007c5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c62:	4798      	blx	r3
 8007c64:	3601      	adds	r6, #1
 8007c66:	e7f2      	b.n	8007c4e <__libc_init_array+0x1e>
 8007c68:	0800a744 	.word	0x0800a744
 8007c6c:	0800a744 	.word	0x0800a744
 8007c70:	0800a744 	.word	0x0800a744
 8007c74:	0800a748 	.word	0x0800a748

08007c78 <__retarget_lock_init_recursive>:
 8007c78:	4770      	bx	lr

08007c7a <__retarget_lock_acquire_recursive>:
 8007c7a:	4770      	bx	lr

08007c7c <__retarget_lock_release_recursive>:
 8007c7c:	4770      	bx	lr
	...

08007c80 <_localeconv_r>:
 8007c80:	4800      	ldr	r0, [pc, #0]	@ (8007c84 <_localeconv_r+0x4>)
 8007c82:	4770      	bx	lr
 8007c84:	2004015c 	.word	0x2004015c

08007c88 <memcpy>:
 8007c88:	440a      	add	r2, r1
 8007c8a:	4291      	cmp	r1, r2
 8007c8c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007c90:	d100      	bne.n	8007c94 <memcpy+0xc>
 8007c92:	4770      	bx	lr
 8007c94:	b510      	push	{r4, lr}
 8007c96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c9e:	4291      	cmp	r1, r2
 8007ca0:	d1f9      	bne.n	8007c96 <memcpy+0xe>
 8007ca2:	bd10      	pop	{r4, pc}

08007ca4 <quorem>:
 8007ca4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca8:	6903      	ldr	r3, [r0, #16]
 8007caa:	690c      	ldr	r4, [r1, #16]
 8007cac:	42a3      	cmp	r3, r4
 8007cae:	4607      	mov	r7, r0
 8007cb0:	db7e      	blt.n	8007db0 <quorem+0x10c>
 8007cb2:	3c01      	subs	r4, #1
 8007cb4:	f101 0814 	add.w	r8, r1, #20
 8007cb8:	00a3      	lsls	r3, r4, #2
 8007cba:	f100 0514 	add.w	r5, r0, #20
 8007cbe:	9300      	str	r3, [sp, #0]
 8007cc0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cc4:	9301      	str	r3, [sp, #4]
 8007cc6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007cca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cce:	3301      	adds	r3, #1
 8007cd0:	429a      	cmp	r2, r3
 8007cd2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007cd6:	fbb2 f6f3 	udiv	r6, r2, r3
 8007cda:	d32e      	bcc.n	8007d3a <quorem+0x96>
 8007cdc:	f04f 0a00 	mov.w	sl, #0
 8007ce0:	46c4      	mov	ip, r8
 8007ce2:	46ae      	mov	lr, r5
 8007ce4:	46d3      	mov	fp, sl
 8007ce6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007cea:	b298      	uxth	r0, r3
 8007cec:	fb06 a000 	mla	r0, r6, r0, sl
 8007cf0:	0c02      	lsrs	r2, r0, #16
 8007cf2:	0c1b      	lsrs	r3, r3, #16
 8007cf4:	fb06 2303 	mla	r3, r6, r3, r2
 8007cf8:	f8de 2000 	ldr.w	r2, [lr]
 8007cfc:	b280      	uxth	r0, r0
 8007cfe:	b292      	uxth	r2, r2
 8007d00:	1a12      	subs	r2, r2, r0
 8007d02:	445a      	add	r2, fp
 8007d04:	f8de 0000 	ldr.w	r0, [lr]
 8007d08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007d12:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007d16:	b292      	uxth	r2, r2
 8007d18:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d1c:	45e1      	cmp	r9, ip
 8007d1e:	f84e 2b04 	str.w	r2, [lr], #4
 8007d22:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d26:	d2de      	bcs.n	8007ce6 <quorem+0x42>
 8007d28:	9b00      	ldr	r3, [sp, #0]
 8007d2a:	58eb      	ldr	r3, [r5, r3]
 8007d2c:	b92b      	cbnz	r3, 8007d3a <quorem+0x96>
 8007d2e:	9b01      	ldr	r3, [sp, #4]
 8007d30:	3b04      	subs	r3, #4
 8007d32:	429d      	cmp	r5, r3
 8007d34:	461a      	mov	r2, r3
 8007d36:	d32f      	bcc.n	8007d98 <quorem+0xf4>
 8007d38:	613c      	str	r4, [r7, #16]
 8007d3a:	4638      	mov	r0, r7
 8007d3c:	f001 fb22 	bl	8009384 <__mcmp>
 8007d40:	2800      	cmp	r0, #0
 8007d42:	db25      	blt.n	8007d90 <quorem+0xec>
 8007d44:	4629      	mov	r1, r5
 8007d46:	2000      	movs	r0, #0
 8007d48:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d4c:	f8d1 c000 	ldr.w	ip, [r1]
 8007d50:	fa1f fe82 	uxth.w	lr, r2
 8007d54:	fa1f f38c 	uxth.w	r3, ip
 8007d58:	eba3 030e 	sub.w	r3, r3, lr
 8007d5c:	4403      	add	r3, r0
 8007d5e:	0c12      	lsrs	r2, r2, #16
 8007d60:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007d64:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d6e:	45c1      	cmp	r9, r8
 8007d70:	f841 3b04 	str.w	r3, [r1], #4
 8007d74:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007d78:	d2e6      	bcs.n	8007d48 <quorem+0xa4>
 8007d7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d82:	b922      	cbnz	r2, 8007d8e <quorem+0xea>
 8007d84:	3b04      	subs	r3, #4
 8007d86:	429d      	cmp	r5, r3
 8007d88:	461a      	mov	r2, r3
 8007d8a:	d30b      	bcc.n	8007da4 <quorem+0x100>
 8007d8c:	613c      	str	r4, [r7, #16]
 8007d8e:	3601      	adds	r6, #1
 8007d90:	4630      	mov	r0, r6
 8007d92:	b003      	add	sp, #12
 8007d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d98:	6812      	ldr	r2, [r2, #0]
 8007d9a:	3b04      	subs	r3, #4
 8007d9c:	2a00      	cmp	r2, #0
 8007d9e:	d1cb      	bne.n	8007d38 <quorem+0x94>
 8007da0:	3c01      	subs	r4, #1
 8007da2:	e7c6      	b.n	8007d32 <quorem+0x8e>
 8007da4:	6812      	ldr	r2, [r2, #0]
 8007da6:	3b04      	subs	r3, #4
 8007da8:	2a00      	cmp	r2, #0
 8007daa:	d1ef      	bne.n	8007d8c <quorem+0xe8>
 8007dac:	3c01      	subs	r4, #1
 8007dae:	e7ea      	b.n	8007d86 <quorem+0xe2>
 8007db0:	2000      	movs	r0, #0
 8007db2:	e7ee      	b.n	8007d92 <quorem+0xee>
 8007db4:	0000      	movs	r0, r0
	...

08007db8 <_dtoa_r>:
 8007db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dbc:	69c7      	ldr	r7, [r0, #28]
 8007dbe:	b097      	sub	sp, #92	@ 0x5c
 8007dc0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007dc4:	ec55 4b10 	vmov	r4, r5, d0
 8007dc8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007dca:	9107      	str	r1, [sp, #28]
 8007dcc:	4681      	mov	r9, r0
 8007dce:	920c      	str	r2, [sp, #48]	@ 0x30
 8007dd0:	9311      	str	r3, [sp, #68]	@ 0x44
 8007dd2:	b97f      	cbnz	r7, 8007df4 <_dtoa_r+0x3c>
 8007dd4:	2010      	movs	r0, #16
 8007dd6:	f000 ff01 	bl	8008bdc <malloc>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	f8c9 001c 	str.w	r0, [r9, #28]
 8007de0:	b920      	cbnz	r0, 8007dec <_dtoa_r+0x34>
 8007de2:	4ba9      	ldr	r3, [pc, #676]	@ (8008088 <_dtoa_r+0x2d0>)
 8007de4:	21ef      	movs	r1, #239	@ 0xef
 8007de6:	48a9      	ldr	r0, [pc, #676]	@ (800808c <_dtoa_r+0x2d4>)
 8007de8:	f001 fd86 	bl	80098f8 <__assert_func>
 8007dec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007df0:	6007      	str	r7, [r0, #0]
 8007df2:	60c7      	str	r7, [r0, #12]
 8007df4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007df8:	6819      	ldr	r1, [r3, #0]
 8007dfa:	b159      	cbz	r1, 8007e14 <_dtoa_r+0x5c>
 8007dfc:	685a      	ldr	r2, [r3, #4]
 8007dfe:	604a      	str	r2, [r1, #4]
 8007e00:	2301      	movs	r3, #1
 8007e02:	4093      	lsls	r3, r2
 8007e04:	608b      	str	r3, [r1, #8]
 8007e06:	4648      	mov	r0, r9
 8007e08:	f001 f88a 	bl	8008f20 <_Bfree>
 8007e0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007e10:	2200      	movs	r2, #0
 8007e12:	601a      	str	r2, [r3, #0]
 8007e14:	1e2b      	subs	r3, r5, #0
 8007e16:	bfb9      	ittee	lt
 8007e18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007e1c:	9305      	strlt	r3, [sp, #20]
 8007e1e:	2300      	movge	r3, #0
 8007e20:	6033      	strge	r3, [r6, #0]
 8007e22:	9f05      	ldr	r7, [sp, #20]
 8007e24:	4b9a      	ldr	r3, [pc, #616]	@ (8008090 <_dtoa_r+0x2d8>)
 8007e26:	bfbc      	itt	lt
 8007e28:	2201      	movlt	r2, #1
 8007e2a:	6032      	strlt	r2, [r6, #0]
 8007e2c:	43bb      	bics	r3, r7
 8007e2e:	d112      	bne.n	8007e56 <_dtoa_r+0x9e>
 8007e30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007e32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007e36:	6013      	str	r3, [r2, #0]
 8007e38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e3c:	4323      	orrs	r3, r4
 8007e3e:	f000 855a 	beq.w	80088f6 <_dtoa_r+0xb3e>
 8007e42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e44:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80080a4 <_dtoa_r+0x2ec>
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	f000 855c 	beq.w	8008906 <_dtoa_r+0xb4e>
 8007e4e:	f10a 0303 	add.w	r3, sl, #3
 8007e52:	f000 bd56 	b.w	8008902 <_dtoa_r+0xb4a>
 8007e56:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	ec51 0b17 	vmov	r0, r1, d7
 8007e60:	2300      	movs	r3, #0
 8007e62:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007e66:	f7f8 fe47 	bl	8000af8 <__aeabi_dcmpeq>
 8007e6a:	4680      	mov	r8, r0
 8007e6c:	b158      	cbz	r0, 8007e86 <_dtoa_r+0xce>
 8007e6e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007e70:	2301      	movs	r3, #1
 8007e72:	6013      	str	r3, [r2, #0]
 8007e74:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e76:	b113      	cbz	r3, 8007e7e <_dtoa_r+0xc6>
 8007e78:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007e7a:	4b86      	ldr	r3, [pc, #536]	@ (8008094 <_dtoa_r+0x2dc>)
 8007e7c:	6013      	str	r3, [r2, #0]
 8007e7e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80080a8 <_dtoa_r+0x2f0>
 8007e82:	f000 bd40 	b.w	8008906 <_dtoa_r+0xb4e>
 8007e86:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007e8a:	aa14      	add	r2, sp, #80	@ 0x50
 8007e8c:	a915      	add	r1, sp, #84	@ 0x54
 8007e8e:	4648      	mov	r0, r9
 8007e90:	f001 fb28 	bl	80094e4 <__d2b>
 8007e94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007e98:	9002      	str	r0, [sp, #8]
 8007e9a:	2e00      	cmp	r6, #0
 8007e9c:	d078      	beq.n	8007f90 <_dtoa_r+0x1d8>
 8007e9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ea0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007ea4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ea8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007eac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007eb0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007eb4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007eb8:	4619      	mov	r1, r3
 8007eba:	2200      	movs	r2, #0
 8007ebc:	4b76      	ldr	r3, [pc, #472]	@ (8008098 <_dtoa_r+0x2e0>)
 8007ebe:	f7f8 f9fb 	bl	80002b8 <__aeabi_dsub>
 8007ec2:	a36b      	add	r3, pc, #428	@ (adr r3, 8008070 <_dtoa_r+0x2b8>)
 8007ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec8:	f7f8 fbae 	bl	8000628 <__aeabi_dmul>
 8007ecc:	a36a      	add	r3, pc, #424	@ (adr r3, 8008078 <_dtoa_r+0x2c0>)
 8007ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed2:	f7f8 f9f3 	bl	80002bc <__adddf3>
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	4630      	mov	r0, r6
 8007eda:	460d      	mov	r5, r1
 8007edc:	f7f8 fb3a 	bl	8000554 <__aeabi_i2d>
 8007ee0:	a367      	add	r3, pc, #412	@ (adr r3, 8008080 <_dtoa_r+0x2c8>)
 8007ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee6:	f7f8 fb9f 	bl	8000628 <__aeabi_dmul>
 8007eea:	4602      	mov	r2, r0
 8007eec:	460b      	mov	r3, r1
 8007eee:	4620      	mov	r0, r4
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	f7f8 f9e3 	bl	80002bc <__adddf3>
 8007ef6:	4604      	mov	r4, r0
 8007ef8:	460d      	mov	r5, r1
 8007efa:	f7f8 fe45 	bl	8000b88 <__aeabi_d2iz>
 8007efe:	2200      	movs	r2, #0
 8007f00:	4607      	mov	r7, r0
 8007f02:	2300      	movs	r3, #0
 8007f04:	4620      	mov	r0, r4
 8007f06:	4629      	mov	r1, r5
 8007f08:	f7f8 fe00 	bl	8000b0c <__aeabi_dcmplt>
 8007f0c:	b140      	cbz	r0, 8007f20 <_dtoa_r+0x168>
 8007f0e:	4638      	mov	r0, r7
 8007f10:	f7f8 fb20 	bl	8000554 <__aeabi_i2d>
 8007f14:	4622      	mov	r2, r4
 8007f16:	462b      	mov	r3, r5
 8007f18:	f7f8 fdee 	bl	8000af8 <__aeabi_dcmpeq>
 8007f1c:	b900      	cbnz	r0, 8007f20 <_dtoa_r+0x168>
 8007f1e:	3f01      	subs	r7, #1
 8007f20:	2f16      	cmp	r7, #22
 8007f22:	d852      	bhi.n	8007fca <_dtoa_r+0x212>
 8007f24:	4b5d      	ldr	r3, [pc, #372]	@ (800809c <_dtoa_r+0x2e4>)
 8007f26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f32:	f7f8 fdeb 	bl	8000b0c <__aeabi_dcmplt>
 8007f36:	2800      	cmp	r0, #0
 8007f38:	d049      	beq.n	8007fce <_dtoa_r+0x216>
 8007f3a:	3f01      	subs	r7, #1
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f42:	1b9b      	subs	r3, r3, r6
 8007f44:	1e5a      	subs	r2, r3, #1
 8007f46:	bf45      	ittet	mi
 8007f48:	f1c3 0301 	rsbmi	r3, r3, #1
 8007f4c:	9300      	strmi	r3, [sp, #0]
 8007f4e:	2300      	movpl	r3, #0
 8007f50:	2300      	movmi	r3, #0
 8007f52:	9206      	str	r2, [sp, #24]
 8007f54:	bf54      	ite	pl
 8007f56:	9300      	strpl	r3, [sp, #0]
 8007f58:	9306      	strmi	r3, [sp, #24]
 8007f5a:	2f00      	cmp	r7, #0
 8007f5c:	db39      	blt.n	8007fd2 <_dtoa_r+0x21a>
 8007f5e:	9b06      	ldr	r3, [sp, #24]
 8007f60:	970d      	str	r7, [sp, #52]	@ 0x34
 8007f62:	443b      	add	r3, r7
 8007f64:	9306      	str	r3, [sp, #24]
 8007f66:	2300      	movs	r3, #0
 8007f68:	9308      	str	r3, [sp, #32]
 8007f6a:	9b07      	ldr	r3, [sp, #28]
 8007f6c:	2b09      	cmp	r3, #9
 8007f6e:	d863      	bhi.n	8008038 <_dtoa_r+0x280>
 8007f70:	2b05      	cmp	r3, #5
 8007f72:	bfc4      	itt	gt
 8007f74:	3b04      	subgt	r3, #4
 8007f76:	9307      	strgt	r3, [sp, #28]
 8007f78:	9b07      	ldr	r3, [sp, #28]
 8007f7a:	f1a3 0302 	sub.w	r3, r3, #2
 8007f7e:	bfcc      	ite	gt
 8007f80:	2400      	movgt	r4, #0
 8007f82:	2401      	movle	r4, #1
 8007f84:	2b03      	cmp	r3, #3
 8007f86:	d863      	bhi.n	8008050 <_dtoa_r+0x298>
 8007f88:	e8df f003 	tbb	[pc, r3]
 8007f8c:	2b375452 	.word	0x2b375452
 8007f90:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007f94:	441e      	add	r6, r3
 8007f96:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007f9a:	2b20      	cmp	r3, #32
 8007f9c:	bfc1      	itttt	gt
 8007f9e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007fa2:	409f      	lslgt	r7, r3
 8007fa4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007fa8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007fac:	bfd6      	itet	le
 8007fae:	f1c3 0320 	rsble	r3, r3, #32
 8007fb2:	ea47 0003 	orrgt.w	r0, r7, r3
 8007fb6:	fa04 f003 	lslle.w	r0, r4, r3
 8007fba:	f7f8 fabb 	bl	8000534 <__aeabi_ui2d>
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007fc4:	3e01      	subs	r6, #1
 8007fc6:	9212      	str	r2, [sp, #72]	@ 0x48
 8007fc8:	e776      	b.n	8007eb8 <_dtoa_r+0x100>
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e7b7      	b.n	8007f3e <_dtoa_r+0x186>
 8007fce:	9010      	str	r0, [sp, #64]	@ 0x40
 8007fd0:	e7b6      	b.n	8007f40 <_dtoa_r+0x188>
 8007fd2:	9b00      	ldr	r3, [sp, #0]
 8007fd4:	1bdb      	subs	r3, r3, r7
 8007fd6:	9300      	str	r3, [sp, #0]
 8007fd8:	427b      	negs	r3, r7
 8007fda:	9308      	str	r3, [sp, #32]
 8007fdc:	2300      	movs	r3, #0
 8007fde:	930d      	str	r3, [sp, #52]	@ 0x34
 8007fe0:	e7c3      	b.n	8007f6a <_dtoa_r+0x1b2>
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fe6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007fe8:	eb07 0b03 	add.w	fp, r7, r3
 8007fec:	f10b 0301 	add.w	r3, fp, #1
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	9303      	str	r3, [sp, #12]
 8007ff4:	bfb8      	it	lt
 8007ff6:	2301      	movlt	r3, #1
 8007ff8:	e006      	b.n	8008008 <_dtoa_r+0x250>
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ffe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008000:	2b00      	cmp	r3, #0
 8008002:	dd28      	ble.n	8008056 <_dtoa_r+0x29e>
 8008004:	469b      	mov	fp, r3
 8008006:	9303      	str	r3, [sp, #12]
 8008008:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800800c:	2100      	movs	r1, #0
 800800e:	2204      	movs	r2, #4
 8008010:	f102 0514 	add.w	r5, r2, #20
 8008014:	429d      	cmp	r5, r3
 8008016:	d926      	bls.n	8008066 <_dtoa_r+0x2ae>
 8008018:	6041      	str	r1, [r0, #4]
 800801a:	4648      	mov	r0, r9
 800801c:	f000 ff40 	bl	8008ea0 <_Balloc>
 8008020:	4682      	mov	sl, r0
 8008022:	2800      	cmp	r0, #0
 8008024:	d142      	bne.n	80080ac <_dtoa_r+0x2f4>
 8008026:	4b1e      	ldr	r3, [pc, #120]	@ (80080a0 <_dtoa_r+0x2e8>)
 8008028:	4602      	mov	r2, r0
 800802a:	f240 11af 	movw	r1, #431	@ 0x1af
 800802e:	e6da      	b.n	8007de6 <_dtoa_r+0x2e>
 8008030:	2300      	movs	r3, #0
 8008032:	e7e3      	b.n	8007ffc <_dtoa_r+0x244>
 8008034:	2300      	movs	r3, #0
 8008036:	e7d5      	b.n	8007fe4 <_dtoa_r+0x22c>
 8008038:	2401      	movs	r4, #1
 800803a:	2300      	movs	r3, #0
 800803c:	9307      	str	r3, [sp, #28]
 800803e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008040:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8008044:	2200      	movs	r2, #0
 8008046:	f8cd b00c 	str.w	fp, [sp, #12]
 800804a:	2312      	movs	r3, #18
 800804c:	920c      	str	r2, [sp, #48]	@ 0x30
 800804e:	e7db      	b.n	8008008 <_dtoa_r+0x250>
 8008050:	2301      	movs	r3, #1
 8008052:	9309      	str	r3, [sp, #36]	@ 0x24
 8008054:	e7f4      	b.n	8008040 <_dtoa_r+0x288>
 8008056:	f04f 0b01 	mov.w	fp, #1
 800805a:	f8cd b00c 	str.w	fp, [sp, #12]
 800805e:	465b      	mov	r3, fp
 8008060:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008064:	e7d0      	b.n	8008008 <_dtoa_r+0x250>
 8008066:	3101      	adds	r1, #1
 8008068:	0052      	lsls	r2, r2, #1
 800806a:	e7d1      	b.n	8008010 <_dtoa_r+0x258>
 800806c:	f3af 8000 	nop.w
 8008070:	636f4361 	.word	0x636f4361
 8008074:	3fd287a7 	.word	0x3fd287a7
 8008078:	8b60c8b3 	.word	0x8b60c8b3
 800807c:	3fc68a28 	.word	0x3fc68a28
 8008080:	509f79fb 	.word	0x509f79fb
 8008084:	3fd34413 	.word	0x3fd34413
 8008088:	0800a405 	.word	0x0800a405
 800808c:	0800a41c 	.word	0x0800a41c
 8008090:	7ff00000 	.word	0x7ff00000
 8008094:	0800a3d5 	.word	0x0800a3d5
 8008098:	3ff80000 	.word	0x3ff80000
 800809c:	0800a570 	.word	0x0800a570
 80080a0:	0800a474 	.word	0x0800a474
 80080a4:	0800a401 	.word	0x0800a401
 80080a8:	0800a3d4 	.word	0x0800a3d4
 80080ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80080b0:	6018      	str	r0, [r3, #0]
 80080b2:	9b03      	ldr	r3, [sp, #12]
 80080b4:	2b0e      	cmp	r3, #14
 80080b6:	f200 80a1 	bhi.w	80081fc <_dtoa_r+0x444>
 80080ba:	2c00      	cmp	r4, #0
 80080bc:	f000 809e 	beq.w	80081fc <_dtoa_r+0x444>
 80080c0:	2f00      	cmp	r7, #0
 80080c2:	dd33      	ble.n	800812c <_dtoa_r+0x374>
 80080c4:	4b9c      	ldr	r3, [pc, #624]	@ (8008338 <_dtoa_r+0x580>)
 80080c6:	f007 020f 	and.w	r2, r7, #15
 80080ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080ce:	ed93 7b00 	vldr	d7, [r3]
 80080d2:	05f8      	lsls	r0, r7, #23
 80080d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80080d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80080dc:	d516      	bpl.n	800810c <_dtoa_r+0x354>
 80080de:	4b97      	ldr	r3, [pc, #604]	@ (800833c <_dtoa_r+0x584>)
 80080e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80080e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80080e8:	f7f8 fbc8 	bl	800087c <__aeabi_ddiv>
 80080ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080f0:	f004 040f 	and.w	r4, r4, #15
 80080f4:	2603      	movs	r6, #3
 80080f6:	4d91      	ldr	r5, [pc, #580]	@ (800833c <_dtoa_r+0x584>)
 80080f8:	b954      	cbnz	r4, 8008110 <_dtoa_r+0x358>
 80080fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80080fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008102:	f7f8 fbbb 	bl	800087c <__aeabi_ddiv>
 8008106:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800810a:	e028      	b.n	800815e <_dtoa_r+0x3a6>
 800810c:	2602      	movs	r6, #2
 800810e:	e7f2      	b.n	80080f6 <_dtoa_r+0x33e>
 8008110:	07e1      	lsls	r1, r4, #31
 8008112:	d508      	bpl.n	8008126 <_dtoa_r+0x36e>
 8008114:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008118:	e9d5 2300 	ldrd	r2, r3, [r5]
 800811c:	f7f8 fa84 	bl	8000628 <__aeabi_dmul>
 8008120:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008124:	3601      	adds	r6, #1
 8008126:	1064      	asrs	r4, r4, #1
 8008128:	3508      	adds	r5, #8
 800812a:	e7e5      	b.n	80080f8 <_dtoa_r+0x340>
 800812c:	f000 80af 	beq.w	800828e <_dtoa_r+0x4d6>
 8008130:	427c      	negs	r4, r7
 8008132:	4b81      	ldr	r3, [pc, #516]	@ (8008338 <_dtoa_r+0x580>)
 8008134:	4d81      	ldr	r5, [pc, #516]	@ (800833c <_dtoa_r+0x584>)
 8008136:	f004 020f 	and.w	r2, r4, #15
 800813a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800813e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008142:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008146:	f7f8 fa6f 	bl	8000628 <__aeabi_dmul>
 800814a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800814e:	1124      	asrs	r4, r4, #4
 8008150:	2300      	movs	r3, #0
 8008152:	2602      	movs	r6, #2
 8008154:	2c00      	cmp	r4, #0
 8008156:	f040 808f 	bne.w	8008278 <_dtoa_r+0x4c0>
 800815a:	2b00      	cmp	r3, #0
 800815c:	d1d3      	bne.n	8008106 <_dtoa_r+0x34e>
 800815e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008160:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008164:	2b00      	cmp	r3, #0
 8008166:	f000 8094 	beq.w	8008292 <_dtoa_r+0x4da>
 800816a:	4b75      	ldr	r3, [pc, #468]	@ (8008340 <_dtoa_r+0x588>)
 800816c:	2200      	movs	r2, #0
 800816e:	4620      	mov	r0, r4
 8008170:	4629      	mov	r1, r5
 8008172:	f7f8 fccb 	bl	8000b0c <__aeabi_dcmplt>
 8008176:	2800      	cmp	r0, #0
 8008178:	f000 808b 	beq.w	8008292 <_dtoa_r+0x4da>
 800817c:	9b03      	ldr	r3, [sp, #12]
 800817e:	2b00      	cmp	r3, #0
 8008180:	f000 8087 	beq.w	8008292 <_dtoa_r+0x4da>
 8008184:	f1bb 0f00 	cmp.w	fp, #0
 8008188:	dd34      	ble.n	80081f4 <_dtoa_r+0x43c>
 800818a:	4620      	mov	r0, r4
 800818c:	4b6d      	ldr	r3, [pc, #436]	@ (8008344 <_dtoa_r+0x58c>)
 800818e:	2200      	movs	r2, #0
 8008190:	4629      	mov	r1, r5
 8008192:	f7f8 fa49 	bl	8000628 <__aeabi_dmul>
 8008196:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800819a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800819e:	3601      	adds	r6, #1
 80081a0:	465c      	mov	r4, fp
 80081a2:	4630      	mov	r0, r6
 80081a4:	f7f8 f9d6 	bl	8000554 <__aeabi_i2d>
 80081a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081ac:	f7f8 fa3c 	bl	8000628 <__aeabi_dmul>
 80081b0:	4b65      	ldr	r3, [pc, #404]	@ (8008348 <_dtoa_r+0x590>)
 80081b2:	2200      	movs	r2, #0
 80081b4:	f7f8 f882 	bl	80002bc <__adddf3>
 80081b8:	4605      	mov	r5, r0
 80081ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80081be:	2c00      	cmp	r4, #0
 80081c0:	d16a      	bne.n	8008298 <_dtoa_r+0x4e0>
 80081c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081c6:	4b61      	ldr	r3, [pc, #388]	@ (800834c <_dtoa_r+0x594>)
 80081c8:	2200      	movs	r2, #0
 80081ca:	f7f8 f875 	bl	80002b8 <__aeabi_dsub>
 80081ce:	4602      	mov	r2, r0
 80081d0:	460b      	mov	r3, r1
 80081d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80081d6:	462a      	mov	r2, r5
 80081d8:	4633      	mov	r3, r6
 80081da:	f7f8 fcb5 	bl	8000b48 <__aeabi_dcmpgt>
 80081de:	2800      	cmp	r0, #0
 80081e0:	f040 8298 	bne.w	8008714 <_dtoa_r+0x95c>
 80081e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081e8:	462a      	mov	r2, r5
 80081ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80081ee:	f7f8 fc8d 	bl	8000b0c <__aeabi_dcmplt>
 80081f2:	bb38      	cbnz	r0, 8008244 <_dtoa_r+0x48c>
 80081f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80081f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80081fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80081fe:	2b00      	cmp	r3, #0
 8008200:	f2c0 8157 	blt.w	80084b2 <_dtoa_r+0x6fa>
 8008204:	2f0e      	cmp	r7, #14
 8008206:	f300 8154 	bgt.w	80084b2 <_dtoa_r+0x6fa>
 800820a:	4b4b      	ldr	r3, [pc, #300]	@ (8008338 <_dtoa_r+0x580>)
 800820c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008210:	ed93 7b00 	vldr	d7, [r3]
 8008214:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008216:	2b00      	cmp	r3, #0
 8008218:	ed8d 7b00 	vstr	d7, [sp]
 800821c:	f280 80e5 	bge.w	80083ea <_dtoa_r+0x632>
 8008220:	9b03      	ldr	r3, [sp, #12]
 8008222:	2b00      	cmp	r3, #0
 8008224:	f300 80e1 	bgt.w	80083ea <_dtoa_r+0x632>
 8008228:	d10c      	bne.n	8008244 <_dtoa_r+0x48c>
 800822a:	4b48      	ldr	r3, [pc, #288]	@ (800834c <_dtoa_r+0x594>)
 800822c:	2200      	movs	r2, #0
 800822e:	ec51 0b17 	vmov	r0, r1, d7
 8008232:	f7f8 f9f9 	bl	8000628 <__aeabi_dmul>
 8008236:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800823a:	f7f8 fc7b 	bl	8000b34 <__aeabi_dcmpge>
 800823e:	2800      	cmp	r0, #0
 8008240:	f000 8266 	beq.w	8008710 <_dtoa_r+0x958>
 8008244:	2400      	movs	r4, #0
 8008246:	4625      	mov	r5, r4
 8008248:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800824a:	4656      	mov	r6, sl
 800824c:	ea6f 0803 	mvn.w	r8, r3
 8008250:	2700      	movs	r7, #0
 8008252:	4621      	mov	r1, r4
 8008254:	4648      	mov	r0, r9
 8008256:	f000 fe63 	bl	8008f20 <_Bfree>
 800825a:	2d00      	cmp	r5, #0
 800825c:	f000 80bd 	beq.w	80083da <_dtoa_r+0x622>
 8008260:	b12f      	cbz	r7, 800826e <_dtoa_r+0x4b6>
 8008262:	42af      	cmp	r7, r5
 8008264:	d003      	beq.n	800826e <_dtoa_r+0x4b6>
 8008266:	4639      	mov	r1, r7
 8008268:	4648      	mov	r0, r9
 800826a:	f000 fe59 	bl	8008f20 <_Bfree>
 800826e:	4629      	mov	r1, r5
 8008270:	4648      	mov	r0, r9
 8008272:	f000 fe55 	bl	8008f20 <_Bfree>
 8008276:	e0b0      	b.n	80083da <_dtoa_r+0x622>
 8008278:	07e2      	lsls	r2, r4, #31
 800827a:	d505      	bpl.n	8008288 <_dtoa_r+0x4d0>
 800827c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008280:	f7f8 f9d2 	bl	8000628 <__aeabi_dmul>
 8008284:	3601      	adds	r6, #1
 8008286:	2301      	movs	r3, #1
 8008288:	1064      	asrs	r4, r4, #1
 800828a:	3508      	adds	r5, #8
 800828c:	e762      	b.n	8008154 <_dtoa_r+0x39c>
 800828e:	2602      	movs	r6, #2
 8008290:	e765      	b.n	800815e <_dtoa_r+0x3a6>
 8008292:	9c03      	ldr	r4, [sp, #12]
 8008294:	46b8      	mov	r8, r7
 8008296:	e784      	b.n	80081a2 <_dtoa_r+0x3ea>
 8008298:	4b27      	ldr	r3, [pc, #156]	@ (8008338 <_dtoa_r+0x580>)
 800829a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800829c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80082a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082a4:	4454      	add	r4, sl
 80082a6:	2900      	cmp	r1, #0
 80082a8:	d054      	beq.n	8008354 <_dtoa_r+0x59c>
 80082aa:	4929      	ldr	r1, [pc, #164]	@ (8008350 <_dtoa_r+0x598>)
 80082ac:	2000      	movs	r0, #0
 80082ae:	f7f8 fae5 	bl	800087c <__aeabi_ddiv>
 80082b2:	4633      	mov	r3, r6
 80082b4:	462a      	mov	r2, r5
 80082b6:	f7f7 ffff 	bl	80002b8 <__aeabi_dsub>
 80082ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80082be:	4656      	mov	r6, sl
 80082c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082c4:	f7f8 fc60 	bl	8000b88 <__aeabi_d2iz>
 80082c8:	4605      	mov	r5, r0
 80082ca:	f7f8 f943 	bl	8000554 <__aeabi_i2d>
 80082ce:	4602      	mov	r2, r0
 80082d0:	460b      	mov	r3, r1
 80082d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082d6:	f7f7 ffef 	bl	80002b8 <__aeabi_dsub>
 80082da:	3530      	adds	r5, #48	@ 0x30
 80082dc:	4602      	mov	r2, r0
 80082de:	460b      	mov	r3, r1
 80082e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80082e4:	f806 5b01 	strb.w	r5, [r6], #1
 80082e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80082ec:	f7f8 fc0e 	bl	8000b0c <__aeabi_dcmplt>
 80082f0:	2800      	cmp	r0, #0
 80082f2:	d172      	bne.n	80083da <_dtoa_r+0x622>
 80082f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082f8:	4911      	ldr	r1, [pc, #68]	@ (8008340 <_dtoa_r+0x588>)
 80082fa:	2000      	movs	r0, #0
 80082fc:	f7f7 ffdc 	bl	80002b8 <__aeabi_dsub>
 8008300:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008304:	f7f8 fc02 	bl	8000b0c <__aeabi_dcmplt>
 8008308:	2800      	cmp	r0, #0
 800830a:	f040 80b4 	bne.w	8008476 <_dtoa_r+0x6be>
 800830e:	42a6      	cmp	r6, r4
 8008310:	f43f af70 	beq.w	80081f4 <_dtoa_r+0x43c>
 8008314:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008318:	4b0a      	ldr	r3, [pc, #40]	@ (8008344 <_dtoa_r+0x58c>)
 800831a:	2200      	movs	r2, #0
 800831c:	f7f8 f984 	bl	8000628 <__aeabi_dmul>
 8008320:	4b08      	ldr	r3, [pc, #32]	@ (8008344 <_dtoa_r+0x58c>)
 8008322:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008326:	2200      	movs	r2, #0
 8008328:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800832c:	f7f8 f97c 	bl	8000628 <__aeabi_dmul>
 8008330:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008334:	e7c4      	b.n	80082c0 <_dtoa_r+0x508>
 8008336:	bf00      	nop
 8008338:	0800a570 	.word	0x0800a570
 800833c:	0800a548 	.word	0x0800a548
 8008340:	3ff00000 	.word	0x3ff00000
 8008344:	40240000 	.word	0x40240000
 8008348:	401c0000 	.word	0x401c0000
 800834c:	40140000 	.word	0x40140000
 8008350:	3fe00000 	.word	0x3fe00000
 8008354:	4631      	mov	r1, r6
 8008356:	4628      	mov	r0, r5
 8008358:	f7f8 f966 	bl	8000628 <__aeabi_dmul>
 800835c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008360:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008362:	4656      	mov	r6, sl
 8008364:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008368:	f7f8 fc0e 	bl	8000b88 <__aeabi_d2iz>
 800836c:	4605      	mov	r5, r0
 800836e:	f7f8 f8f1 	bl	8000554 <__aeabi_i2d>
 8008372:	4602      	mov	r2, r0
 8008374:	460b      	mov	r3, r1
 8008376:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800837a:	f7f7 ff9d 	bl	80002b8 <__aeabi_dsub>
 800837e:	3530      	adds	r5, #48	@ 0x30
 8008380:	f806 5b01 	strb.w	r5, [r6], #1
 8008384:	4602      	mov	r2, r0
 8008386:	460b      	mov	r3, r1
 8008388:	42a6      	cmp	r6, r4
 800838a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800838e:	f04f 0200 	mov.w	r2, #0
 8008392:	d124      	bne.n	80083de <_dtoa_r+0x626>
 8008394:	4baf      	ldr	r3, [pc, #700]	@ (8008654 <_dtoa_r+0x89c>)
 8008396:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800839a:	f7f7 ff8f 	bl	80002bc <__adddf3>
 800839e:	4602      	mov	r2, r0
 80083a0:	460b      	mov	r3, r1
 80083a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083a6:	f7f8 fbcf 	bl	8000b48 <__aeabi_dcmpgt>
 80083aa:	2800      	cmp	r0, #0
 80083ac:	d163      	bne.n	8008476 <_dtoa_r+0x6be>
 80083ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80083b2:	49a8      	ldr	r1, [pc, #672]	@ (8008654 <_dtoa_r+0x89c>)
 80083b4:	2000      	movs	r0, #0
 80083b6:	f7f7 ff7f 	bl	80002b8 <__aeabi_dsub>
 80083ba:	4602      	mov	r2, r0
 80083bc:	460b      	mov	r3, r1
 80083be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083c2:	f7f8 fba3 	bl	8000b0c <__aeabi_dcmplt>
 80083c6:	2800      	cmp	r0, #0
 80083c8:	f43f af14 	beq.w	80081f4 <_dtoa_r+0x43c>
 80083cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80083ce:	1e73      	subs	r3, r6, #1
 80083d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80083d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80083d6:	2b30      	cmp	r3, #48	@ 0x30
 80083d8:	d0f8      	beq.n	80083cc <_dtoa_r+0x614>
 80083da:	4647      	mov	r7, r8
 80083dc:	e03b      	b.n	8008456 <_dtoa_r+0x69e>
 80083de:	4b9e      	ldr	r3, [pc, #632]	@ (8008658 <_dtoa_r+0x8a0>)
 80083e0:	f7f8 f922 	bl	8000628 <__aeabi_dmul>
 80083e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083e8:	e7bc      	b.n	8008364 <_dtoa_r+0x5ac>
 80083ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80083ee:	4656      	mov	r6, sl
 80083f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083f4:	4620      	mov	r0, r4
 80083f6:	4629      	mov	r1, r5
 80083f8:	f7f8 fa40 	bl	800087c <__aeabi_ddiv>
 80083fc:	f7f8 fbc4 	bl	8000b88 <__aeabi_d2iz>
 8008400:	4680      	mov	r8, r0
 8008402:	f7f8 f8a7 	bl	8000554 <__aeabi_i2d>
 8008406:	e9dd 2300 	ldrd	r2, r3, [sp]
 800840a:	f7f8 f90d 	bl	8000628 <__aeabi_dmul>
 800840e:	4602      	mov	r2, r0
 8008410:	460b      	mov	r3, r1
 8008412:	4620      	mov	r0, r4
 8008414:	4629      	mov	r1, r5
 8008416:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800841a:	f7f7 ff4d 	bl	80002b8 <__aeabi_dsub>
 800841e:	f806 4b01 	strb.w	r4, [r6], #1
 8008422:	9d03      	ldr	r5, [sp, #12]
 8008424:	eba6 040a 	sub.w	r4, r6, sl
 8008428:	42a5      	cmp	r5, r4
 800842a:	4602      	mov	r2, r0
 800842c:	460b      	mov	r3, r1
 800842e:	d133      	bne.n	8008498 <_dtoa_r+0x6e0>
 8008430:	f7f7 ff44 	bl	80002bc <__adddf3>
 8008434:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008438:	4604      	mov	r4, r0
 800843a:	460d      	mov	r5, r1
 800843c:	f7f8 fb84 	bl	8000b48 <__aeabi_dcmpgt>
 8008440:	b9c0      	cbnz	r0, 8008474 <_dtoa_r+0x6bc>
 8008442:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008446:	4620      	mov	r0, r4
 8008448:	4629      	mov	r1, r5
 800844a:	f7f8 fb55 	bl	8000af8 <__aeabi_dcmpeq>
 800844e:	b110      	cbz	r0, 8008456 <_dtoa_r+0x69e>
 8008450:	f018 0f01 	tst.w	r8, #1
 8008454:	d10e      	bne.n	8008474 <_dtoa_r+0x6bc>
 8008456:	9902      	ldr	r1, [sp, #8]
 8008458:	4648      	mov	r0, r9
 800845a:	f000 fd61 	bl	8008f20 <_Bfree>
 800845e:	2300      	movs	r3, #0
 8008460:	7033      	strb	r3, [r6, #0]
 8008462:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008464:	3701      	adds	r7, #1
 8008466:	601f      	str	r7, [r3, #0]
 8008468:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800846a:	2b00      	cmp	r3, #0
 800846c:	f000 824b 	beq.w	8008906 <_dtoa_r+0xb4e>
 8008470:	601e      	str	r6, [r3, #0]
 8008472:	e248      	b.n	8008906 <_dtoa_r+0xb4e>
 8008474:	46b8      	mov	r8, r7
 8008476:	4633      	mov	r3, r6
 8008478:	461e      	mov	r6, r3
 800847a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800847e:	2a39      	cmp	r2, #57	@ 0x39
 8008480:	d106      	bne.n	8008490 <_dtoa_r+0x6d8>
 8008482:	459a      	cmp	sl, r3
 8008484:	d1f8      	bne.n	8008478 <_dtoa_r+0x6c0>
 8008486:	2230      	movs	r2, #48	@ 0x30
 8008488:	f108 0801 	add.w	r8, r8, #1
 800848c:	f88a 2000 	strb.w	r2, [sl]
 8008490:	781a      	ldrb	r2, [r3, #0]
 8008492:	3201      	adds	r2, #1
 8008494:	701a      	strb	r2, [r3, #0]
 8008496:	e7a0      	b.n	80083da <_dtoa_r+0x622>
 8008498:	4b6f      	ldr	r3, [pc, #444]	@ (8008658 <_dtoa_r+0x8a0>)
 800849a:	2200      	movs	r2, #0
 800849c:	f7f8 f8c4 	bl	8000628 <__aeabi_dmul>
 80084a0:	2200      	movs	r2, #0
 80084a2:	2300      	movs	r3, #0
 80084a4:	4604      	mov	r4, r0
 80084a6:	460d      	mov	r5, r1
 80084a8:	f7f8 fb26 	bl	8000af8 <__aeabi_dcmpeq>
 80084ac:	2800      	cmp	r0, #0
 80084ae:	d09f      	beq.n	80083f0 <_dtoa_r+0x638>
 80084b0:	e7d1      	b.n	8008456 <_dtoa_r+0x69e>
 80084b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084b4:	2a00      	cmp	r2, #0
 80084b6:	f000 80ea 	beq.w	800868e <_dtoa_r+0x8d6>
 80084ba:	9a07      	ldr	r2, [sp, #28]
 80084bc:	2a01      	cmp	r2, #1
 80084be:	f300 80cd 	bgt.w	800865c <_dtoa_r+0x8a4>
 80084c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80084c4:	2a00      	cmp	r2, #0
 80084c6:	f000 80c1 	beq.w	800864c <_dtoa_r+0x894>
 80084ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80084ce:	9c08      	ldr	r4, [sp, #32]
 80084d0:	9e00      	ldr	r6, [sp, #0]
 80084d2:	9a00      	ldr	r2, [sp, #0]
 80084d4:	441a      	add	r2, r3
 80084d6:	9200      	str	r2, [sp, #0]
 80084d8:	9a06      	ldr	r2, [sp, #24]
 80084da:	2101      	movs	r1, #1
 80084dc:	441a      	add	r2, r3
 80084de:	4648      	mov	r0, r9
 80084e0:	9206      	str	r2, [sp, #24]
 80084e2:	f000 fdd1 	bl	8009088 <__i2b>
 80084e6:	4605      	mov	r5, r0
 80084e8:	b166      	cbz	r6, 8008504 <_dtoa_r+0x74c>
 80084ea:	9b06      	ldr	r3, [sp, #24]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	dd09      	ble.n	8008504 <_dtoa_r+0x74c>
 80084f0:	42b3      	cmp	r3, r6
 80084f2:	9a00      	ldr	r2, [sp, #0]
 80084f4:	bfa8      	it	ge
 80084f6:	4633      	movge	r3, r6
 80084f8:	1ad2      	subs	r2, r2, r3
 80084fa:	9200      	str	r2, [sp, #0]
 80084fc:	9a06      	ldr	r2, [sp, #24]
 80084fe:	1af6      	subs	r6, r6, r3
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	9306      	str	r3, [sp, #24]
 8008504:	9b08      	ldr	r3, [sp, #32]
 8008506:	b30b      	cbz	r3, 800854c <_dtoa_r+0x794>
 8008508:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800850a:	2b00      	cmp	r3, #0
 800850c:	f000 80c6 	beq.w	800869c <_dtoa_r+0x8e4>
 8008510:	2c00      	cmp	r4, #0
 8008512:	f000 80c0 	beq.w	8008696 <_dtoa_r+0x8de>
 8008516:	4629      	mov	r1, r5
 8008518:	4622      	mov	r2, r4
 800851a:	4648      	mov	r0, r9
 800851c:	f000 fe6c 	bl	80091f8 <__pow5mult>
 8008520:	9a02      	ldr	r2, [sp, #8]
 8008522:	4601      	mov	r1, r0
 8008524:	4605      	mov	r5, r0
 8008526:	4648      	mov	r0, r9
 8008528:	f000 fdc4 	bl	80090b4 <__multiply>
 800852c:	9902      	ldr	r1, [sp, #8]
 800852e:	4680      	mov	r8, r0
 8008530:	4648      	mov	r0, r9
 8008532:	f000 fcf5 	bl	8008f20 <_Bfree>
 8008536:	9b08      	ldr	r3, [sp, #32]
 8008538:	1b1b      	subs	r3, r3, r4
 800853a:	9308      	str	r3, [sp, #32]
 800853c:	f000 80b1 	beq.w	80086a2 <_dtoa_r+0x8ea>
 8008540:	9a08      	ldr	r2, [sp, #32]
 8008542:	4641      	mov	r1, r8
 8008544:	4648      	mov	r0, r9
 8008546:	f000 fe57 	bl	80091f8 <__pow5mult>
 800854a:	9002      	str	r0, [sp, #8]
 800854c:	2101      	movs	r1, #1
 800854e:	4648      	mov	r0, r9
 8008550:	f000 fd9a 	bl	8009088 <__i2b>
 8008554:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008556:	4604      	mov	r4, r0
 8008558:	2b00      	cmp	r3, #0
 800855a:	f000 81d8 	beq.w	800890e <_dtoa_r+0xb56>
 800855e:	461a      	mov	r2, r3
 8008560:	4601      	mov	r1, r0
 8008562:	4648      	mov	r0, r9
 8008564:	f000 fe48 	bl	80091f8 <__pow5mult>
 8008568:	9b07      	ldr	r3, [sp, #28]
 800856a:	2b01      	cmp	r3, #1
 800856c:	4604      	mov	r4, r0
 800856e:	f300 809f 	bgt.w	80086b0 <_dtoa_r+0x8f8>
 8008572:	9b04      	ldr	r3, [sp, #16]
 8008574:	2b00      	cmp	r3, #0
 8008576:	f040 8097 	bne.w	80086a8 <_dtoa_r+0x8f0>
 800857a:	9b05      	ldr	r3, [sp, #20]
 800857c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008580:	2b00      	cmp	r3, #0
 8008582:	f040 8093 	bne.w	80086ac <_dtoa_r+0x8f4>
 8008586:	9b05      	ldr	r3, [sp, #20]
 8008588:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800858c:	0d1b      	lsrs	r3, r3, #20
 800858e:	051b      	lsls	r3, r3, #20
 8008590:	b133      	cbz	r3, 80085a0 <_dtoa_r+0x7e8>
 8008592:	9b00      	ldr	r3, [sp, #0]
 8008594:	3301      	adds	r3, #1
 8008596:	9300      	str	r3, [sp, #0]
 8008598:	9b06      	ldr	r3, [sp, #24]
 800859a:	3301      	adds	r3, #1
 800859c:	9306      	str	r3, [sp, #24]
 800859e:	2301      	movs	r3, #1
 80085a0:	9308      	str	r3, [sp, #32]
 80085a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f000 81b8 	beq.w	800891a <_dtoa_r+0xb62>
 80085aa:	6923      	ldr	r3, [r4, #16]
 80085ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80085b0:	6918      	ldr	r0, [r3, #16]
 80085b2:	f000 fd1d 	bl	8008ff0 <__hi0bits>
 80085b6:	f1c0 0020 	rsb	r0, r0, #32
 80085ba:	9b06      	ldr	r3, [sp, #24]
 80085bc:	4418      	add	r0, r3
 80085be:	f010 001f 	ands.w	r0, r0, #31
 80085c2:	f000 8082 	beq.w	80086ca <_dtoa_r+0x912>
 80085c6:	f1c0 0320 	rsb	r3, r0, #32
 80085ca:	2b04      	cmp	r3, #4
 80085cc:	dd73      	ble.n	80086b6 <_dtoa_r+0x8fe>
 80085ce:	9b00      	ldr	r3, [sp, #0]
 80085d0:	f1c0 001c 	rsb	r0, r0, #28
 80085d4:	4403      	add	r3, r0
 80085d6:	9300      	str	r3, [sp, #0]
 80085d8:	9b06      	ldr	r3, [sp, #24]
 80085da:	4403      	add	r3, r0
 80085dc:	4406      	add	r6, r0
 80085de:	9306      	str	r3, [sp, #24]
 80085e0:	9b00      	ldr	r3, [sp, #0]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	dd05      	ble.n	80085f2 <_dtoa_r+0x83a>
 80085e6:	9902      	ldr	r1, [sp, #8]
 80085e8:	461a      	mov	r2, r3
 80085ea:	4648      	mov	r0, r9
 80085ec:	f000 fe5e 	bl	80092ac <__lshift>
 80085f0:	9002      	str	r0, [sp, #8]
 80085f2:	9b06      	ldr	r3, [sp, #24]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	dd05      	ble.n	8008604 <_dtoa_r+0x84c>
 80085f8:	4621      	mov	r1, r4
 80085fa:	461a      	mov	r2, r3
 80085fc:	4648      	mov	r0, r9
 80085fe:	f000 fe55 	bl	80092ac <__lshift>
 8008602:	4604      	mov	r4, r0
 8008604:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008606:	2b00      	cmp	r3, #0
 8008608:	d061      	beq.n	80086ce <_dtoa_r+0x916>
 800860a:	9802      	ldr	r0, [sp, #8]
 800860c:	4621      	mov	r1, r4
 800860e:	f000 feb9 	bl	8009384 <__mcmp>
 8008612:	2800      	cmp	r0, #0
 8008614:	da5b      	bge.n	80086ce <_dtoa_r+0x916>
 8008616:	2300      	movs	r3, #0
 8008618:	9902      	ldr	r1, [sp, #8]
 800861a:	220a      	movs	r2, #10
 800861c:	4648      	mov	r0, r9
 800861e:	f000 fca1 	bl	8008f64 <__multadd>
 8008622:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008624:	9002      	str	r0, [sp, #8]
 8008626:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800862a:	2b00      	cmp	r3, #0
 800862c:	f000 8177 	beq.w	800891e <_dtoa_r+0xb66>
 8008630:	4629      	mov	r1, r5
 8008632:	2300      	movs	r3, #0
 8008634:	220a      	movs	r2, #10
 8008636:	4648      	mov	r0, r9
 8008638:	f000 fc94 	bl	8008f64 <__multadd>
 800863c:	f1bb 0f00 	cmp.w	fp, #0
 8008640:	4605      	mov	r5, r0
 8008642:	dc6f      	bgt.n	8008724 <_dtoa_r+0x96c>
 8008644:	9b07      	ldr	r3, [sp, #28]
 8008646:	2b02      	cmp	r3, #2
 8008648:	dc49      	bgt.n	80086de <_dtoa_r+0x926>
 800864a:	e06b      	b.n	8008724 <_dtoa_r+0x96c>
 800864c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800864e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008652:	e73c      	b.n	80084ce <_dtoa_r+0x716>
 8008654:	3fe00000 	.word	0x3fe00000
 8008658:	40240000 	.word	0x40240000
 800865c:	9b03      	ldr	r3, [sp, #12]
 800865e:	1e5c      	subs	r4, r3, #1
 8008660:	9b08      	ldr	r3, [sp, #32]
 8008662:	42a3      	cmp	r3, r4
 8008664:	db09      	blt.n	800867a <_dtoa_r+0x8c2>
 8008666:	1b1c      	subs	r4, r3, r4
 8008668:	9b03      	ldr	r3, [sp, #12]
 800866a:	2b00      	cmp	r3, #0
 800866c:	f6bf af30 	bge.w	80084d0 <_dtoa_r+0x718>
 8008670:	9b00      	ldr	r3, [sp, #0]
 8008672:	9a03      	ldr	r2, [sp, #12]
 8008674:	1a9e      	subs	r6, r3, r2
 8008676:	2300      	movs	r3, #0
 8008678:	e72b      	b.n	80084d2 <_dtoa_r+0x71a>
 800867a:	9b08      	ldr	r3, [sp, #32]
 800867c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800867e:	9408      	str	r4, [sp, #32]
 8008680:	1ae3      	subs	r3, r4, r3
 8008682:	441a      	add	r2, r3
 8008684:	9e00      	ldr	r6, [sp, #0]
 8008686:	9b03      	ldr	r3, [sp, #12]
 8008688:	920d      	str	r2, [sp, #52]	@ 0x34
 800868a:	2400      	movs	r4, #0
 800868c:	e721      	b.n	80084d2 <_dtoa_r+0x71a>
 800868e:	9c08      	ldr	r4, [sp, #32]
 8008690:	9e00      	ldr	r6, [sp, #0]
 8008692:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008694:	e728      	b.n	80084e8 <_dtoa_r+0x730>
 8008696:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800869a:	e751      	b.n	8008540 <_dtoa_r+0x788>
 800869c:	9a08      	ldr	r2, [sp, #32]
 800869e:	9902      	ldr	r1, [sp, #8]
 80086a0:	e750      	b.n	8008544 <_dtoa_r+0x78c>
 80086a2:	f8cd 8008 	str.w	r8, [sp, #8]
 80086a6:	e751      	b.n	800854c <_dtoa_r+0x794>
 80086a8:	2300      	movs	r3, #0
 80086aa:	e779      	b.n	80085a0 <_dtoa_r+0x7e8>
 80086ac:	9b04      	ldr	r3, [sp, #16]
 80086ae:	e777      	b.n	80085a0 <_dtoa_r+0x7e8>
 80086b0:	2300      	movs	r3, #0
 80086b2:	9308      	str	r3, [sp, #32]
 80086b4:	e779      	b.n	80085aa <_dtoa_r+0x7f2>
 80086b6:	d093      	beq.n	80085e0 <_dtoa_r+0x828>
 80086b8:	9a00      	ldr	r2, [sp, #0]
 80086ba:	331c      	adds	r3, #28
 80086bc:	441a      	add	r2, r3
 80086be:	9200      	str	r2, [sp, #0]
 80086c0:	9a06      	ldr	r2, [sp, #24]
 80086c2:	441a      	add	r2, r3
 80086c4:	441e      	add	r6, r3
 80086c6:	9206      	str	r2, [sp, #24]
 80086c8:	e78a      	b.n	80085e0 <_dtoa_r+0x828>
 80086ca:	4603      	mov	r3, r0
 80086cc:	e7f4      	b.n	80086b8 <_dtoa_r+0x900>
 80086ce:	9b03      	ldr	r3, [sp, #12]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	46b8      	mov	r8, r7
 80086d4:	dc20      	bgt.n	8008718 <_dtoa_r+0x960>
 80086d6:	469b      	mov	fp, r3
 80086d8:	9b07      	ldr	r3, [sp, #28]
 80086da:	2b02      	cmp	r3, #2
 80086dc:	dd1e      	ble.n	800871c <_dtoa_r+0x964>
 80086de:	f1bb 0f00 	cmp.w	fp, #0
 80086e2:	f47f adb1 	bne.w	8008248 <_dtoa_r+0x490>
 80086e6:	4621      	mov	r1, r4
 80086e8:	465b      	mov	r3, fp
 80086ea:	2205      	movs	r2, #5
 80086ec:	4648      	mov	r0, r9
 80086ee:	f000 fc39 	bl	8008f64 <__multadd>
 80086f2:	4601      	mov	r1, r0
 80086f4:	4604      	mov	r4, r0
 80086f6:	9802      	ldr	r0, [sp, #8]
 80086f8:	f000 fe44 	bl	8009384 <__mcmp>
 80086fc:	2800      	cmp	r0, #0
 80086fe:	f77f ada3 	ble.w	8008248 <_dtoa_r+0x490>
 8008702:	4656      	mov	r6, sl
 8008704:	2331      	movs	r3, #49	@ 0x31
 8008706:	f806 3b01 	strb.w	r3, [r6], #1
 800870a:	f108 0801 	add.w	r8, r8, #1
 800870e:	e59f      	b.n	8008250 <_dtoa_r+0x498>
 8008710:	9c03      	ldr	r4, [sp, #12]
 8008712:	46b8      	mov	r8, r7
 8008714:	4625      	mov	r5, r4
 8008716:	e7f4      	b.n	8008702 <_dtoa_r+0x94a>
 8008718:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800871c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800871e:	2b00      	cmp	r3, #0
 8008720:	f000 8101 	beq.w	8008926 <_dtoa_r+0xb6e>
 8008724:	2e00      	cmp	r6, #0
 8008726:	dd05      	ble.n	8008734 <_dtoa_r+0x97c>
 8008728:	4629      	mov	r1, r5
 800872a:	4632      	mov	r2, r6
 800872c:	4648      	mov	r0, r9
 800872e:	f000 fdbd 	bl	80092ac <__lshift>
 8008732:	4605      	mov	r5, r0
 8008734:	9b08      	ldr	r3, [sp, #32]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d05c      	beq.n	80087f4 <_dtoa_r+0xa3c>
 800873a:	6869      	ldr	r1, [r5, #4]
 800873c:	4648      	mov	r0, r9
 800873e:	f000 fbaf 	bl	8008ea0 <_Balloc>
 8008742:	4606      	mov	r6, r0
 8008744:	b928      	cbnz	r0, 8008752 <_dtoa_r+0x99a>
 8008746:	4b82      	ldr	r3, [pc, #520]	@ (8008950 <_dtoa_r+0xb98>)
 8008748:	4602      	mov	r2, r0
 800874a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800874e:	f7ff bb4a 	b.w	8007de6 <_dtoa_r+0x2e>
 8008752:	692a      	ldr	r2, [r5, #16]
 8008754:	3202      	adds	r2, #2
 8008756:	0092      	lsls	r2, r2, #2
 8008758:	f105 010c 	add.w	r1, r5, #12
 800875c:	300c      	adds	r0, #12
 800875e:	f7ff fa93 	bl	8007c88 <memcpy>
 8008762:	2201      	movs	r2, #1
 8008764:	4631      	mov	r1, r6
 8008766:	4648      	mov	r0, r9
 8008768:	f000 fda0 	bl	80092ac <__lshift>
 800876c:	f10a 0301 	add.w	r3, sl, #1
 8008770:	9300      	str	r3, [sp, #0]
 8008772:	eb0a 030b 	add.w	r3, sl, fp
 8008776:	9308      	str	r3, [sp, #32]
 8008778:	9b04      	ldr	r3, [sp, #16]
 800877a:	f003 0301 	and.w	r3, r3, #1
 800877e:	462f      	mov	r7, r5
 8008780:	9306      	str	r3, [sp, #24]
 8008782:	4605      	mov	r5, r0
 8008784:	9b00      	ldr	r3, [sp, #0]
 8008786:	9802      	ldr	r0, [sp, #8]
 8008788:	4621      	mov	r1, r4
 800878a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800878e:	f7ff fa89 	bl	8007ca4 <quorem>
 8008792:	4603      	mov	r3, r0
 8008794:	3330      	adds	r3, #48	@ 0x30
 8008796:	9003      	str	r0, [sp, #12]
 8008798:	4639      	mov	r1, r7
 800879a:	9802      	ldr	r0, [sp, #8]
 800879c:	9309      	str	r3, [sp, #36]	@ 0x24
 800879e:	f000 fdf1 	bl	8009384 <__mcmp>
 80087a2:	462a      	mov	r2, r5
 80087a4:	9004      	str	r0, [sp, #16]
 80087a6:	4621      	mov	r1, r4
 80087a8:	4648      	mov	r0, r9
 80087aa:	f000 fe07 	bl	80093bc <__mdiff>
 80087ae:	68c2      	ldr	r2, [r0, #12]
 80087b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087b2:	4606      	mov	r6, r0
 80087b4:	bb02      	cbnz	r2, 80087f8 <_dtoa_r+0xa40>
 80087b6:	4601      	mov	r1, r0
 80087b8:	9802      	ldr	r0, [sp, #8]
 80087ba:	f000 fde3 	bl	8009384 <__mcmp>
 80087be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087c0:	4602      	mov	r2, r0
 80087c2:	4631      	mov	r1, r6
 80087c4:	4648      	mov	r0, r9
 80087c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80087c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80087ca:	f000 fba9 	bl	8008f20 <_Bfree>
 80087ce:	9b07      	ldr	r3, [sp, #28]
 80087d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80087d2:	9e00      	ldr	r6, [sp, #0]
 80087d4:	ea42 0103 	orr.w	r1, r2, r3
 80087d8:	9b06      	ldr	r3, [sp, #24]
 80087da:	4319      	orrs	r1, r3
 80087dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087de:	d10d      	bne.n	80087fc <_dtoa_r+0xa44>
 80087e0:	2b39      	cmp	r3, #57	@ 0x39
 80087e2:	d027      	beq.n	8008834 <_dtoa_r+0xa7c>
 80087e4:	9a04      	ldr	r2, [sp, #16]
 80087e6:	2a00      	cmp	r2, #0
 80087e8:	dd01      	ble.n	80087ee <_dtoa_r+0xa36>
 80087ea:	9b03      	ldr	r3, [sp, #12]
 80087ec:	3331      	adds	r3, #49	@ 0x31
 80087ee:	f88b 3000 	strb.w	r3, [fp]
 80087f2:	e52e      	b.n	8008252 <_dtoa_r+0x49a>
 80087f4:	4628      	mov	r0, r5
 80087f6:	e7b9      	b.n	800876c <_dtoa_r+0x9b4>
 80087f8:	2201      	movs	r2, #1
 80087fa:	e7e2      	b.n	80087c2 <_dtoa_r+0xa0a>
 80087fc:	9904      	ldr	r1, [sp, #16]
 80087fe:	2900      	cmp	r1, #0
 8008800:	db04      	blt.n	800880c <_dtoa_r+0xa54>
 8008802:	9807      	ldr	r0, [sp, #28]
 8008804:	4301      	orrs	r1, r0
 8008806:	9806      	ldr	r0, [sp, #24]
 8008808:	4301      	orrs	r1, r0
 800880a:	d120      	bne.n	800884e <_dtoa_r+0xa96>
 800880c:	2a00      	cmp	r2, #0
 800880e:	ddee      	ble.n	80087ee <_dtoa_r+0xa36>
 8008810:	9902      	ldr	r1, [sp, #8]
 8008812:	9300      	str	r3, [sp, #0]
 8008814:	2201      	movs	r2, #1
 8008816:	4648      	mov	r0, r9
 8008818:	f000 fd48 	bl	80092ac <__lshift>
 800881c:	4621      	mov	r1, r4
 800881e:	9002      	str	r0, [sp, #8]
 8008820:	f000 fdb0 	bl	8009384 <__mcmp>
 8008824:	2800      	cmp	r0, #0
 8008826:	9b00      	ldr	r3, [sp, #0]
 8008828:	dc02      	bgt.n	8008830 <_dtoa_r+0xa78>
 800882a:	d1e0      	bne.n	80087ee <_dtoa_r+0xa36>
 800882c:	07da      	lsls	r2, r3, #31
 800882e:	d5de      	bpl.n	80087ee <_dtoa_r+0xa36>
 8008830:	2b39      	cmp	r3, #57	@ 0x39
 8008832:	d1da      	bne.n	80087ea <_dtoa_r+0xa32>
 8008834:	2339      	movs	r3, #57	@ 0x39
 8008836:	f88b 3000 	strb.w	r3, [fp]
 800883a:	4633      	mov	r3, r6
 800883c:	461e      	mov	r6, r3
 800883e:	3b01      	subs	r3, #1
 8008840:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008844:	2a39      	cmp	r2, #57	@ 0x39
 8008846:	d04e      	beq.n	80088e6 <_dtoa_r+0xb2e>
 8008848:	3201      	adds	r2, #1
 800884a:	701a      	strb	r2, [r3, #0]
 800884c:	e501      	b.n	8008252 <_dtoa_r+0x49a>
 800884e:	2a00      	cmp	r2, #0
 8008850:	dd03      	ble.n	800885a <_dtoa_r+0xaa2>
 8008852:	2b39      	cmp	r3, #57	@ 0x39
 8008854:	d0ee      	beq.n	8008834 <_dtoa_r+0xa7c>
 8008856:	3301      	adds	r3, #1
 8008858:	e7c9      	b.n	80087ee <_dtoa_r+0xa36>
 800885a:	9a00      	ldr	r2, [sp, #0]
 800885c:	9908      	ldr	r1, [sp, #32]
 800885e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008862:	428a      	cmp	r2, r1
 8008864:	d028      	beq.n	80088b8 <_dtoa_r+0xb00>
 8008866:	9902      	ldr	r1, [sp, #8]
 8008868:	2300      	movs	r3, #0
 800886a:	220a      	movs	r2, #10
 800886c:	4648      	mov	r0, r9
 800886e:	f000 fb79 	bl	8008f64 <__multadd>
 8008872:	42af      	cmp	r7, r5
 8008874:	9002      	str	r0, [sp, #8]
 8008876:	f04f 0300 	mov.w	r3, #0
 800887a:	f04f 020a 	mov.w	r2, #10
 800887e:	4639      	mov	r1, r7
 8008880:	4648      	mov	r0, r9
 8008882:	d107      	bne.n	8008894 <_dtoa_r+0xadc>
 8008884:	f000 fb6e 	bl	8008f64 <__multadd>
 8008888:	4607      	mov	r7, r0
 800888a:	4605      	mov	r5, r0
 800888c:	9b00      	ldr	r3, [sp, #0]
 800888e:	3301      	adds	r3, #1
 8008890:	9300      	str	r3, [sp, #0]
 8008892:	e777      	b.n	8008784 <_dtoa_r+0x9cc>
 8008894:	f000 fb66 	bl	8008f64 <__multadd>
 8008898:	4629      	mov	r1, r5
 800889a:	4607      	mov	r7, r0
 800889c:	2300      	movs	r3, #0
 800889e:	220a      	movs	r2, #10
 80088a0:	4648      	mov	r0, r9
 80088a2:	f000 fb5f 	bl	8008f64 <__multadd>
 80088a6:	4605      	mov	r5, r0
 80088a8:	e7f0      	b.n	800888c <_dtoa_r+0xad4>
 80088aa:	f1bb 0f00 	cmp.w	fp, #0
 80088ae:	bfcc      	ite	gt
 80088b0:	465e      	movgt	r6, fp
 80088b2:	2601      	movle	r6, #1
 80088b4:	4456      	add	r6, sl
 80088b6:	2700      	movs	r7, #0
 80088b8:	9902      	ldr	r1, [sp, #8]
 80088ba:	9300      	str	r3, [sp, #0]
 80088bc:	2201      	movs	r2, #1
 80088be:	4648      	mov	r0, r9
 80088c0:	f000 fcf4 	bl	80092ac <__lshift>
 80088c4:	4621      	mov	r1, r4
 80088c6:	9002      	str	r0, [sp, #8]
 80088c8:	f000 fd5c 	bl	8009384 <__mcmp>
 80088cc:	2800      	cmp	r0, #0
 80088ce:	dcb4      	bgt.n	800883a <_dtoa_r+0xa82>
 80088d0:	d102      	bne.n	80088d8 <_dtoa_r+0xb20>
 80088d2:	9b00      	ldr	r3, [sp, #0]
 80088d4:	07db      	lsls	r3, r3, #31
 80088d6:	d4b0      	bmi.n	800883a <_dtoa_r+0xa82>
 80088d8:	4633      	mov	r3, r6
 80088da:	461e      	mov	r6, r3
 80088dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088e0:	2a30      	cmp	r2, #48	@ 0x30
 80088e2:	d0fa      	beq.n	80088da <_dtoa_r+0xb22>
 80088e4:	e4b5      	b.n	8008252 <_dtoa_r+0x49a>
 80088e6:	459a      	cmp	sl, r3
 80088e8:	d1a8      	bne.n	800883c <_dtoa_r+0xa84>
 80088ea:	2331      	movs	r3, #49	@ 0x31
 80088ec:	f108 0801 	add.w	r8, r8, #1
 80088f0:	f88a 3000 	strb.w	r3, [sl]
 80088f4:	e4ad      	b.n	8008252 <_dtoa_r+0x49a>
 80088f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008954 <_dtoa_r+0xb9c>
 80088fc:	b11b      	cbz	r3, 8008906 <_dtoa_r+0xb4e>
 80088fe:	f10a 0308 	add.w	r3, sl, #8
 8008902:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008904:	6013      	str	r3, [r2, #0]
 8008906:	4650      	mov	r0, sl
 8008908:	b017      	add	sp, #92	@ 0x5c
 800890a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800890e:	9b07      	ldr	r3, [sp, #28]
 8008910:	2b01      	cmp	r3, #1
 8008912:	f77f ae2e 	ble.w	8008572 <_dtoa_r+0x7ba>
 8008916:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008918:	9308      	str	r3, [sp, #32]
 800891a:	2001      	movs	r0, #1
 800891c:	e64d      	b.n	80085ba <_dtoa_r+0x802>
 800891e:	f1bb 0f00 	cmp.w	fp, #0
 8008922:	f77f aed9 	ble.w	80086d8 <_dtoa_r+0x920>
 8008926:	4656      	mov	r6, sl
 8008928:	9802      	ldr	r0, [sp, #8]
 800892a:	4621      	mov	r1, r4
 800892c:	f7ff f9ba 	bl	8007ca4 <quorem>
 8008930:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008934:	f806 3b01 	strb.w	r3, [r6], #1
 8008938:	eba6 020a 	sub.w	r2, r6, sl
 800893c:	4593      	cmp	fp, r2
 800893e:	ddb4      	ble.n	80088aa <_dtoa_r+0xaf2>
 8008940:	9902      	ldr	r1, [sp, #8]
 8008942:	2300      	movs	r3, #0
 8008944:	220a      	movs	r2, #10
 8008946:	4648      	mov	r0, r9
 8008948:	f000 fb0c 	bl	8008f64 <__multadd>
 800894c:	9002      	str	r0, [sp, #8]
 800894e:	e7eb      	b.n	8008928 <_dtoa_r+0xb70>
 8008950:	0800a474 	.word	0x0800a474
 8008954:	0800a3f8 	.word	0x0800a3f8

08008958 <__sfputc_r>:
 8008958:	6893      	ldr	r3, [r2, #8]
 800895a:	3b01      	subs	r3, #1
 800895c:	2b00      	cmp	r3, #0
 800895e:	b410      	push	{r4}
 8008960:	6093      	str	r3, [r2, #8]
 8008962:	da08      	bge.n	8008976 <__sfputc_r+0x1e>
 8008964:	6994      	ldr	r4, [r2, #24]
 8008966:	42a3      	cmp	r3, r4
 8008968:	db01      	blt.n	800896e <__sfputc_r+0x16>
 800896a:	290a      	cmp	r1, #10
 800896c:	d103      	bne.n	8008976 <__sfputc_r+0x1e>
 800896e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008972:	f000 be52 	b.w	800961a <__swbuf_r>
 8008976:	6813      	ldr	r3, [r2, #0]
 8008978:	1c58      	adds	r0, r3, #1
 800897a:	6010      	str	r0, [r2, #0]
 800897c:	7019      	strb	r1, [r3, #0]
 800897e:	4608      	mov	r0, r1
 8008980:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008984:	4770      	bx	lr

08008986 <__sfputs_r>:
 8008986:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008988:	4606      	mov	r6, r0
 800898a:	460f      	mov	r7, r1
 800898c:	4614      	mov	r4, r2
 800898e:	18d5      	adds	r5, r2, r3
 8008990:	42ac      	cmp	r4, r5
 8008992:	d101      	bne.n	8008998 <__sfputs_r+0x12>
 8008994:	2000      	movs	r0, #0
 8008996:	e007      	b.n	80089a8 <__sfputs_r+0x22>
 8008998:	f814 1b01 	ldrb.w	r1, [r4], #1
 800899c:	463a      	mov	r2, r7
 800899e:	4630      	mov	r0, r6
 80089a0:	f7ff ffda 	bl	8008958 <__sfputc_r>
 80089a4:	1c43      	adds	r3, r0, #1
 80089a6:	d1f3      	bne.n	8008990 <__sfputs_r+0xa>
 80089a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080089ac <_vfiprintf_r>:
 80089ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b0:	460d      	mov	r5, r1
 80089b2:	b09d      	sub	sp, #116	@ 0x74
 80089b4:	4614      	mov	r4, r2
 80089b6:	4698      	mov	r8, r3
 80089b8:	4606      	mov	r6, r0
 80089ba:	b118      	cbz	r0, 80089c4 <_vfiprintf_r+0x18>
 80089bc:	6a03      	ldr	r3, [r0, #32]
 80089be:	b90b      	cbnz	r3, 80089c4 <_vfiprintf_r+0x18>
 80089c0:	f7ff f882 	bl	8007ac8 <__sinit>
 80089c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089c6:	07d9      	lsls	r1, r3, #31
 80089c8:	d405      	bmi.n	80089d6 <_vfiprintf_r+0x2a>
 80089ca:	89ab      	ldrh	r3, [r5, #12]
 80089cc:	059a      	lsls	r2, r3, #22
 80089ce:	d402      	bmi.n	80089d6 <_vfiprintf_r+0x2a>
 80089d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089d2:	f7ff f952 	bl	8007c7a <__retarget_lock_acquire_recursive>
 80089d6:	89ab      	ldrh	r3, [r5, #12]
 80089d8:	071b      	lsls	r3, r3, #28
 80089da:	d501      	bpl.n	80089e0 <_vfiprintf_r+0x34>
 80089dc:	692b      	ldr	r3, [r5, #16]
 80089de:	b99b      	cbnz	r3, 8008a08 <_vfiprintf_r+0x5c>
 80089e0:	4629      	mov	r1, r5
 80089e2:	4630      	mov	r0, r6
 80089e4:	f000 fe58 	bl	8009698 <__swsetup_r>
 80089e8:	b170      	cbz	r0, 8008a08 <_vfiprintf_r+0x5c>
 80089ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089ec:	07dc      	lsls	r4, r3, #31
 80089ee:	d504      	bpl.n	80089fa <_vfiprintf_r+0x4e>
 80089f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089f4:	b01d      	add	sp, #116	@ 0x74
 80089f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089fa:	89ab      	ldrh	r3, [r5, #12]
 80089fc:	0598      	lsls	r0, r3, #22
 80089fe:	d4f7      	bmi.n	80089f0 <_vfiprintf_r+0x44>
 8008a00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a02:	f7ff f93b 	bl	8007c7c <__retarget_lock_release_recursive>
 8008a06:	e7f3      	b.n	80089f0 <_vfiprintf_r+0x44>
 8008a08:	2300      	movs	r3, #0
 8008a0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a0c:	2320      	movs	r3, #32
 8008a0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a12:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a16:	2330      	movs	r3, #48	@ 0x30
 8008a18:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008bc8 <_vfiprintf_r+0x21c>
 8008a1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a20:	f04f 0901 	mov.w	r9, #1
 8008a24:	4623      	mov	r3, r4
 8008a26:	469a      	mov	sl, r3
 8008a28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a2c:	b10a      	cbz	r2, 8008a32 <_vfiprintf_r+0x86>
 8008a2e:	2a25      	cmp	r2, #37	@ 0x25
 8008a30:	d1f9      	bne.n	8008a26 <_vfiprintf_r+0x7a>
 8008a32:	ebba 0b04 	subs.w	fp, sl, r4
 8008a36:	d00b      	beq.n	8008a50 <_vfiprintf_r+0xa4>
 8008a38:	465b      	mov	r3, fp
 8008a3a:	4622      	mov	r2, r4
 8008a3c:	4629      	mov	r1, r5
 8008a3e:	4630      	mov	r0, r6
 8008a40:	f7ff ffa1 	bl	8008986 <__sfputs_r>
 8008a44:	3001      	adds	r0, #1
 8008a46:	f000 80a7 	beq.w	8008b98 <_vfiprintf_r+0x1ec>
 8008a4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a4c:	445a      	add	r2, fp
 8008a4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a50:	f89a 3000 	ldrb.w	r3, [sl]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	f000 809f 	beq.w	8008b98 <_vfiprintf_r+0x1ec>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a64:	f10a 0a01 	add.w	sl, sl, #1
 8008a68:	9304      	str	r3, [sp, #16]
 8008a6a:	9307      	str	r3, [sp, #28]
 8008a6c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a70:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a72:	4654      	mov	r4, sl
 8008a74:	2205      	movs	r2, #5
 8008a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a7a:	4853      	ldr	r0, [pc, #332]	@ (8008bc8 <_vfiprintf_r+0x21c>)
 8008a7c:	f7f7 fbc0 	bl	8000200 <memchr>
 8008a80:	9a04      	ldr	r2, [sp, #16]
 8008a82:	b9d8      	cbnz	r0, 8008abc <_vfiprintf_r+0x110>
 8008a84:	06d1      	lsls	r1, r2, #27
 8008a86:	bf44      	itt	mi
 8008a88:	2320      	movmi	r3, #32
 8008a8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a8e:	0713      	lsls	r3, r2, #28
 8008a90:	bf44      	itt	mi
 8008a92:	232b      	movmi	r3, #43	@ 0x2b
 8008a94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a98:	f89a 3000 	ldrb.w	r3, [sl]
 8008a9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a9e:	d015      	beq.n	8008acc <_vfiprintf_r+0x120>
 8008aa0:	9a07      	ldr	r2, [sp, #28]
 8008aa2:	4654      	mov	r4, sl
 8008aa4:	2000      	movs	r0, #0
 8008aa6:	f04f 0c0a 	mov.w	ip, #10
 8008aaa:	4621      	mov	r1, r4
 8008aac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ab0:	3b30      	subs	r3, #48	@ 0x30
 8008ab2:	2b09      	cmp	r3, #9
 8008ab4:	d94b      	bls.n	8008b4e <_vfiprintf_r+0x1a2>
 8008ab6:	b1b0      	cbz	r0, 8008ae6 <_vfiprintf_r+0x13a>
 8008ab8:	9207      	str	r2, [sp, #28]
 8008aba:	e014      	b.n	8008ae6 <_vfiprintf_r+0x13a>
 8008abc:	eba0 0308 	sub.w	r3, r0, r8
 8008ac0:	fa09 f303 	lsl.w	r3, r9, r3
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	9304      	str	r3, [sp, #16]
 8008ac8:	46a2      	mov	sl, r4
 8008aca:	e7d2      	b.n	8008a72 <_vfiprintf_r+0xc6>
 8008acc:	9b03      	ldr	r3, [sp, #12]
 8008ace:	1d19      	adds	r1, r3, #4
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	9103      	str	r1, [sp, #12]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	bfbb      	ittet	lt
 8008ad8:	425b      	neglt	r3, r3
 8008ada:	f042 0202 	orrlt.w	r2, r2, #2
 8008ade:	9307      	strge	r3, [sp, #28]
 8008ae0:	9307      	strlt	r3, [sp, #28]
 8008ae2:	bfb8      	it	lt
 8008ae4:	9204      	strlt	r2, [sp, #16]
 8008ae6:	7823      	ldrb	r3, [r4, #0]
 8008ae8:	2b2e      	cmp	r3, #46	@ 0x2e
 8008aea:	d10a      	bne.n	8008b02 <_vfiprintf_r+0x156>
 8008aec:	7863      	ldrb	r3, [r4, #1]
 8008aee:	2b2a      	cmp	r3, #42	@ 0x2a
 8008af0:	d132      	bne.n	8008b58 <_vfiprintf_r+0x1ac>
 8008af2:	9b03      	ldr	r3, [sp, #12]
 8008af4:	1d1a      	adds	r2, r3, #4
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	9203      	str	r2, [sp, #12]
 8008afa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008afe:	3402      	adds	r4, #2
 8008b00:	9305      	str	r3, [sp, #20]
 8008b02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008bd8 <_vfiprintf_r+0x22c>
 8008b06:	7821      	ldrb	r1, [r4, #0]
 8008b08:	2203      	movs	r2, #3
 8008b0a:	4650      	mov	r0, sl
 8008b0c:	f7f7 fb78 	bl	8000200 <memchr>
 8008b10:	b138      	cbz	r0, 8008b22 <_vfiprintf_r+0x176>
 8008b12:	9b04      	ldr	r3, [sp, #16]
 8008b14:	eba0 000a 	sub.w	r0, r0, sl
 8008b18:	2240      	movs	r2, #64	@ 0x40
 8008b1a:	4082      	lsls	r2, r0
 8008b1c:	4313      	orrs	r3, r2
 8008b1e:	3401      	adds	r4, #1
 8008b20:	9304      	str	r3, [sp, #16]
 8008b22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b26:	4829      	ldr	r0, [pc, #164]	@ (8008bcc <_vfiprintf_r+0x220>)
 8008b28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b2c:	2206      	movs	r2, #6
 8008b2e:	f7f7 fb67 	bl	8000200 <memchr>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d03f      	beq.n	8008bb6 <_vfiprintf_r+0x20a>
 8008b36:	4b26      	ldr	r3, [pc, #152]	@ (8008bd0 <_vfiprintf_r+0x224>)
 8008b38:	bb1b      	cbnz	r3, 8008b82 <_vfiprintf_r+0x1d6>
 8008b3a:	9b03      	ldr	r3, [sp, #12]
 8008b3c:	3307      	adds	r3, #7
 8008b3e:	f023 0307 	bic.w	r3, r3, #7
 8008b42:	3308      	adds	r3, #8
 8008b44:	9303      	str	r3, [sp, #12]
 8008b46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b48:	443b      	add	r3, r7
 8008b4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b4c:	e76a      	b.n	8008a24 <_vfiprintf_r+0x78>
 8008b4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b52:	460c      	mov	r4, r1
 8008b54:	2001      	movs	r0, #1
 8008b56:	e7a8      	b.n	8008aaa <_vfiprintf_r+0xfe>
 8008b58:	2300      	movs	r3, #0
 8008b5a:	3401      	adds	r4, #1
 8008b5c:	9305      	str	r3, [sp, #20]
 8008b5e:	4619      	mov	r1, r3
 8008b60:	f04f 0c0a 	mov.w	ip, #10
 8008b64:	4620      	mov	r0, r4
 8008b66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b6a:	3a30      	subs	r2, #48	@ 0x30
 8008b6c:	2a09      	cmp	r2, #9
 8008b6e:	d903      	bls.n	8008b78 <_vfiprintf_r+0x1cc>
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d0c6      	beq.n	8008b02 <_vfiprintf_r+0x156>
 8008b74:	9105      	str	r1, [sp, #20]
 8008b76:	e7c4      	b.n	8008b02 <_vfiprintf_r+0x156>
 8008b78:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b7c:	4604      	mov	r4, r0
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e7f0      	b.n	8008b64 <_vfiprintf_r+0x1b8>
 8008b82:	ab03      	add	r3, sp, #12
 8008b84:	9300      	str	r3, [sp, #0]
 8008b86:	462a      	mov	r2, r5
 8008b88:	4b12      	ldr	r3, [pc, #72]	@ (8008bd4 <_vfiprintf_r+0x228>)
 8008b8a:	a904      	add	r1, sp, #16
 8008b8c:	4630      	mov	r0, r6
 8008b8e:	f7fe fb59 	bl	8007244 <_printf_float>
 8008b92:	4607      	mov	r7, r0
 8008b94:	1c78      	adds	r0, r7, #1
 8008b96:	d1d6      	bne.n	8008b46 <_vfiprintf_r+0x19a>
 8008b98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b9a:	07d9      	lsls	r1, r3, #31
 8008b9c:	d405      	bmi.n	8008baa <_vfiprintf_r+0x1fe>
 8008b9e:	89ab      	ldrh	r3, [r5, #12]
 8008ba0:	059a      	lsls	r2, r3, #22
 8008ba2:	d402      	bmi.n	8008baa <_vfiprintf_r+0x1fe>
 8008ba4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ba6:	f7ff f869 	bl	8007c7c <__retarget_lock_release_recursive>
 8008baa:	89ab      	ldrh	r3, [r5, #12]
 8008bac:	065b      	lsls	r3, r3, #25
 8008bae:	f53f af1f 	bmi.w	80089f0 <_vfiprintf_r+0x44>
 8008bb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008bb4:	e71e      	b.n	80089f4 <_vfiprintf_r+0x48>
 8008bb6:	ab03      	add	r3, sp, #12
 8008bb8:	9300      	str	r3, [sp, #0]
 8008bba:	462a      	mov	r2, r5
 8008bbc:	4b05      	ldr	r3, [pc, #20]	@ (8008bd4 <_vfiprintf_r+0x228>)
 8008bbe:	a904      	add	r1, sp, #16
 8008bc0:	4630      	mov	r0, r6
 8008bc2:	f7fe fdd7 	bl	8007774 <_printf_i>
 8008bc6:	e7e4      	b.n	8008b92 <_vfiprintf_r+0x1e6>
 8008bc8:	0800a485 	.word	0x0800a485
 8008bcc:	0800a48f 	.word	0x0800a48f
 8008bd0:	08007245 	.word	0x08007245
 8008bd4:	08008987 	.word	0x08008987
 8008bd8:	0800a48b 	.word	0x0800a48b

08008bdc <malloc>:
 8008bdc:	4b02      	ldr	r3, [pc, #8]	@ (8008be8 <malloc+0xc>)
 8008bde:	4601      	mov	r1, r0
 8008be0:	6818      	ldr	r0, [r3, #0]
 8008be2:	f000 b825 	b.w	8008c30 <_malloc_r>
 8008be6:	bf00      	nop
 8008be8:	2004001c 	.word	0x2004001c

08008bec <sbrk_aligned>:
 8008bec:	b570      	push	{r4, r5, r6, lr}
 8008bee:	4e0f      	ldr	r6, [pc, #60]	@ (8008c2c <sbrk_aligned+0x40>)
 8008bf0:	460c      	mov	r4, r1
 8008bf2:	6831      	ldr	r1, [r6, #0]
 8008bf4:	4605      	mov	r5, r0
 8008bf6:	b911      	cbnz	r1, 8008bfe <sbrk_aligned+0x12>
 8008bf8:	f000 fe3a 	bl	8009870 <_sbrk_r>
 8008bfc:	6030      	str	r0, [r6, #0]
 8008bfe:	4621      	mov	r1, r4
 8008c00:	4628      	mov	r0, r5
 8008c02:	f000 fe35 	bl	8009870 <_sbrk_r>
 8008c06:	1c43      	adds	r3, r0, #1
 8008c08:	d103      	bne.n	8008c12 <sbrk_aligned+0x26>
 8008c0a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008c0e:	4620      	mov	r0, r4
 8008c10:	bd70      	pop	{r4, r5, r6, pc}
 8008c12:	1cc4      	adds	r4, r0, #3
 8008c14:	f024 0403 	bic.w	r4, r4, #3
 8008c18:	42a0      	cmp	r0, r4
 8008c1a:	d0f8      	beq.n	8008c0e <sbrk_aligned+0x22>
 8008c1c:	1a21      	subs	r1, r4, r0
 8008c1e:	4628      	mov	r0, r5
 8008c20:	f000 fe26 	bl	8009870 <_sbrk_r>
 8008c24:	3001      	adds	r0, #1
 8008c26:	d1f2      	bne.n	8008c0e <sbrk_aligned+0x22>
 8008c28:	e7ef      	b.n	8008c0a <sbrk_aligned+0x1e>
 8008c2a:	bf00      	nop
 8008c2c:	20040938 	.word	0x20040938

08008c30 <_malloc_r>:
 8008c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c34:	1ccd      	adds	r5, r1, #3
 8008c36:	f025 0503 	bic.w	r5, r5, #3
 8008c3a:	3508      	adds	r5, #8
 8008c3c:	2d0c      	cmp	r5, #12
 8008c3e:	bf38      	it	cc
 8008c40:	250c      	movcc	r5, #12
 8008c42:	2d00      	cmp	r5, #0
 8008c44:	4606      	mov	r6, r0
 8008c46:	db01      	blt.n	8008c4c <_malloc_r+0x1c>
 8008c48:	42a9      	cmp	r1, r5
 8008c4a:	d904      	bls.n	8008c56 <_malloc_r+0x26>
 8008c4c:	230c      	movs	r3, #12
 8008c4e:	6033      	str	r3, [r6, #0]
 8008c50:	2000      	movs	r0, #0
 8008c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008d2c <_malloc_r+0xfc>
 8008c5a:	f000 f915 	bl	8008e88 <__malloc_lock>
 8008c5e:	f8d8 3000 	ldr.w	r3, [r8]
 8008c62:	461c      	mov	r4, r3
 8008c64:	bb44      	cbnz	r4, 8008cb8 <_malloc_r+0x88>
 8008c66:	4629      	mov	r1, r5
 8008c68:	4630      	mov	r0, r6
 8008c6a:	f7ff ffbf 	bl	8008bec <sbrk_aligned>
 8008c6e:	1c43      	adds	r3, r0, #1
 8008c70:	4604      	mov	r4, r0
 8008c72:	d158      	bne.n	8008d26 <_malloc_r+0xf6>
 8008c74:	f8d8 4000 	ldr.w	r4, [r8]
 8008c78:	4627      	mov	r7, r4
 8008c7a:	2f00      	cmp	r7, #0
 8008c7c:	d143      	bne.n	8008d06 <_malloc_r+0xd6>
 8008c7e:	2c00      	cmp	r4, #0
 8008c80:	d04b      	beq.n	8008d1a <_malloc_r+0xea>
 8008c82:	6823      	ldr	r3, [r4, #0]
 8008c84:	4639      	mov	r1, r7
 8008c86:	4630      	mov	r0, r6
 8008c88:	eb04 0903 	add.w	r9, r4, r3
 8008c8c:	f000 fdf0 	bl	8009870 <_sbrk_r>
 8008c90:	4581      	cmp	r9, r0
 8008c92:	d142      	bne.n	8008d1a <_malloc_r+0xea>
 8008c94:	6821      	ldr	r1, [r4, #0]
 8008c96:	1a6d      	subs	r5, r5, r1
 8008c98:	4629      	mov	r1, r5
 8008c9a:	4630      	mov	r0, r6
 8008c9c:	f7ff ffa6 	bl	8008bec <sbrk_aligned>
 8008ca0:	3001      	adds	r0, #1
 8008ca2:	d03a      	beq.n	8008d1a <_malloc_r+0xea>
 8008ca4:	6823      	ldr	r3, [r4, #0]
 8008ca6:	442b      	add	r3, r5
 8008ca8:	6023      	str	r3, [r4, #0]
 8008caa:	f8d8 3000 	ldr.w	r3, [r8]
 8008cae:	685a      	ldr	r2, [r3, #4]
 8008cb0:	bb62      	cbnz	r2, 8008d0c <_malloc_r+0xdc>
 8008cb2:	f8c8 7000 	str.w	r7, [r8]
 8008cb6:	e00f      	b.n	8008cd8 <_malloc_r+0xa8>
 8008cb8:	6822      	ldr	r2, [r4, #0]
 8008cba:	1b52      	subs	r2, r2, r5
 8008cbc:	d420      	bmi.n	8008d00 <_malloc_r+0xd0>
 8008cbe:	2a0b      	cmp	r2, #11
 8008cc0:	d917      	bls.n	8008cf2 <_malloc_r+0xc2>
 8008cc2:	1961      	adds	r1, r4, r5
 8008cc4:	42a3      	cmp	r3, r4
 8008cc6:	6025      	str	r5, [r4, #0]
 8008cc8:	bf18      	it	ne
 8008cca:	6059      	strne	r1, [r3, #4]
 8008ccc:	6863      	ldr	r3, [r4, #4]
 8008cce:	bf08      	it	eq
 8008cd0:	f8c8 1000 	streq.w	r1, [r8]
 8008cd4:	5162      	str	r2, [r4, r5]
 8008cd6:	604b      	str	r3, [r1, #4]
 8008cd8:	4630      	mov	r0, r6
 8008cda:	f000 f8db 	bl	8008e94 <__malloc_unlock>
 8008cde:	f104 000b 	add.w	r0, r4, #11
 8008ce2:	1d23      	adds	r3, r4, #4
 8008ce4:	f020 0007 	bic.w	r0, r0, #7
 8008ce8:	1ac2      	subs	r2, r0, r3
 8008cea:	bf1c      	itt	ne
 8008cec:	1a1b      	subne	r3, r3, r0
 8008cee:	50a3      	strne	r3, [r4, r2]
 8008cf0:	e7af      	b.n	8008c52 <_malloc_r+0x22>
 8008cf2:	6862      	ldr	r2, [r4, #4]
 8008cf4:	42a3      	cmp	r3, r4
 8008cf6:	bf0c      	ite	eq
 8008cf8:	f8c8 2000 	streq.w	r2, [r8]
 8008cfc:	605a      	strne	r2, [r3, #4]
 8008cfe:	e7eb      	b.n	8008cd8 <_malloc_r+0xa8>
 8008d00:	4623      	mov	r3, r4
 8008d02:	6864      	ldr	r4, [r4, #4]
 8008d04:	e7ae      	b.n	8008c64 <_malloc_r+0x34>
 8008d06:	463c      	mov	r4, r7
 8008d08:	687f      	ldr	r7, [r7, #4]
 8008d0a:	e7b6      	b.n	8008c7a <_malloc_r+0x4a>
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	42a3      	cmp	r3, r4
 8008d12:	d1fb      	bne.n	8008d0c <_malloc_r+0xdc>
 8008d14:	2300      	movs	r3, #0
 8008d16:	6053      	str	r3, [r2, #4]
 8008d18:	e7de      	b.n	8008cd8 <_malloc_r+0xa8>
 8008d1a:	230c      	movs	r3, #12
 8008d1c:	6033      	str	r3, [r6, #0]
 8008d1e:	4630      	mov	r0, r6
 8008d20:	f000 f8b8 	bl	8008e94 <__malloc_unlock>
 8008d24:	e794      	b.n	8008c50 <_malloc_r+0x20>
 8008d26:	6005      	str	r5, [r0, #0]
 8008d28:	e7d6      	b.n	8008cd8 <_malloc_r+0xa8>
 8008d2a:	bf00      	nop
 8008d2c:	2004093c 	.word	0x2004093c

08008d30 <__sflush_r>:
 8008d30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d38:	0716      	lsls	r6, r2, #28
 8008d3a:	4605      	mov	r5, r0
 8008d3c:	460c      	mov	r4, r1
 8008d3e:	d454      	bmi.n	8008dea <__sflush_r+0xba>
 8008d40:	684b      	ldr	r3, [r1, #4]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	dc02      	bgt.n	8008d4c <__sflush_r+0x1c>
 8008d46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	dd48      	ble.n	8008dde <__sflush_r+0xae>
 8008d4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d4e:	2e00      	cmp	r6, #0
 8008d50:	d045      	beq.n	8008dde <__sflush_r+0xae>
 8008d52:	2300      	movs	r3, #0
 8008d54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d58:	682f      	ldr	r7, [r5, #0]
 8008d5a:	6a21      	ldr	r1, [r4, #32]
 8008d5c:	602b      	str	r3, [r5, #0]
 8008d5e:	d030      	beq.n	8008dc2 <__sflush_r+0x92>
 8008d60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008d62:	89a3      	ldrh	r3, [r4, #12]
 8008d64:	0759      	lsls	r1, r3, #29
 8008d66:	d505      	bpl.n	8008d74 <__sflush_r+0x44>
 8008d68:	6863      	ldr	r3, [r4, #4]
 8008d6a:	1ad2      	subs	r2, r2, r3
 8008d6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008d6e:	b10b      	cbz	r3, 8008d74 <__sflush_r+0x44>
 8008d70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008d72:	1ad2      	subs	r2, r2, r3
 8008d74:	2300      	movs	r3, #0
 8008d76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d78:	6a21      	ldr	r1, [r4, #32]
 8008d7a:	4628      	mov	r0, r5
 8008d7c:	47b0      	blx	r6
 8008d7e:	1c43      	adds	r3, r0, #1
 8008d80:	89a3      	ldrh	r3, [r4, #12]
 8008d82:	d106      	bne.n	8008d92 <__sflush_r+0x62>
 8008d84:	6829      	ldr	r1, [r5, #0]
 8008d86:	291d      	cmp	r1, #29
 8008d88:	d82b      	bhi.n	8008de2 <__sflush_r+0xb2>
 8008d8a:	4a2a      	ldr	r2, [pc, #168]	@ (8008e34 <__sflush_r+0x104>)
 8008d8c:	40ca      	lsrs	r2, r1
 8008d8e:	07d6      	lsls	r6, r2, #31
 8008d90:	d527      	bpl.n	8008de2 <__sflush_r+0xb2>
 8008d92:	2200      	movs	r2, #0
 8008d94:	6062      	str	r2, [r4, #4]
 8008d96:	04d9      	lsls	r1, r3, #19
 8008d98:	6922      	ldr	r2, [r4, #16]
 8008d9a:	6022      	str	r2, [r4, #0]
 8008d9c:	d504      	bpl.n	8008da8 <__sflush_r+0x78>
 8008d9e:	1c42      	adds	r2, r0, #1
 8008da0:	d101      	bne.n	8008da6 <__sflush_r+0x76>
 8008da2:	682b      	ldr	r3, [r5, #0]
 8008da4:	b903      	cbnz	r3, 8008da8 <__sflush_r+0x78>
 8008da6:	6560      	str	r0, [r4, #84]	@ 0x54
 8008da8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008daa:	602f      	str	r7, [r5, #0]
 8008dac:	b1b9      	cbz	r1, 8008dde <__sflush_r+0xae>
 8008dae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008db2:	4299      	cmp	r1, r3
 8008db4:	d002      	beq.n	8008dbc <__sflush_r+0x8c>
 8008db6:	4628      	mov	r0, r5
 8008db8:	f000 fdd0 	bl	800995c <_free_r>
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8008dc0:	e00d      	b.n	8008dde <__sflush_r+0xae>
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	47b0      	blx	r6
 8008dc8:	4602      	mov	r2, r0
 8008dca:	1c50      	adds	r0, r2, #1
 8008dcc:	d1c9      	bne.n	8008d62 <__sflush_r+0x32>
 8008dce:	682b      	ldr	r3, [r5, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d0c6      	beq.n	8008d62 <__sflush_r+0x32>
 8008dd4:	2b1d      	cmp	r3, #29
 8008dd6:	d001      	beq.n	8008ddc <__sflush_r+0xac>
 8008dd8:	2b16      	cmp	r3, #22
 8008dda:	d11e      	bne.n	8008e1a <__sflush_r+0xea>
 8008ddc:	602f      	str	r7, [r5, #0]
 8008dde:	2000      	movs	r0, #0
 8008de0:	e022      	b.n	8008e28 <__sflush_r+0xf8>
 8008de2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008de6:	b21b      	sxth	r3, r3
 8008de8:	e01b      	b.n	8008e22 <__sflush_r+0xf2>
 8008dea:	690f      	ldr	r7, [r1, #16]
 8008dec:	2f00      	cmp	r7, #0
 8008dee:	d0f6      	beq.n	8008dde <__sflush_r+0xae>
 8008df0:	0793      	lsls	r3, r2, #30
 8008df2:	680e      	ldr	r6, [r1, #0]
 8008df4:	bf08      	it	eq
 8008df6:	694b      	ldreq	r3, [r1, #20]
 8008df8:	600f      	str	r7, [r1, #0]
 8008dfa:	bf18      	it	ne
 8008dfc:	2300      	movne	r3, #0
 8008dfe:	eba6 0807 	sub.w	r8, r6, r7
 8008e02:	608b      	str	r3, [r1, #8]
 8008e04:	f1b8 0f00 	cmp.w	r8, #0
 8008e08:	dde9      	ble.n	8008dde <__sflush_r+0xae>
 8008e0a:	6a21      	ldr	r1, [r4, #32]
 8008e0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008e0e:	4643      	mov	r3, r8
 8008e10:	463a      	mov	r2, r7
 8008e12:	4628      	mov	r0, r5
 8008e14:	47b0      	blx	r6
 8008e16:	2800      	cmp	r0, #0
 8008e18:	dc08      	bgt.n	8008e2c <__sflush_r+0xfc>
 8008e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e22:	81a3      	strh	r3, [r4, #12]
 8008e24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e2c:	4407      	add	r7, r0
 8008e2e:	eba8 0800 	sub.w	r8, r8, r0
 8008e32:	e7e7      	b.n	8008e04 <__sflush_r+0xd4>
 8008e34:	20400001 	.word	0x20400001

08008e38 <_fflush_r>:
 8008e38:	b538      	push	{r3, r4, r5, lr}
 8008e3a:	690b      	ldr	r3, [r1, #16]
 8008e3c:	4605      	mov	r5, r0
 8008e3e:	460c      	mov	r4, r1
 8008e40:	b913      	cbnz	r3, 8008e48 <_fflush_r+0x10>
 8008e42:	2500      	movs	r5, #0
 8008e44:	4628      	mov	r0, r5
 8008e46:	bd38      	pop	{r3, r4, r5, pc}
 8008e48:	b118      	cbz	r0, 8008e52 <_fflush_r+0x1a>
 8008e4a:	6a03      	ldr	r3, [r0, #32]
 8008e4c:	b90b      	cbnz	r3, 8008e52 <_fflush_r+0x1a>
 8008e4e:	f7fe fe3b 	bl	8007ac8 <__sinit>
 8008e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d0f3      	beq.n	8008e42 <_fflush_r+0xa>
 8008e5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e5c:	07d0      	lsls	r0, r2, #31
 8008e5e:	d404      	bmi.n	8008e6a <_fflush_r+0x32>
 8008e60:	0599      	lsls	r1, r3, #22
 8008e62:	d402      	bmi.n	8008e6a <_fflush_r+0x32>
 8008e64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e66:	f7fe ff08 	bl	8007c7a <__retarget_lock_acquire_recursive>
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	4621      	mov	r1, r4
 8008e6e:	f7ff ff5f 	bl	8008d30 <__sflush_r>
 8008e72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e74:	07da      	lsls	r2, r3, #31
 8008e76:	4605      	mov	r5, r0
 8008e78:	d4e4      	bmi.n	8008e44 <_fflush_r+0xc>
 8008e7a:	89a3      	ldrh	r3, [r4, #12]
 8008e7c:	059b      	lsls	r3, r3, #22
 8008e7e:	d4e1      	bmi.n	8008e44 <_fflush_r+0xc>
 8008e80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e82:	f7fe fefb 	bl	8007c7c <__retarget_lock_release_recursive>
 8008e86:	e7dd      	b.n	8008e44 <_fflush_r+0xc>

08008e88 <__malloc_lock>:
 8008e88:	4801      	ldr	r0, [pc, #4]	@ (8008e90 <__malloc_lock+0x8>)
 8008e8a:	f7fe bef6 	b.w	8007c7a <__retarget_lock_acquire_recursive>
 8008e8e:	bf00      	nop
 8008e90:	20040934 	.word	0x20040934

08008e94 <__malloc_unlock>:
 8008e94:	4801      	ldr	r0, [pc, #4]	@ (8008e9c <__malloc_unlock+0x8>)
 8008e96:	f7fe bef1 	b.w	8007c7c <__retarget_lock_release_recursive>
 8008e9a:	bf00      	nop
 8008e9c:	20040934 	.word	0x20040934

08008ea0 <_Balloc>:
 8008ea0:	b570      	push	{r4, r5, r6, lr}
 8008ea2:	69c6      	ldr	r6, [r0, #28]
 8008ea4:	4604      	mov	r4, r0
 8008ea6:	460d      	mov	r5, r1
 8008ea8:	b976      	cbnz	r6, 8008ec8 <_Balloc+0x28>
 8008eaa:	2010      	movs	r0, #16
 8008eac:	f7ff fe96 	bl	8008bdc <malloc>
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	61e0      	str	r0, [r4, #28]
 8008eb4:	b920      	cbnz	r0, 8008ec0 <_Balloc+0x20>
 8008eb6:	4b18      	ldr	r3, [pc, #96]	@ (8008f18 <_Balloc+0x78>)
 8008eb8:	4818      	ldr	r0, [pc, #96]	@ (8008f1c <_Balloc+0x7c>)
 8008eba:	216b      	movs	r1, #107	@ 0x6b
 8008ebc:	f000 fd1c 	bl	80098f8 <__assert_func>
 8008ec0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ec4:	6006      	str	r6, [r0, #0]
 8008ec6:	60c6      	str	r6, [r0, #12]
 8008ec8:	69e6      	ldr	r6, [r4, #28]
 8008eca:	68f3      	ldr	r3, [r6, #12]
 8008ecc:	b183      	cbz	r3, 8008ef0 <_Balloc+0x50>
 8008ece:	69e3      	ldr	r3, [r4, #28]
 8008ed0:	68db      	ldr	r3, [r3, #12]
 8008ed2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ed6:	b9b8      	cbnz	r0, 8008f08 <_Balloc+0x68>
 8008ed8:	2101      	movs	r1, #1
 8008eda:	fa01 f605 	lsl.w	r6, r1, r5
 8008ede:	1d72      	adds	r2, r6, #5
 8008ee0:	0092      	lsls	r2, r2, #2
 8008ee2:	4620      	mov	r0, r4
 8008ee4:	f000 fd26 	bl	8009934 <_calloc_r>
 8008ee8:	b160      	cbz	r0, 8008f04 <_Balloc+0x64>
 8008eea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008eee:	e00e      	b.n	8008f0e <_Balloc+0x6e>
 8008ef0:	2221      	movs	r2, #33	@ 0x21
 8008ef2:	2104      	movs	r1, #4
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	f000 fd1d 	bl	8009934 <_calloc_r>
 8008efa:	69e3      	ldr	r3, [r4, #28]
 8008efc:	60f0      	str	r0, [r6, #12]
 8008efe:	68db      	ldr	r3, [r3, #12]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d1e4      	bne.n	8008ece <_Balloc+0x2e>
 8008f04:	2000      	movs	r0, #0
 8008f06:	bd70      	pop	{r4, r5, r6, pc}
 8008f08:	6802      	ldr	r2, [r0, #0]
 8008f0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f0e:	2300      	movs	r3, #0
 8008f10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f14:	e7f7      	b.n	8008f06 <_Balloc+0x66>
 8008f16:	bf00      	nop
 8008f18:	0800a405 	.word	0x0800a405
 8008f1c:	0800a496 	.word	0x0800a496

08008f20 <_Bfree>:
 8008f20:	b570      	push	{r4, r5, r6, lr}
 8008f22:	69c6      	ldr	r6, [r0, #28]
 8008f24:	4605      	mov	r5, r0
 8008f26:	460c      	mov	r4, r1
 8008f28:	b976      	cbnz	r6, 8008f48 <_Bfree+0x28>
 8008f2a:	2010      	movs	r0, #16
 8008f2c:	f7ff fe56 	bl	8008bdc <malloc>
 8008f30:	4602      	mov	r2, r0
 8008f32:	61e8      	str	r0, [r5, #28]
 8008f34:	b920      	cbnz	r0, 8008f40 <_Bfree+0x20>
 8008f36:	4b09      	ldr	r3, [pc, #36]	@ (8008f5c <_Bfree+0x3c>)
 8008f38:	4809      	ldr	r0, [pc, #36]	@ (8008f60 <_Bfree+0x40>)
 8008f3a:	218f      	movs	r1, #143	@ 0x8f
 8008f3c:	f000 fcdc 	bl	80098f8 <__assert_func>
 8008f40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f44:	6006      	str	r6, [r0, #0]
 8008f46:	60c6      	str	r6, [r0, #12]
 8008f48:	b13c      	cbz	r4, 8008f5a <_Bfree+0x3a>
 8008f4a:	69eb      	ldr	r3, [r5, #28]
 8008f4c:	6862      	ldr	r2, [r4, #4]
 8008f4e:	68db      	ldr	r3, [r3, #12]
 8008f50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f54:	6021      	str	r1, [r4, #0]
 8008f56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f5a:	bd70      	pop	{r4, r5, r6, pc}
 8008f5c:	0800a405 	.word	0x0800a405
 8008f60:	0800a496 	.word	0x0800a496

08008f64 <__multadd>:
 8008f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f68:	690d      	ldr	r5, [r1, #16]
 8008f6a:	4607      	mov	r7, r0
 8008f6c:	460c      	mov	r4, r1
 8008f6e:	461e      	mov	r6, r3
 8008f70:	f101 0c14 	add.w	ip, r1, #20
 8008f74:	2000      	movs	r0, #0
 8008f76:	f8dc 3000 	ldr.w	r3, [ip]
 8008f7a:	b299      	uxth	r1, r3
 8008f7c:	fb02 6101 	mla	r1, r2, r1, r6
 8008f80:	0c1e      	lsrs	r6, r3, #16
 8008f82:	0c0b      	lsrs	r3, r1, #16
 8008f84:	fb02 3306 	mla	r3, r2, r6, r3
 8008f88:	b289      	uxth	r1, r1
 8008f8a:	3001      	adds	r0, #1
 8008f8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f90:	4285      	cmp	r5, r0
 8008f92:	f84c 1b04 	str.w	r1, [ip], #4
 8008f96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f9a:	dcec      	bgt.n	8008f76 <__multadd+0x12>
 8008f9c:	b30e      	cbz	r6, 8008fe2 <__multadd+0x7e>
 8008f9e:	68a3      	ldr	r3, [r4, #8]
 8008fa0:	42ab      	cmp	r3, r5
 8008fa2:	dc19      	bgt.n	8008fd8 <__multadd+0x74>
 8008fa4:	6861      	ldr	r1, [r4, #4]
 8008fa6:	4638      	mov	r0, r7
 8008fa8:	3101      	adds	r1, #1
 8008faa:	f7ff ff79 	bl	8008ea0 <_Balloc>
 8008fae:	4680      	mov	r8, r0
 8008fb0:	b928      	cbnz	r0, 8008fbe <__multadd+0x5a>
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8008fe8 <__multadd+0x84>)
 8008fb6:	480d      	ldr	r0, [pc, #52]	@ (8008fec <__multadd+0x88>)
 8008fb8:	21ba      	movs	r1, #186	@ 0xba
 8008fba:	f000 fc9d 	bl	80098f8 <__assert_func>
 8008fbe:	6922      	ldr	r2, [r4, #16]
 8008fc0:	3202      	adds	r2, #2
 8008fc2:	f104 010c 	add.w	r1, r4, #12
 8008fc6:	0092      	lsls	r2, r2, #2
 8008fc8:	300c      	adds	r0, #12
 8008fca:	f7fe fe5d 	bl	8007c88 <memcpy>
 8008fce:	4621      	mov	r1, r4
 8008fd0:	4638      	mov	r0, r7
 8008fd2:	f7ff ffa5 	bl	8008f20 <_Bfree>
 8008fd6:	4644      	mov	r4, r8
 8008fd8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008fdc:	3501      	adds	r5, #1
 8008fde:	615e      	str	r6, [r3, #20]
 8008fe0:	6125      	str	r5, [r4, #16]
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fe8:	0800a474 	.word	0x0800a474
 8008fec:	0800a496 	.word	0x0800a496

08008ff0 <__hi0bits>:
 8008ff0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	bf36      	itet	cc
 8008ff8:	0403      	lslcc	r3, r0, #16
 8008ffa:	2000      	movcs	r0, #0
 8008ffc:	2010      	movcc	r0, #16
 8008ffe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009002:	bf3c      	itt	cc
 8009004:	021b      	lslcc	r3, r3, #8
 8009006:	3008      	addcc	r0, #8
 8009008:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800900c:	bf3c      	itt	cc
 800900e:	011b      	lslcc	r3, r3, #4
 8009010:	3004      	addcc	r0, #4
 8009012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009016:	bf3c      	itt	cc
 8009018:	009b      	lslcc	r3, r3, #2
 800901a:	3002      	addcc	r0, #2
 800901c:	2b00      	cmp	r3, #0
 800901e:	db05      	blt.n	800902c <__hi0bits+0x3c>
 8009020:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009024:	f100 0001 	add.w	r0, r0, #1
 8009028:	bf08      	it	eq
 800902a:	2020      	moveq	r0, #32
 800902c:	4770      	bx	lr

0800902e <__lo0bits>:
 800902e:	6803      	ldr	r3, [r0, #0]
 8009030:	4602      	mov	r2, r0
 8009032:	f013 0007 	ands.w	r0, r3, #7
 8009036:	d00b      	beq.n	8009050 <__lo0bits+0x22>
 8009038:	07d9      	lsls	r1, r3, #31
 800903a:	d421      	bmi.n	8009080 <__lo0bits+0x52>
 800903c:	0798      	lsls	r0, r3, #30
 800903e:	bf49      	itett	mi
 8009040:	085b      	lsrmi	r3, r3, #1
 8009042:	089b      	lsrpl	r3, r3, #2
 8009044:	2001      	movmi	r0, #1
 8009046:	6013      	strmi	r3, [r2, #0]
 8009048:	bf5c      	itt	pl
 800904a:	6013      	strpl	r3, [r2, #0]
 800904c:	2002      	movpl	r0, #2
 800904e:	4770      	bx	lr
 8009050:	b299      	uxth	r1, r3
 8009052:	b909      	cbnz	r1, 8009058 <__lo0bits+0x2a>
 8009054:	0c1b      	lsrs	r3, r3, #16
 8009056:	2010      	movs	r0, #16
 8009058:	b2d9      	uxtb	r1, r3
 800905a:	b909      	cbnz	r1, 8009060 <__lo0bits+0x32>
 800905c:	3008      	adds	r0, #8
 800905e:	0a1b      	lsrs	r3, r3, #8
 8009060:	0719      	lsls	r1, r3, #28
 8009062:	bf04      	itt	eq
 8009064:	091b      	lsreq	r3, r3, #4
 8009066:	3004      	addeq	r0, #4
 8009068:	0799      	lsls	r1, r3, #30
 800906a:	bf04      	itt	eq
 800906c:	089b      	lsreq	r3, r3, #2
 800906e:	3002      	addeq	r0, #2
 8009070:	07d9      	lsls	r1, r3, #31
 8009072:	d403      	bmi.n	800907c <__lo0bits+0x4e>
 8009074:	085b      	lsrs	r3, r3, #1
 8009076:	f100 0001 	add.w	r0, r0, #1
 800907a:	d003      	beq.n	8009084 <__lo0bits+0x56>
 800907c:	6013      	str	r3, [r2, #0]
 800907e:	4770      	bx	lr
 8009080:	2000      	movs	r0, #0
 8009082:	4770      	bx	lr
 8009084:	2020      	movs	r0, #32
 8009086:	4770      	bx	lr

08009088 <__i2b>:
 8009088:	b510      	push	{r4, lr}
 800908a:	460c      	mov	r4, r1
 800908c:	2101      	movs	r1, #1
 800908e:	f7ff ff07 	bl	8008ea0 <_Balloc>
 8009092:	4602      	mov	r2, r0
 8009094:	b928      	cbnz	r0, 80090a2 <__i2b+0x1a>
 8009096:	4b05      	ldr	r3, [pc, #20]	@ (80090ac <__i2b+0x24>)
 8009098:	4805      	ldr	r0, [pc, #20]	@ (80090b0 <__i2b+0x28>)
 800909a:	f240 1145 	movw	r1, #325	@ 0x145
 800909e:	f000 fc2b 	bl	80098f8 <__assert_func>
 80090a2:	2301      	movs	r3, #1
 80090a4:	6144      	str	r4, [r0, #20]
 80090a6:	6103      	str	r3, [r0, #16]
 80090a8:	bd10      	pop	{r4, pc}
 80090aa:	bf00      	nop
 80090ac:	0800a474 	.word	0x0800a474
 80090b0:	0800a496 	.word	0x0800a496

080090b4 <__multiply>:
 80090b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b8:	4617      	mov	r7, r2
 80090ba:	690a      	ldr	r2, [r1, #16]
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	429a      	cmp	r2, r3
 80090c0:	bfa8      	it	ge
 80090c2:	463b      	movge	r3, r7
 80090c4:	4689      	mov	r9, r1
 80090c6:	bfa4      	itt	ge
 80090c8:	460f      	movge	r7, r1
 80090ca:	4699      	movge	r9, r3
 80090cc:	693d      	ldr	r5, [r7, #16]
 80090ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	6879      	ldr	r1, [r7, #4]
 80090d6:	eb05 060a 	add.w	r6, r5, sl
 80090da:	42b3      	cmp	r3, r6
 80090dc:	b085      	sub	sp, #20
 80090de:	bfb8      	it	lt
 80090e0:	3101      	addlt	r1, #1
 80090e2:	f7ff fedd 	bl	8008ea0 <_Balloc>
 80090e6:	b930      	cbnz	r0, 80090f6 <__multiply+0x42>
 80090e8:	4602      	mov	r2, r0
 80090ea:	4b41      	ldr	r3, [pc, #260]	@ (80091f0 <__multiply+0x13c>)
 80090ec:	4841      	ldr	r0, [pc, #260]	@ (80091f4 <__multiply+0x140>)
 80090ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80090f2:	f000 fc01 	bl	80098f8 <__assert_func>
 80090f6:	f100 0414 	add.w	r4, r0, #20
 80090fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80090fe:	4623      	mov	r3, r4
 8009100:	2200      	movs	r2, #0
 8009102:	4573      	cmp	r3, lr
 8009104:	d320      	bcc.n	8009148 <__multiply+0x94>
 8009106:	f107 0814 	add.w	r8, r7, #20
 800910a:	f109 0114 	add.w	r1, r9, #20
 800910e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009112:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009116:	9302      	str	r3, [sp, #8]
 8009118:	1beb      	subs	r3, r5, r7
 800911a:	3b15      	subs	r3, #21
 800911c:	f023 0303 	bic.w	r3, r3, #3
 8009120:	3304      	adds	r3, #4
 8009122:	3715      	adds	r7, #21
 8009124:	42bd      	cmp	r5, r7
 8009126:	bf38      	it	cc
 8009128:	2304      	movcc	r3, #4
 800912a:	9301      	str	r3, [sp, #4]
 800912c:	9b02      	ldr	r3, [sp, #8]
 800912e:	9103      	str	r1, [sp, #12]
 8009130:	428b      	cmp	r3, r1
 8009132:	d80c      	bhi.n	800914e <__multiply+0x9a>
 8009134:	2e00      	cmp	r6, #0
 8009136:	dd03      	ble.n	8009140 <__multiply+0x8c>
 8009138:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800913c:	2b00      	cmp	r3, #0
 800913e:	d055      	beq.n	80091ec <__multiply+0x138>
 8009140:	6106      	str	r6, [r0, #16]
 8009142:	b005      	add	sp, #20
 8009144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009148:	f843 2b04 	str.w	r2, [r3], #4
 800914c:	e7d9      	b.n	8009102 <__multiply+0x4e>
 800914e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009152:	f1ba 0f00 	cmp.w	sl, #0
 8009156:	d01f      	beq.n	8009198 <__multiply+0xe4>
 8009158:	46c4      	mov	ip, r8
 800915a:	46a1      	mov	r9, r4
 800915c:	2700      	movs	r7, #0
 800915e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009162:	f8d9 3000 	ldr.w	r3, [r9]
 8009166:	fa1f fb82 	uxth.w	fp, r2
 800916a:	b29b      	uxth	r3, r3
 800916c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009170:	443b      	add	r3, r7
 8009172:	f8d9 7000 	ldr.w	r7, [r9]
 8009176:	0c12      	lsrs	r2, r2, #16
 8009178:	0c3f      	lsrs	r7, r7, #16
 800917a:	fb0a 7202 	mla	r2, sl, r2, r7
 800917e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009182:	b29b      	uxth	r3, r3
 8009184:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009188:	4565      	cmp	r5, ip
 800918a:	f849 3b04 	str.w	r3, [r9], #4
 800918e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009192:	d8e4      	bhi.n	800915e <__multiply+0xaa>
 8009194:	9b01      	ldr	r3, [sp, #4]
 8009196:	50e7      	str	r7, [r4, r3]
 8009198:	9b03      	ldr	r3, [sp, #12]
 800919a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800919e:	3104      	adds	r1, #4
 80091a0:	f1b9 0f00 	cmp.w	r9, #0
 80091a4:	d020      	beq.n	80091e8 <__multiply+0x134>
 80091a6:	6823      	ldr	r3, [r4, #0]
 80091a8:	4647      	mov	r7, r8
 80091aa:	46a4      	mov	ip, r4
 80091ac:	f04f 0a00 	mov.w	sl, #0
 80091b0:	f8b7 b000 	ldrh.w	fp, [r7]
 80091b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80091b8:	fb09 220b 	mla	r2, r9, fp, r2
 80091bc:	4452      	add	r2, sl
 80091be:	b29b      	uxth	r3, r3
 80091c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091c4:	f84c 3b04 	str.w	r3, [ip], #4
 80091c8:	f857 3b04 	ldr.w	r3, [r7], #4
 80091cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80091d0:	f8bc 3000 	ldrh.w	r3, [ip]
 80091d4:	fb09 330a 	mla	r3, r9, sl, r3
 80091d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80091dc:	42bd      	cmp	r5, r7
 80091de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80091e2:	d8e5      	bhi.n	80091b0 <__multiply+0xfc>
 80091e4:	9a01      	ldr	r2, [sp, #4]
 80091e6:	50a3      	str	r3, [r4, r2]
 80091e8:	3404      	adds	r4, #4
 80091ea:	e79f      	b.n	800912c <__multiply+0x78>
 80091ec:	3e01      	subs	r6, #1
 80091ee:	e7a1      	b.n	8009134 <__multiply+0x80>
 80091f0:	0800a474 	.word	0x0800a474
 80091f4:	0800a496 	.word	0x0800a496

080091f8 <__pow5mult>:
 80091f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091fc:	4615      	mov	r5, r2
 80091fe:	f012 0203 	ands.w	r2, r2, #3
 8009202:	4607      	mov	r7, r0
 8009204:	460e      	mov	r6, r1
 8009206:	d007      	beq.n	8009218 <__pow5mult+0x20>
 8009208:	4c25      	ldr	r4, [pc, #148]	@ (80092a0 <__pow5mult+0xa8>)
 800920a:	3a01      	subs	r2, #1
 800920c:	2300      	movs	r3, #0
 800920e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009212:	f7ff fea7 	bl	8008f64 <__multadd>
 8009216:	4606      	mov	r6, r0
 8009218:	10ad      	asrs	r5, r5, #2
 800921a:	d03d      	beq.n	8009298 <__pow5mult+0xa0>
 800921c:	69fc      	ldr	r4, [r7, #28]
 800921e:	b97c      	cbnz	r4, 8009240 <__pow5mult+0x48>
 8009220:	2010      	movs	r0, #16
 8009222:	f7ff fcdb 	bl	8008bdc <malloc>
 8009226:	4602      	mov	r2, r0
 8009228:	61f8      	str	r0, [r7, #28]
 800922a:	b928      	cbnz	r0, 8009238 <__pow5mult+0x40>
 800922c:	4b1d      	ldr	r3, [pc, #116]	@ (80092a4 <__pow5mult+0xac>)
 800922e:	481e      	ldr	r0, [pc, #120]	@ (80092a8 <__pow5mult+0xb0>)
 8009230:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009234:	f000 fb60 	bl	80098f8 <__assert_func>
 8009238:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800923c:	6004      	str	r4, [r0, #0]
 800923e:	60c4      	str	r4, [r0, #12]
 8009240:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009244:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009248:	b94c      	cbnz	r4, 800925e <__pow5mult+0x66>
 800924a:	f240 2171 	movw	r1, #625	@ 0x271
 800924e:	4638      	mov	r0, r7
 8009250:	f7ff ff1a 	bl	8009088 <__i2b>
 8009254:	2300      	movs	r3, #0
 8009256:	f8c8 0008 	str.w	r0, [r8, #8]
 800925a:	4604      	mov	r4, r0
 800925c:	6003      	str	r3, [r0, #0]
 800925e:	f04f 0900 	mov.w	r9, #0
 8009262:	07eb      	lsls	r3, r5, #31
 8009264:	d50a      	bpl.n	800927c <__pow5mult+0x84>
 8009266:	4631      	mov	r1, r6
 8009268:	4622      	mov	r2, r4
 800926a:	4638      	mov	r0, r7
 800926c:	f7ff ff22 	bl	80090b4 <__multiply>
 8009270:	4631      	mov	r1, r6
 8009272:	4680      	mov	r8, r0
 8009274:	4638      	mov	r0, r7
 8009276:	f7ff fe53 	bl	8008f20 <_Bfree>
 800927a:	4646      	mov	r6, r8
 800927c:	106d      	asrs	r5, r5, #1
 800927e:	d00b      	beq.n	8009298 <__pow5mult+0xa0>
 8009280:	6820      	ldr	r0, [r4, #0]
 8009282:	b938      	cbnz	r0, 8009294 <__pow5mult+0x9c>
 8009284:	4622      	mov	r2, r4
 8009286:	4621      	mov	r1, r4
 8009288:	4638      	mov	r0, r7
 800928a:	f7ff ff13 	bl	80090b4 <__multiply>
 800928e:	6020      	str	r0, [r4, #0]
 8009290:	f8c0 9000 	str.w	r9, [r0]
 8009294:	4604      	mov	r4, r0
 8009296:	e7e4      	b.n	8009262 <__pow5mult+0x6a>
 8009298:	4630      	mov	r0, r6
 800929a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800929e:	bf00      	nop
 80092a0:	0800a538 	.word	0x0800a538
 80092a4:	0800a405 	.word	0x0800a405
 80092a8:	0800a496 	.word	0x0800a496

080092ac <__lshift>:
 80092ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092b0:	460c      	mov	r4, r1
 80092b2:	6849      	ldr	r1, [r1, #4]
 80092b4:	6923      	ldr	r3, [r4, #16]
 80092b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80092ba:	68a3      	ldr	r3, [r4, #8]
 80092bc:	4607      	mov	r7, r0
 80092be:	4691      	mov	r9, r2
 80092c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80092c4:	f108 0601 	add.w	r6, r8, #1
 80092c8:	42b3      	cmp	r3, r6
 80092ca:	db0b      	blt.n	80092e4 <__lshift+0x38>
 80092cc:	4638      	mov	r0, r7
 80092ce:	f7ff fde7 	bl	8008ea0 <_Balloc>
 80092d2:	4605      	mov	r5, r0
 80092d4:	b948      	cbnz	r0, 80092ea <__lshift+0x3e>
 80092d6:	4602      	mov	r2, r0
 80092d8:	4b28      	ldr	r3, [pc, #160]	@ (800937c <__lshift+0xd0>)
 80092da:	4829      	ldr	r0, [pc, #164]	@ (8009380 <__lshift+0xd4>)
 80092dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80092e0:	f000 fb0a 	bl	80098f8 <__assert_func>
 80092e4:	3101      	adds	r1, #1
 80092e6:	005b      	lsls	r3, r3, #1
 80092e8:	e7ee      	b.n	80092c8 <__lshift+0x1c>
 80092ea:	2300      	movs	r3, #0
 80092ec:	f100 0114 	add.w	r1, r0, #20
 80092f0:	f100 0210 	add.w	r2, r0, #16
 80092f4:	4618      	mov	r0, r3
 80092f6:	4553      	cmp	r3, sl
 80092f8:	db33      	blt.n	8009362 <__lshift+0xb6>
 80092fa:	6920      	ldr	r0, [r4, #16]
 80092fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009300:	f104 0314 	add.w	r3, r4, #20
 8009304:	f019 091f 	ands.w	r9, r9, #31
 8009308:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800930c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009310:	d02b      	beq.n	800936a <__lshift+0xbe>
 8009312:	f1c9 0e20 	rsb	lr, r9, #32
 8009316:	468a      	mov	sl, r1
 8009318:	2200      	movs	r2, #0
 800931a:	6818      	ldr	r0, [r3, #0]
 800931c:	fa00 f009 	lsl.w	r0, r0, r9
 8009320:	4310      	orrs	r0, r2
 8009322:	f84a 0b04 	str.w	r0, [sl], #4
 8009326:	f853 2b04 	ldr.w	r2, [r3], #4
 800932a:	459c      	cmp	ip, r3
 800932c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009330:	d8f3      	bhi.n	800931a <__lshift+0x6e>
 8009332:	ebac 0304 	sub.w	r3, ip, r4
 8009336:	3b15      	subs	r3, #21
 8009338:	f023 0303 	bic.w	r3, r3, #3
 800933c:	3304      	adds	r3, #4
 800933e:	f104 0015 	add.w	r0, r4, #21
 8009342:	4560      	cmp	r0, ip
 8009344:	bf88      	it	hi
 8009346:	2304      	movhi	r3, #4
 8009348:	50ca      	str	r2, [r1, r3]
 800934a:	b10a      	cbz	r2, 8009350 <__lshift+0xa4>
 800934c:	f108 0602 	add.w	r6, r8, #2
 8009350:	3e01      	subs	r6, #1
 8009352:	4638      	mov	r0, r7
 8009354:	612e      	str	r6, [r5, #16]
 8009356:	4621      	mov	r1, r4
 8009358:	f7ff fde2 	bl	8008f20 <_Bfree>
 800935c:	4628      	mov	r0, r5
 800935e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009362:	f842 0f04 	str.w	r0, [r2, #4]!
 8009366:	3301      	adds	r3, #1
 8009368:	e7c5      	b.n	80092f6 <__lshift+0x4a>
 800936a:	3904      	subs	r1, #4
 800936c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009370:	f841 2f04 	str.w	r2, [r1, #4]!
 8009374:	459c      	cmp	ip, r3
 8009376:	d8f9      	bhi.n	800936c <__lshift+0xc0>
 8009378:	e7ea      	b.n	8009350 <__lshift+0xa4>
 800937a:	bf00      	nop
 800937c:	0800a474 	.word	0x0800a474
 8009380:	0800a496 	.word	0x0800a496

08009384 <__mcmp>:
 8009384:	690a      	ldr	r2, [r1, #16]
 8009386:	4603      	mov	r3, r0
 8009388:	6900      	ldr	r0, [r0, #16]
 800938a:	1a80      	subs	r0, r0, r2
 800938c:	b530      	push	{r4, r5, lr}
 800938e:	d10e      	bne.n	80093ae <__mcmp+0x2a>
 8009390:	3314      	adds	r3, #20
 8009392:	3114      	adds	r1, #20
 8009394:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009398:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800939c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80093a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80093a4:	4295      	cmp	r5, r2
 80093a6:	d003      	beq.n	80093b0 <__mcmp+0x2c>
 80093a8:	d205      	bcs.n	80093b6 <__mcmp+0x32>
 80093aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093ae:	bd30      	pop	{r4, r5, pc}
 80093b0:	42a3      	cmp	r3, r4
 80093b2:	d3f3      	bcc.n	800939c <__mcmp+0x18>
 80093b4:	e7fb      	b.n	80093ae <__mcmp+0x2a>
 80093b6:	2001      	movs	r0, #1
 80093b8:	e7f9      	b.n	80093ae <__mcmp+0x2a>
	...

080093bc <__mdiff>:
 80093bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c0:	4689      	mov	r9, r1
 80093c2:	4606      	mov	r6, r0
 80093c4:	4611      	mov	r1, r2
 80093c6:	4648      	mov	r0, r9
 80093c8:	4614      	mov	r4, r2
 80093ca:	f7ff ffdb 	bl	8009384 <__mcmp>
 80093ce:	1e05      	subs	r5, r0, #0
 80093d0:	d112      	bne.n	80093f8 <__mdiff+0x3c>
 80093d2:	4629      	mov	r1, r5
 80093d4:	4630      	mov	r0, r6
 80093d6:	f7ff fd63 	bl	8008ea0 <_Balloc>
 80093da:	4602      	mov	r2, r0
 80093dc:	b928      	cbnz	r0, 80093ea <__mdiff+0x2e>
 80093de:	4b3f      	ldr	r3, [pc, #252]	@ (80094dc <__mdiff+0x120>)
 80093e0:	f240 2137 	movw	r1, #567	@ 0x237
 80093e4:	483e      	ldr	r0, [pc, #248]	@ (80094e0 <__mdiff+0x124>)
 80093e6:	f000 fa87 	bl	80098f8 <__assert_func>
 80093ea:	2301      	movs	r3, #1
 80093ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80093f0:	4610      	mov	r0, r2
 80093f2:	b003      	add	sp, #12
 80093f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093f8:	bfbc      	itt	lt
 80093fa:	464b      	movlt	r3, r9
 80093fc:	46a1      	movlt	r9, r4
 80093fe:	4630      	mov	r0, r6
 8009400:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009404:	bfba      	itte	lt
 8009406:	461c      	movlt	r4, r3
 8009408:	2501      	movlt	r5, #1
 800940a:	2500      	movge	r5, #0
 800940c:	f7ff fd48 	bl	8008ea0 <_Balloc>
 8009410:	4602      	mov	r2, r0
 8009412:	b918      	cbnz	r0, 800941c <__mdiff+0x60>
 8009414:	4b31      	ldr	r3, [pc, #196]	@ (80094dc <__mdiff+0x120>)
 8009416:	f240 2145 	movw	r1, #581	@ 0x245
 800941a:	e7e3      	b.n	80093e4 <__mdiff+0x28>
 800941c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009420:	6926      	ldr	r6, [r4, #16]
 8009422:	60c5      	str	r5, [r0, #12]
 8009424:	f109 0310 	add.w	r3, r9, #16
 8009428:	f109 0514 	add.w	r5, r9, #20
 800942c:	f104 0e14 	add.w	lr, r4, #20
 8009430:	f100 0b14 	add.w	fp, r0, #20
 8009434:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009438:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800943c:	9301      	str	r3, [sp, #4]
 800943e:	46d9      	mov	r9, fp
 8009440:	f04f 0c00 	mov.w	ip, #0
 8009444:	9b01      	ldr	r3, [sp, #4]
 8009446:	f85e 0b04 	ldr.w	r0, [lr], #4
 800944a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800944e:	9301      	str	r3, [sp, #4]
 8009450:	fa1f f38a 	uxth.w	r3, sl
 8009454:	4619      	mov	r1, r3
 8009456:	b283      	uxth	r3, r0
 8009458:	1acb      	subs	r3, r1, r3
 800945a:	0c00      	lsrs	r0, r0, #16
 800945c:	4463      	add	r3, ip
 800945e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009462:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009466:	b29b      	uxth	r3, r3
 8009468:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800946c:	4576      	cmp	r6, lr
 800946e:	f849 3b04 	str.w	r3, [r9], #4
 8009472:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009476:	d8e5      	bhi.n	8009444 <__mdiff+0x88>
 8009478:	1b33      	subs	r3, r6, r4
 800947a:	3b15      	subs	r3, #21
 800947c:	f023 0303 	bic.w	r3, r3, #3
 8009480:	3415      	adds	r4, #21
 8009482:	3304      	adds	r3, #4
 8009484:	42a6      	cmp	r6, r4
 8009486:	bf38      	it	cc
 8009488:	2304      	movcc	r3, #4
 800948a:	441d      	add	r5, r3
 800948c:	445b      	add	r3, fp
 800948e:	461e      	mov	r6, r3
 8009490:	462c      	mov	r4, r5
 8009492:	4544      	cmp	r4, r8
 8009494:	d30e      	bcc.n	80094b4 <__mdiff+0xf8>
 8009496:	f108 0103 	add.w	r1, r8, #3
 800949a:	1b49      	subs	r1, r1, r5
 800949c:	f021 0103 	bic.w	r1, r1, #3
 80094a0:	3d03      	subs	r5, #3
 80094a2:	45a8      	cmp	r8, r5
 80094a4:	bf38      	it	cc
 80094a6:	2100      	movcc	r1, #0
 80094a8:	440b      	add	r3, r1
 80094aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80094ae:	b191      	cbz	r1, 80094d6 <__mdiff+0x11a>
 80094b0:	6117      	str	r7, [r2, #16]
 80094b2:	e79d      	b.n	80093f0 <__mdiff+0x34>
 80094b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80094b8:	46e6      	mov	lr, ip
 80094ba:	0c08      	lsrs	r0, r1, #16
 80094bc:	fa1c fc81 	uxtah	ip, ip, r1
 80094c0:	4471      	add	r1, lr
 80094c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80094c6:	b289      	uxth	r1, r1
 80094c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80094cc:	f846 1b04 	str.w	r1, [r6], #4
 80094d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80094d4:	e7dd      	b.n	8009492 <__mdiff+0xd6>
 80094d6:	3f01      	subs	r7, #1
 80094d8:	e7e7      	b.n	80094aa <__mdiff+0xee>
 80094da:	bf00      	nop
 80094dc:	0800a474 	.word	0x0800a474
 80094e0:	0800a496 	.word	0x0800a496

080094e4 <__d2b>:
 80094e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80094e8:	460f      	mov	r7, r1
 80094ea:	2101      	movs	r1, #1
 80094ec:	ec59 8b10 	vmov	r8, r9, d0
 80094f0:	4616      	mov	r6, r2
 80094f2:	f7ff fcd5 	bl	8008ea0 <_Balloc>
 80094f6:	4604      	mov	r4, r0
 80094f8:	b930      	cbnz	r0, 8009508 <__d2b+0x24>
 80094fa:	4602      	mov	r2, r0
 80094fc:	4b23      	ldr	r3, [pc, #140]	@ (800958c <__d2b+0xa8>)
 80094fe:	4824      	ldr	r0, [pc, #144]	@ (8009590 <__d2b+0xac>)
 8009500:	f240 310f 	movw	r1, #783	@ 0x30f
 8009504:	f000 f9f8 	bl	80098f8 <__assert_func>
 8009508:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800950c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009510:	b10d      	cbz	r5, 8009516 <__d2b+0x32>
 8009512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009516:	9301      	str	r3, [sp, #4]
 8009518:	f1b8 0300 	subs.w	r3, r8, #0
 800951c:	d023      	beq.n	8009566 <__d2b+0x82>
 800951e:	4668      	mov	r0, sp
 8009520:	9300      	str	r3, [sp, #0]
 8009522:	f7ff fd84 	bl	800902e <__lo0bits>
 8009526:	e9dd 1200 	ldrd	r1, r2, [sp]
 800952a:	b1d0      	cbz	r0, 8009562 <__d2b+0x7e>
 800952c:	f1c0 0320 	rsb	r3, r0, #32
 8009530:	fa02 f303 	lsl.w	r3, r2, r3
 8009534:	430b      	orrs	r3, r1
 8009536:	40c2      	lsrs	r2, r0
 8009538:	6163      	str	r3, [r4, #20]
 800953a:	9201      	str	r2, [sp, #4]
 800953c:	9b01      	ldr	r3, [sp, #4]
 800953e:	61a3      	str	r3, [r4, #24]
 8009540:	2b00      	cmp	r3, #0
 8009542:	bf0c      	ite	eq
 8009544:	2201      	moveq	r2, #1
 8009546:	2202      	movne	r2, #2
 8009548:	6122      	str	r2, [r4, #16]
 800954a:	b1a5      	cbz	r5, 8009576 <__d2b+0x92>
 800954c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009550:	4405      	add	r5, r0
 8009552:	603d      	str	r5, [r7, #0]
 8009554:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009558:	6030      	str	r0, [r6, #0]
 800955a:	4620      	mov	r0, r4
 800955c:	b003      	add	sp, #12
 800955e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009562:	6161      	str	r1, [r4, #20]
 8009564:	e7ea      	b.n	800953c <__d2b+0x58>
 8009566:	a801      	add	r0, sp, #4
 8009568:	f7ff fd61 	bl	800902e <__lo0bits>
 800956c:	9b01      	ldr	r3, [sp, #4]
 800956e:	6163      	str	r3, [r4, #20]
 8009570:	3020      	adds	r0, #32
 8009572:	2201      	movs	r2, #1
 8009574:	e7e8      	b.n	8009548 <__d2b+0x64>
 8009576:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800957a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800957e:	6038      	str	r0, [r7, #0]
 8009580:	6918      	ldr	r0, [r3, #16]
 8009582:	f7ff fd35 	bl	8008ff0 <__hi0bits>
 8009586:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800958a:	e7e5      	b.n	8009558 <__d2b+0x74>
 800958c:	0800a474 	.word	0x0800a474
 8009590:	0800a496 	.word	0x0800a496

08009594 <__sread>:
 8009594:	b510      	push	{r4, lr}
 8009596:	460c      	mov	r4, r1
 8009598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800959c:	f000 f956 	bl	800984c <_read_r>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	bfab      	itete	ge
 80095a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80095a6:	89a3      	ldrhlt	r3, [r4, #12]
 80095a8:	181b      	addge	r3, r3, r0
 80095aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80095ae:	bfac      	ite	ge
 80095b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80095b2:	81a3      	strhlt	r3, [r4, #12]
 80095b4:	bd10      	pop	{r4, pc}

080095b6 <__swrite>:
 80095b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095ba:	461f      	mov	r7, r3
 80095bc:	898b      	ldrh	r3, [r1, #12]
 80095be:	05db      	lsls	r3, r3, #23
 80095c0:	4605      	mov	r5, r0
 80095c2:	460c      	mov	r4, r1
 80095c4:	4616      	mov	r6, r2
 80095c6:	d505      	bpl.n	80095d4 <__swrite+0x1e>
 80095c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095cc:	2302      	movs	r3, #2
 80095ce:	2200      	movs	r2, #0
 80095d0:	f000 f92a 	bl	8009828 <_lseek_r>
 80095d4:	89a3      	ldrh	r3, [r4, #12]
 80095d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80095de:	81a3      	strh	r3, [r4, #12]
 80095e0:	4632      	mov	r2, r6
 80095e2:	463b      	mov	r3, r7
 80095e4:	4628      	mov	r0, r5
 80095e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095ea:	f000 b951 	b.w	8009890 <_write_r>

080095ee <__sseek>:
 80095ee:	b510      	push	{r4, lr}
 80095f0:	460c      	mov	r4, r1
 80095f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095f6:	f000 f917 	bl	8009828 <_lseek_r>
 80095fa:	1c43      	adds	r3, r0, #1
 80095fc:	89a3      	ldrh	r3, [r4, #12]
 80095fe:	bf15      	itete	ne
 8009600:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009602:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009606:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800960a:	81a3      	strheq	r3, [r4, #12]
 800960c:	bf18      	it	ne
 800960e:	81a3      	strhne	r3, [r4, #12]
 8009610:	bd10      	pop	{r4, pc}

08009612 <__sclose>:
 8009612:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009616:	f000 b94d 	b.w	80098b4 <_close_r>

0800961a <__swbuf_r>:
 800961a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800961c:	460e      	mov	r6, r1
 800961e:	4614      	mov	r4, r2
 8009620:	4605      	mov	r5, r0
 8009622:	b118      	cbz	r0, 800962c <__swbuf_r+0x12>
 8009624:	6a03      	ldr	r3, [r0, #32]
 8009626:	b90b      	cbnz	r3, 800962c <__swbuf_r+0x12>
 8009628:	f7fe fa4e 	bl	8007ac8 <__sinit>
 800962c:	69a3      	ldr	r3, [r4, #24]
 800962e:	60a3      	str	r3, [r4, #8]
 8009630:	89a3      	ldrh	r3, [r4, #12]
 8009632:	071a      	lsls	r2, r3, #28
 8009634:	d501      	bpl.n	800963a <__swbuf_r+0x20>
 8009636:	6923      	ldr	r3, [r4, #16]
 8009638:	b943      	cbnz	r3, 800964c <__swbuf_r+0x32>
 800963a:	4621      	mov	r1, r4
 800963c:	4628      	mov	r0, r5
 800963e:	f000 f82b 	bl	8009698 <__swsetup_r>
 8009642:	b118      	cbz	r0, 800964c <__swbuf_r+0x32>
 8009644:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009648:	4638      	mov	r0, r7
 800964a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800964c:	6823      	ldr	r3, [r4, #0]
 800964e:	6922      	ldr	r2, [r4, #16]
 8009650:	1a98      	subs	r0, r3, r2
 8009652:	6963      	ldr	r3, [r4, #20]
 8009654:	b2f6      	uxtb	r6, r6
 8009656:	4283      	cmp	r3, r0
 8009658:	4637      	mov	r7, r6
 800965a:	dc05      	bgt.n	8009668 <__swbuf_r+0x4e>
 800965c:	4621      	mov	r1, r4
 800965e:	4628      	mov	r0, r5
 8009660:	f7ff fbea 	bl	8008e38 <_fflush_r>
 8009664:	2800      	cmp	r0, #0
 8009666:	d1ed      	bne.n	8009644 <__swbuf_r+0x2a>
 8009668:	68a3      	ldr	r3, [r4, #8]
 800966a:	3b01      	subs	r3, #1
 800966c:	60a3      	str	r3, [r4, #8]
 800966e:	6823      	ldr	r3, [r4, #0]
 8009670:	1c5a      	adds	r2, r3, #1
 8009672:	6022      	str	r2, [r4, #0]
 8009674:	701e      	strb	r6, [r3, #0]
 8009676:	6962      	ldr	r2, [r4, #20]
 8009678:	1c43      	adds	r3, r0, #1
 800967a:	429a      	cmp	r2, r3
 800967c:	d004      	beq.n	8009688 <__swbuf_r+0x6e>
 800967e:	89a3      	ldrh	r3, [r4, #12]
 8009680:	07db      	lsls	r3, r3, #31
 8009682:	d5e1      	bpl.n	8009648 <__swbuf_r+0x2e>
 8009684:	2e0a      	cmp	r6, #10
 8009686:	d1df      	bne.n	8009648 <__swbuf_r+0x2e>
 8009688:	4621      	mov	r1, r4
 800968a:	4628      	mov	r0, r5
 800968c:	f7ff fbd4 	bl	8008e38 <_fflush_r>
 8009690:	2800      	cmp	r0, #0
 8009692:	d0d9      	beq.n	8009648 <__swbuf_r+0x2e>
 8009694:	e7d6      	b.n	8009644 <__swbuf_r+0x2a>
	...

08009698 <__swsetup_r>:
 8009698:	b538      	push	{r3, r4, r5, lr}
 800969a:	4b29      	ldr	r3, [pc, #164]	@ (8009740 <__swsetup_r+0xa8>)
 800969c:	4605      	mov	r5, r0
 800969e:	6818      	ldr	r0, [r3, #0]
 80096a0:	460c      	mov	r4, r1
 80096a2:	b118      	cbz	r0, 80096ac <__swsetup_r+0x14>
 80096a4:	6a03      	ldr	r3, [r0, #32]
 80096a6:	b90b      	cbnz	r3, 80096ac <__swsetup_r+0x14>
 80096a8:	f7fe fa0e 	bl	8007ac8 <__sinit>
 80096ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096b0:	0719      	lsls	r1, r3, #28
 80096b2:	d422      	bmi.n	80096fa <__swsetup_r+0x62>
 80096b4:	06da      	lsls	r2, r3, #27
 80096b6:	d407      	bmi.n	80096c8 <__swsetup_r+0x30>
 80096b8:	2209      	movs	r2, #9
 80096ba:	602a      	str	r2, [r5, #0]
 80096bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096c0:	81a3      	strh	r3, [r4, #12]
 80096c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096c6:	e033      	b.n	8009730 <__swsetup_r+0x98>
 80096c8:	0758      	lsls	r0, r3, #29
 80096ca:	d512      	bpl.n	80096f2 <__swsetup_r+0x5a>
 80096cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096ce:	b141      	cbz	r1, 80096e2 <__swsetup_r+0x4a>
 80096d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096d4:	4299      	cmp	r1, r3
 80096d6:	d002      	beq.n	80096de <__swsetup_r+0x46>
 80096d8:	4628      	mov	r0, r5
 80096da:	f000 f93f 	bl	800995c <_free_r>
 80096de:	2300      	movs	r3, #0
 80096e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80096e2:	89a3      	ldrh	r3, [r4, #12]
 80096e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80096e8:	81a3      	strh	r3, [r4, #12]
 80096ea:	2300      	movs	r3, #0
 80096ec:	6063      	str	r3, [r4, #4]
 80096ee:	6923      	ldr	r3, [r4, #16]
 80096f0:	6023      	str	r3, [r4, #0]
 80096f2:	89a3      	ldrh	r3, [r4, #12]
 80096f4:	f043 0308 	orr.w	r3, r3, #8
 80096f8:	81a3      	strh	r3, [r4, #12]
 80096fa:	6923      	ldr	r3, [r4, #16]
 80096fc:	b94b      	cbnz	r3, 8009712 <__swsetup_r+0x7a>
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009704:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009708:	d003      	beq.n	8009712 <__swsetup_r+0x7a>
 800970a:	4621      	mov	r1, r4
 800970c:	4628      	mov	r0, r5
 800970e:	f000 f83f 	bl	8009790 <__smakebuf_r>
 8009712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009716:	f013 0201 	ands.w	r2, r3, #1
 800971a:	d00a      	beq.n	8009732 <__swsetup_r+0x9a>
 800971c:	2200      	movs	r2, #0
 800971e:	60a2      	str	r2, [r4, #8]
 8009720:	6962      	ldr	r2, [r4, #20]
 8009722:	4252      	negs	r2, r2
 8009724:	61a2      	str	r2, [r4, #24]
 8009726:	6922      	ldr	r2, [r4, #16]
 8009728:	b942      	cbnz	r2, 800973c <__swsetup_r+0xa4>
 800972a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800972e:	d1c5      	bne.n	80096bc <__swsetup_r+0x24>
 8009730:	bd38      	pop	{r3, r4, r5, pc}
 8009732:	0799      	lsls	r1, r3, #30
 8009734:	bf58      	it	pl
 8009736:	6962      	ldrpl	r2, [r4, #20]
 8009738:	60a2      	str	r2, [r4, #8]
 800973a:	e7f4      	b.n	8009726 <__swsetup_r+0x8e>
 800973c:	2000      	movs	r0, #0
 800973e:	e7f7      	b.n	8009730 <__swsetup_r+0x98>
 8009740:	2004001c 	.word	0x2004001c

08009744 <__swhatbuf_r>:
 8009744:	b570      	push	{r4, r5, r6, lr}
 8009746:	460c      	mov	r4, r1
 8009748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800974c:	2900      	cmp	r1, #0
 800974e:	b096      	sub	sp, #88	@ 0x58
 8009750:	4615      	mov	r5, r2
 8009752:	461e      	mov	r6, r3
 8009754:	da0d      	bge.n	8009772 <__swhatbuf_r+0x2e>
 8009756:	89a3      	ldrh	r3, [r4, #12]
 8009758:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800975c:	f04f 0100 	mov.w	r1, #0
 8009760:	bf14      	ite	ne
 8009762:	2340      	movne	r3, #64	@ 0x40
 8009764:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009768:	2000      	movs	r0, #0
 800976a:	6031      	str	r1, [r6, #0]
 800976c:	602b      	str	r3, [r5, #0]
 800976e:	b016      	add	sp, #88	@ 0x58
 8009770:	bd70      	pop	{r4, r5, r6, pc}
 8009772:	466a      	mov	r2, sp
 8009774:	f000 f8ae 	bl	80098d4 <_fstat_r>
 8009778:	2800      	cmp	r0, #0
 800977a:	dbec      	blt.n	8009756 <__swhatbuf_r+0x12>
 800977c:	9901      	ldr	r1, [sp, #4]
 800977e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009782:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009786:	4259      	negs	r1, r3
 8009788:	4159      	adcs	r1, r3
 800978a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800978e:	e7eb      	b.n	8009768 <__swhatbuf_r+0x24>

08009790 <__smakebuf_r>:
 8009790:	898b      	ldrh	r3, [r1, #12]
 8009792:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009794:	079d      	lsls	r5, r3, #30
 8009796:	4606      	mov	r6, r0
 8009798:	460c      	mov	r4, r1
 800979a:	d507      	bpl.n	80097ac <__smakebuf_r+0x1c>
 800979c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80097a0:	6023      	str	r3, [r4, #0]
 80097a2:	6123      	str	r3, [r4, #16]
 80097a4:	2301      	movs	r3, #1
 80097a6:	6163      	str	r3, [r4, #20]
 80097a8:	b003      	add	sp, #12
 80097aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097ac:	ab01      	add	r3, sp, #4
 80097ae:	466a      	mov	r2, sp
 80097b0:	f7ff ffc8 	bl	8009744 <__swhatbuf_r>
 80097b4:	9f00      	ldr	r7, [sp, #0]
 80097b6:	4605      	mov	r5, r0
 80097b8:	4639      	mov	r1, r7
 80097ba:	4630      	mov	r0, r6
 80097bc:	f7ff fa38 	bl	8008c30 <_malloc_r>
 80097c0:	b948      	cbnz	r0, 80097d6 <__smakebuf_r+0x46>
 80097c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097c6:	059a      	lsls	r2, r3, #22
 80097c8:	d4ee      	bmi.n	80097a8 <__smakebuf_r+0x18>
 80097ca:	f023 0303 	bic.w	r3, r3, #3
 80097ce:	f043 0302 	orr.w	r3, r3, #2
 80097d2:	81a3      	strh	r3, [r4, #12]
 80097d4:	e7e2      	b.n	800979c <__smakebuf_r+0xc>
 80097d6:	89a3      	ldrh	r3, [r4, #12]
 80097d8:	6020      	str	r0, [r4, #0]
 80097da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097de:	81a3      	strh	r3, [r4, #12]
 80097e0:	9b01      	ldr	r3, [sp, #4]
 80097e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80097e6:	b15b      	cbz	r3, 8009800 <__smakebuf_r+0x70>
 80097e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097ec:	4630      	mov	r0, r6
 80097ee:	f000 f80b 	bl	8009808 <_isatty_r>
 80097f2:	b128      	cbz	r0, 8009800 <__smakebuf_r+0x70>
 80097f4:	89a3      	ldrh	r3, [r4, #12]
 80097f6:	f023 0303 	bic.w	r3, r3, #3
 80097fa:	f043 0301 	orr.w	r3, r3, #1
 80097fe:	81a3      	strh	r3, [r4, #12]
 8009800:	89a3      	ldrh	r3, [r4, #12]
 8009802:	431d      	orrs	r5, r3
 8009804:	81a5      	strh	r5, [r4, #12]
 8009806:	e7cf      	b.n	80097a8 <__smakebuf_r+0x18>

08009808 <_isatty_r>:
 8009808:	b538      	push	{r3, r4, r5, lr}
 800980a:	4d06      	ldr	r5, [pc, #24]	@ (8009824 <_isatty_r+0x1c>)
 800980c:	2300      	movs	r3, #0
 800980e:	4604      	mov	r4, r0
 8009810:	4608      	mov	r0, r1
 8009812:	602b      	str	r3, [r5, #0]
 8009814:	f7f8 fc64 	bl	80020e0 <_isatty>
 8009818:	1c43      	adds	r3, r0, #1
 800981a:	d102      	bne.n	8009822 <_isatty_r+0x1a>
 800981c:	682b      	ldr	r3, [r5, #0]
 800981e:	b103      	cbz	r3, 8009822 <_isatty_r+0x1a>
 8009820:	6023      	str	r3, [r4, #0]
 8009822:	bd38      	pop	{r3, r4, r5, pc}
 8009824:	20040940 	.word	0x20040940

08009828 <_lseek_r>:
 8009828:	b538      	push	{r3, r4, r5, lr}
 800982a:	4d07      	ldr	r5, [pc, #28]	@ (8009848 <_lseek_r+0x20>)
 800982c:	4604      	mov	r4, r0
 800982e:	4608      	mov	r0, r1
 8009830:	4611      	mov	r1, r2
 8009832:	2200      	movs	r2, #0
 8009834:	602a      	str	r2, [r5, #0]
 8009836:	461a      	mov	r2, r3
 8009838:	f7f8 fc5d 	bl	80020f6 <_lseek>
 800983c:	1c43      	adds	r3, r0, #1
 800983e:	d102      	bne.n	8009846 <_lseek_r+0x1e>
 8009840:	682b      	ldr	r3, [r5, #0]
 8009842:	b103      	cbz	r3, 8009846 <_lseek_r+0x1e>
 8009844:	6023      	str	r3, [r4, #0]
 8009846:	bd38      	pop	{r3, r4, r5, pc}
 8009848:	20040940 	.word	0x20040940

0800984c <_read_r>:
 800984c:	b538      	push	{r3, r4, r5, lr}
 800984e:	4d07      	ldr	r5, [pc, #28]	@ (800986c <_read_r+0x20>)
 8009850:	4604      	mov	r4, r0
 8009852:	4608      	mov	r0, r1
 8009854:	4611      	mov	r1, r2
 8009856:	2200      	movs	r2, #0
 8009858:	602a      	str	r2, [r5, #0]
 800985a:	461a      	mov	r2, r3
 800985c:	f7f8 fbeb 	bl	8002036 <_read>
 8009860:	1c43      	adds	r3, r0, #1
 8009862:	d102      	bne.n	800986a <_read_r+0x1e>
 8009864:	682b      	ldr	r3, [r5, #0]
 8009866:	b103      	cbz	r3, 800986a <_read_r+0x1e>
 8009868:	6023      	str	r3, [r4, #0]
 800986a:	bd38      	pop	{r3, r4, r5, pc}
 800986c:	20040940 	.word	0x20040940

08009870 <_sbrk_r>:
 8009870:	b538      	push	{r3, r4, r5, lr}
 8009872:	4d06      	ldr	r5, [pc, #24]	@ (800988c <_sbrk_r+0x1c>)
 8009874:	2300      	movs	r3, #0
 8009876:	4604      	mov	r4, r0
 8009878:	4608      	mov	r0, r1
 800987a:	602b      	str	r3, [r5, #0]
 800987c:	f7f8 fc48 	bl	8002110 <_sbrk>
 8009880:	1c43      	adds	r3, r0, #1
 8009882:	d102      	bne.n	800988a <_sbrk_r+0x1a>
 8009884:	682b      	ldr	r3, [r5, #0]
 8009886:	b103      	cbz	r3, 800988a <_sbrk_r+0x1a>
 8009888:	6023      	str	r3, [r4, #0]
 800988a:	bd38      	pop	{r3, r4, r5, pc}
 800988c:	20040940 	.word	0x20040940

08009890 <_write_r>:
 8009890:	b538      	push	{r3, r4, r5, lr}
 8009892:	4d07      	ldr	r5, [pc, #28]	@ (80098b0 <_write_r+0x20>)
 8009894:	4604      	mov	r4, r0
 8009896:	4608      	mov	r0, r1
 8009898:	4611      	mov	r1, r2
 800989a:	2200      	movs	r2, #0
 800989c:	602a      	str	r2, [r5, #0]
 800989e:	461a      	mov	r2, r3
 80098a0:	f7f8 fbe6 	bl	8002070 <_write>
 80098a4:	1c43      	adds	r3, r0, #1
 80098a6:	d102      	bne.n	80098ae <_write_r+0x1e>
 80098a8:	682b      	ldr	r3, [r5, #0]
 80098aa:	b103      	cbz	r3, 80098ae <_write_r+0x1e>
 80098ac:	6023      	str	r3, [r4, #0]
 80098ae:	bd38      	pop	{r3, r4, r5, pc}
 80098b0:	20040940 	.word	0x20040940

080098b4 <_close_r>:
 80098b4:	b538      	push	{r3, r4, r5, lr}
 80098b6:	4d06      	ldr	r5, [pc, #24]	@ (80098d0 <_close_r+0x1c>)
 80098b8:	2300      	movs	r3, #0
 80098ba:	4604      	mov	r4, r0
 80098bc:	4608      	mov	r0, r1
 80098be:	602b      	str	r3, [r5, #0]
 80098c0:	f7f8 fbf2 	bl	80020a8 <_close>
 80098c4:	1c43      	adds	r3, r0, #1
 80098c6:	d102      	bne.n	80098ce <_close_r+0x1a>
 80098c8:	682b      	ldr	r3, [r5, #0]
 80098ca:	b103      	cbz	r3, 80098ce <_close_r+0x1a>
 80098cc:	6023      	str	r3, [r4, #0]
 80098ce:	bd38      	pop	{r3, r4, r5, pc}
 80098d0:	20040940 	.word	0x20040940

080098d4 <_fstat_r>:
 80098d4:	b538      	push	{r3, r4, r5, lr}
 80098d6:	4d07      	ldr	r5, [pc, #28]	@ (80098f4 <_fstat_r+0x20>)
 80098d8:	2300      	movs	r3, #0
 80098da:	4604      	mov	r4, r0
 80098dc:	4608      	mov	r0, r1
 80098de:	4611      	mov	r1, r2
 80098e0:	602b      	str	r3, [r5, #0]
 80098e2:	f7f8 fbed 	bl	80020c0 <_fstat>
 80098e6:	1c43      	adds	r3, r0, #1
 80098e8:	d102      	bne.n	80098f0 <_fstat_r+0x1c>
 80098ea:	682b      	ldr	r3, [r5, #0]
 80098ec:	b103      	cbz	r3, 80098f0 <_fstat_r+0x1c>
 80098ee:	6023      	str	r3, [r4, #0]
 80098f0:	bd38      	pop	{r3, r4, r5, pc}
 80098f2:	bf00      	nop
 80098f4:	20040940 	.word	0x20040940

080098f8 <__assert_func>:
 80098f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098fa:	4614      	mov	r4, r2
 80098fc:	461a      	mov	r2, r3
 80098fe:	4b09      	ldr	r3, [pc, #36]	@ (8009924 <__assert_func+0x2c>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4605      	mov	r5, r0
 8009904:	68d8      	ldr	r0, [r3, #12]
 8009906:	b14c      	cbz	r4, 800991c <__assert_func+0x24>
 8009908:	4b07      	ldr	r3, [pc, #28]	@ (8009928 <__assert_func+0x30>)
 800990a:	9100      	str	r1, [sp, #0]
 800990c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009910:	4906      	ldr	r1, [pc, #24]	@ (800992c <__assert_func+0x34>)
 8009912:	462b      	mov	r3, r5
 8009914:	f000 f87e 	bl	8009a14 <fiprintf>
 8009918:	f000 f89b 	bl	8009a52 <abort>
 800991c:	4b04      	ldr	r3, [pc, #16]	@ (8009930 <__assert_func+0x38>)
 800991e:	461c      	mov	r4, r3
 8009920:	e7f3      	b.n	800990a <__assert_func+0x12>
 8009922:	bf00      	nop
 8009924:	2004001c 	.word	0x2004001c
 8009928:	0800a4f9 	.word	0x0800a4f9
 800992c:	0800a506 	.word	0x0800a506
 8009930:	0800a534 	.word	0x0800a534

08009934 <_calloc_r>:
 8009934:	b570      	push	{r4, r5, r6, lr}
 8009936:	fba1 5402 	umull	r5, r4, r1, r2
 800993a:	b934      	cbnz	r4, 800994a <_calloc_r+0x16>
 800993c:	4629      	mov	r1, r5
 800993e:	f7ff f977 	bl	8008c30 <_malloc_r>
 8009942:	4606      	mov	r6, r0
 8009944:	b928      	cbnz	r0, 8009952 <_calloc_r+0x1e>
 8009946:	4630      	mov	r0, r6
 8009948:	bd70      	pop	{r4, r5, r6, pc}
 800994a:	220c      	movs	r2, #12
 800994c:	6002      	str	r2, [r0, #0]
 800994e:	2600      	movs	r6, #0
 8009950:	e7f9      	b.n	8009946 <_calloc_r+0x12>
 8009952:	462a      	mov	r2, r5
 8009954:	4621      	mov	r1, r4
 8009956:	f7fe f95d 	bl	8007c14 <memset>
 800995a:	e7f4      	b.n	8009946 <_calloc_r+0x12>

0800995c <_free_r>:
 800995c:	b538      	push	{r3, r4, r5, lr}
 800995e:	4605      	mov	r5, r0
 8009960:	2900      	cmp	r1, #0
 8009962:	d041      	beq.n	80099e8 <_free_r+0x8c>
 8009964:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009968:	1f0c      	subs	r4, r1, #4
 800996a:	2b00      	cmp	r3, #0
 800996c:	bfb8      	it	lt
 800996e:	18e4      	addlt	r4, r4, r3
 8009970:	f7ff fa8a 	bl	8008e88 <__malloc_lock>
 8009974:	4a1d      	ldr	r2, [pc, #116]	@ (80099ec <_free_r+0x90>)
 8009976:	6813      	ldr	r3, [r2, #0]
 8009978:	b933      	cbnz	r3, 8009988 <_free_r+0x2c>
 800997a:	6063      	str	r3, [r4, #4]
 800997c:	6014      	str	r4, [r2, #0]
 800997e:	4628      	mov	r0, r5
 8009980:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009984:	f7ff ba86 	b.w	8008e94 <__malloc_unlock>
 8009988:	42a3      	cmp	r3, r4
 800998a:	d908      	bls.n	800999e <_free_r+0x42>
 800998c:	6820      	ldr	r0, [r4, #0]
 800998e:	1821      	adds	r1, r4, r0
 8009990:	428b      	cmp	r3, r1
 8009992:	bf01      	itttt	eq
 8009994:	6819      	ldreq	r1, [r3, #0]
 8009996:	685b      	ldreq	r3, [r3, #4]
 8009998:	1809      	addeq	r1, r1, r0
 800999a:	6021      	streq	r1, [r4, #0]
 800999c:	e7ed      	b.n	800997a <_free_r+0x1e>
 800999e:	461a      	mov	r2, r3
 80099a0:	685b      	ldr	r3, [r3, #4]
 80099a2:	b10b      	cbz	r3, 80099a8 <_free_r+0x4c>
 80099a4:	42a3      	cmp	r3, r4
 80099a6:	d9fa      	bls.n	800999e <_free_r+0x42>
 80099a8:	6811      	ldr	r1, [r2, #0]
 80099aa:	1850      	adds	r0, r2, r1
 80099ac:	42a0      	cmp	r0, r4
 80099ae:	d10b      	bne.n	80099c8 <_free_r+0x6c>
 80099b0:	6820      	ldr	r0, [r4, #0]
 80099b2:	4401      	add	r1, r0
 80099b4:	1850      	adds	r0, r2, r1
 80099b6:	4283      	cmp	r3, r0
 80099b8:	6011      	str	r1, [r2, #0]
 80099ba:	d1e0      	bne.n	800997e <_free_r+0x22>
 80099bc:	6818      	ldr	r0, [r3, #0]
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	6053      	str	r3, [r2, #4]
 80099c2:	4408      	add	r0, r1
 80099c4:	6010      	str	r0, [r2, #0]
 80099c6:	e7da      	b.n	800997e <_free_r+0x22>
 80099c8:	d902      	bls.n	80099d0 <_free_r+0x74>
 80099ca:	230c      	movs	r3, #12
 80099cc:	602b      	str	r3, [r5, #0]
 80099ce:	e7d6      	b.n	800997e <_free_r+0x22>
 80099d0:	6820      	ldr	r0, [r4, #0]
 80099d2:	1821      	adds	r1, r4, r0
 80099d4:	428b      	cmp	r3, r1
 80099d6:	bf04      	itt	eq
 80099d8:	6819      	ldreq	r1, [r3, #0]
 80099da:	685b      	ldreq	r3, [r3, #4]
 80099dc:	6063      	str	r3, [r4, #4]
 80099de:	bf04      	itt	eq
 80099e0:	1809      	addeq	r1, r1, r0
 80099e2:	6021      	streq	r1, [r4, #0]
 80099e4:	6054      	str	r4, [r2, #4]
 80099e6:	e7ca      	b.n	800997e <_free_r+0x22>
 80099e8:	bd38      	pop	{r3, r4, r5, pc}
 80099ea:	bf00      	nop
 80099ec:	2004093c 	.word	0x2004093c

080099f0 <__ascii_mbtowc>:
 80099f0:	b082      	sub	sp, #8
 80099f2:	b901      	cbnz	r1, 80099f6 <__ascii_mbtowc+0x6>
 80099f4:	a901      	add	r1, sp, #4
 80099f6:	b142      	cbz	r2, 8009a0a <__ascii_mbtowc+0x1a>
 80099f8:	b14b      	cbz	r3, 8009a0e <__ascii_mbtowc+0x1e>
 80099fa:	7813      	ldrb	r3, [r2, #0]
 80099fc:	600b      	str	r3, [r1, #0]
 80099fe:	7812      	ldrb	r2, [r2, #0]
 8009a00:	1e10      	subs	r0, r2, #0
 8009a02:	bf18      	it	ne
 8009a04:	2001      	movne	r0, #1
 8009a06:	b002      	add	sp, #8
 8009a08:	4770      	bx	lr
 8009a0a:	4610      	mov	r0, r2
 8009a0c:	e7fb      	b.n	8009a06 <__ascii_mbtowc+0x16>
 8009a0e:	f06f 0001 	mvn.w	r0, #1
 8009a12:	e7f8      	b.n	8009a06 <__ascii_mbtowc+0x16>

08009a14 <fiprintf>:
 8009a14:	b40e      	push	{r1, r2, r3}
 8009a16:	b503      	push	{r0, r1, lr}
 8009a18:	4601      	mov	r1, r0
 8009a1a:	ab03      	add	r3, sp, #12
 8009a1c:	4805      	ldr	r0, [pc, #20]	@ (8009a34 <fiprintf+0x20>)
 8009a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a22:	6800      	ldr	r0, [r0, #0]
 8009a24:	9301      	str	r3, [sp, #4]
 8009a26:	f7fe ffc1 	bl	80089ac <_vfiprintf_r>
 8009a2a:	b002      	add	sp, #8
 8009a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a30:	b003      	add	sp, #12
 8009a32:	4770      	bx	lr
 8009a34:	2004001c 	.word	0x2004001c

08009a38 <__ascii_wctomb>:
 8009a38:	4603      	mov	r3, r0
 8009a3a:	4608      	mov	r0, r1
 8009a3c:	b141      	cbz	r1, 8009a50 <__ascii_wctomb+0x18>
 8009a3e:	2aff      	cmp	r2, #255	@ 0xff
 8009a40:	d904      	bls.n	8009a4c <__ascii_wctomb+0x14>
 8009a42:	228a      	movs	r2, #138	@ 0x8a
 8009a44:	601a      	str	r2, [r3, #0]
 8009a46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a4a:	4770      	bx	lr
 8009a4c:	700a      	strb	r2, [r1, #0]
 8009a4e:	2001      	movs	r0, #1
 8009a50:	4770      	bx	lr

08009a52 <abort>:
 8009a52:	b508      	push	{r3, lr}
 8009a54:	2006      	movs	r0, #6
 8009a56:	f000 f82b 	bl	8009ab0 <raise>
 8009a5a:	2001      	movs	r0, #1
 8009a5c:	f7f8 fae0 	bl	8002020 <_exit>

08009a60 <_raise_r>:
 8009a60:	291f      	cmp	r1, #31
 8009a62:	b538      	push	{r3, r4, r5, lr}
 8009a64:	4605      	mov	r5, r0
 8009a66:	460c      	mov	r4, r1
 8009a68:	d904      	bls.n	8009a74 <_raise_r+0x14>
 8009a6a:	2316      	movs	r3, #22
 8009a6c:	6003      	str	r3, [r0, #0]
 8009a6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a72:	bd38      	pop	{r3, r4, r5, pc}
 8009a74:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009a76:	b112      	cbz	r2, 8009a7e <_raise_r+0x1e>
 8009a78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a7c:	b94b      	cbnz	r3, 8009a92 <_raise_r+0x32>
 8009a7e:	4628      	mov	r0, r5
 8009a80:	f000 f830 	bl	8009ae4 <_getpid_r>
 8009a84:	4622      	mov	r2, r4
 8009a86:	4601      	mov	r1, r0
 8009a88:	4628      	mov	r0, r5
 8009a8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a8e:	f000 b817 	b.w	8009ac0 <_kill_r>
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d00a      	beq.n	8009aac <_raise_r+0x4c>
 8009a96:	1c59      	adds	r1, r3, #1
 8009a98:	d103      	bne.n	8009aa2 <_raise_r+0x42>
 8009a9a:	2316      	movs	r3, #22
 8009a9c:	6003      	str	r3, [r0, #0]
 8009a9e:	2001      	movs	r0, #1
 8009aa0:	e7e7      	b.n	8009a72 <_raise_r+0x12>
 8009aa2:	2100      	movs	r1, #0
 8009aa4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009aa8:	4620      	mov	r0, r4
 8009aaa:	4798      	blx	r3
 8009aac:	2000      	movs	r0, #0
 8009aae:	e7e0      	b.n	8009a72 <_raise_r+0x12>

08009ab0 <raise>:
 8009ab0:	4b02      	ldr	r3, [pc, #8]	@ (8009abc <raise+0xc>)
 8009ab2:	4601      	mov	r1, r0
 8009ab4:	6818      	ldr	r0, [r3, #0]
 8009ab6:	f7ff bfd3 	b.w	8009a60 <_raise_r>
 8009aba:	bf00      	nop
 8009abc:	2004001c 	.word	0x2004001c

08009ac0 <_kill_r>:
 8009ac0:	b538      	push	{r3, r4, r5, lr}
 8009ac2:	4d07      	ldr	r5, [pc, #28]	@ (8009ae0 <_kill_r+0x20>)
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	4604      	mov	r4, r0
 8009ac8:	4608      	mov	r0, r1
 8009aca:	4611      	mov	r1, r2
 8009acc:	602b      	str	r3, [r5, #0]
 8009ace:	f7f8 fa97 	bl	8002000 <_kill>
 8009ad2:	1c43      	adds	r3, r0, #1
 8009ad4:	d102      	bne.n	8009adc <_kill_r+0x1c>
 8009ad6:	682b      	ldr	r3, [r5, #0]
 8009ad8:	b103      	cbz	r3, 8009adc <_kill_r+0x1c>
 8009ada:	6023      	str	r3, [r4, #0]
 8009adc:	bd38      	pop	{r3, r4, r5, pc}
 8009ade:	bf00      	nop
 8009ae0:	20040940 	.word	0x20040940

08009ae4 <_getpid_r>:
 8009ae4:	f7f8 ba84 	b.w	8001ff0 <_getpid>

08009ae8 <_init>:
 8009ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aea:	bf00      	nop
 8009aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aee:	bc08      	pop	{r3}
 8009af0:	469e      	mov	lr, r3
 8009af2:	4770      	bx	lr

08009af4 <_fini>:
 8009af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009af6:	bf00      	nop
 8009af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009afa:	bc08      	pop	{r3}
 8009afc:	469e      	mov	lr, r3
 8009afe:	4770      	bx	lr
