Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 12 13:50:32 2019
| Host         : Victor running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sap_1_control_sets_placed.rpt
| Design       : sap_1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            7 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              88 |           40 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------+-------------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+-------------------------+-------------------------+------------------+----------------+
|  n_0_2550_BUFG       | U1/addr[1]_4[0]         | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2550_BUFG       | U1/addr[1]_6[0]         | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2550_BUFG       | U1/addr[0][0]           | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2550_BUFG       | U1/addr[1]_2[0]         | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2550_BUFG       | U1/E[0]                 | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2550_BUFG       | U1/addr[1]_5[0]         | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2550_BUFG       | U1/addr[1]_7[0]         | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2550_BUFG       | U1/addr[2][0]           | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2550_BUFG       | U1/addr[2]_0[0]         | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2550_BUFG       | U1/Q_tmp_reg[0]_2[0]    | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2550_BUFG       | U1/addr[1]_3[0]         | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2550_BUFG       | U1/addr[1]_0[0]         | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2550_BUFG       | U1/addr[2]_1[0]         | U2/memory[0][3]_i_2_n_1 |                3 |              4 |
|  n_0_2550_BUFG       | U1/addr[1][0]           | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2550_BUFG       | U1/Q_tmp_reg[0]_1[0]    | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2550_BUFG       | U1/addr[1]_1[0]         | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  U4/U4/prog_run_BUFG | U4/U2/Q_tmp_reg[2]_0[0] | reset_IBUF              |                2 |              4 |
|  U4/U4/prog_run_BUFG | U4/U2/Q_tmp_reg[1]_2[0] | reset_IBUF              |                3 |              4 |
|  U4/U4/prog_run_BUFG | U4/U2/Q_tmp_reg[2]_1[0] | reset_IBUF              |                2 |              4 |
|  U4/U4/prog_run_BUFG | U4/U2/Q_tmp_reg[3]_0[0] | reset_IBUF              |                3 |              4 |
|  U4/U4/prog_run_BUFG | U4/U2/E[0]              | reset_IBUF              |                4 |              4 |
| ~U4/U4/prog_run_BUFG |                         |                         |                2 |              4 |
| ~U4/U4/prog_run_BUFG | U4/U2/Q_tmp_reg[1]_0[0] | reset_IBUF              |                1 |              4 |
| ~U4/U4/prog_run_BUFG |                         | U4/U2/Q_tmp_reg[1]_1    |                1 |              6 |
|  clk_IBUF_BUFG       |                         |                         |                5 |             18 |
+----------------------+-------------------------+-------------------------+------------------+----------------+


