// Seed: 2435831960
module module_0 (
    input supply1 id_0
    , id_12,
    input supply0 id_1,
    input uwire id_2,
    output wand id_3,
    input wor id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7,
    input wand id_8,
    input wire id_9,
    input supply0 id_10
    , id_13
);
  assign id_13 = -1;
  assign module_1.id_9 = 0;
endmodule
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output supply0 id_2
    , id_23,
    input wire id_3,
    output uwire id_4,
    input uwire id_5,
    input tri id_6,
    input tri id_7,
    output supply0 id_8,
    output wor id_9,
    output wire id_10,
    output supply1 id_11,
    input wor id_12,
    output tri0 id_13,
    output uwire id_14,
    input wand id_15,
    output tri1 id_16,
    output tri0 id_17,
    output tri1 module_1
    , id_24,
    input tri0 id_19,
    input tri0 id_20,
    output supply1 id_21
);
  assign id_21 = -1;
  assign id_21 = id_15;
  logic [1 : 1] id_25;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_20,
      id_13,
      id_12,
      id_0,
      id_19,
      id_21,
      id_12,
      id_15,
      id_20
  );
endmodule
