test_vccs0 #() dut (.np(0),.nn(2),.ncp(1),.ncn(0));
resistor #(.r(2./17)) r0 (.p(2),.n(0));
vsource #() v1 (.p(1),.n(0));
#           v(1)       v(2)      
 0.         0.         0.        
 0.5        0.5        1.        
 1.         1.         2.        
 1.5        1.5        3.        
 2.         2.         4.        
