

================================================================
== Vivado HLS Report for 'svm_classifier_Block_preheader_0_proc1'
================================================================
* Date:           Fri Mar 16 00:06:59 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        svm_classifier_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 3.58ns
ST_1: p_read_16 [1/1] 0.00ns
newFuncRoot:0  %p_read_16 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read8)

ST_1: p_read716 [1/1] 0.00ns
newFuncRoot:1  %p_read716 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read7)

ST_1: p_read615 [1/1] 0.00ns
newFuncRoot:2  %p_read615 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read6)

ST_1: tmp14 [1/1] 1.79ns
newFuncRoot:13  %tmp14 = add i18 %p_read716, %p_read_16

ST_1: tmp13 [1/1] 1.79ns
newFuncRoot:14  %tmp13 = add i18 %tmp14, %p_read615


 <State 2>: 7.74ns
ST_2: p_read514 [1/1] 0.00ns
newFuncRoot:3  %p_read514 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read5)

ST_2: p_read413 [1/1] 0.00ns
newFuncRoot:4  %p_read413 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read4)

ST_2: p_read312 [1/1] 0.00ns
newFuncRoot:5  %p_read312 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read3)

ST_2: p_read211 [1/1] 0.00ns
newFuncRoot:6  %p_read211 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read2)

ST_2: p_read110 [1/1] 0.00ns
newFuncRoot:7  %p_read110 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read1)

ST_2: p_read_17 [1/1] 0.00ns
newFuncRoot:8  %p_read_17 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read)

ST_2: tmp9 [1/1] 2.08ns
newFuncRoot:9  %tmp9 = add i18 %p_read110, %p_read_17

ST_2: tmp10 [1/1] 2.08ns
newFuncRoot:10  %tmp10 = add i18 %p_read211, %p_read312

ST_2: tmp [1/1] 1.79ns
newFuncRoot:11  %tmp = add i18 %tmp10, %tmp9

ST_2: tmp12 [1/1] 1.79ns
newFuncRoot:12  %tmp12 = add i18 %p_read413, %p_read514

ST_2: tmp11 [1/1] 1.79ns
newFuncRoot:15  %tmp11 = add i18 %tmp13, %tmp12

ST_2: p_Val2_80_8 [1/1] 1.79ns
newFuncRoot:16  %p_Val2_80_8 = add i18 %tmp11, %tmp

ST_2: tmp_15 [1/1] 0.00ns
newFuncRoot:17  %tmp_15 = sext i18 %p_Val2_80_8 to i19

ST_2: r_V [1/1] 2.08ns
newFuncRoot:18  %r_V = add i19 %tmp_15, 59224

ST_2: tmp_224 [1/1] 0.00ns
newFuncRoot:19  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 18)

ST_2: stg_23 [1/1] 0.00ns
newFuncRoot:20  call void @_ssdm_op_Write.ap_auto.i1P(i1* %out_r, i1 %tmp_224)

ST_2: stg_24 [1/1] 0.00ns
newFuncRoot:21  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
