module Sel_module
(
	RSTn, CLK, Start, K1, K2, K3, K4, LED_Out, a_to_g0,count,Buzzer
); 
	 input CLK;
	 input RSTn;
	 input Start;
	 input K1, K2, K3, K4; 
	 output reg [3:0]LED_Out;
	 output reg Count;
	 output reg Buzzer;
	 output reg [6:0]a_to_g0;
	 reg [3:0]SingleNum;
	 reg Block; 	//抢答锁存信号
	 reg [24:0]count1='d0;

	/***************************
	抢答电路部分，当X选手抢答成功，蜂鸣器鸣声，相应的选手指示灯亮；
	主持人按下复位键后，整个电路复位；
	主持人按下抢答键Start后，抢答才有效
	***************************/
	always @ ( posedge CLK or negedge RSTn or negedge Start ) 
	begin 	
		if( !RSTn || !Start ) //Start=0抢答未开始；抢答显示信号LED_Out,答题计时信号Count，锁存信号Block都复位，
			begin 
				LED_Out <= 4'b0;
				Block <= 0; //led灯高电平点亮;Block=0表示无人抢答，不锁存;buzzer=0表示无人抢答，蜂鸣器不响
				Buzzer <= 0;
				Count <= 0; //不启动答题计时器
				SingleNum <= 4'd0;			
				count1<='d0;									
			end
		else if( Start == 1 ) 		//Start=1开始抢答，主持人控制是否可以抢答
			begin 
				if( Count ) 	//当有人抢答成功，
					begin
						if(count1==25'd25000000)
							begin
								buzzer<=0;							
								count1<=count1;
							end
						else 
							begin
								buzzer<=1;	//倒计时为0时，蜂鸣器响,犯规灯亮
								count1<=count1+25'b1;
							end
					end			
				else if( !K1 && !Block ) 	//第一组别按键是否按下
					begin 
						LED_Out[3:0] <= 4'b0001; 	//点亮第一组别指示灯
						Block <= 1; //封锁别组抢答信号
						Count <= 1;	//第一组已按下按钮，可启动答题计时器
						SingleNum <= 4'd1; //数码管显示1号选手抢答成功
					end 
				else if( !K2 && !Block ) //第二组别按键是否按下
					begin 
						LED_Out[3:0] <= 4'b0010;
						Block <= 1;
						Count <= 1;
						SingleNum <= 4'd2;	
					end 		
				else if( !K3 && !Block ) //第三组别按键是否按下
					begin 
						LED_Out[3:0] <= 4'b0100;
						Block <= 1;
						Count <= 1; 
						SingleNum <= 4'd3;
					end 	 
				else if( !K4 && !Block ) //第四组别按键是否按下
					begin 
						LED_Out[3:0] <= 4'b1000;
						Block <= 1;
						Count <= 1;
						SingleNum <= 4'd4;	
					end 
			end
	end 

	
	 /***************************
	抢答电路部分，当X选手抢答成功，数码管显示选手号码
	 ***************************/
	always@(SingleNum)	//数码管0显示抢答到的选手的号码
	begin
		case(SingleNum)
		'd0:a_to_g0=7'b1000000;
		'd1:a_to_g0=7'b1111001;
		'd2:a_to_g0=7'b0100100;
		'd3:a_to_g0=7'b0110000;
		'd4:a_to_g0=7'b0011001;
		endcase
	end

endmodule
