instructions:
  RC_format:
    - instruction:
      - name: "RC ABSDIF"
      - asm: "absdif %d3,%d1,18"
      - hex: "8b21c131"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d3": 0
          - result:
            - "d3": 16
          - desc: "D[a]<const9"
        - case2:
          - preconditions:
            - "d1": 30
            - "d3": 0
          - result:
            - "d3": 12
          - desc: "D[a]>const9"
        - case3:
          - preconditions:
            - "d1": 18
            - "d3": 0
          - result:
            - "d3": 0
          - desc: "D[a]=const9"
    - instruction:
      - name: "RC ABSDIFS"
      - asm: "absdifs %d3,%d1,18"
      - hex: "8b21e131"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d3": 0
          - result:
            - "d3": 16
          - desc: "D[a]<const9"
        - case2:
          - preconditions:
            - "d1": 30
            - "d3": 0
          - result:
            - "d3": 12
          - desc: "D[a]>const9"
        - case3:
          - preconditions:
            - "d1": 18
            - "d3": 0
          - result:
            - "d3": 0
          - desc: "D[a]=const9"
    - instruction:
      - name: "RC ADD"
      - asm: "add %d4,%d2,18"
      - hex: "8b220140"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
          - result:
            - "d4": 21
          - desc: "D[2]=3"
        - case2:
          - preconditions:
            - "d2": -3
          - result:
            - "d4": 15
          - desc: "D[2]=-3"
    - instruction:
      - name: "RC ADDS"
      - asm: "adds %d4,%d3,37"
      - hex: "8b534240"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
          - result:
            - "d4": 40
          - desc: "D[3]=3"
        - case2:
          - preconditions:
            - "d3": -3
          - result:
            - "d4": 34
          - desc: "D[3]=-3"
    - instruction:
      - name: "RC ADDS.U"
      - asm: "adds.u %d4,%d3,102"
      - hex: "8b636640"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
          - result:
            - "d4": 105
          - desc: "D[3]=3"
    - instruction:
      - name: "RC ADDC"
      - asm: "addc %d4,%d2,18"
      - hex: "8b22a140"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "psw": 0
          - result:
            - "d4": 21
          - desc: "D[2]=3"
        - case2:
          - preconditions:
            - "d2": -3
          - result:
            - "d4": 15
          - desc: "D[2]=-3"
    - instruction:
      - name: "RC AND"
      - asm: "and %d4,%d2,17"
      - hex: "8f120141"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 9
            - "d4": 0
          - result:
            - "d4": 1
          - desc: "D[2]=9"
        - case2:
            - preconditions:
              - "d2": 2
              - "d4": 1
            - result:
              - "d4": 0
            - desc: "D[2]=2"
    - instruction:
      - name: "RC AND.EQ" 
      - asm: "and.eq %d14,%d13,18"
      - hex: "8b2d01e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 7 
          - desc: "D[13]=18"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=18"
        - case3:
          - preconditions:
            - "d13": 10
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "D[13]=10"
        - case4:
          - preconditions:
            - "d13": 10
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=10"
    - instruction:
      - name: "RC AND.GE"
      - asm: "and.ge %d14,%d13,18"
      - hex: "8b2d81e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 7 
          - desc: "D[13]=18"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=18"
        - case3:
          - preconditions:
            - "d13": 20
            - "d14": 7
          - result:
            - "d14": 7 
          - desc: "D[13]=18"
        - case4:
          - preconditions:
            - "d13": 20
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=18"
        - case5:
          - preconditions:
            - "d13": 10
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "D[13]=10"
        - case6:
          - preconditions:
            - "d13": 10
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=10"
    - instruction:
      - name: "RC AND.GE.U"
      - asm: "and.ge.u %d14,%d13,18"
      - hex: "8b2da1e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 7 
          - desc: "D[13]=18"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=18"
        - case3:
          - preconditions:
            - "d13": 20
            - "d14": 7
          - result:
            - "d14": 7 
          - desc: "D[13]=18"
        - case4:
          - preconditions:
            - "d13": 20
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=18"
        - case5:
          - preconditions:
            - "d13": 10
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "D[13]=10"
        - case6:
          - preconditions:
            - "d13": 10
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=10"
    - instruction:
      - name: "RC AND.LT"
      - asm: "and.lt %d14,%d13,18"
      - hex: "8b2d41e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "D[13]=18"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=18"
        - case3:
          - preconditions:
            - "d13": 20
            - "d14": 7
          - result:
            - "d14": 6 
          - desc: "D[13]=20"
        - case4:
          - preconditions:
            - "d13": 20
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=20"
        - case5:
          - preconditions:
            - "d13": 10
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "D[13]=10"
        - case6:
          - preconditions:
            - "d13": 10
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=10"
    - instruction:
      - name: "RC AND.LT.U"
      - asm: "and.lt.u %d14,%d13,18"
      - hex: "8b2d61e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "D[13]=18"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=18"
        - case3:
          - preconditions:
            - "d13": 20
            - "d14": 7
          - result:
            - "d14": 6 
          - desc: "D[13]=20"
        - case4:
          - preconditions:
            - "d13": 20
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=20"
        - case5:
          - preconditions:
            - "d13": 10
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "D[13]=10"
        - case6:
          - preconditions:
            - "d13": 10
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=10"
    - instruction:
      - name: "RC AND.NE"
      - asm: "and.ne %d14,%d13,18"
      - hex: "8b2d21e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "D[13]=18"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=18"
        - case3:
          - preconditions:
            - "d13": 20
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "D[13]=20"
        - case4:
          - preconditions:
            - "d13": 20
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[13]=20"
    - instruction:
      - name: "RC ANDN"
      - asm: "andn %d0,%d0,63"
      - hex: "8ff0c301"
      - testcases:
        - case1:
          - preconditions:
            - "d0": 63
          - result:
            - "d0": 0
          - desc: "D[0]=63"
        - case2:
            - preconditions:
              - "d0": 0xc0
            - result:
              - "d0": 0xc0
            - desc: "D[0]=0xc0"
    - instruction:
      - name: "RC EQ"
      - asm: "eq %d5,%d2,4"
      - hex: "8b420052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 1
          - desc: "D[2]=4"
        - case2:
          - preconditions:
            - "d2": 20
          - result:
            - "d5": 0
          - desc: "D[2]=20"
    - instruction:
      - name: "RC EQANY.B"
      - asm: "eqany.b %d5,%d2,4"
      - hex: "8b42c05a"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
            - "d5": 0
          - result:
            - "d5": 1
          - desc: "D[2]=4"
        - case2:
          - preconditions:
            - "d2": 20
            - "d5": 0
          - result:
            - "d5": 1
          - desc: "D[2][0:8]==4"
        - case3:
          - preconditions:
            - "d2": 0x88888880
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "D[2][0:32]!=4"
    - instruction:
      - name: "RC EQANY.H"
      - asm: "eqany.h %d5,%d2,4"
      - hex: "8b42c05e"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
            - "d5": 0
          - result:
            - "d5": 1
          - desc: "D[2]=4"
        - case2:
          - preconditions:
            - "d2": 20
            - "d5": 0
          - result:
            - "d5": 1
          - desc: "D[2][0:8]==4"
        - case3:
          - preconditions:
            - "d2": 0x88888880
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "D[2][0:32]!=4"
    - instruction:
      - name: "RC GE"
      - asm: "ge %d5,%d2,4"
      - hex: "8b428052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 1
          - desc: "D[2]=4"
        - case2:
          - preconditions:
            - "d2": 5
          - result:
            - "d5": 1
          - desc: "D[2]=5"
        - case3:
          - preconditions:
            - "d2": 2
          - result:
            - "d5": 0
          - desc: "D[2]=2"
    - instruction:
      - name: "RC GE.U"
      - asm: "ge.u %d5,%d2,4"
      - hex: "8b42a052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 1
          - desc: "D[2]=4"
        - case2:
          - preconditions:
            - "d2": 5
          - result:
            - "d5": 1
          - desc: "D[2]=5"
        - case3:
          - preconditions:
            - "d2": 2
          - result:
            - "d5": 0
          - desc: "D[2]=2"
    - instruction:
      - name: "RC LT"
      - asm: "lt %d5,%d2,4"
      - hex: "8b424052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 0
          - desc: "D[2]=4"
        - case2:
          - preconditions:
            - "d2": 5
          - result:
            - "d5": 0
          - desc: "D[2]=5"
        - case3:
          - preconditions:
            - "d2": 2
          - result:
            - "d5": 1
          - desc: "D[2]=2"
    - instruction:
      - name: "RC LT.U"
      - asm: "lt.u %d5,%d2,4"
      - hex: "8b426052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 0
          - desc: "D[2]=4"
        - case2:
          - preconditions:
            - "d2": 5
          - result:
            - "d5": 0
          - desc: "D[2]=5"
        - case3:
          - preconditions:
            - "d2": 2
          - result:
            - "d5": 1
          - desc: "D[2]=2"
    - instruction:
      - name: "RC MAX"
      - asm: "max %d,%d1,18"
      - hex: "8b214133"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 18
          - desc: "D[1]=10"
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 18
          - desc: "D[1]=18"
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 20
          - desc: "D[1]=20"
    - instruction:
      - name: "RC MAX.U"
      - asm: "max.u %d3,%d1,18"
      - hex: "8b216133"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 18
          - desc: "D[1]=10"
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 18
          - desc: "D[1]=18"
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 20
          - desc: "D[1]=20"
    - instruction:
      - name: "RC MIN"
      - asm: "min %d3,%d1,18"
      - hex: "8b210133"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 10
          - desc: "D[1]=10"
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 18
          - desc: "D[1]=18"
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 18
          - desc: "D[1]=20"
    - instruction:
      - name: "RC MIN.U"
      - asm: "min.u %d3,%d1,18"
      - hex: "8b212133"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 10
          - desc: "D[1]=10"
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 18
          - desc: "D[1]=18"
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 18
          - desc: "D[1]=20"
    - instruction:
      - name: "RC MUL (53,01) 32-bit"
      - asm: "mul %d3,%d1,18"
      - hex: "53212130"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 0xb4
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 0x144
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 0x168
          - desc: ""
    - instruction:
      - name: "RC MUL (53,03) 64-bit"
      - asm: "mul %e2,%d1,18"
      - hex: "53216120"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d2": 0xb4
            - "d3": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0xffffffff
          - result:
            - "d2": 0xffffffee
            - "d3": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RC MULS (53,05)"
      - asm: "muls %d3,%d1,18"
      - hex: "5321a130"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 0xb4
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 0x144
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 0x168
          - desc: ""
    - instruction:
      - name: "RC MUL.U (53,03) 64-bit"
      - asm: "mul.u %e2,%d1,18"
      - hex: "53214120"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d2": 0xb4
            - "d3": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0xffffffff
          - result:
            - "d2": 0xffffffee
            - "d3": 0x11
          - desc: ""
    - instruction:
      - name: "RC MULS.U (53,04)"
      - asm: "muls.u %d3,%d1,18"
      - hex: "53218130"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 0xb4
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 0x144
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 0x168
          - desc: ""
    - instruction:
      - name: "RC NAND"
      - asm: "nand %d3,%d1,18"
      - hex: "8f212131"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
          - result:
            - "d3": 0xfffffffd
          - desc: "D[1]=3"
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 0xffffffed
          - desc: "D[1]=3"
    - instruction:
      - name: "RC NE"
      - asm: "ne %d3,%d2,18"
      - hex: "8b222132"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
          - result:
            - "d3": 0
          - desc: "D[2]=18"
        - case2:
          - preconditions:
            - "d2": 4
          - result:
            - "d3": 1
          - desc: "D[2]=4"
    - instruction:
      - name: "RC NOR"
      - asm: "nor d3, d1, 0xa"
      - hex: "8fa16031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 0
          - result:
            - "d3": 0xfffffff4
          - desc: "D[1]=9"
        - case2:
            - preconditions:
              - "d1": 1
              - "d3": 0
            - result:
              - "d3": 0xfffffff4
            - desc: "D[1]=1"
    - instruction:
      - name: "RC OR"
      - asm: "or %d14,%d13,18"
      - hex: "8f2d41e1"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 9
            - "d14": 0
          - result:
            - "d14": 27
          - desc: "D[13]=9"
        - case2:
            - preconditions:
              - "d13": 1
              - "d14": 0
            - result:
              - "d14": 19
            - desc: "D[13]=1"
    - instruction:
      - name: "RC OR.EQ"
      - asm: "or.eq %d3,%d1,9"
      - hex: "8b91e034"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=9 and D[c][0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "D[1]=9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[a]=4 and D[c][0]=1"
        - case4:
          - preconditions:
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[a]=4 and D[c][0]=0"
    - instruction:
      - name: "RC OR.GE"
      - asm: "or.ge %d3,%d1,9"
      - hex: "8b916035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=9 and D[c][0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "D[1]=9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=10 and D[c][0]=1"
        - case4:
            - preconditions:
              - "d1": 10
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "D[1]=10 and D[c][0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[a]=4 and D[c][0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[a]=4 and D[c][0]=0"
    - instruction:
      - name: "RC OR.GE.U"
      - asm: "or.ge.u %d3,%d1,9"
      - hex: "8b918035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=9 and D[c][0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "D[1]=9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=10 and D[c][0]=1"
        - case4:
            - preconditions:
              - "d1": 10
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "D[1]=10 and D[c][0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[a]=4 and D[c][0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[a]=4 and D[c][0]=0"
    - instruction:
      - name: "RC OR.LT"
      - asm: "or.lt %d3,%d1,9"
      - hex: "8b912035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=9 and D[c][0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 8
            - desc: "D[1]=9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=10 and D[c][0]=1"
        - case4:
            - preconditions:
              - "d1": 10
              - "d3": 8
            - result:
              - "d3": 8
            - desc: "D[1]=10 and D[c][0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[a]=4 and D[c][0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "D[a]=4 and D[c][0]=0"
    - instruction:
      - name: "RC OR.LT.U"
      - asm: "or.lt.u %d3,%d1,9"
      - hex: "8b914035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=9 and D[c][0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 8
            - desc: "D[1]=9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=10 and D[c][0]=1"
        - case4:
            - preconditions:
              - "d1": 10
              - "d3": 8
            - result:
              - "d3": 8
            - desc: "D[1]=10 and D[c][0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[a]=4 and D[c][0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "D[a]=4 and D[c][0]=0"
    - instruction:
      - name: "RC OR.NE"
      - asm: "or.ne %d3,%d1,9"
      - hex: "8b910035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=9 and D[c][0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 8
            - desc: "D[1]=9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=10 and D[c][0]=1"
        - case4:
            - preconditions:
              - "d1": 10
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "D[1]=10 and D[c][0]=0"
    - instruction:
      - name: "RC ORN"
      - asm: "orn %d3,%d1,9"
      - hex: "8f91e031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 0
          - result:
            - "d3": 0xffffffff
          - desc: "D[1]=9"
        - case2:
            - preconditions:
              - "d1": 1
              - "d3": 0
            - result:
              - "d3": 0xfffffff7
            - desc: "D[1]=1"
    - instruction:
      - name: "RC RSUB"
      - asm: "rsub %d3,%d1,9"
      - hex: "8b910031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
          - result:
            - "d3": 0
          - desc: "D[a]=9"
        - case2:
          - preconditions:
            - "d1": 3
          - result:
            - "d3": 6
          - desc: "D[a]=3"
        - case3:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 4294967295  # -1
          - desc: "D[a]=10"
    - instruction:
      - name: "RC RSUBS"
      - asm: "rsubs %d3,%d1,9"
      - hex: "8b914031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
          - result:
            - "d3": 0
          - desc: "D[a]=9"
        - case2:
          - preconditions:
            - "d1": 3
          - result:
            - "d3": 6
          - desc: "D[a]=3"
        - case3:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 4294967295  # -1
          - desc: "D[a]=10"
    - instruction:
      - name: "RC RSUBS.U"
      - asm: "rsubs.u %d3,%d1,9"
      - hex: "8b916031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
          - result:
            - "d3": 0
          - desc: "D[a]=9"
        - case2:
          - preconditions:
            - "d1": 3
          - result:
            - "d3": 6
          - desc: "D[a]=3"
        - case3:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 0
          - desc: "D[a]=10"
    - instruction:
      - name: "RC SH (const9 > 0)"
      - asm: "sh %d3,%d1,9"
      - hex: "8f910030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "d3": 0
          - result:
            - "d3": 512
          - desc: "D[1]=1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[1]=0"
    - instruction:
      - name: "RC SH (const9 = 0)"
      - asm: "sh %d3,%d1,0"
      - hex: "8f010030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "d3": 0
          - result:
            - "d3": 1
          - desc: "D[1]=1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[1]=0"
        - case3:
          - preconditions:
            - "d1": -1
            - "d3": 1
          - result:
            - "d3": 0xffffffff  # two's complement of -1
          - desc: "D[1]=-1"
    - instruction:
      - name: "RC SH (const9 < 0)"
      - asm: "sh %d3,%d1,-1"
      - hex: "8ff11f30"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "d3": 0
          - result:
            - "d3": 0
          - desc: "D[1]=1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[1]=0"
        - case3:
          - preconditions:
            - "d1": 512
            - "d3": 0
          - result:
            - "d3": 256
          - desc: "D[1]=512"
    - instruction:
      - name: "RC SH.EQ"
      - asm: "sh.eq %d3,%d2,18"
      - hex: "8b22e136"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "D[2]=const9"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "D[2]!=const9"
    - instruction:
      - name: "RC SH.GE"
      - asm: "sh.ge %d3,%d2,18"
      - hex: "8b226137"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "D[2]=const9"
        - case2:
          - preconditions:
            - "d2": 20
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "D[2]>const9"
        - case3:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "D[2]<const9"
    - instruction:
      - name: "RC SH.GE.U"
      - asm: "sh.ge.u %d3,%d2,18"
      - hex: "8b228137"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "D[2]=const9"
        - case2:
          - preconditions:
            - "d2": 20
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "D[2]>const9"
        - case3:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "D[2]<const9"
    - instruction:
      - name: "RC SH.LT"
      - asm: "sh.lt %d3,%d2,18"
      - hex: "8b222137"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "D[2]=const9"
        - case2:
          - preconditions:
            - "d2": 20
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "D[2]>const9"
        - case3:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "D[2]<const9"
    - instruction:
      - name: "RC SH.LT.U"
      - asm: "sh.lt.u %d3,%d2,18"
      - hex: "8b224137"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "D[2]=const9"
        - case2:
          - preconditions:
            - "d2": 20
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "D[2]>const9"
        - case3:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "D[2]<const9"
    - instruction:
      - name: "RC SH.H  (const9 > 0)"
      - asm: "sh.h %d3,%d2,5"
      - hex: "8f520038"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x10000
            - "d3": 0
          - result:
            - "d3": 0x200000
          - desc: "D[2]>const9"
        - case2:
          - preconditions:
            - "d2": 0x1
            - "d3": 0
          - result:
            - "d3": 0x20
          - desc: "D[2]>const9"
        - case3:
          - preconditions:
            - "d2": 0x10001
            - "d3": 0
          - result:
            - "d3": 0x200020
          - desc: "D[2]>const9"
    - instruction:
      - name: "RC SH.H  (const9 = 0)"
      - asm: "sh.h %d3,%d2,0"
      - hex: "8f020038"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x10000
            - "d3": 0
          - result:
            - "d3": 0x10000
          - desc: "D[2]=const9"
        - case2:
          - preconditions:
            - "d2": 0x1
            - "d3": 0
          - result:
            - "d3": 0x1
          - desc: "D[2]=const9"
        - case3:
          - preconditions:
            - "d2": 0x10001
            - "d3": 0
          - result:
            - "d3": 0x10001
          - desc: "D[2]=const9"
    - instruction:
      - name: "RC SH.H  (const9 < 0)"
      - asm: "sh.h %d3,%d2,-1"
      - hex: "8ff21f38"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x10000
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[2]=const9"
        - case2:
          - preconditions:
            - "d2": 0x1
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[2]=const9"
        - case3:
          - preconditions:
            - "d2": 0x10001
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[2]=const9"
        - case4:
          - preconditions:
            - "d2": 0x200020
            - "d3": 0
          - result:
            - "d3": 0x100010
          - desc: "D[2]=const9"
    - instruction:
      - name: "RC SH.NE"
      - asm: "sh.ne %d3,%d2,18"
      - hex: "8b220137"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "D[2]=const9"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "D[2]!=const9"
    - instruction:
      - name: "RC SHA (const9 > 0)"
      - asm: "sha %d3,%d1,9"
      - hex: "8f912030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d3": 512
          - desc: "D[1]=1"
        - case2:
          - preconditions:
            - "d1": 0
          - result:
            - "d3": 0
          - desc: "D[1]=0"
    - instruction:
      - name: "RC SHA (const9 = 0)"
      - asm: "sha %d3,%d1,0"
      - hex: "8f012030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "d3": 0
          - result:
            - "d3": 1
          - desc: "D[1]=1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[1]=0"
    - instruction:
      - name: "RC SHA (const9 < 0)"
      - asm: "sha %d3,%d1,-1"
      - hex: "8ff13f30"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[1]=1"
        - case2:
          - preconditions:
            - "d1": 1024
            - "d3": 0
          - result:
            - "d3": 512
          - desc: "D[1]=1024"
    - instruction:
      - name: "RC SHA.H (const9 > 0)"
      - asm: "sha.h %d3,%d1,9"
      - hex: "8f912038"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x10000
            - "d3": 0
          - result:
            - "d3": 0x2000000
          - desc: "D[2]=const9"
        - case2:
          - preconditions:
            - "d1": 0x1
            - "d3": 0
          - result:
            - "d3": 0x200
          - desc: "D[2]=const9"
        - case3:
          - preconditions:
            - "d1": 0x10001
            - "d3": 0
          - result:
            - "d3": 0x2000200
          - desc: "D[2]=const9"
    - instruction:
      - name: "RC SHA.H (const9 = 0)"
      - asm: "sha.h %d3,%d1,0"
      - hex: "8f012038"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x10000
            - "d3": 0
          - result:
            - "d3": 0x10000
          - desc: "D[2]=const9"
        - case2:
          - preconditions:
            - "d1": 0x1
            - "d3": 0
          - result:
            - "d3": 0x1
          - desc: "D[2]=const9"
        - case3:
          - preconditions:
            - "d1": 0x10001
            - "d3": 0
          - result:
            - "d3": 0x10001
          - desc: "D[2]=const9"
    - instruction:
      - name: "RC SHA.H (const9 < 0)"
      - asm: "sha.h %d3,%d1,-1"
      - hex: "8ff13f38"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x10000
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[2]<const9"
        - case2:
          - preconditions:
            - "d1": 0x1
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[2]<const9"
        - case3:
          - preconditions:
            - "d1": 0x10001
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[2]<const9"
        - case4:
          - preconditions:
            - "d1": 0x20002
            - "d3": 0
          - result:
            - "d3": 0x10001
          - desc: "D[2]<const9"
    - instruction:
      - name: "RC SHAS (const9 > 0)"
      - asm: "shas %d3,%d1,9"
      - hex: "8f914030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d3": 512
          - desc: "D[1]=1"
        - case2:
          - preconditions:
            - "d1": 0
          - result:
            - "d3": 0
          - desc: "D[1]=0"
        - case3:
          - preconditions:
            - "d1": 0xffff
          - result:
            - "d3": 33553920
          - desc: "D[1]=0"
    - instruction:
      - name: "RC SHAS (const9 = 0)"
      - asm: "sha %d3,%d1,0"
      - hex: "8f012030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "d3": 0
          - result:
            - "d3": 1
          - desc: "D[1]=1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[1]=0"
    - instruction:
      - name: "RC SHAS (const9 < 0)"
      - asm: "sha %d3,%d1,-1"
      - hex: "8ff13f30"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "D[1]=1"
        - case2:
          - preconditions:
            - "d1": 1024
            - "d3": 0
          - result:
            - "d3": 512
          - desc: "D[1]=1024"
    - instruction:
      - name: "RC XOR"
      - asm: "xor %d3,%d1,2"
      - hex: "8f218031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 0
          - result:
            - "d3": 11
          - desc: "D[1]=9"
        - case2:
            - preconditions:
              - "d1": 2
              - "d3": 1
            - result:
              - "d3": 0
            - desc: "D[1]=2"
    - instruction:
      - name: "RC XOR.EQ"
      - asm: "xor.eq %d3,%d1,9"
      - hex: "8b91e035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "D[1]=const9 and D[c][0]=1"
        - case2:
          - preconditions:
            - "d1": 9
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "D[1]=const9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]>const9 and D[c][0]=1"
        - case4:
          - preconditions:
            - "d1": 10
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[1]>const9 and D[c][0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]<const9 and D[c][0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[a]<const9 and D[c][0]=0"
    - instruction:
      - name: "RC XOR.GE"
      - asm: "xor.ge %d3,%d1,9"
      - hex: "8b916036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "D[1]=const9 and D[c][0]=1"
        - case2:
          - preconditions:
            - "d1": 9
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "D[1]=const9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "D[1]>const9 and D[c][0]=1"
        - case4:
          - preconditions:
            - "d1": 10
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "D[1]>const9 and D[c][0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]<const9 and D[c][0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[a]<const9 and D[c][0]=0"
    - instruction:
      - name: "RC XOR.GE.U"
      - asm: "xor.ge.u %d3,%d1,9"
      - hex: "8b918036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "D[1]=const9 and D[c][0]=1"
        - case2:
          - preconditions:
            - "d1": 9
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "D[1]=const9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "D[1]>const9 and D[c][0]=1"
        - case4:
          - preconditions:
            - "d1": 10
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "D[1]>const9 and D[c][0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]<const9 and D[c][0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[a]<const9 and D[c][0]=0"
    - instruction:
      - name: "RC XOR.LT"
      - asm: "xor.lt %d3,%d1,9"
      - hex: "8b912036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=const9 and D[c][0]=1"
        - case2:
          - preconditions:
            - "d1": 9
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[1]=const9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]>const9 and D[c][0]=1"
        - case4:
          - preconditions:
            - "d1": 10
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[1]>const9 and D[c][0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "D[1]<const9 and D[c][0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "D[a]<const9 and D[c][0]=0"
    - instruction:
      - name: "RC XOR.LT.U"
      - asm: "xor.lt.u %d3,%d1,9"
      - hex: "8b914036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]=const9 and D[c][0]=1"
        - case2:
          - preconditions:
            - "d1": 9
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[1]=const9 and D[c][0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "D[1]>const9 and D[c][0]=1"
        - case4:
          - preconditions:
            - "d1": 10
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "D[1]>const9 and D[c][0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "D[1]<const9 and D[c][0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "D[a]<const9 and D[c][0]=0"
    - instruction:
      - name: "RC XOR.NE"
      - asm: "xor.ne %d14,%d13,18"
      - hex: "8b2d01e6"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "D[a]==D[b] and D[c][0]=1"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "D[a]==D[b] and D[c][0]=0"
        - case3:
          - preconditions:
            - "d13": 30
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "D[a]>D[b] and D[c][0]=1"
        - case4:
          - preconditions:
            - "d13": 30
            - "d14": 8
          - result:
            - "d14": 9
          - desc: "D[a]>D[b] and D[c][0]=0"
        - case5:
          - preconditions:
            - "d13": 4
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "D[a]<D[b] and D[c][0]=1"
        - case6:
          - preconditions:
            - "d13": 4
            - "d14": 8
          - result:
            - "d14": 9
          - desc: "D[a]<D[b] and D[c][0]=0"
