{"vcs1":{"timestamp_begin":1676312078.159692609, "rt":0.29, "ut":0.09, "st":0.08}}
{"vcselab":{"timestamp_begin":1676312078.475135635, "rt":0.25, "ut":0.16, "st":0.03}}
{"link":{"timestamp_begin":1676312078.743591509, "rt":0.23, "ut":0.09, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1676312077.963310316}
{"VCS_COMP_START_TIME": 1676312077.963310316}
{"VCS_COMP_END_TIME": 1676312079.011423500}
{"VCS_USER_OPTIONS": "-nc -sverilog hw3prob10.sv"}
{"vcs1": {"peak_mem": 336136}}
{"stitch_vcselab": {"peak_mem": 222560}}
