###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Thu Feb 20 21:32:28 2020
#  Design:            arbiter
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix arbiter_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u7_allocation_buffer/buffer_reg[4][0]/CP 
Endpoint:   u7_allocation_buffer/buffer_reg[4][0]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_7_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.127
- Setup                         0.173
+ Phase Shift                  10.000
= Required Time                 9.954
- Arrival Time                  6.531
= Slack Time                    3.423
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.423 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.476 | 
     | clk__L2_I13                           | I v -> Z v   | CKBD20  | 0.071 |   5.123 |    8.547 | 
     | buffer_7_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.170 |   5.293 |    8.716 | 
     | u7_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.117 |   5.409 |    8.833 | 
     | u7_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.076 |   5.485 |    8.909 | 
     | u7_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.316 |   5.801 |    9.224 | 
     | u7_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.152 |   5.953 |    9.376 | 
     | u7_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.074 |   6.027 |    9.450 | 
     | u7_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.098 |   6.124 |    9.548 | 
     | u7_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.406 |   6.530 |    9.954 | 
     | u7_allocation_buffer/buffer_reg[4][0] | E ^          | EDFQD1  | 0.001 |   6.531 |    9.954 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.423 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.373 | 
     | clk__L2_I13                           | I ^ -> Z ^ | CKBD20 | 0.069 |   0.120 |   -3.304 | 
     | u7_allocation_buffer/buffer_reg[4][0] | CP ^       | EDFQD1 | 0.008 |   0.128 |   -3.296 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u7_allocation_buffer/buffer_reg[4][3]/CP 
Endpoint:   u7_allocation_buffer/buffer_reg[4][3]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_7_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.128
- Setup                         0.173
+ Phase Shift                  10.000
= Required Time                 9.955
- Arrival Time                  6.531
= Slack Time                    3.423
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.423 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.476 | 
     | clk__L2_I13                           | I v -> Z v   | CKBD20  | 0.071 |   5.123 |    8.547 | 
     | buffer_7_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.170 |   5.293 |    8.716 | 
     | u7_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.117 |   5.409 |    8.833 | 
     | u7_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.076 |   5.485 |    8.909 | 
     | u7_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.316 |   5.801 |    9.224 | 
     | u7_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.152 |   5.953 |    9.376 | 
     | u7_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.074 |   6.027 |    9.450 | 
     | u7_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.098 |   6.124 |    9.548 | 
     | u7_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.406 |   6.530 |    9.954 | 
     | u7_allocation_buffer/buffer_reg[4][3] | E ^          | EDFQD1  | 0.001 |   6.531 |    9.955 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.423 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.373 | 
     | clk__L2_I13                           | I ^ -> Z ^ | CKBD20 | 0.069 |   0.120 |   -3.304 | 
     | u7_allocation_buffer/buffer_reg[4][3] | CP ^       | EDFQD1 | 0.008 |   0.128 |   -3.296 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u7_allocation_buffer/buffer_reg[4][1]/CP 
Endpoint:   u7_allocation_buffer/buffer_reg[4][1]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_7_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.128
- Setup                         0.173
+ Phase Shift                  10.000
= Required Time                 9.955
- Arrival Time                  6.531
= Slack Time                    3.423
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.424 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.476 | 
     | clk__L2_I13                           | I v -> Z v   | CKBD20  | 0.071 |   5.123 |    8.547 | 
     | buffer_7_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.170 |   5.293 |    8.716 | 
     | u7_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.117 |   5.409 |    8.833 | 
     | u7_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.076 |   5.485 |    8.909 | 
     | u7_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.316 |   5.801 |    9.224 | 
     | u7_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.152 |   5.953 |    9.376 | 
     | u7_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.074 |   6.027 |    9.450 | 
     | u7_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.098 |   6.124 |    9.548 | 
     | u7_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.406 |   6.530 |    9.954 | 
     | u7_allocation_buffer/buffer_reg[4][1] | E ^          | EDFQD1  | 0.001 |   6.531 |    9.955 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.423 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.373 | 
     | clk__L2_I13                           | I ^ -> Z ^ | CKBD20 | 0.069 |   0.120 |   -3.304 | 
     | u7_allocation_buffer/buffer_reg[4][1] | CP ^       | EDFQD1 | 0.008 |   0.128 |   -3.296 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u7_allocation_buffer/buffer_reg[4][2]/CP 
Endpoint:   u7_allocation_buffer/buffer_reg[4][2]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_7_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.128
- Setup                         0.173
+ Phase Shift                  10.000
= Required Time                 9.955
- Arrival Time                  6.531
= Slack Time                    3.423
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.424 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.476 | 
     | clk__L2_I13                           | I v -> Z v   | CKBD20  | 0.071 |   5.123 |    8.547 | 
     | buffer_7_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.170 |   5.293 |    8.716 | 
     | u7_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.117 |   5.409 |    8.833 | 
     | u7_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.076 |   5.485 |    8.909 | 
     | u7_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.316 |   5.801 |    9.224 | 
     | u7_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.152 |   5.953 |    9.376 | 
     | u7_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.074 |   6.027 |    9.450 | 
     | u7_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.098 |   6.124 |    9.548 | 
     | u7_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.406 |   6.530 |    9.954 | 
     | u7_allocation_buffer/buffer_reg[4][2] | E ^          | EDFQD1  | 0.001 |   6.531 |    9.955 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.423 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.373 | 
     | clk__L2_I13                           | I ^ -> Z ^ | CKBD20 | 0.069 |   0.120 |   -3.304 | 
     | u7_allocation_buffer/buffer_reg[4][2] | CP ^       | EDFQD1 | 0.008 |   0.128 |   -3.296 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u7_allocation_buffer/buffer_reg[4][4]/CP 
Endpoint:   u7_allocation_buffer/buffer_reg[4][4]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_7_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.128
- Setup                         0.173
+ Phase Shift                  10.000
= Required Time                 9.955
- Arrival Time                  6.531
= Slack Time                    3.424
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.424 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.476 | 
     | clk__L2_I13                           | I v -> Z v   | CKBD20  | 0.071 |   5.123 |    8.547 | 
     | buffer_7_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.170 |   5.293 |    8.716 | 
     | u7_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.117 |   5.409 |    8.833 | 
     | u7_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.076 |   5.485 |    8.909 | 
     | u7_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.316 |   5.801 |    9.224 | 
     | u7_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.152 |   5.953 |    9.376 | 
     | u7_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.074 |   6.027 |    9.450 | 
     | u7_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.098 |   6.124 |    9.548 | 
     | u7_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.406 |   6.530 |    9.954 | 
     | u7_allocation_buffer/buffer_reg[4][4] | E ^          | EDFQD1  | 0.001 |   6.531 |    9.955 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.424 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.373 | 
     | clk__L2_I13                           | I ^ -> Z ^ | CKBD20 | 0.069 |   0.120 |   -3.304 | 
     | u7_allocation_buffer/buffer_reg[4][4] | CP ^       | EDFQD1 | 0.008 |   0.128 |   -3.296 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u7_allocation_buffer/buffer_reg[4][6]/CP 
Endpoint:   u7_allocation_buffer/buffer_reg[4][6]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_7_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.128
- Setup                         0.173
+ Phase Shift                  10.000
= Required Time                 9.955
- Arrival Time                  6.531
= Slack Time                    3.424
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.424 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.476 | 
     | clk__L2_I13                           | I v -> Z v   | CKBD20  | 0.071 |   5.123 |    8.547 | 
     | buffer_7_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.170 |   5.293 |    8.716 | 
     | u7_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.117 |   5.409 |    8.833 | 
     | u7_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.076 |   5.485 |    8.909 | 
     | u7_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.316 |   5.801 |    9.224 | 
     | u7_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.152 |   5.953 |    9.376 | 
     | u7_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.074 |   6.027 |    9.450 | 
     | u7_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.098 |   6.124 |    9.548 | 
     | u7_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.406 |   6.530 |    9.954 | 
     | u7_allocation_buffer/buffer_reg[4][6] | E ^          | EDFQD1  | 0.001 |   6.531 |    9.955 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.424 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.373 | 
     | clk__L2_I13                           | I ^ -> Z ^ | CKBD20 | 0.069 |   0.120 |   -3.304 | 
     | u7_allocation_buffer/buffer_reg[4][6] | CP ^       | EDFQD1 | 0.008 |   0.128 |   -3.296 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[4][7]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[4][7]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.165
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  6.536
= Slack Time                    3.425
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.424 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.477 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.551 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.718 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.826 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.893 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.258 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.409 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.480 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.581 | 
     | u0_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.380 |   6.535 |    9.960 | 
     | u0_allocation_buffer/buffer_reg[4][7] | E ^          | EDFQD1  | 0.001 |   6.536 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.425 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.374 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.305 | 
     | u0_allocation_buffer/buffer_reg[4][7] | CP ^       | EDFQD1 | 0.005 |   0.125 |   -3.299 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[4][0]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[4][0]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.165
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  6.536
= Slack Time                    3.425
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.425 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.477 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.551 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.719 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.826 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.893 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.258 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.409 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.480 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.581 | 
     | u0_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.380 |   6.535 |    9.960 | 
     | u0_allocation_buffer/buffer_reg[4][0] | E ^          | EDFQD1  | 0.001 |   6.536 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.425 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.374 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.305 | 
     | u0_allocation_buffer/buffer_reg[4][0] | CP ^       | EDFQD1 | 0.006 |   0.125 |   -3.299 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[4][5]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[4][5]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.165
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  6.536
= Slack Time                    3.425
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.425 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.477 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.551 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.719 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.826 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.893 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.258 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.409 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.480 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.581 | 
     | u0_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.380 |   6.535 |    9.960 | 
     | u0_allocation_buffer/buffer_reg[4][5] | E ^          | EDFQD1  | 0.001 |   6.536 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.425 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.374 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.305 | 
     | u0_allocation_buffer/buffer_reg[4][5] | CP ^       | EDFQD1 | 0.006 |   0.126 |   -3.299 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[4][3]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[4][3]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.165
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  6.536
= Slack Time                    3.425
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.425 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.477 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.551 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.719 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.826 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.894 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.258 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.409 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.480 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.581 | 
     | u0_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.380 |   6.535 |    9.960 | 
     | u0_allocation_buffer/buffer_reg[4][3] | E ^          | EDFQD1  | 0.001 |   6.536 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.425 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.374 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.305 | 
     | u0_allocation_buffer/buffer_reg[4][3] | CP ^       | EDFQD1 | 0.006 |   0.126 |   -3.299 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[4][6]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[4][6]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.165
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  6.536
= Slack Time                    3.425
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.425 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.478 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.552 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.719 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.826 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.894 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.258 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.409 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.480 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.581 | 
     | u0_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.380 |   6.535 |    9.960 | 
     | u0_allocation_buffer/buffer_reg[4][6] | E ^          | EDFQD1  | 0.001 |   6.536 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.425 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.374 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.305 | 
     | u0_allocation_buffer/buffer_reg[4][6] | CP ^       | EDFQD1 | 0.006 |   0.126 |   -3.299 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[4][1]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[4][1]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.165
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  6.536
= Slack Time                    3.425
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.425 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.478 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.552 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.719 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.826 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.894 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.258 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.409 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.480 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.581 | 
     | u0_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.380 |   6.535 |    9.961 | 
     | u0_allocation_buffer/buffer_reg[4][1] | E ^          | EDFQD1  | 0.001 |   6.536 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.425 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.375 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.305 | 
     | u0_allocation_buffer/buffer_reg[4][1] | CP ^       | EDFQD1 | 0.006 |   0.126 |   -3.299 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[4][2]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[4][2]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.165
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  6.536
= Slack Time                    3.425
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.425 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.478 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.552 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.719 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.826 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.894 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.259 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.409 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.480 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.581 | 
     | u0_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.380 |   6.535 |    9.961 | 
     | u0_allocation_buffer/buffer_reg[4][2] | E ^          | EDFQD1  | 0.001 |   6.536 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.425 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.375 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.305 | 
     | u0_allocation_buffer/buffer_reg[4][2] | CP ^       | EDFQD1 | 0.006 |   0.126 |   -3.299 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u7_allocation_buffer/buffer_reg[4][7]/CP 
Endpoint:   u7_allocation_buffer/buffer_reg[4][7]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_7_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.128
- Setup                         0.172
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  6.531
= Slack Time                    3.425
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.425 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.478 | 
     | clk__L2_I13                           | I v -> Z v   | CKBD20  | 0.071 |   5.123 |    8.548 | 
     | buffer_7_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.170 |   5.293 |    8.718 | 
     | u7_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.117 |   5.409 |    8.835 | 
     | u7_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.076 |   5.485 |    8.910 | 
     | u7_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.316 |   5.801 |    9.226 | 
     | u7_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.152 |   5.953 |    9.378 | 
     | u7_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.074 |   6.027 |    9.452 | 
     | u7_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.098 |   6.124 |    9.549 | 
     | u7_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.406 |   6.530 |    9.955 | 
     | u7_allocation_buffer/buffer_reg[4][7] | E ^          | EDFQD1  | 0.001 |   6.531 |    9.956 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.425 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.375 | 
     | clk__L2_I11                           | I ^ -> Z ^ | CKBD16 | 0.072 |   0.123 |   -3.302 | 
     | u7_allocation_buffer/buffer_reg[4][7] | CP ^       | EDFQD1 | 0.006 |   0.128 |   -3.297 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u7_allocation_buffer/buffer_reg[4][5]/CP 
Endpoint:   u7_allocation_buffer/buffer_reg[4][5]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_7_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.129
- Setup                         0.172
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  6.531
= Slack Time                    3.425
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.425 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.478 | 
     | clk__L2_I13                           | I v -> Z v   | CKBD20  | 0.071 |   5.123 |    8.549 | 
     | buffer_7_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.170 |   5.293 |    8.718 | 
     | u7_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.117 |   5.409 |    8.835 | 
     | u7_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.076 |   5.485 |    8.910 | 
     | u7_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.316 |   5.801 |    9.226 | 
     | u7_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.152 |   5.953 |    9.378 | 
     | u7_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.074 |   6.027 |    9.452 | 
     | u7_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.098 |   6.124 |    9.549 | 
     | u7_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.406 |   6.530 |    9.956 | 
     | u7_allocation_buffer/buffer_reg[4][5] | E ^          | EDFQD1  | 0.001 |   6.531 |    9.956 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.425 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.375 | 
     | clk__L2_I11                           | I ^ -> Z ^ | CKBD16 | 0.072 |   0.123 |   -3.303 | 
     | u7_allocation_buffer/buffer_reg[4][5] | CP ^       | EDFQD1 | 0.006 |   0.129 |   -3.297 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[4][4]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[4][4]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.128
- Setup                         0.165
+ Phase Shift                  10.000
= Required Time                 9.963
- Arrival Time                  6.536
= Slack Time                    3.427
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.427 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.480 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.554 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.721 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.828 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.896 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.261 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.411 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.482 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.583 | 
     | u0_allocation_buffer/U237             | A1 v -> ZN ^ | NR2D0   | 0.380 |   6.536 |    9.963 | 
     | u0_allocation_buffer/buffer_reg[4][4] | E ^          | EDFQD1  | 0.000 |   6.536 |    9.963 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.427 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.377 | 
     | clk__L2_I10                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.123 |   -3.304 | 
     | u0_allocation_buffer/buffer_reg[4][4] | CP ^       | EDFQD1 | 0.004 |   0.128 |   -3.300 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[0][4]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[0][4]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.164
+ Phase Shift                  10.000
= Required Time                 9.962
- Arrival Time                  6.527
= Slack Time                    3.435
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.434 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.487 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.562 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.728 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.829 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.899 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.292 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.435 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.520 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.600 | 
     | u2_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.361 |   6.526 |    9.961 | 
     | u2_allocation_buffer/buffer_reg[0][4] | E ^          | EDFQD1  | 0.001 |   6.527 |    9.962 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.435 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.384 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.311 | 
     | u2_allocation_buffer/buffer_reg[0][4] | CP ^       | EDFQD1 | 0.002 |   0.125 |   -3.309 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[0][0]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[0][0]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.164
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  6.527
= Slack Time                    3.435
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.435 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.487 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.127 |    8.562 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.728 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.829 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.899 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.292 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.435 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.520 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.600 | 
     | u2_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.361 |   6.526 |    9.961 | 
     | u2_allocation_buffer/buffer_reg[0][0] | E ^          | EDFQD1  | 0.001 |   6.527 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.435 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.384 | 
     | clk__L2_I16                           | I ^ -> Z ^ | CKBD16 | 0.074 |   0.124 |   -3.310 | 
     | u2_allocation_buffer/buffer_reg[0][0] | CP ^       | EDFQD1 | 0.001 |   0.125 |   -3.309 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[0][6]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[0][6]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.164
+ Phase Shift                  10.000
= Required Time                 9.962
- Arrival Time                  6.527
= Slack Time                    3.435
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.435 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.487 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.562 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.729 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.829 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.899 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.292 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.436 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.520 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.601 | 
     | u2_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.361 |   6.526 |    9.961 | 
     | u2_allocation_buffer/buffer_reg[0][6] | E ^          | EDFQD1  | 0.001 |   6.527 |    9.962 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.435 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.384 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.311 | 
     | u2_allocation_buffer/buffer_reg[0][6] | CP ^       | EDFQD1 | 0.002 |   0.126 |   -3.309 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[0][1]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[0][1]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.164
+ Phase Shift                  10.000
= Required Time                 9.962
- Arrival Time                  6.527
= Slack Time                    3.435
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.435 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.488 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.127 |    8.563 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.729 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.829 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.900 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.292 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.436 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.521 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.601 | 
     | u2_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.361 |   6.526 |    9.961 | 
     | u2_allocation_buffer/buffer_reg[0][1] | E ^          | EDFQD1  | 0.001 |   6.527 |    9.962 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.435 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.385 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.311 | 
     | u2_allocation_buffer/buffer_reg[0][1] | CP ^       | EDFQD1 | 0.002 |   0.126 |   -3.309 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[0][5]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[0][5]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.164
+ Phase Shift                  10.000
= Required Time                 9.962
- Arrival Time                  6.527
= Slack Time                    3.435
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.435 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.488 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.563 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.729 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.830 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.900 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.292 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.436 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.521 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.601 | 
     | u2_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.361 |   6.526 |    9.962 | 
     | u2_allocation_buffer/buffer_reg[0][5] | E ^          | EDFQD1  | 0.001 |   6.527 |    9.962 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.435 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.385 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.311 | 
     | u2_allocation_buffer/buffer_reg[0][5] | CP ^       | EDFQD1 | 0.002 |   0.126 |   -3.309 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[0][3]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[0][3]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.164
+ Phase Shift                  10.000
= Required Time                 9.962
- Arrival Time                  6.527
= Slack Time                    3.435
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.435 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.488 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.127 |    8.563 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.729 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.830 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.900 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.293 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.436 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.521 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.601 | 
     | u2_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.361 |   6.526 |    9.962 | 
     | u2_allocation_buffer/buffer_reg[0][3] | E ^          | EDFQD1  | 0.001 |   6.527 |    9.962 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.435 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.385 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.311 | 
     | u2_allocation_buffer/buffer_reg[0][3] | CP ^       | EDFQD1 | 0.002 |   0.126 |   -3.309 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[0][7]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[0][7]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.164
+ Phase Shift                  10.000
= Required Time                 9.962
- Arrival Time                  6.527
= Slack Time                    3.435
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.435 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.488 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.563 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.729 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.830 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.900 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.293 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.436 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.521 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.601 | 
     | u2_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.361 |   6.526 |    9.962 | 
     | u2_allocation_buffer/buffer_reg[0][7] | E ^          | EDFQD1  | 0.001 |   6.527 |    9.962 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.435 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.385 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.312 | 
     | u2_allocation_buffer/buffer_reg[0][7] | CP ^       | EDFQD1 | 0.002 |   0.126 |   -3.309 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[0][2]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[0][2]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.127
- Setup                         0.164
+ Phase Shift                  10.000
= Required Time                 9.963
- Arrival Time                  6.527
= Slack Time                    3.436
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.436 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.488 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.127 |    8.563 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.729 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.830 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.900 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.293 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.437 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.521 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.601 | 
     | u2_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.361 |   6.526 |    9.962 | 
     | u2_allocation_buffer/buffer_reg[0][2] | E ^          | EDFQD1  | 0.001 |   6.527 |    9.963 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.436 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.385 | 
     | clk__L2_I16                           | I ^ -> Z ^ | CKBD16 | 0.074 |   0.124 |   -3.311 | 
     | u2_allocation_buffer/buffer_reg[0][2] | CP ^       | EDFQD1 | 0.002 |   0.127 |   -3.309 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[0][0]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[0][0]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.163
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  6.523
= Slack Time                    3.438
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.438 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.490 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.564 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.732 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.839 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.907 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.271 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.422 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.493 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.594 | 
     | u0_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.367 |   6.523 |    9.961 | 
     | u0_allocation_buffer/buffer_reg[0][0] | E ^          | EDFQD1  | 0.000 |   6.523 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.438 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.387 | 
     | clk__L2_I2                            | I ^ -> Z ^ | CKBD16 | 0.071 |   0.121 |   -3.317 | 
     | u0_allocation_buffer/buffer_reg[0][0] | CP ^       | EDFQD1 | 0.003 |   0.125 |   -3.313 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[0][2]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[0][2]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.124
- Setup                         0.163
+ Phase Shift                  10.000
= Required Time                 9.962
- Arrival Time                  6.523
= Slack Time                    3.438
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.438 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.491 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.565 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.732 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.839 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.907 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.272 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.422 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.493 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.594 | 
     | u0_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.367 |   6.523 |    9.961 | 
     | u0_allocation_buffer/buffer_reg[0][2] | E ^          | EDFQD1  | 0.000 |   6.523 |    9.962 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.438 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.388 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.318 | 
     | u0_allocation_buffer/buffer_reg[0][2] | CP ^       | EDFQD1 | 0.004 |   0.124 |   -3.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[0][5]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[0][5]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.163
+ Phase Shift                  10.000
= Required Time                 9.962
- Arrival Time                  6.524
= Slack Time                    3.439
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.439 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.491 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.565 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.733 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.840 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.907 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.272 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.423 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.494 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.595 | 
     | u0_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.367 |   6.523 |    9.962 | 
     | u0_allocation_buffer/buffer_reg[0][5] | E ^          | EDFQD1  | 0.001 |   6.524 |    9.962 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.439 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.388 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.319 | 
     | u0_allocation_buffer/buffer_reg[0][5] | CP ^       | EDFQD1 | 0.005 |   0.125 |   -3.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[0][3]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[0][3]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.163
+ Phase Shift                  10.000
= Required Time                 9.962
- Arrival Time                  6.524
= Slack Time                    3.439
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.439 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.491 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.565 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.733 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.840 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.908 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.272 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.423 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.494 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.595 | 
     | u0_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.367 |   6.523 |    9.962 | 
     | u0_allocation_buffer/buffer_reg[0][3] | E ^          | EDFQD1  | 0.000 |   6.524 |    9.962 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.439 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.388 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.319 | 
     | u0_allocation_buffer/buffer_reg[0][3] | CP ^       | EDFQD1 | 0.005 |   0.125 |   -3.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[0][6]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[0][6]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.163
+ Phase Shift                  10.000
= Required Time                 9.962
- Arrival Time                  6.523
= Slack Time                    3.439
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.439 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.491 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.565 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.733 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.840 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.908 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.272 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.423 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.494 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.595 | 
     | u0_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.367 |   6.523 |    9.962 | 
     | u0_allocation_buffer/buffer_reg[0][6] | E ^          | EDFQD1  | 0.000 |   6.523 |    9.962 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.439 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.388 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.319 | 
     | u0_allocation_buffer/buffer_reg[0][6] | CP ^       | EDFQD1 | 0.005 |   0.125 |   -3.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[0][7]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[0][7]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.163
+ Phase Shift                  10.000
= Required Time                 9.963
- Arrival Time                  6.524
= Slack Time                    3.439
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.439 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.492 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.566 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.733 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.840 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.908 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.273 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.423 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.494 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.595 | 
     | u0_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.367 |   6.523 |    9.962 | 
     | u0_allocation_buffer/buffer_reg[0][7] | E ^          | EDFQD1  | 0.000 |   6.524 |    9.963 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.439 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.389 | 
     | clk__L2_I1                            | I ^ -> Z ^ | CKBD16 | 0.072 |   0.122 |   -3.317 | 
     | u0_allocation_buffer/buffer_reg[0][7] | CP ^       | EDFQD1 | 0.003 |   0.125 |   -3.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u5_allocation_buffer/buffer_reg[6][7]/CP 
Endpoint:   u5_allocation_buffer/buffer_reg[6][7]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_5_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                 9.964
- Arrival Time                  6.524
= Slack Time                    3.440
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.440 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.492 | 
     | clk__L2_I4                            | I v -> Z v   | CKBD16  | 0.072 |   5.125 |    8.565 | 
     | buffer_5_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.291 |    8.731 | 
     | u5_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.077 |   5.368 |    8.807 | 
     | u5_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.057 |   5.425 |    8.865 | 
     | u5_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.390 |   5.815 |    9.255 | 
     | u5_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.167 |   5.982 |    9.421 | 
     | u5_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.083 |   6.064 |    9.504 | 
     | u5_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.097 |   6.162 |    9.601 | 
     | u5_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.362 |   6.523 |    9.963 | 
     | u5_allocation_buffer/buffer_reg[6][7] | E ^          | EDFQD1  | 0.001 |   6.524 |    9.964 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.440 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.389 | 
     | clk__L2_I0                            | I ^ -> Z ^ | CKBD16 | 0.070 |   0.120 |   -3.320 | 
     | u5_allocation_buffer/buffer_reg[6][7] | CP ^       | EDFQD1 | 0.005 |   0.125 |   -3.315 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u5_allocation_buffer/buffer_reg[6][4]/CP 
Endpoint:   u5_allocation_buffer/buffer_reg[6][4]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_5_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                 9.964
- Arrival Time                  6.524
= Slack Time                    3.440
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.440 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.493 | 
     | clk__L2_I4                            | I v -> Z v   | CKBD16  | 0.072 |   5.125 |    8.565 | 
     | buffer_5_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.291 |    8.731 | 
     | u5_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.077 |   5.368 |    8.808 | 
     | u5_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.057 |   5.425 |    8.865 | 
     | u5_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.390 |   5.815 |    9.255 | 
     | u5_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.167 |   5.982 |    9.422 | 
     | u5_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.083 |   6.064 |    9.504 | 
     | u5_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.097 |   6.162 |    9.602 | 
     | u5_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.362 |   6.523 |    9.963 | 
     | u5_allocation_buffer/buffer_reg[6][4] | E ^          | EDFQD1  | 0.000 |   6.524 |    9.964 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.440 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.389 | 
     | clk__L2_I6                            | I ^ -> Z ^ | CKBD16 | 0.070 |   0.120 |   -3.320 | 
     | u5_allocation_buffer/buffer_reg[6][4] | CP ^       | EDFQD1 | 0.004 |   0.125 |   -3.315 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u5_allocation_buffer/buffer_reg[6][5]/CP 
Endpoint:   u5_allocation_buffer/buffer_reg[6][5]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_5_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                 9.964
- Arrival Time                  6.524
= Slack Time                    3.440
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.440 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.493 | 
     | clk__L2_I4                            | I v -> Z v   | CKBD16  | 0.072 |   5.125 |    8.565 | 
     | buffer_5_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.291 |    8.731 | 
     | u5_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.077 |   5.368 |    8.808 | 
     | u5_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.057 |   5.425 |    8.865 | 
     | u5_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.390 |   5.815 |    9.255 | 
     | u5_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.167 |   5.982 |    9.422 | 
     | u5_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.083 |   6.064 |    9.504 | 
     | u5_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.097 |   6.162 |    9.602 | 
     | u5_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.362 |   6.523 |    9.963 | 
     | u5_allocation_buffer/buffer_reg[6][5] | E ^          | EDFQD1  | 0.001 |   6.524 |    9.964 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.440 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.389 | 
     | clk__L2_I0                            | I ^ -> Z ^ | CKBD16 | 0.070 |   0.120 |   -3.320 | 
     | u5_allocation_buffer/buffer_reg[6][5] | CP ^       | EDFQD1 | 0.005 |   0.125 |   -3.315 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[0][1]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[0][1]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.163
+ Phase Shift                  10.000
= Required Time                 9.964
- Arrival Time                  6.524
= Slack Time                    3.440
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.440 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.493 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.567 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.734 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.841 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.909 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.273 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.424 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.495 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.596 | 
     | u0_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.367 |   6.523 |    9.963 | 
     | u0_allocation_buffer/buffer_reg[0][1] | E ^          | EDFQD1  | 0.001 |   6.524 |    9.964 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.440 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.389 | 
     | clk__L2_I7                            | I ^ -> Z ^ | CKBD16 | 0.069 |   0.120 |   -3.320 | 
     | u0_allocation_buffer/buffer_reg[0][1] | CP ^       | EDFQD1 | 0.006 |   0.126 |   -3.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u5_allocation_buffer/buffer_reg[6][2]/CP 
Endpoint:   u5_allocation_buffer/buffer_reg[6][2]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_5_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                 9.963
- Arrival Time                  6.523
= Slack Time                    3.440
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.440 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.493 | 
     | clk__L2_I4                            | I v -> Z v   | CKBD16  | 0.072 |   5.125 |    8.565 | 
     | buffer_5_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.291 |    8.731 | 
     | u5_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.077 |   5.368 |    8.808 | 
     | u5_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.057 |   5.425 |    8.865 | 
     | u5_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.390 |   5.815 |    9.255 | 
     | u5_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.167 |   5.982 |    9.422 | 
     | u5_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.083 |   6.064 |    9.504 | 
     | u5_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.097 |   6.162 |    9.602 | 
     | u5_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.362 |   6.523 |    9.963 | 
     | u5_allocation_buffer/buffer_reg[6][2] | E ^          | EDFQD1  | 0.000 |   6.523 |    9.963 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.440 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.390 | 
     | clk__L2_I9                            | I ^ -> Z ^ | CKBD16 | 0.070 |   0.120 |   -3.320 | 
     | u5_allocation_buffer/buffer_reg[6][2] | CP ^       | EDFQD1 | 0.005 |   0.125 |   -3.315 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u5_allocation_buffer/buffer_reg[6][1]/CP 
Endpoint:   u5_allocation_buffer/buffer_reg[6][1]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_5_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                 9.964
- Arrival Time                  6.524
= Slack Time                    3.440
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.440 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.493 | 
     | clk__L2_I4                            | I v -> Z v   | CKBD16  | 0.072 |   5.125 |    8.565 | 
     | buffer_5_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.291 |    8.731 | 
     | u5_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.077 |   5.368 |    8.808 | 
     | u5_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.057 |   5.425 |    8.865 | 
     | u5_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.390 |   5.815 |    9.255 | 
     | u5_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.167 |   5.982 |    9.422 | 
     | u5_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.083 |   6.064 |    9.505 | 
     | u5_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.097 |   6.162 |    9.602 | 
     | u5_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.362 |   6.523 |    9.963 | 
     | u5_allocation_buffer/buffer_reg[6][1] | E ^          | EDFQD1  | 0.001 |   6.524 |    9.964 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.440 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.390 | 
     | clk__L2_I0                            | I ^ -> Z ^ | CKBD16 | 0.070 |   0.120 |   -3.320 | 
     | u5_allocation_buffer/buffer_reg[6][1] | CP ^       | EDFQD1 | 0.005 |   0.125 |   -3.315 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u5_allocation_buffer/buffer_reg[6][3]/CP 
Endpoint:   u5_allocation_buffer/buffer_reg[6][3]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_5_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                 9.964
- Arrival Time                  6.523
= Slack Time                    3.441
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.441 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.493 | 
     | clk__L2_I4                            | I v -> Z v   | CKBD16  | 0.072 |   5.125 |    8.566 | 
     | buffer_5_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.291 |    8.732 | 
     | u5_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.077 |   5.368 |    8.808 | 
     | u5_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.057 |   5.425 |    8.865 | 
     | u5_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.390 |   5.815 |    9.256 | 
     | u5_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.167 |   5.982 |    9.422 | 
     | u5_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.083 |   6.064 |    9.505 | 
     | u5_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.097 |   6.162 |    9.602 | 
     | u5_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.362 |   6.523 |    9.964 | 
     | u5_allocation_buffer/buffer_reg[6][3] | E ^          | EDFQD1  | 0.000 |   6.523 |    9.964 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.441 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.390 | 
     | clk__L2_I9                            | I ^ -> Z ^ | CKBD16 | 0.070 |   0.120 |   -3.321 | 
     | u5_allocation_buffer/buffer_reg[6][3] | CP ^       | EDFQD1 | 0.005 |   0.125 |   -3.315 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u0_allocation_buffer/buffer_reg[0][4]/CP 
Endpoint:   u0_allocation_buffer/buffer_reg[0][4]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_0_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.127
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.964
- Arrival Time                  6.523
= Slack Time                    3.441
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.441 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.493 | 
     | clk__L2_I10                           | I v -> Z v   | CKBD16  | 0.074 |   5.127 |    8.567 | 
     | buffer_0_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.167 |   5.294 |    8.735 | 
     | u0_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.107 |   5.401 |    8.842 | 
     | u0_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.067 |   5.469 |    8.910 | 
     | u0_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.365 |   5.833 |    9.274 | 
     | u0_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.151 |   5.984 |    9.425 | 
     | u0_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.071 |   6.055 |    9.496 | 
     | u0_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.101 |   6.156 |    9.597 | 
     | u0_allocation_buffer/U242             | A1 v -> ZN ^ | NR3D0   | 0.367 |   6.523 |    9.964 | 
     | u0_allocation_buffer/buffer_reg[0][4] | E ^          | EDFQD1  | 0.000 |   6.523 |    9.964 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.441 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.390 | 
     | clk__L2_I10                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.123 |   -3.318 | 
     | u0_allocation_buffer/buffer_reg[0][4] | CP ^       | EDFQD1 | 0.003 |   0.127 |   -3.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u5_allocation_buffer/buffer_reg[6][0]/CP 
Endpoint:   u5_allocation_buffer/buffer_reg[6][0]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_5_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                 9.965
- Arrival Time                  6.524
= Slack Time                    3.441
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.441 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.494 | 
     | clk__L2_I4                            | I v -> Z v   | CKBD16  | 0.072 |   5.125 |    8.566 | 
     | buffer_5_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.291 |    8.732 | 
     | u5_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.077 |   5.368 |    8.809 | 
     | u5_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.057 |   5.425 |    8.866 | 
     | u5_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.390 |   5.815 |    9.256 | 
     | u5_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.167 |   5.982 |    9.423 | 
     | u5_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.083 |   6.064 |    9.506 | 
     | u5_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.097 |   6.162 |    9.603 | 
     | u5_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.362 |   6.523 |    9.964 | 
     | u5_allocation_buffer/buffer_reg[6][0] | E ^          | EDFQD1  | 0.001 |   6.524 |    9.965 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.441 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.051 |   -3.391 | 
     | clk__L2_I0                            | I ^ -> Z ^ | CKBD16 | 0.070 |   0.120 |   -3.321 | 
     | u5_allocation_buffer/buffer_reg[6][0] | CP ^       | EDFQD1 | 0.006 |   0.126 |   -3.315 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u5_allocation_buffer/buffer_reg[6][6]/CP 
Endpoint:   u5_allocation_buffer/buffer_reg[6][6]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_5_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.128
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                 9.967
- Arrival Time                  6.524
= Slack Time                    3.443
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.443 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.496 | 
     | clk__L2_I4                            | I v -> Z v   | CKBD16  | 0.072 |   5.125 |    8.568 | 
     | buffer_5_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.291 |    8.734 | 
     | u5_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.077 |   5.368 |    8.811 | 
     | u5_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.057 |   5.425 |    8.868 | 
     | u5_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.390 |   5.815 |    9.258 | 
     | u5_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.167 |   5.982 |    9.425 | 
     | u5_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.083 |   6.064 |    9.508 | 
     | u5_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.097 |   6.162 |    9.605 | 
     | u5_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.362 |   6.523 |    9.966 | 
     | u5_allocation_buffer/buffer_reg[6][6] | E ^          | EDFQD1  | 0.001 |   6.524 |    9.967 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.443 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.393 | 
     | clk__L2_I6                            | I ^ -> Z ^ | CKBD16 | 0.070 |   0.120 |   -3.323 | 
     | u5_allocation_buffer/buffer_reg[6][6] | CP ^       | EDFQD1 | 0.008 |   0.128 |   -3.316 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[6][4]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[6][4]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.966
- Arrival Time                  6.511
= Slack Time                    3.455
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.455 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.508 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.127 |    8.582 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.749 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.849 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.920 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.312 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.456 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.541 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.621 | 
     | u2_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.344 |   6.510 |    9.965 | 
     | u2_allocation_buffer/buffer_reg[6][4] | E ^          | EDFQD1  | 0.001 |   6.511 |    9.966 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.455 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.404 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.331 | 
     | u2_allocation_buffer/buffer_reg[6][4] | CP ^       | EDFQD1 | 0.002 |   0.125 |   -3.329 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[6][5]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[6][5]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.966
- Arrival Time                  6.511
= Slack Time                    3.455
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.455 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.508 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.583 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.749 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.850 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.920 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.312 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.456 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.541 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.621 | 
     | u2_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.344 |   6.510 |    9.965 | 
     | u2_allocation_buffer/buffer_reg[6][5] | E ^          | EDFQD1  | 0.001 |   6.511 |    9.966 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.455 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.405 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.331 | 
     | u2_allocation_buffer/buffer_reg[6][5] | CP ^       | EDFQD1 | 0.002 |   0.126 |   -3.329 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[6][1]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[6][1]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.966
- Arrival Time                  6.511
= Slack Time                    3.456
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.456 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.508 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.127 |    8.583 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.749 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.850 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.920 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.313 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.457 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.541 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.621 | 
     | u2_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.344 |   6.510 |    9.965 | 
     | u2_allocation_buffer/buffer_reg[6][1] | E ^          | EDFQD1  | 0.001 |   6.511 |    9.966 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.456 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.405 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.332 | 
     | u2_allocation_buffer/buffer_reg[6][1] | CP ^       | EDFQD1 | 0.002 |   0.126 |   -3.330 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[6][6]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[6][6]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.966
- Arrival Time                  6.511
= Slack Time                    3.456
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.456 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.508 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.583 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.750 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.850 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.920 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.313 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.457 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.542 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.622 | 
     | u2_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.344 |   6.510 |    9.965 | 
     | u2_allocation_buffer/buffer_reg[6][6] | E ^          | EDFQD1  | 0.001 |   6.511 |    9.966 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.456 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.405 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.332 | 
     | u2_allocation_buffer/buffer_reg[6][6] | CP ^       | EDFQD1 | 0.002 |   0.126 |   -3.330 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[6][0]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[6][0]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.966
- Arrival Time                  6.510
= Slack Time                    3.456
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.456 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.508 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.127 |    8.583 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.750 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.850 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.920 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.313 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.457 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.542 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.622 | 
     | u2_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.344 |   6.510 |    9.965 | 
     | u2_allocation_buffer/buffer_reg[6][0] | E ^          | EDFQD1  | 0.001 |   6.510 |    9.966 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.456 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.405 | 
     | clk__L2_I16                           | I ^ -> Z ^ | CKBD16 | 0.074 |   0.124 |   -3.331 | 
     | u2_allocation_buffer/buffer_reg[6][0] | CP ^       | EDFQD1 | 0.002 |   0.126 |   -3.330 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[6][7]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[6][7]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.126
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.966
- Arrival Time                  6.510
= Slack Time                    3.456
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.456 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.509 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.584 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.750 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.851 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.921 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.313 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.457 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.542 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.622 | 
     | u2_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.344 |   6.510 |    9.966 | 
     | u2_allocation_buffer/buffer_reg[6][7] | E ^          | EDFQD1  | 0.000 |   6.510 |    9.966 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.456 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.406 | 
     | clk__L2_I16                           | I ^ -> Z ^ | CKBD16 | 0.074 |   0.124 |   -3.332 | 
     | u2_allocation_buffer/buffer_reg[6][7] | CP ^       | EDFQD1 | 0.002 |   0.126 |   -3.330 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[6][2]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[6][2]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.127
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.967
- Arrival Time                  6.510
= Slack Time                    3.456
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.456 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.509 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.584 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.750 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.851 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.921 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.314 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.457 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.542 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.622 | 
     | u2_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.344 |   6.510 |    9.966 | 
     | u2_allocation_buffer/buffer_reg[6][2] | E ^          | EDFQD1  | 0.001 |   6.510 |    9.967 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.456 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.406 | 
     | clk__L2_I16                           | I ^ -> Z ^ | CKBD16 | 0.074 |   0.124 |   -3.332 | 
     | u2_allocation_buffer/buffer_reg[6][2] | CP ^       | EDFQD1 | 0.002 |   0.127 |   -3.330 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[6][3]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[6][3]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.127
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.967
- Arrival Time                  6.510
= Slack Time                    3.456
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.456 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.509 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.584 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.750 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.851 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.921 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.314 | 
     | u2_allocation_buffer/U268             | A1 ^ -> ZN v | CKND2D0 | 0.144 |   6.001 |    9.457 | 
     | u2_allocation_buffer/U244             | I v -> ZN ^  | CKND0   | 0.085 |   6.086 |    9.542 | 
     | u2_allocation_buffer/U243             | A1 ^ -> ZN v | CKND2D0 | 0.080 |   6.166 |    9.622 | 
     | u2_allocation_buffer/U235             | A1 v -> ZN ^ | NR3D0   | 0.344 |   6.510 |    9.966 | 
     | u2_allocation_buffer/buffer_reg[6][3] | E ^          | EDFQD1  | 0.001 |   6.510 |    9.967 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.456 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.406 | 
     | clk__L2_I16                           | I ^ -> Z ^ | CKBD16 | 0.074 |   0.124 |   -3.332 | 
     | u2_allocation_buffer/buffer_reg[6][3] | CP ^       | EDFQD1 | 0.002 |   0.127 |   -3.330 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[1][0]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[1][0]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                 9.964
- Arrival Time                  6.505
= Slack Time                    3.459
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.459 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.512 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.587 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.753 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.854 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.924 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.316 | 
     | u2_allocation_buffer/U271             | A2 ^ -> ZN v | CKND2D0 | 0.174 |   6.031 |    9.490 | 
     | u2_allocation_buffer/U241             | A1 v -> ZN v | IND2D0  | 0.127 |   6.158 |    9.617 | 
     | u2_allocation_buffer/U240             | A1 v -> ZN ^ | NR3D0   | 0.347 |   6.505 |    9.964 | 
     | u2_allocation_buffer/buffer_reg[1][0] | E ^          | EDFQD1  | 0.000 |   6.505 |    9.964 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.459 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.409 | 
     | clk__L2_I16                           | I ^ -> Z ^ | CKBD16 | 0.074 |   0.124 |   -3.335 | 
     | u2_allocation_buffer/buffer_reg[1][0] | CP ^       | EDFQD1 | 0.001 |   0.125 |   -3.334 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u2_allocation_buffer/buffer_reg[1][4]/CP 
Endpoint:   u2_allocation_buffer/buffer_reg[1][4]/E (^) checked with  leading 
edge of 'clk'
Beginpoint: buffer_2_rd_ptr_reg[0]/Q                (v) triggered by trailing 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.125
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                 9.965
- Arrival Time                  6.505
= Slack Time                    3.459
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk v        |         |       |   5.000 |    8.459 | 
     | clk__L1_I0                            | I v -> Z v   | CKBD24  | 0.053 |   5.053 |    8.512 | 
     | clk__L2_I17                           | I v -> Z v   | CKBD16  | 0.075 |   5.128 |    8.587 | 
     | buffer_2_rd_ptr_reg[0]                | CPN v -> Q v | DFND1   | 0.166 |   5.294 |    8.753 | 
     | u2_allocation_buffer/U345             | I v -> ZN ^  | CKND0   | 0.101 |   5.394 |    8.854 | 
     | u2_allocation_buffer/U343             | A2 ^ -> ZN v | NR3D0   | 0.070 |   5.465 |    8.924 | 
     | u2_allocation_buffer/U327             | A2 v -> ZN ^ | OAI21D0 | 0.393 |   5.857 |    9.316 | 
     | u2_allocation_buffer/U271             | A2 ^ -> ZN v | CKND2D0 | 0.174 |   6.031 |    9.490 | 
     | u2_allocation_buffer/U241             | A1 v -> ZN v | IND2D0  | 0.127 |   6.158 |    9.617 | 
     | u2_allocation_buffer/U240             | A1 v -> ZN ^ | NR3D0   | 0.347 |   6.505 |    9.964 | 
     | u2_allocation_buffer/buffer_reg[1][4] | E ^          | EDFQD1  | 0.000 |   6.505 |    9.965 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |            |        |       |  Time   |   Time   | 
     |---------------------------------------+------------+--------+-------+---------+----------| 
     |                                       | clk ^      |        |       |   0.000 |   -3.459 | 
     | clk__L1_I0                            | I ^ -> Z ^ | CKBD24 | 0.051 |   0.050 |   -3.409 | 
     | clk__L2_I17                           | I ^ -> Z ^ | CKBD16 | 0.073 |   0.124 |   -3.335 | 
     | u2_allocation_buffer/buffer_reg[1][4] | CP ^       | EDFQD1 | 0.001 |   0.125 |   -3.334 | 
     +------------------------------------------------------------------------------------------+ 

