$date
	Sat Oct 21 12:54:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_testbench $end
$var wire 1 ! sum $end
$var wire 1 " carry_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % carry_in $end
$scope module full_adder1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % carry_in $end
$var wire 1 " carry_out $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 ! sum $end
$scope module half_adder1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module half_adder2 $end
$var wire 1 ( a $end
$var wire 1 % b $end
$var wire 1 & carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1!
1%
#2
1(
0%
1$
#3
1"
0!
1&
1%
#4
0"
1!
0&
0%
0$
1#
#5
1"
0!
1&
1%
#6
0&
0(
1'
0%
1$
#7
1!
1%
