Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 13 13:13:04 2021
| Host         : B51-314-TS-W1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file imx219_timing_summary_routed.rpt -pb imx219_timing_summary_routed.pb -rpx imx219_timing_summary_routed.rpx -warn_on_violation
| Design       : imx219
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.528        0.000                      0                  145        0.159        0.000                      0                  145        9.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in             13.528        0.000                      0                  145        0.159        0.000                      0                  145        9.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       13.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.528ns  (required time - arrival time)
  Source:                 rom_counter_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.272ns (21.233%)  route 4.719ns (78.767%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.347     4.569    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     5.002 r  rom_counter_reg_rep[6]/Q
                         net (fo=82, routed)          1.718     6.719    rom_counter__0[6]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.824 r  data_tx[3]_i_17/O
                         net (fo=1, routed)           0.000     6.824    data_tx[3]_i_17_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.178     7.002 r  data_tx_reg[3]_i_7/O
                         net (fo=1, routed)           0.513     7.516    data_tx_reg[3]_i_7_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.241     7.757 r  data_tx[3]_i_3/O
                         net (fo=2, routed)           0.872     8.629    i2c_master/core/data_tx_reg[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.734 r  i2c_master/core/model_err_i_6/O
                         net (fo=3, routed)           0.609     9.343    i2c_master/core/model_err_i_6_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     9.448 f  i2c_master/core/sensor_state[2]_i_4/O
                         net (fo=5, routed)           0.499     9.947    i2c_master/core/sensor_state[2]_i_4_n_0
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.105    10.052 r  i2c_master/core/rom_counter[6]_i_1/O
                         net (fo=14, routed)          0.508    10.559    i2c_master_n_32
    SLICE_X56Y70         FDRE                                         r  rom_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    N14                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.381    21.381 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.985    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.062 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.240    24.302    clk_in_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  rom_counter_reg[3]/C
                         clock pessimism              0.243    24.546    
                         clock uncertainty           -0.035    24.510    
    SLICE_X56Y70         FDRE (Setup_fdre_C_R)       -0.423    24.087    rom_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.087    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 13.528    

Slack (MET) :             13.528ns  (required time - arrival time)
  Source:                 rom_counter_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_counter_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.272ns (21.233%)  route 4.719ns (78.767%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.347     4.569    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     5.002 r  rom_counter_reg_rep[6]/Q
                         net (fo=82, routed)          1.718     6.719    rom_counter__0[6]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.824 r  data_tx[3]_i_17/O
                         net (fo=1, routed)           0.000     6.824    data_tx[3]_i_17_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.178     7.002 r  data_tx_reg[3]_i_7/O
                         net (fo=1, routed)           0.513     7.516    data_tx_reg[3]_i_7_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.241     7.757 r  data_tx[3]_i_3/O
                         net (fo=2, routed)           0.872     8.629    i2c_master/core/data_tx_reg[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.734 r  i2c_master/core/model_err_i_6/O
                         net (fo=3, routed)           0.609     9.343    i2c_master/core/model_err_i_6_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     9.448 f  i2c_master/core/sensor_state[2]_i_4/O
                         net (fo=5, routed)           0.499     9.947    i2c_master/core/sensor_state[2]_i_4_n_0
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.105    10.052 r  i2c_master/core/rom_counter[6]_i_1/O
                         net (fo=14, routed)          0.508    10.559    i2c_master_n_32
    SLICE_X56Y70         FDRE                                         r  rom_counter_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    N14                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.381    21.381 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.985    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.062 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.240    24.302    clk_in_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  rom_counter_reg_rep[0]/C
                         clock pessimism              0.243    24.546    
                         clock uncertainty           -0.035    24.510    
    SLICE_X56Y70         FDRE (Setup_fdre_C_R)       -0.423    24.087    rom_counter_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         24.087    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 13.528    

Slack (MET) :             13.528ns  (required time - arrival time)
  Source:                 rom_counter_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_counter_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.272ns (21.233%)  route 4.719ns (78.767%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.347     4.569    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     5.002 r  rom_counter_reg_rep[6]/Q
                         net (fo=82, routed)          1.718     6.719    rom_counter__0[6]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.824 r  data_tx[3]_i_17/O
                         net (fo=1, routed)           0.000     6.824    data_tx[3]_i_17_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.178     7.002 r  data_tx_reg[3]_i_7/O
                         net (fo=1, routed)           0.513     7.516    data_tx_reg[3]_i_7_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.241     7.757 r  data_tx[3]_i_3/O
                         net (fo=2, routed)           0.872     8.629    i2c_master/core/data_tx_reg[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.734 r  i2c_master/core/model_err_i_6/O
                         net (fo=3, routed)           0.609     9.343    i2c_master/core/model_err_i_6_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     9.448 f  i2c_master/core/sensor_state[2]_i_4/O
                         net (fo=5, routed)           0.499     9.947    i2c_master/core/sensor_state[2]_i_4_n_0
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.105    10.052 r  i2c_master/core/rom_counter[6]_i_1/O
                         net (fo=14, routed)          0.508    10.559    i2c_master_n_32
    SLICE_X56Y70         FDRE                                         r  rom_counter_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    N14                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.381    21.381 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.985    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.062 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.240    24.302    clk_in_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  rom_counter_reg_rep[1]/C
                         clock pessimism              0.243    24.546    
                         clock uncertainty           -0.035    24.510    
    SLICE_X56Y70         FDRE (Setup_fdre_C_R)       -0.423    24.087    rom_counter_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         24.087    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 13.528    

Slack (MET) :             13.528ns  (required time - arrival time)
  Source:                 rom_counter_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_counter_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.272ns (21.233%)  route 4.719ns (78.767%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.347     4.569    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     5.002 r  rom_counter_reg_rep[6]/Q
                         net (fo=82, routed)          1.718     6.719    rom_counter__0[6]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.824 r  data_tx[3]_i_17/O
                         net (fo=1, routed)           0.000     6.824    data_tx[3]_i_17_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.178     7.002 r  data_tx_reg[3]_i_7/O
                         net (fo=1, routed)           0.513     7.516    data_tx_reg[3]_i_7_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.241     7.757 r  data_tx[3]_i_3/O
                         net (fo=2, routed)           0.872     8.629    i2c_master/core/data_tx_reg[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.734 r  i2c_master/core/model_err_i_6/O
                         net (fo=3, routed)           0.609     9.343    i2c_master/core/model_err_i_6_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     9.448 f  i2c_master/core/sensor_state[2]_i_4/O
                         net (fo=5, routed)           0.499     9.947    i2c_master/core/sensor_state[2]_i_4_n_0
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.105    10.052 r  i2c_master/core/rom_counter[6]_i_1/O
                         net (fo=14, routed)          0.508    10.559    i2c_master_n_32
    SLICE_X56Y70         FDRE                                         r  rom_counter_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    N14                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.381    21.381 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.985    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.062 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.240    24.302    clk_in_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  rom_counter_reg_rep[2]/C
                         clock pessimism              0.243    24.546    
                         clock uncertainty           -0.035    24.510    
    SLICE_X56Y70         FDRE (Setup_fdre_C_R)       -0.423    24.087    rom_counter_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         24.087    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 13.528    

Slack (MET) :             13.528ns  (required time - arrival time)
  Source:                 rom_counter_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_counter_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.272ns (21.233%)  route 4.719ns (78.767%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.347     4.569    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     5.002 r  rom_counter_reg_rep[6]/Q
                         net (fo=82, routed)          1.718     6.719    rom_counter__0[6]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.824 r  data_tx[3]_i_17/O
                         net (fo=1, routed)           0.000     6.824    data_tx[3]_i_17_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.178     7.002 r  data_tx_reg[3]_i_7/O
                         net (fo=1, routed)           0.513     7.516    data_tx_reg[3]_i_7_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.241     7.757 r  data_tx[3]_i_3/O
                         net (fo=2, routed)           0.872     8.629    i2c_master/core/data_tx_reg[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.734 r  i2c_master/core/model_err_i_6/O
                         net (fo=3, routed)           0.609     9.343    i2c_master/core/model_err_i_6_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     9.448 f  i2c_master/core/sensor_state[2]_i_4/O
                         net (fo=5, routed)           0.499     9.947    i2c_master/core/sensor_state[2]_i_4_n_0
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.105    10.052 r  i2c_master/core/rom_counter[6]_i_1/O
                         net (fo=14, routed)          0.508    10.559    i2c_master_n_32
    SLICE_X56Y70         FDRE                                         r  rom_counter_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    N14                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.381    21.381 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.985    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.062 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.240    24.302    clk_in_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  rom_counter_reg_rep[3]/C
                         clock pessimism              0.243    24.546    
                         clock uncertainty           -0.035    24.510    
    SLICE_X56Y70         FDRE (Setup_fdre_C_R)       -0.423    24.087    rom_counter_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         24.087    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 13.528    

Slack (MET) :             13.599ns  (required time - arrival time)
  Source:                 rom_counter_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.272ns (21.233%)  route 4.719ns (78.767%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.347     4.569    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     5.002 r  rom_counter_reg_rep[6]/Q
                         net (fo=82, routed)          1.718     6.719    rom_counter__0[6]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.824 r  data_tx[3]_i_17/O
                         net (fo=1, routed)           0.000     6.824    data_tx[3]_i_17_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.178     7.002 r  data_tx_reg[3]_i_7/O
                         net (fo=1, routed)           0.513     7.516    data_tx_reg[3]_i_7_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.241     7.757 r  data_tx[3]_i_3/O
                         net (fo=2, routed)           0.872     8.629    i2c_master/core/data_tx_reg[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.734 r  i2c_master/core/model_err_i_6/O
                         net (fo=3, routed)           0.609     9.343    i2c_master/core/model_err_i_6_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     9.448 f  i2c_master/core/sensor_state[2]_i_4/O
                         net (fo=5, routed)           0.499     9.947    i2c_master/core/sensor_state[2]_i_4_n_0
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.105    10.052 r  i2c_master/core/rom_counter[6]_i_1/O
                         net (fo=14, routed)          0.508    10.559    i2c_master_n_32
    SLICE_X57Y70         FDRE                                         r  rom_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    N14                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.381    21.381 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.985    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.062 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.240    24.302    clk_in_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  rom_counter_reg[0]/C
                         clock pessimism              0.243    24.546    
                         clock uncertainty           -0.035    24.510    
    SLICE_X57Y70         FDRE (Setup_fdre_C_R)       -0.352    24.158    rom_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.158    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 13.599    

Slack (MET) :             13.599ns  (required time - arrival time)
  Source:                 rom_counter_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.272ns (21.233%)  route 4.719ns (78.767%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.347     4.569    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     5.002 r  rom_counter_reg_rep[6]/Q
                         net (fo=82, routed)          1.718     6.719    rom_counter__0[6]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.824 r  data_tx[3]_i_17/O
                         net (fo=1, routed)           0.000     6.824    data_tx[3]_i_17_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.178     7.002 r  data_tx_reg[3]_i_7/O
                         net (fo=1, routed)           0.513     7.516    data_tx_reg[3]_i_7_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.241     7.757 r  data_tx[3]_i_3/O
                         net (fo=2, routed)           0.872     8.629    i2c_master/core/data_tx_reg[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.734 r  i2c_master/core/model_err_i_6/O
                         net (fo=3, routed)           0.609     9.343    i2c_master/core/model_err_i_6_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     9.448 f  i2c_master/core/sensor_state[2]_i_4/O
                         net (fo=5, routed)           0.499     9.947    i2c_master/core/sensor_state[2]_i_4_n_0
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.105    10.052 r  i2c_master/core/rom_counter[6]_i_1/O
                         net (fo=14, routed)          0.508    10.559    i2c_master_n_32
    SLICE_X57Y70         FDRE                                         r  rom_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    N14                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.381    21.381 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.985    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.062 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.240    24.302    clk_in_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  rom_counter_reg[1]/C
                         clock pessimism              0.243    24.546    
                         clock uncertainty           -0.035    24.510    
    SLICE_X57Y70         FDRE (Setup_fdre_C_R)       -0.352    24.158    rom_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.158    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 13.599    

Slack (MET) :             13.599ns  (required time - arrival time)
  Source:                 rom_counter_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.272ns (21.233%)  route 4.719ns (78.767%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.347     4.569    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     5.002 r  rom_counter_reg_rep[6]/Q
                         net (fo=82, routed)          1.718     6.719    rom_counter__0[6]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.824 r  data_tx[3]_i_17/O
                         net (fo=1, routed)           0.000     6.824    data_tx[3]_i_17_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.178     7.002 r  data_tx_reg[3]_i_7/O
                         net (fo=1, routed)           0.513     7.516    data_tx_reg[3]_i_7_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.241     7.757 r  data_tx[3]_i_3/O
                         net (fo=2, routed)           0.872     8.629    i2c_master/core/data_tx_reg[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.734 r  i2c_master/core/model_err_i_6/O
                         net (fo=3, routed)           0.609     9.343    i2c_master/core/model_err_i_6_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     9.448 f  i2c_master/core/sensor_state[2]_i_4/O
                         net (fo=5, routed)           0.499     9.947    i2c_master/core/sensor_state[2]_i_4_n_0
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.105    10.052 r  i2c_master/core/rom_counter[6]_i_1/O
                         net (fo=14, routed)          0.508    10.559    i2c_master_n_32
    SLICE_X57Y70         FDRE                                         r  rom_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    N14                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.381    21.381 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.985    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.062 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.240    24.302    clk_in_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  rom_counter_reg[5]/C
                         clock pessimism              0.243    24.546    
                         clock uncertainty           -0.035    24.510    
    SLICE_X57Y70         FDRE (Setup_fdre_C_R)       -0.352    24.158    rom_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.158    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 13.599    

Slack (MET) :             13.599ns  (required time - arrival time)
  Source:                 rom_counter_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_counter_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.272ns (21.233%)  route 4.719ns (78.767%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.347     4.569    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     5.002 r  rom_counter_reg_rep[6]/Q
                         net (fo=82, routed)          1.718     6.719    rom_counter__0[6]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.824 r  data_tx[3]_i_17/O
                         net (fo=1, routed)           0.000     6.824    data_tx[3]_i_17_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.178     7.002 r  data_tx_reg[3]_i_7/O
                         net (fo=1, routed)           0.513     7.516    data_tx_reg[3]_i_7_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.241     7.757 r  data_tx[3]_i_3/O
                         net (fo=2, routed)           0.872     8.629    i2c_master/core/data_tx_reg[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.734 r  i2c_master/core/model_err_i_6/O
                         net (fo=3, routed)           0.609     9.343    i2c_master/core/model_err_i_6_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     9.448 f  i2c_master/core/sensor_state[2]_i_4/O
                         net (fo=5, routed)           0.499     9.947    i2c_master/core/sensor_state[2]_i_4_n_0
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.105    10.052 r  i2c_master/core/rom_counter[6]_i_1/O
                         net (fo=14, routed)          0.508    10.559    i2c_master_n_32
    SLICE_X57Y70         FDRE                                         r  rom_counter_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    N14                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.381    21.381 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.985    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.062 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.240    24.302    clk_in_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  rom_counter_reg_rep[5]/C
                         clock pessimism              0.243    24.546    
                         clock uncertainty           -0.035    24.510    
    SLICE_X57Y70         FDRE (Setup_fdre_C_R)       -0.352    24.158    rom_counter_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         24.158    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 13.599    

Slack (MET) :             13.781ns  (required time - arrival time)
  Source:                 rom_counter_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.272ns (22.081%)  route 4.489ns (77.919%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.347     4.569    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     5.002 r  rom_counter_reg_rep[6]/Q
                         net (fo=82, routed)          1.718     6.719    rom_counter__0[6]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.824 r  data_tx[3]_i_17/O
                         net (fo=1, routed)           0.000     6.824    data_tx[3]_i_17_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.178     7.002 r  data_tx_reg[3]_i_7/O
                         net (fo=1, routed)           0.513     7.516    data_tx_reg[3]_i_7_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.241     7.757 r  data_tx[3]_i_3/O
                         net (fo=2, routed)           0.872     8.629    i2c_master/core/data_tx_reg[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.734 r  i2c_master/core/model_err_i_6/O
                         net (fo=3, routed)           0.609     9.343    i2c_master/core/model_err_i_6_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     9.448 f  i2c_master/core/sensor_state[2]_i_4/O
                         net (fo=5, routed)           0.499     9.947    i2c_master/core/sensor_state[2]_i_4_n_0
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.105    10.052 r  i2c_master/core/rom_counter[6]_i_1/O
                         net (fo=14, routed)          0.278    10.329    i2c_master_n_32
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    N14                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         1.381    21.381 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.985    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.062 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.238    24.300    clk_in_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  rom_counter_reg[4]/C
                         clock pessimism              0.268    24.569    
                         clock uncertainty           -0.035    24.533    
    SLICE_X56Y71         FDRE (Setup_fdre_C_R)       -0.423    24.110    rom_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.110    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                 13.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i2c_master/core/countdown_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_master/core/countdown_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.622%)  route 0.077ns (29.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.584     1.528    i2c_master/core/clk_in_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  i2c_master/core/countdown_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  i2c_master/core/countdown_reg[4]/Q
                         net (fo=3, routed)           0.077     1.746    i2c_master/core/clock/countdown_reg[5]_1[4]
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  i2c_master/core/clock/countdown[5]_i_2/O
                         net (fo=1, routed)           0.000     1.791    i2c_master/core/p_0_in[5]
    SLICE_X62Y70         FDRE                                         r  i2c_master/core/countdown_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.852     2.042    i2c_master/core/clk_in_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  i2c_master/core/countdown_reg[5]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X62Y70         FDRE (Hold_fdre_C_D)         0.091     1.632    i2c_master/core/countdown_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 i2c_master/core/clock/counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_master/core/transaction_complete_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.237%)  route 0.151ns (44.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.527    i2c_master/core/clock/clk_in_IBUF_BUFG
    SLICE_X62Y71         FDSE                                         r  i2c_master/core/clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  i2c_master/core/clock/counter_reg[6]/Q
                         net (fo=10, routed)          0.151     1.819    i2c_master/core/clock/counter[6]
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  i2c_master/core/clock/transaction_complete_i_1/O
                         net (fo=1, routed)           0.000     1.864    i2c_master/core/transaction_complete_reg0
    SLICE_X64Y70         FDRE                                         r  i2c_master/core/transaction_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.852     2.042    i2c_master/core/clk_in_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  i2c_master/core/transaction_complete_reg/C
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.121     1.663    i2c_master/core/transaction_complete_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i2c_master/core/latched_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            id_camera_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.642%)  route 0.131ns (44.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.589     1.533    i2c_master/core/clk_in_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  i2c_master/core/latched_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  i2c_master/core/latched_data_reg[3]/Q
                         net (fo=4, routed)           0.131     1.828    latched_data[3]
    SLICE_X63Y65         FDRE                                         r  id_camera_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.047    clk_in_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  id_camera_reg[3]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.066     1.613    id_camera_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i2c_master/core/clock/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_master/core/clock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.926%)  route 0.179ns (49.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.527    i2c_master/core/clock/clk_in_IBUF_BUFG
    SLICE_X62Y71         FDSE                                         r  i2c_master/core/clock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  i2c_master/core/clock/counter_reg[1]/Q
                         net (fo=15, routed)          0.179     1.847    i2c_master/core/clock/counter[1]
    SLICE_X64Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.892 r  i2c_master/core/clock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    i2c_master/core/clock/counter[2]_i_1_n_0
    SLICE_X64Y72         FDRE                                         r  i2c_master/core/clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.850     2.040    i2c_master/core/clock/clk_in_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  i2c_master/core/clock/counter_reg[2]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.121     1.661    i2c_master/core/clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 i2c_master/core/countdown_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_master/core/countdown_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.584     1.528    i2c_master/core/clk_in_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  i2c_master/core/countdown_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  i2c_master/core/countdown_reg[3]/Q
                         net (fo=4, routed)           0.138     1.807    i2c_master/core/clock/countdown_reg[5]_1[3]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  i2c_master/core/clock/countdown[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    i2c_master/core/p_0_in[3]
    SLICE_X63Y70         FDRE                                         r  i2c_master/core/countdown_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.852     2.042    i2c_master/core/clk_in_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  i2c_master/core/countdown_reg[3]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.092     1.620    i2c_master/core/countdown_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 i2c_master/core/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            id_camera_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.571%)  route 0.142ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.589     1.533    i2c_master/core/clk_in_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  i2c_master/core/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  i2c_master/core/latched_data_reg[1]/Q
                         net (fo=4, routed)           0.142     1.839    latched_data[1]
    SLICE_X64Y64         FDRE                                         r  id_camera_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.858     2.048    clk_in_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  id_camera_reg[1]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.052     1.600    id_camera_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i2c_master/core/clock/counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_master/core/clock/counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.028%)  route 0.201ns (51.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.527    i2c_master/core/clock/clk_in_IBUF_BUFG
    SLICE_X62Y71         FDSE                                         r  i2c_master/core/clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDSE (Prop_fdse_C_Q)         0.141     1.668 f  i2c_master/core/clock/counter_reg[6]/Q
                         net (fo=10, routed)          0.201     1.869    i2c_master/core/clock/counter[6]
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.914 r  i2c_master/core/clock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    i2c_master/core/clock/counter[0]_i_1_n_0
    SLICE_X64Y72         FDSE                                         r  i2c_master/core/clock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.850     2.040    i2c_master/core/clock/clk_in_IBUF_BUFG
    SLICE_X64Y72         FDSE                                         r  i2c_master/core/clock/counter_reg[0]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y72         FDSE (Hold_fdse_C_D)         0.120     1.660    i2c_master/core/clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 byte_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            byte_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.587     1.531    clk_in_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  byte_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  byte_counter_reg[1]/Q
                         net (fo=9, routed)           0.177     1.849    i2c_master/core/Q[1]
    SLICE_X63Y67         LUT5 (Prop_lut5_I4_O)        0.042     1.891 r  i2c_master/core/byte_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    i2c_master_n_30
    SLICE_X63Y67         FDRE                                         r  byte_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     2.045    clk_in_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  byte_counter_reg[1]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.105     1.636    byte_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i2c_master/core/latched_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            id_camera_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.400%)  route 0.182ns (52.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.532    i2c_master/core/clk_in_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  i2c_master/core/latched_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  i2c_master/core/latched_data_reg[4]/Q
                         net (fo=4, routed)           0.182     1.878    latched_data[4]
    SLICE_X63Y65         FDRE                                         r  id_camera_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.047    clk_in_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  id_camera_reg[4]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.070     1.617    id_camera_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2c_master/core/latched_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_master/core/latched_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.390%)  route 0.169ns (47.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.532    i2c_master/core/clk_in_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  i2c_master/core/latched_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  i2c_master/core/latched_mode_reg/Q
                         net (fo=8, routed)           0.169     1.842    i2c_master/core/clock/latched_mode
    SLICE_X65Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.887 r  i2c_master/core/clock/latched_mode_i_1/O
                         net (fo=1, routed)           0.000     1.887    i2c_master/core/clock_n_35
    SLICE_X65Y66         FDRE                                         r  i2c_master/core/latched_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.856     2.046    i2c_master/core/clk_in_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  i2c_master/core/latched_mode_reg/C
                         clock pessimism             -0.515     1.532    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.092     1.624    i2c_master/core/latched_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X62Y68   address_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y68   byte_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y67   byte_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y65   data_tx_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y65   data_tx_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y66   data_tx_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y66   data_tx_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y68   i2c_master/core/busy_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X64Y72   i2c_master/core/clock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X62Y68   address_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y68   byte_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y67   byte_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y65   data_tx_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y65   data_tx_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y66   data_tx_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y66   data_tx_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y68   i2c_master/core/busy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y67   i2c_master/core/latched_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y65   i2c_master/core/latched_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X62Y68   address_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y68   byte_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y67   byte_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y66   data_tx_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y66   data_tx_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y68   i2c_master/core/busy_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X64Y72   i2c_master/core/clock/counter_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X62Y71   i2c_master/core/clock/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y72   i2c_master/core/clock/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y70   i2c_master/core/countdown_reg[0]/C



