<h1 align="center">ğŸ”Œ SystemVerilog UART Transmitter & Receiver</h1>

<p align="center">
</p>

<p align="center">
  <b>ğŸ“¡ A fully synthesizable UART core built in SystemVerilog â€” with clean RTL, testbenches, automation scripts, and waveform verification.</b>
</p>

---

## ğŸ“˜ Introduction

This project implements a **UART (Universal Asynchronous Receiver/Transmitter)** system in **SystemVerilog**, developed for simulation and integration into FPGA or ASIC designs. It includes both **transmit (Tx)** and **receive (Rx)** modules, a **parameterized baud rate generator**, **testbenches**, and **automated simulation scripts** using Vivado.

This project follows a **professional hardware design structure**, making it a great learning resource or portfolio project for VLSI, RTL, and FPGA engineers.

---

## ğŸ§  Key Features

- âœ… Modular Transmitter (`uart_tx.sv`)
- âœ… Modular Receiver (`uart_rx.sv`)
- âœ… Parameterized Baud Rate Generator
- âœ… Synthesizable RTL Code
- âœ… Fully Functional Testbench (`tb_uart.sv`)
- âœ… Simulation-ready with Vivado TCL script
- âœ… Professional GitHub Structure

---

## ğŸ“ Folder Structure
UART_SystemVerilog/
â”œâ”€â”€ src/ â†’ RTL Design Files
â”œâ”€â”€ tb/ â†’ Testbenches
â”œâ”€â”€ sim/ â†’ Simulation Outputs (e.g., VCD/WDB files)
â”‚ â””â”€â”€ waveforms/
â”œâ”€â”€ scripts/ â†’ TCL Scripts for Vivado
â”œâ”€â”€ images/ â†’ Diagrams & Waveform Screenshots
â”œâ”€â”€ docs/ â†’ Protocol Descriptions
â”œâ”€â”€ .gitignore â†’ Ignore Vivado & sim clutter
â”œâ”€â”€ README.md â†’ This File

## âš™ï¸ UART Protocol Overview

UART transmits serial data using the following frame format:
[Start Bit] â†’ [8 Data Bits] â†’ [Stop Bit]

- **No parity**, **no flow control** (8N1)
- **LSB-first** data transmission
- Timing managed using custom **baud rate generator**

<p align="center">
  <img src="images/uart_timing_diagram.png" width="600" alt="UART Timing">
</p>

---

## ğŸ’¡ Simulation Instructions

### â–¶ Using Vivado Tcl Console:

```tcl
cd scripts
source simulate.tcl

Simulates the design using XSIM

Dumps waveform data to .wdb

View results in Vivado or export to .vcd for GTKWave

ğŸ“Š Example Waveform
<p align="center"> <img src="images/waveform.png" width="700" alt="Waveform"> </p>
ğŸ§ª Testbench Details
Drives test patterns to UART transmitter

Receiver checks reconstructed data

Verifies serial/parallel conversions and timing

Flexible to extend with edge cases

ğŸ›  Customization
Feature	How to Modify
Baud Rate	Change divisor in baud_gen.sv
Data Width	Extend registers and FSMs
Stop Bits	Modify Tx/Rx FSMs
Parity Bit	Add generator/checker logic

ğŸ§­ Roadmap
 UART Tx/Rx RTL Implementation

 Baud Generator

 Simulation with Testbench

 Add parity and configurable stop bits

 GitHub Actions simulation pipeline

 Verilator + GTKWave support

 Vivado IP Packager Integration

ğŸ§‘â€ğŸ’» Author
Apratim Phadke
ğŸ“ B.Tech. Electronics & Telecommunication
ğŸ“ Pune, India
ğŸŒ Passionate about VLSI, RTL Design, and Digital Systems

ğŸ¤ Contributions Welcome
If you're passionate about hardware design, VLSI, or FPGA systems, feel free to:

Fork this repo

Create PRs with improvements

Raise issues or suggest enhancements

Letâ€™s build clean HDL together. ğŸ§ ğŸ’»ğŸ’¥

ğŸ“„ License
Licensed under the MIT License â€” free to use, modify, and distribute.

<p align="center"><b>â­ Star this repository to support the project and inspire more hardware design tutorials!</b></p> ```
