
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000133a0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000720  080134b0  080134b0  000234b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013bd0  08013bd0  00030074  2**0
                  CONTENTS
  4 .ARM          00000000  08013bd0  08013bd0  00030074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08013bd0  08013bd0  00030074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08013bd0  08013bd0  00023bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08013bd8  08013bd8  00023bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08013be0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001760  20000078  08013c54  00030078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200017d8  08013c54  000317d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028173  00000000  00000000  0003009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b27  00000000  00000000  00058210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001480  00000000  00000000  0005cd38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001328  00000000  00000000  0005e1b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e35e  00000000  00000000  0005f4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a81c  00000000  00000000  0007d83e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095373  00000000  00000000  0009805a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012d3cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068c4  00000000  00000000  0012d420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08013498 	.word	0x08013498

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08013498 	.word	0x08013498

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpun>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010dc:	d102      	bne.n	80010e4 <__aeabi_fcmpun+0x14>
 80010de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010e2:	d108      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e8:	d102      	bne.n	80010f0 <__aeabi_fcmpun+0x20>
 80010ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ee:	d102      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010f0:	f04f 0000 	mov.w	r0, #0
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0001 	mov.w	r0, #1
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2iz>:
 80010fc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001104:	d30f      	bcc.n	8001126 <__aeabi_f2iz+0x2a>
 8001106:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d90d      	bls.n	800112c <__aeabi_f2iz+0x30>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001118:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800111c:	fa23 f002 	lsr.w	r0, r3, r2
 8001120:	bf18      	it	ne
 8001122:	4240      	negne	r0, r0
 8001124:	4770      	bx	lr
 8001126:	f04f 0000 	mov.w	r0, #0
 800112a:	4770      	bx	lr
 800112c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001130:	d101      	bne.n	8001136 <__aeabi_f2iz+0x3a>
 8001132:	0242      	lsls	r2, r0, #9
 8001134:	d105      	bne.n	8001142 <__aeabi_f2iz+0x46>
 8001136:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800113a:	bf08      	it	eq
 800113c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001140:	4770      	bx	lr
 8001142:	f04f 0000 	mov.w	r0, #0
 8001146:	4770      	bx	lr

08001148 <__aeabi_f2uiz>:
 8001148:	0042      	lsls	r2, r0, #1
 800114a:	d20e      	bcs.n	800116a <__aeabi_f2uiz+0x22>
 800114c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001150:	d30b      	bcc.n	800116a <__aeabi_f2uiz+0x22>
 8001152:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001156:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800115a:	d409      	bmi.n	8001170 <__aeabi_f2uiz+0x28>
 800115c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001160:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001164:	fa23 f002 	lsr.w	r0, r3, r2
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr
 8001170:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001174:	d101      	bne.n	800117a <__aeabi_f2uiz+0x32>
 8001176:	0242      	lsls	r2, r0, #9
 8001178:	d102      	bne.n	8001180 <__aeabi_f2uiz+0x38>
 800117a:	f04f 30ff 	mov.w	r0, #4294967295
 800117e:	4770      	bx	lr
 8001180:	f04f 0000 	mov.w	r0, #0
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af04      	add	r7, sp, #16
    devAddr = HMC5883L_DEFAULT_ADDRESS << 1;
 800118e:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <HMC5883L_initialize+0x44>)
 8001190:	223c      	movs	r2, #60	; 0x3c
 8001192:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    uint8_t config = (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
 8001194:	2378      	movs	r3, #120	; 0x78
 8001196:	71fb      	strb	r3, [r7, #7]
            		 (HMC5883L_RATE_75     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
					 (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1));
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_A, 1, &config, 1, I2C_TIMEOUT);
 8001198:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <HMC5883L_initialize+0x44>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b299      	uxth	r1, r3
 800119e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011a2:	9302      	str	r3, [sp, #8]
 80011a4:	2301      	movs	r3, #1
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	1dfb      	adds	r3, r7, #7
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2301      	movs	r3, #1
 80011ae:	2200      	movs	r2, #0
 80011b0:	4807      	ldr	r0, [pc, #28]	; (80011d0 <HMC5883L_initialize+0x48>)
 80011b2:	f005 ffe7 	bl	8007184 <HAL_I2C_Mem_Write>

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 80011b6:	2001      	movs	r0, #1
 80011b8:	f000 f80c 	bl	80011d4 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 80011bc:	2000      	movs	r0, #0
 80011be:	f000 f829 	bl	8001214 <HMC5883L_setMode>
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000094 	.word	0x20000094
 80011d0:	200008b8 	.word	0x200008b8

080011d4 <HMC5883L_setGain>:
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */

void HMC5883L_setGain(uint8_t gain) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af04      	add	r7, sp, #16
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	gain = gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1);
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	015b      	lsls	r3, r3, #5
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_B, 1, &gain, 1, I2C_TIMEOUT);
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <HMC5883L_setGain+0x38>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b299      	uxth	r1, r3
 80011ec:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011f0:	9302      	str	r3, [sp, #8]
 80011f2:	2301      	movs	r3, #1
 80011f4:	9301      	str	r3, [sp, #4]
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2301      	movs	r3, #1
 80011fc:	2201      	movs	r2, #1
 80011fe:	4804      	ldr	r0, [pc, #16]	; (8001210 <HMC5883L_setGain+0x3c>)
 8001200:	f005 ffc0 	bl	8007184 <HAL_I2C_Mem_Write>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000094 	.word	0x20000094
 8001210:	200008b8 	.word	0x200008b8

08001214 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af04      	add	r7, sp, #16
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	newMode = newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1);
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_MODE, 1, &newMode, 1, I2C_TIMEOUT);
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <HMC5883L_setMode+0x3c>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	b299      	uxth	r1, r3
 8001228:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800122c:	9302      	str	r3, [sp, #8]
 800122e:	2301      	movs	r3, #1
 8001230:	9301      	str	r3, [sp, #4]
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	2301      	movs	r3, #1
 8001238:	2202      	movs	r2, #2
 800123a:	4806      	ldr	r0, [pc, #24]	; (8001254 <HMC5883L_setMode+0x40>)
 800123c:	f005 ffa2 	bl	8007184 <HAL_I2C_Mem_Write>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 8001240:	79fa      	ldrb	r2, [r7, #7]
 8001242:	4b05      	ldr	r3, [pc, #20]	; (8001258 <HMC5883L_setMode+0x44>)
 8001244:	701a      	strb	r2, [r3, #0]
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000094 	.word	0x20000094
 8001254:	200008b8 	.word	0x200008b8
 8001258:	2000009e 	.word	0x2000009e

0800125c <HMC5883L_getMagData>:
 * @param x 16-bit signed integer container for X-axis heading
 * @param y 16-bit signed integer container for Y-axis heading
 * @param z 16-bit signed integer container for Z-axis heading
 * @see HMC5883L_RA_DATAX_H
 */
void HMC5883L_getMagData(int16_t *x, int16_t *y, int16_t *z) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af04      	add	r7, sp, #16
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c1, devAddr, HMC5883L_RA_DATAX_H, 1, buffer, 6, I2C_TIMEOUT);
 8001268:	4b1d      	ldr	r3, [pc, #116]	; (80012e0 <HMC5883L_getMagData+0x84>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b299      	uxth	r1, r3
 800126e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001272:	9302      	str	r3, [sp, #8]
 8001274:	2306      	movs	r3, #6
 8001276:	9301      	str	r3, [sp, #4]
 8001278:	4b1a      	ldr	r3, [pc, #104]	; (80012e4 <HMC5883L_getMagData+0x88>)
 800127a:	9300      	str	r3, [sp, #0]
 800127c:	2301      	movs	r3, #1
 800127e:	2203      	movs	r2, #3
 8001280:	4819      	ldr	r0, [pc, #100]	; (80012e8 <HMC5883L_getMagData+0x8c>)
 8001282:	f006 f879 	bl	8007378 <HAL_I2C_Mem_Read>
    if (mode == HMC5883L_MODE_SINGLE) HMC5883L_setMode(HMC5883L_MODE_SINGLE);
 8001286:	4b19      	ldr	r3, [pc, #100]	; (80012ec <HMC5883L_getMagData+0x90>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d102      	bne.n	8001294 <HMC5883L_getMagData+0x38>
 800128e:	2001      	movs	r0, #1
 8001290:	f7ff ffc0 	bl	8001214 <HMC5883L_setMode>
    *x = (((int16_t)buffer[0]) << 8) | buffer[1];
 8001294:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <HMC5883L_getMagData+0x88>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b21a      	sxth	r2, r3
 800129c:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <HMC5883L_getMagData+0x88>)
 800129e:	785b      	ldrb	r3, [r3, #1]
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	4313      	orrs	r3, r2
 80012a4:	b21a      	sxth	r2, r3
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	801a      	strh	r2, [r3, #0]
    *y = (((int16_t)buffer[4]) << 8) | buffer[5];
 80012aa:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012ac:	791b      	ldrb	r3, [r3, #4]
 80012ae:	021b      	lsls	r3, r3, #8
 80012b0:	b21a      	sxth	r2, r3
 80012b2:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012b4:	795b      	ldrb	r3, [r3, #5]
 80012b6:	b21b      	sxth	r3, r3
 80012b8:	4313      	orrs	r3, r2
 80012ba:	b21a      	sxth	r2, r3
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	801a      	strh	r2, [r3, #0]
    *z = (((int16_t)buffer[2]) << 8) | buffer[3];
 80012c0:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012c2:	789b      	ldrb	r3, [r3, #2]
 80012c4:	021b      	lsls	r3, r3, #8
 80012c6:	b21a      	sxth	r2, r3
 80012c8:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012ca:	78db      	ldrb	r3, [r3, #3]
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	4313      	orrs	r3, r2
 80012d0:	b21a      	sxth	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	801a      	strh	r2, [r3, #0]
}
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000094 	.word	0x20000094
 80012e4:	20000098 	.word	0x20000098
 80012e8:	200008b8 	.word	0x200008b8
 80012ec:	2000009e 	.word	0x2000009e

080012f0 <getDataAt>:
   @returns the specified data as a string
*/



char *getDataAt (char * str, const char * delim, int pos) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b0b8      	sub	sp, #224	; 0xe0
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
	char *token;
	char copy[200] = "\0"; // modify size for larger strings
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	22c4      	movs	r2, #196	; 0xc4
 8001306:	2100      	movs	r1, #0
 8001308:	4618      	mov	r0, r3
 800130a:	f010 fffd 	bl	8012308 <memset>

	strcpy(copy, str);
 800130e:	f107 0310 	add.w	r3, r7, #16
 8001312:	68f9      	ldr	r1, [r7, #12]
 8001314:	4618      	mov	r0, r3
 8001316:	f010 ffff 	bl	8012318 <strcpy>
	token = strtok(copy, delim);
 800131a:	f107 0310 	add.w	r3, r7, #16
 800131e:	68b9      	ldr	r1, [r7, #8]
 8001320:	4618      	mov	r0, r3
 8001322:	f011 f801 	bl	8012328 <strtok>
 8001326:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	for(int i = 0; i < pos; i++) {
 800132a:	2300      	movs	r3, #0
 800132c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001330:	e00a      	b.n	8001348 <getDataAt+0x58>
		token = strtok(NULL, delim);
 8001332:	68b9      	ldr	r1, [r7, #8]
 8001334:	2000      	movs	r0, #0
 8001336:	f010 fff7 	bl	8012328 <strtok>
 800133a:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	for(int i = 0; i < pos; i++) {
 800133e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001342:	3301      	adds	r3, #1
 8001344:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001348:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	429a      	cmp	r2, r3
 8001350:	dbef      	blt.n	8001332 <getDataAt+0x42>
	}
	return token;
 8001352:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
}
 8001356:	4618      	mov	r0, r3
 8001358:	37e0      	adds	r7, #224	; 0xe0
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <pow2>:


double pow2(long number, int pow2er) {
 800135e:	b580      	push	{r7, lr}
 8001360:	b08a      	sub	sp, #40	; 0x28
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
 8001366:	6039      	str	r1, [r7, #0]

	if(pow2er > 0) {
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	dd20      	ble.n	80013b0 <pow2+0x52>
		double result=number;
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff f848 	bl	8000404 <__aeabi_i2d>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for(int i=1;i<pow2er;i++) {
 800137c:	2301      	movs	r3, #1
 800137e:	61fb      	str	r3, [r7, #28]
 8001380:	e00f      	b.n	80013a2 <pow2+0x44>
			result *= number;
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff f83e 	bl	8000404 <__aeabi_i2d>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001390:	f7ff f8a2 	bl	80004d8 <__aeabi_dmul>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for(int i=1;i<pow2er;i++) {
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	3301      	adds	r3, #1
 80013a0:	61fb      	str	r3, [r7, #28]
 80013a2:	69fa      	ldr	r2, [r7, #28]
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	dbeb      	blt.n	8001382 <pow2+0x24>
		}
		return result;
 80013aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80013ae:	e023      	b.n	80013f8 <pow2+0x9a>
	}

	else {
		double result=1/number;
 80013b0:	2201      	movs	r2, #1
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	fb92 f3f3 	sdiv	r3, r2, r3
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff f823 	bl	8000404 <__aeabi_i2d>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	e9c7 2304 	strd	r2, r3, [r7, #16]
		for(int i=1;i>pow2er;i--) {
 80013c6:	2301      	movs	r3, #1
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	e00f      	b.n	80013ec <pow2+0x8e>
				result /= number;
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f7ff f819 	bl	8000404 <__aeabi_i2d>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013da:	f7ff f9a7 	bl	800072c <__aeabi_ddiv>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
		for(int i=1;i>pow2er;i--) {
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3b01      	subs	r3, #1
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	dceb      	bgt.n	80013cc <pow2+0x6e>
			}
		return result;
 80013f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
	}



}
 80013f8:	4610      	mov	r0, r2
 80013fa:	4619      	mov	r1, r3
 80013fc:	3728      	adds	r7, #40	; 0x28
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <decodeGGA>:
   @GGASTRUCT is the pointer to the GGA Structure (in the GPS Structure)
   @Returns 0 on success
   @ returns 1, 2 depending on where the return statement is excuted, check function for more details
*/

int decodeGGA (char *GGAbuffer, GGASTRUCT *gga) {
 8001404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001408:	b08e      	sub	sp, #56	; 0x38
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
 800140e:	6039      	str	r1, [r7, #0]

	char buffer[12];

	strcpy(buffer, getDataAt(GGAbuffer, ",", 5));
 8001410:	2205      	movs	r2, #5
 8001412:	4983      	ldr	r1, [pc, #524]	; (8001620 <decodeGGA+0x21c>)
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ff6b 	bl	80012f0 <getDataAt>
 800141a:	4602      	mov	r2, r0
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	4611      	mov	r1, r2
 8001422:	4618      	mov	r0, r3
 8001424:	f010 ff78 	bl	8012318 <strcpy>
	if (buffer[0] == '1' || buffer[0] == '2' || buffer[0] == '6')   // 0 indicates no fix yet
 8001428:	7b3b      	ldrb	r3, [r7, #12]
 800142a:	2b31      	cmp	r3, #49	; 0x31
 800142c:	d005      	beq.n	800143a <decodeGGA+0x36>
 800142e:	7b3b      	ldrb	r3, [r7, #12]
 8001430:	2b32      	cmp	r3, #50	; 0x32
 8001432:	d002      	beq.n	800143a <decodeGGA+0x36>
 8001434:	7b3b      	ldrb	r3, [r7, #12]
 8001436:	2b36      	cmp	r3, #54	; 0x36
 8001438:	d11e      	bne.n	8001478 <decodeGGA+0x74>
	{
		gga->isfixValid = 1;   // fix available
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	2201      	movs	r2, #1
 800143e:	61da      	str	r2, [r3, #28]
	gga->tim.min = min;
	gga->tim.sec = atoi(buffer)%100;
*/
	/***************** Get LATITUDE  **********************/

	memset(buffer, '\0', 12);
 8001440:	f107 030c 	add.w	r3, r7, #12
 8001444:	220c      	movs	r2, #12
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f010 ff5d 	bl	8012308 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 1));
 800144e:	2201      	movs	r2, #1
 8001450:	4973      	ldr	r1, [pc, #460]	; (8001620 <decodeGGA+0x21c>)
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f7ff ff4c 	bl	80012f0 <getDataAt>
 8001458:	4602      	mov	r2, r0
 800145a:	f107 030c 	add.w	r3, r7, #12
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f010 ff59 	bl	8012318 <strcpy>

	if (strlen(buffer) < 6) return 2;  	// If the buffer length is not appropriate, return error
 8001466:	f107 030c 	add.w	r3, r7, #12
 800146a:	4618      	mov	r0, r3
 800146c:	f7fe fe70 	bl	8000150 <strlen>
 8001470:	4603      	mov	r3, r0
 8001472:	2b05      	cmp	r3, #5
 8001474:	d905      	bls.n	8001482 <decodeGGA+0x7e>
 8001476:	e006      	b.n	8001486 <decodeGGA+0x82>
		gga->isfixValid = 0;   // If the fix is not available
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]
		return 1;  // return error
 800147e:	2301      	movs	r3, #1
 8001480:	e22d      	b.n	80018de <decodeGGA+0x4da>
	if (strlen(buffer) < 6) return 2;  	// If the buffer length is not appropriate, return error
 8001482:	2302      	movs	r3, #2
 8001484:	e22b      	b.n	80018de <decodeGGA+0x4da>

	int16_t num = (atoi(buffer));   	// change the buffer to a number. It will only convert up to decimal
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	4618      	mov	r0, r3
 800148c:	f010 ff00 	bl	8012290 <atoi>
 8001490:	4603      	mov	r3, r0
 8001492:	867b      	strh	r3, [r7, #50]	; 0x32
	int dd = num/100;					// extract the degrees
 8001494:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001498:	4a62      	ldr	r2, [pc, #392]	; (8001624 <decodeGGA+0x220>)
 800149a:	fb82 1203 	smull	r1, r2, r2, r3
 800149e:	1152      	asrs	r2, r2, #5
 80014a0:	17db      	asrs	r3, r3, #31
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	b21b      	sxth	r3, r3
 80014a6:	62fb      	str	r3, [r7, #44]	; 0x2c
	int mmint = num%100;				// extract the integer part of minutes
 80014a8:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80014ac:	4a5d      	ldr	r2, [pc, #372]	; (8001624 <decodeGGA+0x220>)
 80014ae:	fb82 1203 	smull	r1, r2, r2, r3
 80014b2:	1151      	asrs	r1, r2, #5
 80014b4:	17da      	asrs	r2, r3, #31
 80014b6:	1a8a      	subs	r2, r1, r2
 80014b8:	2164      	movs	r1, #100	; 0x64
 80014ba:	fb01 f202 	mul.w	r2, r1, r2
 80014be:	1a9b      	subs	r3, r3, r2
 80014c0:	b21b      	sxth	r3, r3
 80014c2:	62bb      	str	r3, [r7, #40]	; 0x28
	int j = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 80014c8:	e00d      	b.n	80014e6 <decodeGGA+0xe2>
		if(j > strlen(buffer)) return 2;
 80014ca:	f107 030c 	add.w	r3, r7, #12
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7fe fe3e 	bl	8000150 <strlen>
 80014d4:	4602      	mov	r2, r0
 80014d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014d8:	429a      	cmp	r2, r3
 80014da:	d201      	bcs.n	80014e0 <decodeGGA+0xdc>
 80014dc:	2302      	movs	r3, #2
 80014de:	e1fe      	b.n	80018de <decodeGGA+0x4da>
		j++;   	// Figure out how many digits before the decimal
 80014e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014e2:	3301      	adds	r3, #1
 80014e4:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 80014e6:	f107 020c 	add.w	r2, r7, #12
 80014ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014ec:	4413      	add	r3, r2
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b2e      	cmp	r3, #46	; 0x2e
 80014f2:	d1ea      	bne.n	80014ca <decodeGGA+0xc6>
	}
	j++;
 80014f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014f6:	3301      	adds	r3, #1
 80014f8:	637b      	str	r3, [r7, #52]	; 0x34
	int declen = (strlen(buffer))-j;  	// calculate the number of digit after decimal
 80014fa:	f107 030c 	add.w	r3, r7, #12
 80014fe:	4618      	mov	r0, r3
 8001500:	f7fe fe26 	bl	8000150 <strlen>
 8001504:	4602      	mov	r2, r0
 8001506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	627b      	str	r3, [r7, #36]	; 0x24
	int mmdec = atoi ((char *) buffer+j);  // extract the decimal part of minutes
 800150c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800150e:	f107 020c 	add.w	r2, r7, #12
 8001512:	4413      	add	r3, r2
 8001514:	4618      	mov	r0, r3
 8001516:	f010 febb 	bl	8012290 <atoi>
 800151a:	6238      	str	r0, [r7, #32]
	float lat = dd + (mmint + mmdec/pow2(10, (declen)))/60;	// combine minutes and convert to degrees
 800151c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800151e:	f7fe ff71 	bl	8000404 <__aeabi_i2d>
 8001522:	4604      	mov	r4, r0
 8001524:	460d      	mov	r5, r1
 8001526:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001528:	f7fe ff6c 	bl	8000404 <__aeabi_i2d>
 800152c:	4680      	mov	r8, r0
 800152e:	4689      	mov	r9, r1
 8001530:	6a38      	ldr	r0, [r7, #32]
 8001532:	f7fe ff67 	bl	8000404 <__aeabi_i2d>
 8001536:	4682      	mov	sl, r0
 8001538:	468b      	mov	fp, r1
 800153a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800153c:	200a      	movs	r0, #10
 800153e:	f7ff ff0e 	bl	800135e <pow2>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	4650      	mov	r0, sl
 8001548:	4659      	mov	r1, fp
 800154a:	f7ff f8ef 	bl	800072c <__aeabi_ddiv>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4640      	mov	r0, r8
 8001554:	4649      	mov	r1, r9
 8001556:	f7fe fe09 	bl	800016c <__adddf3>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4610      	mov	r0, r2
 8001560:	4619      	mov	r1, r3
 8001562:	f04f 0200 	mov.w	r2, #0
 8001566:	4b30      	ldr	r3, [pc, #192]	; (8001628 <decodeGGA+0x224>)
 8001568:	f7ff f8e0 	bl	800072c <__aeabi_ddiv>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	4620      	mov	r0, r4
 8001572:	4629      	mov	r1, r5
 8001574:	f7fe fdfa 	bl	800016c <__adddf3>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4610      	mov	r0, r2
 800157e:	4619      	mov	r1, r3
 8001580:	f7ff fa82 	bl	8000a88 <__aeabi_d2f>
 8001584:	4603      	mov	r3, r0
 8001586:	61fb      	str	r3, [r7, #28]
	gga->lcation.latitude = lat;  		// save the latitude data into the structure
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	69fa      	ldr	r2, [r7, #28]
 800158c:	601a      	str	r2, [r3, #0]

	gga->lcation.NS = *getDataAt(GGAbuffer, ",", 2);  // save the N/S into the structure
 800158e:	2202      	movs	r2, #2
 8001590:	4923      	ldr	r1, [pc, #140]	; (8001620 <decodeGGA+0x21c>)
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff feac 	bl	80012f0 <getDataAt>
 8001598:	4603      	mov	r3, r0
 800159a:	781a      	ldrb	r2, [r3, #0]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	711a      	strb	r2, [r3, #4]


	/***********************  GET LONGITUDE **********************/

	memset(buffer, '\0', 12);
 80015a0:	f107 030c 	add.w	r3, r7, #12
 80015a4:	220c      	movs	r2, #12
 80015a6:	2100      	movs	r1, #0
 80015a8:	4618      	mov	r0, r3
 80015aa:	f010 fead 	bl	8012308 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 3));
 80015ae:	2203      	movs	r2, #3
 80015b0:	491b      	ldr	r1, [pc, #108]	; (8001620 <decodeGGA+0x21c>)
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7ff fe9c 	bl	80012f0 <getDataAt>
 80015b8:	4602      	mov	r2, r0
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	4611      	mov	r1, r2
 80015c0:	4618      	mov	r0, r3
 80015c2:	f010 fea9 	bl	8012318 <strcpy>

	num = (atoi(buffer));  	// change the buffer to the number. It will only convert up to decimal
 80015c6:	f107 030c 	add.w	r3, r7, #12
 80015ca:	4618      	mov	r0, r3
 80015cc:	f010 fe60 	bl	8012290 <atoi>
 80015d0:	4603      	mov	r3, r0
 80015d2:	867b      	strh	r3, [r7, #50]	; 0x32
	dd = num/100;			// extract the degrees
 80015d4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80015d8:	4a12      	ldr	r2, [pc, #72]	; (8001624 <decodeGGA+0x220>)
 80015da:	fb82 1203 	smull	r1, r2, r2, r3
 80015de:	1152      	asrs	r2, r2, #5
 80015e0:	17db      	asrs	r3, r3, #31
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	mmint = num%100;		// extract the integer part of minutes
 80015e8:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80015ec:	4a0d      	ldr	r2, [pc, #52]	; (8001624 <decodeGGA+0x220>)
 80015ee:	fb82 1203 	smull	r1, r2, r2, r3
 80015f2:	1151      	asrs	r1, r2, #5
 80015f4:	17da      	asrs	r2, r3, #31
 80015f6:	1a8a      	subs	r2, r1, r2
 80015f8:	2164      	movs	r1, #100	; 0x64
 80015fa:	fb01 f202 	mul.w	r2, r1, r2
 80015fe:	1a9b      	subs	r3, r3, r2
 8001600:	b21b      	sxth	r3, r3
 8001602:	62bb      	str	r3, [r7, #40]	; 0x28
	j = 0;
 8001604:	2300      	movs	r3, #0
 8001606:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001608:	e013      	b.n	8001632 <decodeGGA+0x22e>
		if(j > strlen(buffer)) return 2;
 800160a:	f107 030c 	add.w	r3, r7, #12
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe fd9e 	bl	8000150 <strlen>
 8001614:	4602      	mov	r2, r0
 8001616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001618:	429a      	cmp	r2, r3
 800161a:	d207      	bcs.n	800162c <decodeGGA+0x228>
 800161c:	2302      	movs	r3, #2
 800161e:	e15e      	b.n	80018de <decodeGGA+0x4da>
 8001620:	080134b0 	.word	0x080134b0
 8001624:	51eb851f 	.word	0x51eb851f
 8001628:	404e0000 	.word	0x404e0000
		j++;   	// Figure out how many digits before the decimal
 800162c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800162e:	3301      	adds	r3, #1
 8001630:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001632:	f107 020c 	add.w	r2, r7, #12
 8001636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001638:	4413      	add	r3, r2
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b2e      	cmp	r3, #46	; 0x2e
 800163e:	d1e4      	bne.n	800160a <decodeGGA+0x206>
	}
	j++;
 8001640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001642:	3301      	adds	r3, #1
 8001644:	637b      	str	r3, [r7, #52]	; 0x34
	declen = (strlen(buffer))-j;  		// calculate the number of digit after decimal
 8001646:	f107 030c 	add.w	r3, r7, #12
 800164a:	4618      	mov	r0, r3
 800164c:	f7fe fd80 	bl	8000150 <strlen>
 8001650:	4602      	mov	r2, r0
 8001652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
	mmdec = atoi ((char *) buffer+j);  	// extract the decimal part of minutes
 8001658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800165a:	f107 020c 	add.w	r2, r7, #12
 800165e:	4413      	add	r3, r2
 8001660:	4618      	mov	r0, r3
 8001662:	f010 fe15 	bl	8012290 <atoi>
 8001666:	6238      	str	r0, [r7, #32]
	lat = dd + (mmint + mmdec/pow2(10, (declen)))/60;  // combine minutes and convert to degrees
 8001668:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800166a:	f7fe fecb 	bl	8000404 <__aeabi_i2d>
 800166e:	4604      	mov	r4, r0
 8001670:	460d      	mov	r5, r1
 8001672:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001674:	f7fe fec6 	bl	8000404 <__aeabi_i2d>
 8001678:	4680      	mov	r8, r0
 800167a:	4689      	mov	r9, r1
 800167c:	6a38      	ldr	r0, [r7, #32]
 800167e:	f7fe fec1 	bl	8000404 <__aeabi_i2d>
 8001682:	4682      	mov	sl, r0
 8001684:	468b      	mov	fp, r1
 8001686:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001688:	200a      	movs	r0, #10
 800168a:	f7ff fe68 	bl	800135e <pow2>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4650      	mov	r0, sl
 8001694:	4659      	mov	r1, fp
 8001696:	f7ff f849 	bl	800072c <__aeabi_ddiv>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4640      	mov	r0, r8
 80016a0:	4649      	mov	r1, r9
 80016a2:	f7fe fd63 	bl	800016c <__adddf3>
 80016a6:	4602      	mov	r2, r0
 80016a8:	460b      	mov	r3, r1
 80016aa:	4610      	mov	r0, r2
 80016ac:	4619      	mov	r1, r3
 80016ae:	f04f 0200 	mov.w	r2, #0
 80016b2:	4b8d      	ldr	r3, [pc, #564]	; (80018e8 <decodeGGA+0x4e4>)
 80016b4:	f7ff f83a 	bl	800072c <__aeabi_ddiv>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4620      	mov	r0, r4
 80016be:	4629      	mov	r1, r5
 80016c0:	f7fe fd54 	bl	800016c <__adddf3>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f7ff f9dc 	bl	8000a88 <__aeabi_d2f>
 80016d0:	4603      	mov	r3, r0
 80016d2:	61fb      	str	r3, [r7, #28]
	gga->lcation.longitude = lat;  // save the longitude data into the structure
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	69fa      	ldr	r2, [r7, #28]
 80016d8:	609a      	str	r2, [r3, #8]

	gga->lcation.EW = *getDataAt(GGAbuffer, ",", 4);  // save the E/W into the structure
 80016da:	2204      	movs	r2, #4
 80016dc:	4983      	ldr	r1, [pc, #524]	; (80018ec <decodeGGA+0x4e8>)
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7ff fe06 	bl	80012f0 <getDataAt>
 80016e4:	4603      	mov	r3, r0
 80016e6:	781a      	ldrb	r2, [r3, #0]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	731a      	strb	r2, [r3, #12]

	/***************** NUMMBER OF SATELLITES  *********************/

	strcpy(buffer, getDataAt(GGAbuffer, ",", 6));
 80016ec:	2206      	movs	r2, #6
 80016ee:	497f      	ldr	r1, [pc, #508]	; (80018ec <decodeGGA+0x4e8>)
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff fdfd 	bl	80012f0 <getDataAt>
 80016f6:	4602      	mov	r2, r0
 80016f8:	f107 030c 	add.w	r3, r7, #12
 80016fc:	4611      	mov	r1, r2
 80016fe:	4618      	mov	r0, r3
 8001700:	f010 fe0a 	bl	8012318 <strcpy>

	gga->numofsat = atoi(buffer);   // convert the buffer to number and save into the structure
 8001704:	f107 030c 	add.w	r3, r7, #12
 8001708:	4618      	mov	r0, r3
 800170a:	f010 fdc1 	bl	8012290 <atoi>
 800170e:	4602      	mov	r2, r0
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	629a      	str	r2, [r3, #40]	; 0x28

	/***************** HDOP  *********************/

	memset(buffer, '\0', 12);
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	220c      	movs	r2, #12
 800171a:	2100      	movs	r1, #0
 800171c:	4618      	mov	r0, r3
 800171e:	f010 fdf3 	bl	8012308 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 7));
 8001722:	2207      	movs	r2, #7
 8001724:	4971      	ldr	r1, [pc, #452]	; (80018ec <decodeGGA+0x4e8>)
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff fde2 	bl	80012f0 <getDataAt>
 800172c:	4602      	mov	r2, r0
 800172e:	f107 030c 	add.w	r3, r7, #12
 8001732:	4611      	mov	r1, r2
 8001734:	4618      	mov	r0, r3
 8001736:	f010 fdef 	bl	8012318 <strcpy>

	num = (atoi(buffer));
 800173a:	f107 030c 	add.w	r3, r7, #12
 800173e:	4618      	mov	r0, r3
 8001740:	f010 fda6 	bl	8012290 <atoi>
 8001744:	4603      	mov	r3, r0
 8001746:	867b      	strh	r3, [r7, #50]	; 0x32
	j = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800174c:	e00d      	b.n	800176a <decodeGGA+0x366>
		if(j > strlen(buffer)) return 2;
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe fcfc 	bl	8000150 <strlen>
 8001758:	4602      	mov	r2, r0
 800175a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800175c:	429a      	cmp	r2, r3
 800175e:	d201      	bcs.n	8001764 <decodeGGA+0x360>
 8001760:	2302      	movs	r3, #2
 8001762:	e0bc      	b.n	80018de <decodeGGA+0x4da>
		j++;   	// Figure out how many digits before the decimal
 8001764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001766:	3301      	adds	r3, #1
 8001768:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800176a:	f107 020c 	add.w	r2, r7, #12
 800176e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001770:	4413      	add	r3, r2
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b2e      	cmp	r3, #46	; 0x2e
 8001776:	d1ea      	bne.n	800174e <decodeGGA+0x34a>
	}
	j++;
 8001778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800177a:	3301      	adds	r3, #1
 800177c:	637b      	str	r3, [r7, #52]	; 0x34
	declen = (strlen(buffer))-j;
 800177e:	f107 030c 	add.w	r3, r7, #12
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe fce4 	bl	8000150 <strlen>
 8001788:	4602      	mov	r2, r0
 800178a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	627b      	str	r3, [r7, #36]	; 0x24
	int dec = atoi ((char *) buffer+j);
 8001790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001792:	f107 020c 	add.w	r2, r7, #12
 8001796:	4413      	add	r3, r2
 8001798:	4618      	mov	r0, r3
 800179a:	f010 fd79 	bl	8012290 <atoi>
 800179e:	61b8      	str	r0, [r7, #24]
	lat = (num) + (dec/pow2(10, (declen)));
 80017a0:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fe2d 	bl	8000404 <__aeabi_i2d>
 80017aa:	4604      	mov	r4, r0
 80017ac:	460d      	mov	r5, r1
 80017ae:	69b8      	ldr	r0, [r7, #24]
 80017b0:	f7fe fe28 	bl	8000404 <__aeabi_i2d>
 80017b4:	4680      	mov	r8, r0
 80017b6:	4689      	mov	r9, r1
 80017b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80017ba:	200a      	movs	r0, #10
 80017bc:	f7ff fdcf 	bl	800135e <pow2>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4640      	mov	r0, r8
 80017c6:	4649      	mov	r1, r9
 80017c8:	f7fe ffb0 	bl	800072c <__aeabi_ddiv>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4620      	mov	r0, r4
 80017d2:	4629      	mov	r1, r5
 80017d4:	f7fe fcca 	bl	800016c <__adddf3>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	4610      	mov	r0, r2
 80017de:	4619      	mov	r1, r3
 80017e0:	f7ff f952 	bl	8000a88 <__aeabi_d2f>
 80017e4:	4603      	mov	r3, r0
 80017e6:	61fb      	str	r3, [r7, #28]
	gga->HDOP = lat;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	69fa      	ldr	r2, [r7, #28]
 80017ec:	62da      	str	r2, [r3, #44]	; 0x2c

	/*************** ALTITUDE CALCULATION ********************/

	memset(buffer, '\0', 12);
 80017ee:	f107 030c 	add.w	r3, r7, #12
 80017f2:	220c      	movs	r2, #12
 80017f4:	2100      	movs	r1, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f010 fd86 	bl	8012308 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 8));
 80017fc:	2208      	movs	r2, #8
 80017fe:	493b      	ldr	r1, [pc, #236]	; (80018ec <decodeGGA+0x4e8>)
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff fd75 	bl	80012f0 <getDataAt>
 8001806:	4602      	mov	r2, r0
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	4611      	mov	r1, r2
 800180e:	4618      	mov	r0, r3
 8001810:	f010 fd82 	bl	8012318 <strcpy>

	num = (atoi(buffer));
 8001814:	f107 030c 	add.w	r3, r7, #12
 8001818:	4618      	mov	r0, r3
 800181a:	f010 fd39 	bl	8012290 <atoi>
 800181e:	4603      	mov	r3, r0
 8001820:	867b      	strh	r3, [r7, #50]	; 0x32
	j = 0;
 8001822:	2300      	movs	r3, #0
 8001824:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001826:	e00d      	b.n	8001844 <decodeGGA+0x440>
		if(j > strlen(buffer)) return 2;
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe fc8f 	bl	8000150 <strlen>
 8001832:	4602      	mov	r2, r0
 8001834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001836:	429a      	cmp	r2, r3
 8001838:	d201      	bcs.n	800183e <decodeGGA+0x43a>
 800183a:	2302      	movs	r3, #2
 800183c:	e04f      	b.n	80018de <decodeGGA+0x4da>
		j++;   	// Figure out how many digits before the decimal
 800183e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001840:	3301      	adds	r3, #1
 8001842:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001844:	f107 020c 	add.w	r2, r7, #12
 8001848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800184a:	4413      	add	r3, r2
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b2e      	cmp	r3, #46	; 0x2e
 8001850:	d1ea      	bne.n	8001828 <decodeGGA+0x424>
	}
	j++;
 8001852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001854:	3301      	adds	r3, #1
 8001856:	637b      	str	r3, [r7, #52]	; 0x34
	declen = (strlen(buffer))-j;
 8001858:	f107 030c 	add.w	r3, r7, #12
 800185c:	4618      	mov	r0, r3
 800185e:	f7fe fc77 	bl	8000150 <strlen>
 8001862:	4602      	mov	r2, r0
 8001864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
	dec = atoi ((char *) buffer+j);
 800186a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800186c:	f107 020c 	add.w	r2, r7, #12
 8001870:	4413      	add	r3, r2
 8001872:	4618      	mov	r0, r3
 8001874:	f010 fd0c 	bl	8012290 <atoi>
 8001878:	61b8      	str	r0, [r7, #24]
	lat = (num) + (dec/pow2(10, (declen)));
 800187a:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800187e:	4618      	mov	r0, r3
 8001880:	f7fe fdc0 	bl	8000404 <__aeabi_i2d>
 8001884:	4604      	mov	r4, r0
 8001886:	460d      	mov	r5, r1
 8001888:	69b8      	ldr	r0, [r7, #24]
 800188a:	f7fe fdbb 	bl	8000404 <__aeabi_i2d>
 800188e:	4680      	mov	r8, r0
 8001890:	4689      	mov	r9, r1
 8001892:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001894:	200a      	movs	r0, #10
 8001896:	f7ff fd62 	bl	800135e <pow2>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4640      	mov	r0, r8
 80018a0:	4649      	mov	r1, r9
 80018a2:	f7fe ff43 	bl	800072c <__aeabi_ddiv>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4620      	mov	r0, r4
 80018ac:	4629      	mov	r1, r5
 80018ae:	f7fe fc5d 	bl	800016c <__adddf3>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	4610      	mov	r0, r2
 80018b8:	4619      	mov	r1, r3
 80018ba:	f7ff f8e5 	bl	8000a88 <__aeabi_d2f>
 80018be:	4603      	mov	r3, r0
 80018c0:	61fb      	str	r3, [r7, #28]
	gga->alt.altitude = lat;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	69fa      	ldr	r2, [r7, #28]
 80018c6:	621a      	str	r2, [r3, #32]

	gga->alt.unit = *getDataAt(GGAbuffer, ",", 9);
 80018c8:	2209      	movs	r2, #9
 80018ca:	4908      	ldr	r1, [pc, #32]	; (80018ec <decodeGGA+0x4e8>)
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff fd0f 	bl	80012f0 <getDataAt>
 80018d2:	4603      	mov	r3, r0
 80018d4:	781a      	ldrb	r2, [r3, #0]
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return 0;
 80018dc:	2300      	movs	r3, #0

}
 80018de:	4618      	mov	r0, r3
 80018e0:	3738      	adds	r7, #56	; 0x38
 80018e2:	46bd      	mov	sp, r7
 80018e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018e8:	404e0000 	.word	0x404e0000
 80018ec:	080134b0 	.word	0x080134b0

080018f0 <decodeRMC>:


int decodeRMC (char *RMCbuffer, RMCSTRUCT *rmc) {
 80018f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018f4:	b08e      	sub	sp, #56	; 0x38
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
 80018fa:	6039      	str	r1, [r7, #0]

	char buffer[12];

	if (*getDataAt(RMCbuffer, ",", 1) == 'A') rmc->isValid = 1; // Here 'A' Indicates the data is valid, and 'V' indicates invalid data
 80018fc:	2201      	movs	r2, #1
 80018fe:	4985      	ldr	r1, [pc, #532]	; (8001b14 <decodeRMC+0x224>)
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff fcf5 	bl	80012f0 <getDataAt>
 8001906:	4603      	mov	r3, r0
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b41      	cmp	r3, #65	; 0x41
 800190c:	d118      	bne.n	8001940 <decodeRMC+0x50>
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	2201      	movs	r2, #1
 8001912:	615a      	str	r2, [r3, #20]
	else {
		rmc->isValid = 0;
		return 1;
	}

	memset(buffer, '\0', 12);
 8001914:	f107 0308 	add.w	r3, r7, #8
 8001918:	220c      	movs	r2, #12
 800191a:	2100      	movs	r1, #0
 800191c:	4618      	mov	r0, r3
 800191e:	f010 fcf3 	bl	8012308 <memset>
	strcpy(buffer, getDataAt(RMCbuffer, ",", 6));
 8001922:	2206      	movs	r2, #6
 8001924:	497b      	ldr	r1, [pc, #492]	; (8001b14 <decodeRMC+0x224>)
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff fce2 	bl	80012f0 <getDataAt>
 800192c:	4602      	mov	r2, r0
 800192e:	f107 0308 	add.w	r3, r7, #8
 8001932:	4611      	mov	r1, r2
 8001934:	4618      	mov	r0, r3
 8001936:	f010 fcef 	bl	8012318 <strcpy>

	int j = 0;
 800193a:	2300      	movs	r3, #0
 800193c:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800193e:	e012      	b.n	8001966 <decodeRMC+0x76>
		rmc->isValid = 0;
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	2200      	movs	r2, #0
 8001944:	615a      	str	r2, [r3, #20]
		return 1;
 8001946:	2301      	movs	r3, #1
 8001948:	e0df      	b.n	8001b0a <decodeRMC+0x21a>
		if(j > strlen(buffer)) return 2;
 800194a:	f107 0308 	add.w	r3, r7, #8
 800194e:	4618      	mov	r0, r3
 8001950:	f7fe fbfe 	bl	8000150 <strlen>
 8001954:	4602      	mov	r2, r0
 8001956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001958:	429a      	cmp	r2, r3
 800195a:	d201      	bcs.n	8001960 <decodeRMC+0x70>
 800195c:	2302      	movs	r3, #2
 800195e:	e0d4      	b.n	8001b0a <decodeRMC+0x21a>
		j++;   // same as above
 8001960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001962:	3301      	adds	r3, #1
 8001964:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001966:	f107 0208 	add.w	r2, r7, #8
 800196a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800196c:	4413      	add	r3, r2
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b2e      	cmp	r3, #46	; 0x2e
 8001972:	d1ea      	bne.n	800194a <decodeRMC+0x5a>
	}

	if (strlen (buffer) > j) {          // if the speed have some valid data
 8001974:	f107 0308 	add.w	r3, r7, #8
 8001978:	4618      	mov	r0, r3
 800197a:	f7fe fbe9 	bl	8000150 <strlen>
 800197e:	4602      	mov	r2, r0
 8001980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001982:	429a      	cmp	r2, r3
 8001984:	d942      	bls.n	8001a0c <decodeRMC+0x11c>
		int16_t num = (atoi(buffer));  // convert the data into the number
 8001986:	f107 0308 	add.w	r3, r7, #8
 800198a:	4618      	mov	r0, r3
 800198c:	f010 fc80 	bl	8012290 <atoi>
 8001990:	4603      	mov	r3, r0
 8001992:	867b      	strh	r3, [r7, #50]	; 0x32
		j++;
 8001994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001996:	3301      	adds	r3, #1
 8001998:	637b      	str	r3, [r7, #52]	; 0x34
		int declen = (strlen(buffer))-j;
 800199a:	f107 0308 	add.w	r3, r7, #8
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe fbd6 	bl	8000150 <strlen>
 80019a4:	4602      	mov	r2, r0
 80019a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	62fb      	str	r3, [r7, #44]	; 0x2c
		int dec = atoi ((char *) buffer+j);
 80019ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ae:	f107 0208 	add.w	r2, r7, #8
 80019b2:	4413      	add	r3, r2
 80019b4:	4618      	mov	r0, r3
 80019b6:	f010 fc6b 	bl	8012290 <atoi>
 80019ba:	62b8      	str	r0, [r7, #40]	; 0x28
		float lat = num + (dec/pow2(10, (declen)));
 80019bc:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7fe fd1f 	bl	8000404 <__aeabi_i2d>
 80019c6:	4604      	mov	r4, r0
 80019c8:	460d      	mov	r5, r1
 80019ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019cc:	f7fe fd1a 	bl	8000404 <__aeabi_i2d>
 80019d0:	4680      	mov	r8, r0
 80019d2:	4689      	mov	r9, r1
 80019d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80019d6:	200a      	movs	r0, #10
 80019d8:	f7ff fcc1 	bl	800135e <pow2>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	4640      	mov	r0, r8
 80019e2:	4649      	mov	r1, r9
 80019e4:	f7fe fea2 	bl	800072c <__aeabi_ddiv>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4620      	mov	r0, r4
 80019ee:	4629      	mov	r1, r5
 80019f0:	f7fe fbbc 	bl	800016c <__adddf3>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	f7ff f844 	bl	8000a88 <__aeabi_d2f>
 8001a00:	4603      	mov	r3, r0
 8001a02:	627b      	str	r3, [r7, #36]	; 0x24
		rmc->speed = lat;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	e003      	b.n	8001a14 <decodeRMC+0x124>
	}
	else rmc->speed = 0;
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	f04f 0200 	mov.w	r2, #0
 8001a12:	60da      	str	r2, [r3, #12]

	// Get Course

	memset(buffer, '\0', 12);
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	220c      	movs	r2, #12
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f010 fc73 	bl	8012308 <memset>
	strcpy(buffer, getDataAt(RMCbuffer, ",", 7));
 8001a22:	2207      	movs	r2, #7
 8001a24:	493b      	ldr	r1, [pc, #236]	; (8001b14 <decodeRMC+0x224>)
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff fc62 	bl	80012f0 <getDataAt>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	f107 0308 	add.w	r3, r7, #8
 8001a32:	4611      	mov	r1, r2
 8001a34:	4618      	mov	r0, r3
 8001a36:	f010 fc6f 	bl	8012318 <strcpy>

	j = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001a3e:	e00d      	b.n	8001a5c <decodeRMC+0x16c>
		if(j > strlen(buffer)) return 2;
 8001a40:	f107 0308 	add.w	r3, r7, #8
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fb83 	bl	8000150 <strlen>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d201      	bcs.n	8001a56 <decodeRMC+0x166>
 8001a52:	2302      	movs	r3, #2
 8001a54:	e059      	b.n	8001b0a <decodeRMC+0x21a>
		j++;   	// Figure out how many digits before the decimal
 8001a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a58:	3301      	adds	r3, #1
 8001a5a:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001a5c:	f107 0208 	add.w	r2, r7, #8
 8001a60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a62:	4413      	add	r3, r2
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b2e      	cmp	r3, #46	; 0x2e
 8001a68:	d1ea      	bne.n	8001a40 <decodeRMC+0x150>
	}

	if (strlen (buffer) > j){  // if the course have some data
 8001a6a:	f107 0308 	add.w	r3, r7, #8
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fb6e 	bl	8000150 <strlen>
 8001a74:	4602      	mov	r2, r0
 8001a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d942      	bls.n	8001b02 <decodeRMC+0x212>
		int16_t num = (atoi(buffer));   // convert the course data into the number
 8001a7c:	f107 0308 	add.w	r3, r7, #8
 8001a80:	4618      	mov	r0, r3
 8001a82:	f010 fc05 	bl	8012290 <atoi>
 8001a86:	4603      	mov	r3, r0
 8001a88:	847b      	strh	r3, [r7, #34]	; 0x22
		j++;
 8001a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	637b      	str	r3, [r7, #52]	; 0x34
		int declen = (strlen(buffer))-j;
 8001a90:	f107 0308 	add.w	r3, r7, #8
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7fe fb5b 	bl	8000150 <strlen>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	61fb      	str	r3, [r7, #28]
		int dec = atoi ((char *) buffer+j);
 8001aa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aa4:	f107 0208 	add.w	r2, r7, #8
 8001aa8:	4413      	add	r3, r2
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f010 fbf0 	bl	8012290 <atoi>
 8001ab0:	61b8      	str	r0, [r7, #24]
		float lat = num + (dec/pow2(10, (declen)));
 8001ab2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fca4 	bl	8000404 <__aeabi_i2d>
 8001abc:	4604      	mov	r4, r0
 8001abe:	460d      	mov	r5, r1
 8001ac0:	69b8      	ldr	r0, [r7, #24]
 8001ac2:	f7fe fc9f 	bl	8000404 <__aeabi_i2d>
 8001ac6:	4680      	mov	r8, r0
 8001ac8:	4689      	mov	r9, r1
 8001aca:	69f9      	ldr	r1, [r7, #28]
 8001acc:	200a      	movs	r0, #10
 8001ace:	f7ff fc46 	bl	800135e <pow2>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4640      	mov	r0, r8
 8001ad8:	4649      	mov	r1, r9
 8001ada:	f7fe fe27 	bl	800072c <__aeabi_ddiv>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4620      	mov	r0, r4
 8001ae4:	4629      	mov	r1, r5
 8001ae6:	f7fe fb41 	bl	800016c <__adddf3>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	4610      	mov	r0, r2
 8001af0:	4619      	mov	r1, r3
 8001af2:	f7fe ffc9 	bl	8000a88 <__aeabi_d2f>
 8001af6:	4603      	mov	r3, r0
 8001af8:	617b      	str	r3, [r7, #20]
		rmc->course = lat;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	611a      	str	r2, [r3, #16]
 8001b00:	e003      	b.n	8001b0a <decodeRMC+0x21a>
	}
	else rmc->course = 0;
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	f04f 0200 	mov.w	r2, #0
 8001b08:	611a      	str	r2, [r3, #16]
		rmc->date.Mon = mon;
		rmc->date.Yr = yr;
	}
	return 0;
	*/
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3738      	adds	r7, #56	; 0x38
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b14:	080134b0 	.word	0x080134b0

08001b18 <getGPSData>:


void getGPSData (GPSSTRUCT *gpsData) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b0b8      	sub	sp, #224	; 0xe0
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	char GGA[100];
	char RMC[100];
	unsigned int tail = GetTail ();
 8001b20:	f000 f97a 	bl	8001e18 <GetTail>
 8001b24:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	unsigned int head = GetHead ();
 8001b28:	f000 f99a 	bl	8001e60 <GetHead>
 8001b2c:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
	ring_buffer* buf_prev = GetRxBuf ();
 8001b30:	f000 f97e 	bl	8001e30 <GetRxBuf>
 8001b34:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
	unsigned long _gga_time = gga_time;
 8001b38:	4b22      	ldr	r3, [pc, #136]	; (8001bc4 <getGPSData+0xac>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0


	if (Wait_for("GGA")) {
 8001b40:	4821      	ldr	r0, [pc, #132]	; (8001bc8 <getGPSData+0xb0>)
 8001b42:	f000 f999 	bl	8001e78 <Wait_for>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d019      	beq.n	8001b80 <getGPSData+0x68>
		gga_time = HAL_GetTick();
 8001b4c:	f003 fff2 	bl	8005b34 <HAL_GetTick>
 8001b50:	4603      	mov	r3, r0
 8001b52:	4a1c      	ldr	r2, [pc, #112]	; (8001bc4 <getGPSData+0xac>)
 8001b54:	6013      	str	r3, [r2, #0]
		gga_time_dif = gga_time - _gga_time;
 8001b56:	4b1b      	ldr	r3, [pc, #108]	; (8001bc4 <getGPSData+0xac>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	4a1a      	ldr	r2, [pc, #104]	; (8001bcc <getGPSData+0xb4>)
 8001b62:	6013      	str	r3, [r2, #0]
		Copy_upto("*", GGA);
 8001b64:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4819      	ldr	r0, [pc, #100]	; (8001bd0 <getGPSData+0xb8>)
 8001b6c:	f000 f8de 	bl	8001d2c <Copy_upto>
		decodeGGA(GGA, &gpsData->ggastruct);
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b76:	4611      	mov	r1, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fc43 	bl	8001404 <decodeGGA>
 8001b7e:	e003      	b.n	8001b88 <getGPSData+0x70>
	}

	else {
		//SetTail(tail);
		//SetHead(head);
		SetRxBuf(buf_prev);
 8001b80:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8001b84:	f000 f95e 	bl	8001e44 <SetRxBuf>
	}



	if (Wait_for("RMC")) {
 8001b88:	4812      	ldr	r0, [pc, #72]	; (8001bd4 <getGPSData+0xbc>)
 8001b8a:	f000 f975 	bl	8001e78 <Wait_for>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d00f      	beq.n	8001bb4 <getGPSData+0x9c>
		Copy_upto("*", RMC);
 8001b94:	f107 0308 	add.w	r3, r7, #8
 8001b98:	4619      	mov	r1, r3
 8001b9a:	480d      	ldr	r0, [pc, #52]	; (8001bd0 <getGPSData+0xb8>)
 8001b9c:	f000 f8c6 	bl	8001d2c <Copy_upto>
		decodeRMC(RMC, &gpsData->rmcstruct);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001ba6:	f107 0308 	add.w	r3, r7, #8
 8001baa:	4611      	mov	r1, r2
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff fe9f 	bl	80018f0 <decodeRMC>


	//Uart_flush();
	//return;

}
 8001bb2:	e003      	b.n	8001bbc <getGPSData+0xa4>
		SetRxBuf(buf_prev);
 8001bb4:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8001bb8:	f000 f944 	bl	8001e44 <SetRxBuf>
}
 8001bbc:	bf00      	nop
 8001bbe:	37e0      	adds	r7, #224	; 0xe0
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	2000174c 	.word	0x2000174c
 8001bc8:	080134b4 	.word	0x080134b4
 8001bcc:	20001750 	.word	0x20001750
 8001bd0:	080134b8 	.word	0x080134b8
 8001bd4:	080134bc 	.word	0x080134bc

08001bd8 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <Ringbuf_init+0x38>)
 8001bde:	4a0d      	ldr	r2, [pc, #52]	; (8001c14 <Ringbuf_init+0x3c>)
 8001be0:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 8001be2:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <Ringbuf_init+0x40>)
 8001be4:	4a0d      	ldr	r2, [pc, #52]	; (8001c1c <Ringbuf_init+0x44>)
 8001be6:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8001be8:	4b0d      	ldr	r3, [pc, #52]	; (8001c20 <Ringbuf_init+0x48>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	695a      	ldr	r2, [r3, #20]
 8001bee:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <Ringbuf_init+0x48>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f042 0201 	orr.w	r2, r2, #1
 8001bf6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <Ringbuf_init+0x48>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	68da      	ldr	r2, [r3, #12]
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <Ringbuf_init+0x48>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f042 0220 	orr.w	r2, r2, #32
 8001c06:	60da      	str	r2, [r3, #12]
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr
 8001c10:	200017bc 	.word	0x200017bc
 8001c14:	200000a0 	.word	0x200000a0
 8001c18:	200017b8 	.word	0x200017b8
 8001c1c:	200004a8 	.word	0x200004a8
 8001c20:	20000aac 	.word	0x20000aac

08001c24 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	6039      	str	r1, [r7, #0]
 8001c2e:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001c36:	3301      	adds	r3, #1
 8001c38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c3c:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d009      	beq.n	8001c5e <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	79f9      	ldrb	r1, [r7, #7]
 8001c54:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  }
}
 8001c5e:	bf00      	nop
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr

08001c68 <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8001c6e:	4b13      	ldr	r3, [pc, #76]	; (8001cbc <Uart_read+0x54>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8001c76:	4b11      	ldr	r3, [pc, #68]	; (8001cbc <Uart_read+0x54>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d102      	bne.n	8001c88 <Uart_read+0x20>
  {
    return -1;
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
 8001c86:	e013      	b.n	8001cb0 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <Uart_read+0x54>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <Uart_read+0x54>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001c94:	5cd3      	ldrb	r3, [r2, r3]
 8001c96:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001c98:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <Uart_read+0x54>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001ca0:	1c5a      	adds	r2, r3, #1
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <Uart_read+0x54>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001caa:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    return c;
 8001cae:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bc80      	pop	{r7}
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	200017bc 	.word	0x200017bc

08001cc0 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8001cc4:	4b0a      	ldr	r3, [pc, #40]	; (8001cf0 <IsDataAvailable+0x30>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <IsDataAvailable+0x30>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	f3c3 0309 	ubfx	r3, r3, #0, #10
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	200017bc 	.word	0x200017bc

08001cf4 <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8001cf8:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <Uart_peek+0x34>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8001d00:	4b09      	ldr	r3, [pc, #36]	; (8001d28 <Uart_peek+0x34>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d102      	bne.n	8001d12 <Uart_peek+0x1e>
  {
    return -1;
 8001d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d10:	e006      	b.n	8001d20 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8001d12:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <Uart_peek+0x34>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <Uart_peek+0x34>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001d1e:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bc80      	pop	{r7}
 8001d26:	4770      	bx	lr
 8001d28:	200017bc 	.word	0x200017bc

08001d2c <Copy_upto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 * Use it either after (IsDataAvailable) or after (Wait_for) functions
 */
int Copy_upto (char *string, char *buffertocopyinto)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7fe fa08 	bl	8000150 <strlen>
 8001d40:	4603      	mov	r3, r0
 8001d42:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 8001d44:	2300      	movs	r3, #0
 8001d46:	613b      	str	r3, [r7, #16]

again:
	while (Uart_peek() != string[so_far])
 8001d48:	e01e      	b.n	8001d88 <Copy_upto+0x5c>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8001d4a:	4b31      	ldr	r3, [pc, #196]	; (8001e10 <Copy_upto+0xe4>)
 8001d4c:	6819      	ldr	r1, [r3, #0]
 8001d4e:	4b30      	ldr	r3, [pc, #192]	; (8001e10 <Copy_upto+0xe4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	6838      	ldr	r0, [r7, #0]
 8001d5a:	4403      	add	r3, r0
 8001d5c:	5c8a      	ldrb	r2, [r1, r2]
 8001d5e:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001d60:	4b2b      	ldr	r3, [pc, #172]	; (8001e10 <Copy_upto+0xe4>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001d68:	1c5a      	adds	r2, r3, #1
 8001d6a:	4b29      	ldr	r3, [pc, #164]	; (8001e10 <Copy_upto+0xe4>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001d72:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
			indx++;
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 8001d7c:	bf00      	nop
 8001d7e:	f7ff ff9f 	bl	8001cc0 <IsDataAvailable>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d0fa      	beq.n	8001d7e <Copy_upto+0x52>
	while (Uart_peek() != string[so_far])
 8001d88:	f7ff ffb4 	bl	8001cf4 <Uart_peek>
 8001d8c:	4601      	mov	r1, r0
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	4413      	add	r3, r2
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	4299      	cmp	r1, r3
 8001d98:	d1d7      	bne.n	8001d4a <Copy_upto+0x1e>

		}
	while (Uart_peek() == string [so_far])
 8001d9a:	e01d      	b.n	8001dd8 <Copy_upto+0xac>
	{
		so_far++;
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 8001da2:	f7ff ff61 	bl	8001c68 <Uart_read>
 8001da6:	4601      	mov	r1, r0
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	1c5a      	adds	r2, r3, #1
 8001dac:	613a      	str	r2, [r7, #16]
 8001dae:	461a      	mov	r2, r3
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	4413      	add	r3, r2
 8001db4:	b2ca      	uxtb	r2, r1
 8001db6:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d101      	bne.n	8001dc4 <Copy_upto+0x98>
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e020      	b.n	8001e06 <Copy_upto+0xda>
		timeout = TIMEOUT_DEF;
 8001dc4:	4b13      	ldr	r3, [pc, #76]	; (8001e14 <Copy_upto+0xe8>)
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	801a      	strh	r2, [r3, #0]
		if ((!IsDataAvailable())) return 0;
 8001dca:	f7ff ff79 	bl	8001cc0 <IsDataAvailable>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <Copy_upto+0xac>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	e016      	b.n	8001e06 <Copy_upto+0xda>
	while (Uart_peek() == string [so_far])
 8001dd8:	f7ff ff8c 	bl	8001cf4 <Uart_peek>
 8001ddc:	4601      	mov	r1, r0
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	4413      	add	r3, r2
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	4299      	cmp	r1, r3
 8001de8:	d0d8      	beq.n	8001d9c <Copy_upto+0x70>
	}

	if (so_far != len)
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d002      	beq.n	8001df8 <Copy_upto+0xcc>
	{
		so_far = 0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	617b      	str	r3, [r7, #20]
		goto again;
 8001df6:	e7a7      	b.n	8001d48 <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 8001df8:	697a      	ldr	r2, [r7, #20]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d101      	bne.n	8001e04 <Copy_upto+0xd8>
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <Copy_upto+0xda>
	else return 0;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	200017bc 	.word	0x200017bc
 8001e14:	200017c0 	.word	0x200017c0

08001e18 <GetTail>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions

unsigned int GetTail () {
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
	return _rx_buffer->tail;
 8001e1c:	4b03      	ldr	r3, [pc, #12]	; (8001e2c <GetTail+0x14>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404

}
 8001e24:	4618      	mov	r0, r3
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	200017bc 	.word	0x200017bc

08001e30 <GetRxBuf>:

ring_buffer* GetRxBuf () {
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
	return _rx_buffer;
 8001e34:	4b02      	ldr	r3, [pc, #8]	; (8001e40 <GetRxBuf+0x10>)
 8001e36:	681b      	ldr	r3, [r3, #0]

}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	200017bc 	.word	0x200017bc

08001e44 <SetRxBuf>:

void SetRxBuf(ring_buffer* buf) {
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	_rx_buffer = buf;
 8001e4c:	4a03      	ldr	r2, [pc, #12]	; (8001e5c <SetRxBuf+0x18>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6013      	str	r3, [r2, #0]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr
 8001e5c:	200017bc 	.word	0x200017bc

08001e60 <GetHead>:


unsigned int GetHead () {
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
	return _rx_buffer->head;
 8001e64:	4b03      	ldr	r3, [pc, #12]	; (8001e74 <GetHead+0x14>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400

}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr
 8001e74:	200017bc 	.word	0x200017bc

08001e78 <Wait_for>:
	_rx_buffer->head = _head;

}

int Wait_for (char *string)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	int so_far = 0;
 8001e80:	2300      	movs	r3, #0
 8001e82:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f7fe f963 	bl	8000150 <strlen>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	60bb      	str	r3, [r7, #8]

again:
	timeout = TIMEOUT_DEF;
 8001e8e:	4b33      	ldr	r3, [pc, #204]	; (8001f5c <Wait_for+0xe4>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	801a      	strh	r2, [r3, #0]
	if ((IsDataAvailable())) {  // let's wait for the data to show up
 8001e94:	f7ff ff14 	bl	8001cc0 <IsDataAvailable>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d058      	beq.n	8001f50 <Wait_for+0xd8>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 8001e9e:	e017      	b.n	8001ed0 <Wait_for+0x58>
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 8001ea0:	4b2f      	ldr	r3, [pc, #188]	; (8001f60 <Wait_for+0xe8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8001ea8:	4b2d      	ldr	r3, [pc, #180]	; (8001f60 <Wait_for+0xe8>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d00b      	beq.n	8001ecc <Wait_for+0x54>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8001eb4:	4b2a      	ldr	r3, [pc, #168]	; (8001f60 <Wait_for+0xe8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001ebc:	1c5a      	adds	r2, r3, #1
 8001ebe:	4b28      	ldr	r3, [pc, #160]	; (8001f60 <Wait_for+0xe8>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001ec6:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8001eca:	e001      	b.n	8001ed0 <Wait_for+0x58>
		}

		else
		{
			//Uart_flush();
			return 0;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	e040      	b.n	8001f52 <Wait_for+0xda>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 8001ed0:	f7ff ff10 	bl	8001cf4 <Uart_peek>
 8001ed4:	4601      	mov	r1, r0
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	4299      	cmp	r1, r3
 8001ee0:	d1de      	bne.n	8001ea0 <Wait_for+0x28>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8001ee2:	e01d      	b.n	8001f20 <Wait_for+0xa8>
	{
		// now we will peek for the other letters too
		so_far++;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8001eea:	4b1d      	ldr	r3, [pc, #116]	; (8001f60 <Wait_for+0xe8>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001ef2:	1c5a      	adds	r2, r3, #1
 8001ef4:	4b1a      	ldr	r3, [pc, #104]	; (8001f60 <Wait_for+0xe8>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001efc:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
		if (so_far == len) return 1;
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d101      	bne.n	8001f0c <Wait_for+0x94>
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e022      	b.n	8001f52 <Wait_for+0xda>
		timeout = TIMEOUT_DEF;
 8001f0c:	4b13      	ldr	r3, [pc, #76]	; (8001f5c <Wait_for+0xe4>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	801a      	strh	r2, [r3, #0]
		if ((!IsDataAvailable())) return 0;
 8001f12:	f7ff fed5 	bl	8001cc0 <IsDataAvailable>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <Wait_for+0xa8>
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	e018      	b.n	8001f52 <Wait_for+0xda>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8001f20:	f7ff fee8 	bl	8001cf4 <Uart_peek>
 8001f24:	4601      	mov	r1, r0
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	4299      	cmp	r1, r3
 8001f30:	d0d8      	beq.n	8001ee4 <Wait_for+0x6c>
	}

	if (so_far != len)
 8001f32:	68fa      	ldr	r2, [r7, #12]
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d002      	beq.n	8001f40 <Wait_for+0xc8>
	{
		so_far = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
		goto again;
 8001f3e:	e7a6      	b.n	8001e8e <Wait_for+0x16>
	}

	if (so_far == len)
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d101      	bne.n	8001f4c <Wait_for+0xd4>
		{
		//Uart_flush();
		return 1;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e002      	b.n	8001f52 <Wait_for+0xda>

		}
	else {
		//Uart_flush();
		return 0;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	e000      	b.n	8001f52 <Wait_for+0xda>
	}
}

	else {
		return 0;
 8001f50:	2300      	movs	r3, #0
	}

}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200017c0 	.word	0x200017c0
 8001f60:	200017bc 	.word	0x200017bc

08001f64 <Uart_isr>:


void Uart_isr (UART_HandleTypeDef *huart)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	f003 0320 	and.w	r3, r3, #32
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d013      	beq.n	8001fae <Uart_isr+0x4a>
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	f003 0320 	and.w	r3, r3, #32
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d00e      	beq.n	8001fae <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 8001f9e:	4b1e      	ldr	r3, [pc, #120]	; (8002018 <Uart_isr+0xb4>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	7bfb      	ldrb	r3, [r7, #15]
 8001fa4:	4611      	mov	r1, r2
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fe3c 	bl	8001c24 <store_char>
        return;
 8001fac:	e031      	b.n	8002012 <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d02c      	beq.n	8002012 <Uart_isr+0xae>
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d027      	beq.n	8002012 <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8001fc2:	4b16      	ldr	r3, [pc, #88]	; (800201c <Uart_isr+0xb8>)
 8001fc4:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8001fc8:	4b14      	ldr	r3, [pc, #80]	; (800201c <Uart_isr+0xb8>)
 8001fca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d108      	bne.n	8001fe4 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	68da      	ldr	r2, [r3, #12]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fe0:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8001fe2:	e015      	b.n	8002010 <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8001fe4:	4b0d      	ldr	r3, [pc, #52]	; (800201c <Uart_isr+0xb8>)
 8001fe6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001fea:	4a0c      	ldr	r2, [pc, #48]	; (800201c <Uart_isr+0xb8>)
 8001fec:	5cd3      	ldrb	r3, [r2, r3]
 8001fee:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8001ff0:	4b0a      	ldr	r3, [pc, #40]	; (800201c <Uart_isr+0xb8>)
 8001ff2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ffc:	4a07      	ldr	r2, [pc, #28]	; (800201c <Uart_isr+0xb8>)
 8001ffe:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
    	      huart->Instance->SR;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	7bba      	ldrb	r2, [r7, #14]
 800200e:	605a      	str	r2, [r3, #4]
    	return;
 8002010:	bf00      	nop
    }
}
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	200017bc 	.word	0x200017bc
 800201c:	200004a8 	.word	0x200004a8

08002020 <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 8002026:	2300      	movs	r3, #0
 8002028:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 800202a:	2300      	movs	r3, #0
 800202c:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 800202e:	2301      	movs	r3, #1
 8002030:	9302      	str	r3, [sp, #8]
 8002032:	2301      	movs	r3, #1
 8002034:	9301      	str	r3, [sp, #4]
 8002036:	1dbb      	adds	r3, r7, #6
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	2301      	movs	r3, #1
 800203c:	22d0      	movs	r2, #208	; 0xd0
 800203e:	21ef      	movs	r1, #239	; 0xef
 8002040:	4806      	ldr	r0, [pc, #24]	; (800205c <read_chip_id+0x3c>)
 8002042:	f005 f999 	bl	8007378 <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 8002046:	79bb      	ldrb	r3, [r7, #6]
 8002048:	2b55      	cmp	r3, #85	; 0x55
 800204a:	d001      	beq.n	8002050 <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 800204c:	2301      	movs	r3, #1
 800204e:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 8002050:	79fb      	ldrb	r3, [r7, #7]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	200008b8 	.word	0x200008b8

08002060 <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b088      	sub	sp, #32
 8002064:	af04      	add	r7, sp, #16
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	460b      	mov	r3, r1
 800206a:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 800206c:	2300      	movs	r3, #0
 800206e:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 8002070:	78fb      	ldrb	r3, [r7, #3]
 8002072:	2b03      	cmp	r3, #3
 8002074:	d81a      	bhi.n	80020ac <set_oss+0x4c>
 8002076:	a201      	add	r2, pc, #4	; (adr r2, 800207c <set_oss+0x1c>)
 8002078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207c:	0800208d 	.word	0x0800208d
 8002080:	08002095 	.word	0x08002095
 8002084:	0800209d 	.word	0x0800209d
 8002088:	080020a5 	.word	0x080020a5
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2205      	movs	r2, #5
 8002090:	705a      	strb	r2, [r3, #1]
			break;
 8002092:	e00f      	b.n	80020b4 <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2208      	movs	r2, #8
 8002098:	705a      	strb	r2, [r3, #1]
			break;
 800209a:	e00b      	b.n	80020b4 <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	220e      	movs	r2, #14
 80020a0:	705a      	strb	r2, [r3, #1]
			break;
 80020a2:	e007      	b.n	80020b4 <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	221a      	movs	r2, #26
 80020a8:	705a      	strb	r2, [r3, #1]
			break;
 80020aa:	e003      	b.n	80020b4 <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2208      	movs	r2, #8
 80020b0:	705a      	strb	r2, [r3, #1]
			break;
 80020b2:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	78fa      	ldrb	r2, [r7, #3]
 80020b8:	701a      	strb	r2, [r3, #0]

	//BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));

	ratio = (ratio & 0x3) << 6;
 80020ba:	78fb      	ldrb	r3, [r7, #3]
 80020bc:	019b      	lsls	r3, r3, #6
 80020be:	70fb      	strb	r3, [r7, #3]
	in_buff[1] = ratio;
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 80020c4:	2301      	movs	r3, #1
 80020c6:	9302      	str	r3, [sp, #8]
 80020c8:	2302      	movs	r3, #2
 80020ca:	9301      	str	r3, [sp, #4]
 80020cc:	f107 030c 	add.w	r3, r7, #12
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	2301      	movs	r3, #1
 80020d4:	22f4      	movs	r2, #244	; 0xf4
 80020d6:	21ee      	movs	r1, #238	; 0xee
 80020d8:	4803      	ldr	r0, [pc, #12]	; (80020e8 <set_oss+0x88>)
 80020da:	f005 f853 	bl	8007184 <HAL_I2C_Mem_Write>
}
 80020de:	bf00      	nop
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	200008b8 	.word	0x200008b8

080020ec <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08e      	sub	sp, #56	; 0x38
 80020f0:	af04      	add	r7, sp, #16
 80020f2:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 80020f4:	2300      	movs	r3, #0
 80020f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	f107 0310 	add.w	r3, r7, #16
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
 800210c:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 800210e:	2300      	movs	r3, #0
 8002110:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 8002114:	2301      	movs	r3, #1
 8002116:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 800211a:	2301      	movs	r3, #1
 800211c:	9302      	str	r3, [sp, #8]
 800211e:	2316      	movs	r3, #22
 8002120:	9301      	str	r3, [sp, #4]
 8002122:	f107 030c 	add.w	r3, r7, #12
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	2301      	movs	r3, #1
 800212a:	22aa      	movs	r2, #170	; 0xaa
 800212c:	21ef      	movs	r1, #239	; 0xef
 800212e:	4828      	ldr	r0, [pc, #160]	; (80021d0 <read_calib_data+0xe4>)
 8002130:	f005 f922 	bl	8007378 <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8002134:	2300      	movs	r3, #0
 8002136:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800213a:	e03e      	b.n	80021ba <read_calib_data+0xce>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 800213c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002146:	4413      	add	r3, r2
 8002148:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800214c:	021b      	lsls	r3, r3, #8
 800214e:	b219      	sxth	r1, r3
 8002150:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002154:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002158:	4413      	add	r3, r2
 800215a:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800215e:	b21a      	sxth	r2, r3
 8002160:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	4403      	add	r3, r0
 800216a:	430a      	orrs	r2, r1
 800216c:	b212      	sxth	r2, r2
 800216e:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 8002170:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800217e:	2b00      	cmp	r3, #0
 8002180:	bf0c      	ite	eq
 8002182:	2301      	moveq	r3, #1
 8002184:	2300      	movne	r3, #0
 8002186:	b2da      	uxtb	r2, r3
 8002188:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	440b      	add	r3, r1
 8002192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800219a:	bf0c      	ite	eq
 800219c:	2301      	moveq	r3, #1
 800219e:	2300      	movne	r3, #0
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	4313      	orrs	r3, r2
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <read_calib_data+0xc4>
		{
			ret_val = GET_CALIB_ERR;
 80021aa:	2302      	movs	r3, #2
 80021ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 80021b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021b4:	3301      	adds	r3, #1
 80021b6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80021ba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021be:	2b0b      	cmp	r3, #11
 80021c0:	d9bc      	bls.n	800213c <read_calib_data+0x50>
		}
	}

	return ret_val;
 80021c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3728      	adds	r7, #40	; 0x28
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	200008b8 	.word	0x200008b8

080021d4 <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2204      	movs	r2, #4
 80021e0:	2100      	movs	r1, #0
 80021e2:	4618      	mov	r0, r3
 80021e4:	f010 f890 	bl	8012308 <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 80021e8:	687c      	ldr	r4, [r7, #4]
 80021ea:	f7ff ff19 	bl	8002020 <read_chip_id>
 80021ee:	4603      	mov	r3, r0
 80021f0:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	687c      	ldr	r4, [r7, #4]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff ff77 	bl	80020ec <read_calib_data>
 80021fe:	4603      	mov	r3, r0
 8002200:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3338      	adds	r3, #56	; 0x38
 8002208:	2101      	movs	r1, #1
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff ff28 	bl	8002060 <set_oss>
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	bd90      	pop	{r4, r7, pc}

08002218 <write_ut>:

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
}

void write_ut (void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
	out_buff[0] = BMP_SET_TEMP_CONV;
 800221e:	232e      	movs	r3, #46	; 0x2e
 8002220:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8002222:	2301      	movs	r3, #1
 8002224:	9302      	str	r3, [sp, #8]
 8002226:	2301      	movs	r3, #1
 8002228:	9301      	str	r3, [sp, #4]
 800222a:	1d3b      	adds	r3, r7, #4
 800222c:	9300      	str	r3, [sp, #0]
 800222e:	2301      	movs	r3, #1
 8002230:	22f4      	movs	r2, #244	; 0xf4
 8002232:	21ee      	movs	r1, #238	; 0xee
 8002234:	4803      	ldr	r0, [pc, #12]	; (8002244 <write_ut+0x2c>)
 8002236:	f004 ffa5 	bl	8007184 <HAL_I2C_Mem_Write>
}
 800223a:	bf00      	nop
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	200008b8 	.word	0x200008b8

08002248 <read_ut>:

int32_t read_ut (void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 800224e:	2301      	movs	r3, #1
 8002250:	9302      	str	r3, [sp, #8]
 8002252:	2302      	movs	r3, #2
 8002254:	9301      	str	r3, [sp, #4]
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	2301      	movs	r3, #1
 800225c:	22f6      	movs	r2, #246	; 0xf6
 800225e:	21ef      	movs	r1, #239	; 0xef
 8002260:	4805      	ldr	r0, [pc, #20]	; (8002278 <read_ut+0x30>)
 8002262:	f005 f889 	bl	8007378 <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 8002266:	793b      	ldrb	r3, [r7, #4]
 8002268:	021b      	lsls	r3, r3, #8
 800226a:	797a      	ldrb	r2, [r7, #5]
 800226c:	4313      	orrs	r3, r2
}
 800226e:	4618      	mov	r0, r3
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	200008b8 	.word	0x200008b8

0800227c <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 8002288:	2300      	movs	r3, #0
 800228a:	613b      	str	r3, [r7, #16]
	float temp = 0;
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	699b      	ldr	r3, [r3, #24]
 8002296:	4618      	mov	r0, r3
 8002298:	f7fe ff30 	bl	80010fc <__aeabi_f2iz>
 800229c:	4602      	mov	r2, r0
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	895b      	ldrh	r3, [r3, #10]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	8912      	ldrh	r2, [r2, #8]
 80022a8:	fb02 f303 	mul.w	r3, r2, r3
 80022ac:	13db      	asrs	r3, r3, #15
 80022ae:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80022b6:	02da      	lsls	r2, r3, #11
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80022be:	4619      	mov	r1, r3
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	440b      	add	r3, r1
 80022c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80022c8:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	441a      	add	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	631a      	str	r2, [r3, #48]	; 0x30
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d8:	3308      	adds	r3, #8
 80022da:	111b      	asrs	r3, r3, #4
 80022dc:	4618      	mov	r0, r3
 80022de:	f7fe fcdd 	bl	8000c9c <__aeabi_i2f>
 80022e2:	4603      	mov	r3, r0
 80022e4:	490e      	ldr	r1, [pc, #56]	; (8002320 <get_temp+0xa4>)
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe fd2c 	bl	8000d44 <__aeabi_fmul>
 80022ec:	4603      	mov	r3, r0
 80022ee:	60fb      	str	r3, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 80022f0:	490c      	ldr	r1, [pc, #48]	; (8002324 <get_temp+0xa8>)
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f7fe fece 	bl	8001094 <__aeabi_fcmple>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d106      	bne.n	800230c <get_temp+0x90>
 80022fe:	490a      	ldr	r1, [pc, #40]	; (8002328 <get_temp+0xac>)
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f7fe fed1 	bl	80010a8 <__aeabi_fcmpge>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <get_temp+0x98>
	{
		bmp->err = GET_TEMP_ERR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2203      	movs	r2, #3
 8002310:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return temp;
 8002314:	68fb      	ldr	r3, [r7, #12]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	3dcccccd 	.word	0x3dcccccd
 8002324:	c2200000 	.word	0xc2200000
 8002328:	42aa0000 	.word	0x42aa0000

0800232c <write_up>:
	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
	return up;
}

void write_up (void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af04      	add	r7, sp, #16
	uint8_t out_buff[3] = {0};
 8002332:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <write_up+0x38>)
 8002334:	881b      	ldrh	r3, [r3, #0]
 8002336:	803b      	strh	r3, [r7, #0]
 8002338:	2300      	movs	r3, #0
 800233a:	70bb      	strb	r3, [r7, #2]
	long up = 0;
 800233c:	2300      	movs	r3, #0
 800233e:	607b      	str	r3, [r7, #4]

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
	out_buff[0] = BMP_SET_PRESS_CONV;
 8002340:	2334      	movs	r3, #52	; 0x34
 8002342:	703b      	strb	r3, [r7, #0]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8002344:	2301      	movs	r3, #1
 8002346:	9302      	str	r3, [sp, #8]
 8002348:	2301      	movs	r3, #1
 800234a:	9301      	str	r3, [sp, #4]
 800234c:	463b      	mov	r3, r7
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	2301      	movs	r3, #1
 8002352:	22f4      	movs	r2, #244	; 0xf4
 8002354:	21ee      	movs	r1, #238	; 0xee
 8002356:	4804      	ldr	r0, [pc, #16]	; (8002368 <write_up+0x3c>)
 8002358:	f004 ff14 	bl	8007184 <HAL_I2C_Mem_Write>
}
 800235c:	bf00      	nop
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	080134c0 	.word	0x080134c0
 8002368:	200008b8 	.word	0x200008b8

0800236c <read_up>:

int32_t read_up (oss_t oss)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b088      	sub	sp, #32
 8002370:	af04      	add	r7, sp, #16
 8002372:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <read_up+0x54>)
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	813b      	strh	r3, [r7, #8]
 800237a:	2300      	movs	r3, #0
 800237c:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 800237e:	2300      	movs	r3, #0
 8002380:	60fb      	str	r3, [r7, #12]
	//Delay BMP_OSS1_CONV_TIME
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 8002382:	2301      	movs	r3, #1
 8002384:	9302      	str	r3, [sp, #8]
 8002386:	2303      	movs	r3, #3
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	f107 0308 	add.w	r3, r7, #8
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	2301      	movs	r3, #1
 8002392:	22f6      	movs	r2, #246	; 0xf6
 8002394:	21ef      	movs	r1, #239	; 0xef
 8002396:	480b      	ldr	r0, [pc, #44]	; (80023c4 <read_up+0x58>)
 8002398:	f004 ffee 	bl	8007378 <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 800239c:	7a3b      	ldrb	r3, [r7, #8]
 800239e:	041a      	lsls	r2, r3, #16
 80023a0:	7a7b      	ldrb	r3, [r7, #9]
 80023a2:	021b      	lsls	r3, r3, #8
 80023a4:	4413      	add	r3, r2
 80023a6:	7aba      	ldrb	r2, [r7, #10]
 80023a8:	441a      	add	r2, r3
 80023aa:	793b      	ldrb	r3, [r7, #4]
 80023ac:	f1c3 0308 	rsb	r3, r3, #8
 80023b0:	fa42 f303 	asr.w	r3, r2, r3
 80023b4:	60fb      	str	r3, [r7, #12]
	return up;
 80023b6:	68fb      	ldr	r3, [r7, #12]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3710      	adds	r7, #16
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	080134c0 	.word	0x080134c0
 80023c4:	200008b8 	.word	0x200008b8

080023c8 <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 80023c8:	b084      	sub	sp, #16
 80023ca:	b480      	push	{r7}
 80023cc:	b089      	sub	sp, #36	; 0x24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80023d4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 80023d8:	2300      	movs	r3, #0
 80023da:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 80023dc:	2300      	movs	r3, #0
 80023de:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 80023e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023e2:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80023e6:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 80023e8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80023ec:	461a      	mov	r2, r3
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	fb03 f303 	mul.w	r3, r3, r3
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	da01      	bge.n	80023fc <get_pressure+0x34>
 80023f8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80023fc:	131b      	asrs	r3, r3, #12
 80023fe:	fb03 f302 	mul.w	r3, r3, r2
 8002402:	2b00      	cmp	r3, #0
 8002404:	da01      	bge.n	800240a <get_pressure+0x42>
 8002406:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800240a:	12db      	asrs	r3, r3, #11
 800240c:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 800240e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002412:	461a      	mov	r2, r3
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	fb03 f302 	mul.w	r3, r3, r2
 800241a:	2b00      	cmp	r3, #0
 800241c:	da01      	bge.n	8002422 <get_pressure+0x5a>
 800241e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8002422:	12db      	asrs	r3, r3, #11
 8002424:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	4413      	add	r3, r2
 800242c:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 800242e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8002432:	009a      	lsls	r2, r3, #2
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4413      	add	r3, r2
 8002438:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800243c:	4093      	lsls	r3, r2
 800243e:	3302      	adds	r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	da00      	bge.n	8002446 <get_pressure+0x7e>
 8002444:	3303      	adds	r3, #3
 8002446:	109b      	asrs	r3, r3, #2
 8002448:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 800244a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800244e:	461a      	mov	r2, r3
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	fb03 f302 	mul.w	r3, r3, r2
 8002456:	2b00      	cmp	r3, #0
 8002458:	da02      	bge.n	8002460 <get_pressure+0x98>
 800245a:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800245e:	331f      	adds	r3, #31
 8002460:	135b      	asrs	r3, r3, #13
 8002462:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 8002464:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8002468:	461a      	mov	r2, r3
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	fb03 f303 	mul.w	r3, r3, r3
 8002470:	2b00      	cmp	r3, #0
 8002472:	da01      	bge.n	8002478 <get_pressure+0xb0>
 8002474:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8002478:	131b      	asrs	r3, r3, #12
 800247a:	fb03 f302 	mul.w	r3, r3, r2
 800247e:	2b00      	cmp	r3, #0
 8002480:	da02      	bge.n	8002488 <get_pressure+0xc0>
 8002482:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002486:	33ff      	adds	r3, #255	; 0xff
 8002488:	141b      	asrs	r3, r3, #16
 800248a:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	4413      	add	r3, r2
 8002492:	3302      	adds	r3, #2
 8002494:	2b00      	cmp	r3, #0
 8002496:	da00      	bge.n	800249a <get_pressure+0xd2>
 8002498:	3303      	adds	r3, #3
 800249a:	109b      	asrs	r3, r3, #2
 800249c:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 800249e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80024a0:	461a      	mov	r2, r3
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80024a8:	fb03 f302 	mul.w	r3, r3, r2
 80024ac:	0bdb      	lsrs	r3, r3, #15
 80024ae:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 80024b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024b2:	461a      	mov	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80024bc:	4611      	mov	r1, r2
 80024be:	f24c 3250 	movw	r2, #50000	; 0xc350
 80024c2:	410a      	asrs	r2, r1
 80024c4:	fb02 f303 	mul.w	r3, r2, r3
 80024c8:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	db06      	blt.n	80024de <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	005a      	lsls	r2, r3, #1
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024da:	61fb      	str	r3, [r7, #28]
 80024dc:	e005      	b.n	80024ea <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	da00      	bge.n	80024f2 <get_pressure+0x12a>
 80024f0:	33ff      	adds	r3, #255	; 0xff
 80024f2:	121b      	asrs	r3, r3, #8
 80024f4:	461a      	mov	r2, r3
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	da00      	bge.n	80024fe <get_pressure+0x136>
 80024fc:	33ff      	adds	r3, #255	; 0xff
 80024fe:	121b      	asrs	r3, r3, #8
 8002500:	fb03 f302 	mul.w	r3, r3, r2
 8002504:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	f640 32de 	movw	r2, #3038	; 0xbde
 800250c:	fb02 f303 	mul.w	r3, r2, r3
 8002510:	2b00      	cmp	r3, #0
 8002512:	da02      	bge.n	800251a <get_pressure+0x152>
 8002514:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002518:	33ff      	adds	r3, #255	; 0xff
 800251a:	141b      	asrs	r3, r3, #16
 800251c:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	4a0e      	ldr	r2, [pc, #56]	; (800255c <get_pressure+0x194>)
 8002522:	fb02 f303 	mul.w	r3, r2, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	da02      	bge.n	8002530 <get_pressure+0x168>
 800252a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800252e:	33ff      	adds	r3, #255	; 0xff
 8002530:	141b      	asrs	r3, r3, #16
 8002532:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4413      	add	r3, r2
 800253a:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800253e:	2b00      	cmp	r3, #0
 8002540:	da00      	bge.n	8002544 <get_pressure+0x17c>
 8002542:	330f      	adds	r3, #15
 8002544:	111b      	asrs	r3, r3, #4
 8002546:	461a      	mov	r2, r3
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	4413      	add	r3, r2
 800254c:	61fb      	str	r3, [r7, #28]

	return p;
 800254e:	69fb      	ldr	r3, [r7, #28]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3724      	adds	r7, #36	; 0x24
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	b004      	add	sp, #16
 800255a:	4770      	bx	lr
 800255c:	ffffe343 	.word	0xffffe343

08002560 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 8002568:	f04f 0300 	mov.w	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe fb92 	bl	8000c9c <__aeabi_i2f>
 8002578:	4603      	mov	r3, r0
 800257a:	4923      	ldr	r1, [pc, #140]	; (8002608 <get_altitude+0xa8>)
 800257c:	4618      	mov	r0, r3
 800257e:	f7fe fc95 	bl	8000eac <__aeabi_fdiv>
 8002582:	4603      	mov	r3, r0
 8002584:	4618      	mov	r0, r3
 8002586:	f7fd ff4f 	bl	8000428 <__aeabi_f2d>
 800258a:	a31b      	add	r3, pc, #108	; (adr r3, 80025f8 <get_altitude+0x98>)
 800258c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002590:	f00d febe 	bl	8010310 <pow>
 8002594:	4602      	mov	r2, r0
 8002596:	460b      	mov	r3, r1
 8002598:	f04f 0000 	mov.w	r0, #0
 800259c:	491b      	ldr	r1, [pc, #108]	; (800260c <get_altitude+0xac>)
 800259e:	f7fd fde3 	bl	8000168 <__aeabi_dsub>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	4610      	mov	r0, r2
 80025a8:	4619      	mov	r1, r3
 80025aa:	a315      	add	r3, pc, #84	; (adr r3, 8002600 <get_altitude+0xa0>)
 80025ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b0:	f7fd ff92 	bl	80004d8 <__aeabi_dmul>
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
 80025b8:	4610      	mov	r0, r2
 80025ba:	4619      	mov	r1, r3
 80025bc:	f7fe fa64 	bl	8000a88 <__aeabi_d2f>
 80025c0:	4603      	mov	r3, r0
 80025c2:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 80025c4:	4912      	ldr	r1, [pc, #72]	; (8002610 <get_altitude+0xb0>)
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f7fe fd64 	bl	8001094 <__aeabi_fcmple>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d106      	bne.n	80025e0 <get_altitude+0x80>
 80025d2:	4910      	ldr	r1, [pc, #64]	; (8002614 <get_altitude+0xb4>)
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f7fe fd67 	bl	80010a8 <__aeabi_fcmpge>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d003      	beq.n	80025e8 <get_altitude+0x88>
	{
		bmp->err = GET_ALTITUDE_ERR;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2205      	movs	r2, #5
 80025e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return altitude;
 80025e8:	68fb      	ldr	r3, [r7, #12]
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	f3af 8000 	nop.w
 80025f8:	ccd9456c 	.word	0xccd9456c
 80025fc:	3fc85b95 	.word	0x3fc85b95
 8002600:	00000000 	.word	0x00000000
 8002604:	40e5a540 	.word	0x40e5a540
 8002608:	47c5e680 	.word	0x47c5e680
 800260c:	3ff00000 	.word	0x3ff00000
 8002610:	c3fa0000 	.word	0xc3fa0000
 8002614:	460ca000 	.word	0x460ca000

08002618 <get_b_counter>:
int get_b_t_counter(void) {
	return b_t_counter;
}


int get_b_counter(void) {
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
	return b_counter;
 800261c:	4b02      	ldr	r3, [pc, #8]	; (8002628 <get_b_counter+0x10>)
 800261e:	681b      	ldr	r3, [r3, #0]
}
 8002620:	4618      	mov	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr
 8002628:	200008b0 	.word	0x200008b0

0800262c <set_b_counter>:

void set_b_counter(unsigned int CLOCK_RATE) {
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]

	b_counter++;
 8002634:	4b09      	ldr	r3, [pc, #36]	; (800265c <set_b_counter+0x30>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	3301      	adds	r3, #1
 800263a:	4a08      	ldr	r2, [pc, #32]	; (800265c <set_b_counter+0x30>)
 800263c:	6013      	str	r3, [r2, #0]
	if(b_counter > CLOCK_RATE) {
 800263e:	4b07      	ldr	r3, [pc, #28]	; (800265c <set_b_counter+0x30>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	461a      	mov	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4293      	cmp	r3, r2
 8002648:	d202      	bcs.n	8002650 <set_b_counter+0x24>
		b_counter = 0;
 800264a:	4b04      	ldr	r3, [pc, #16]	; (800265c <set_b_counter+0x30>)
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]
	}
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	200008b0 	.word	0x200008b0

08002660 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f00d fde3 	bl	8010234 <cosf>
 800266e:	4603      	mov	r3, r0
 8002670:	4618      	mov	r0, r3
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f00d fe0f 	bl	80102a4 <sinf>
 8002686:	4603      	mov	r3, r0
 8002688:	4618      	mov	r0, r3
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <_Z8lla2ecefPfS_>:
 *  Created on: Jul 21, 2022
 *      Author: Kerim
 */
#include <coordinates.hpp>

void lla2ecef(float lla[3], float ecef[3]) {
 8002690:	b5b0      	push	{r4, r5, r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
	float deg2rad = M_PI/180.0;
 800269a:	4b57      	ldr	r3, [pc, #348]	; (80027f8 <_Z8lla2ecefPfS_+0x168>)
 800269c:	617b      	str	r3, [r7, #20]

	float lat = deg2rad*lla[0];
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4619      	mov	r1, r3
 80026a4:	6978      	ldr	r0, [r7, #20]
 80026a6:	f7fe fb4d 	bl	8000d44 <__aeabi_fmul>
 80026aa:	4603      	mov	r3, r0
 80026ac:	613b      	str	r3, [r7, #16]
	float lon = deg2rad*lla[1];
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	3304      	adds	r3, #4
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4619      	mov	r1, r3
 80026b6:	6978      	ldr	r0, [r7, #20]
 80026b8:	f7fe fb44 	bl	8000d44 <__aeabi_fmul>
 80026bc:	4603      	mov	r3, r0
 80026be:	60fb      	str	r3, [r7, #12]
	float h = lla[2];
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	60bb      	str	r3, [r7, #8]

	ecef[0] = (Nlla+h)*cos(lat)*cos(lon);
 80026c6:	68b8      	ldr	r0, [r7, #8]
 80026c8:	f7fd feae 	bl	8000428 <__aeabi_f2d>
 80026cc:	a346      	add	r3, pc, #280	; (adr r3, 80027e8 <_Z8lla2ecefPfS_+0x158>)
 80026ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026d2:	f7fd fd4b 	bl	800016c <__adddf3>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	4614      	mov	r4, r2
 80026dc:	461d      	mov	r5, r3
 80026de:	6938      	ldr	r0, [r7, #16]
 80026e0:	f7ff ffbe 	bl	8002660 <_ZSt3cosf>
 80026e4:	4603      	mov	r3, r0
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fd fe9e 	bl	8000428 <__aeabi_f2d>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4620      	mov	r0, r4
 80026f2:	4629      	mov	r1, r5
 80026f4:	f7fd fef0 	bl	80004d8 <__aeabi_dmul>
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	4614      	mov	r4, r2
 80026fe:	461d      	mov	r5, r3
 8002700:	68f8      	ldr	r0, [r7, #12]
 8002702:	f7ff ffad 	bl	8002660 <_ZSt3cosf>
 8002706:	4603      	mov	r3, r0
 8002708:	4618      	mov	r0, r3
 800270a:	f7fd fe8d 	bl	8000428 <__aeabi_f2d>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4620      	mov	r0, r4
 8002714:	4629      	mov	r1, r5
 8002716:	f7fd fedf 	bl	80004d8 <__aeabi_dmul>
 800271a:	4602      	mov	r2, r0
 800271c:	460b      	mov	r3, r1
 800271e:	4610      	mov	r0, r2
 8002720:	4619      	mov	r1, r3
 8002722:	f7fe f9b1 	bl	8000a88 <__aeabi_d2f>
 8002726:	4602      	mov	r2, r0
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	601a      	str	r2, [r3, #0]
	ecef[1] = (Nlla+h)*cos(lat)*sin(lon);
 800272c:	68b8      	ldr	r0, [r7, #8]
 800272e:	f7fd fe7b 	bl	8000428 <__aeabi_f2d>
 8002732:	a32d      	add	r3, pc, #180	; (adr r3, 80027e8 <_Z8lla2ecefPfS_+0x158>)
 8002734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002738:	f7fd fd18 	bl	800016c <__adddf3>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4614      	mov	r4, r2
 8002742:	461d      	mov	r5, r3
 8002744:	6938      	ldr	r0, [r7, #16]
 8002746:	f7ff ff8b 	bl	8002660 <_ZSt3cosf>
 800274a:	4603      	mov	r3, r0
 800274c:	4618      	mov	r0, r3
 800274e:	f7fd fe6b 	bl	8000428 <__aeabi_f2d>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4620      	mov	r0, r4
 8002758:	4629      	mov	r1, r5
 800275a:	f7fd febd 	bl	80004d8 <__aeabi_dmul>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4614      	mov	r4, r2
 8002764:	461d      	mov	r5, r3
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f7ff ff86 	bl	8002678 <_ZSt3sinf>
 800276c:	4603      	mov	r3, r0
 800276e:	4618      	mov	r0, r3
 8002770:	f7fd fe5a 	bl	8000428 <__aeabi_f2d>
 8002774:	4602      	mov	r2, r0
 8002776:	460b      	mov	r3, r1
 8002778:	4620      	mov	r0, r4
 800277a:	4629      	mov	r1, r5
 800277c:	f7fd feac 	bl	80004d8 <__aeabi_dmul>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	4610      	mov	r0, r2
 8002786:	4619      	mov	r1, r3
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	1d1c      	adds	r4, r3, #4
 800278c:	f7fe f97c 	bl	8000a88 <__aeabi_d2f>
 8002790:	4603      	mov	r3, r0
 8002792:	6023      	str	r3, [r4, #0]
	ecef[2] = ((1-e*e)*Nlla+h)*sin(lat);
 8002794:	68b8      	ldr	r0, [r7, #8]
 8002796:	f7fd fe47 	bl	8000428 <__aeabi_f2d>
 800279a:	a315      	add	r3, pc, #84	; (adr r3, 80027f0 <_Z8lla2ecefPfS_+0x160>)
 800279c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a0:	f7fd fce4 	bl	800016c <__adddf3>
 80027a4:	4602      	mov	r2, r0
 80027a6:	460b      	mov	r3, r1
 80027a8:	4614      	mov	r4, r2
 80027aa:	461d      	mov	r5, r3
 80027ac:	6938      	ldr	r0, [r7, #16]
 80027ae:	f7ff ff63 	bl	8002678 <_ZSt3sinf>
 80027b2:	4603      	mov	r3, r0
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7fd fe37 	bl	8000428 <__aeabi_f2d>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4620      	mov	r0, r4
 80027c0:	4629      	mov	r1, r5
 80027c2:	f7fd fe89 	bl	80004d8 <__aeabi_dmul>
 80027c6:	4602      	mov	r2, r0
 80027c8:	460b      	mov	r3, r1
 80027ca:	4610      	mov	r0, r2
 80027cc:	4619      	mov	r1, r3
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	f103 0408 	add.w	r4, r3, #8
 80027d4:	f7fe f958 	bl	8000a88 <__aeabi_d2f>
 80027d8:	4603      	mov	r3, r0
 80027da:	6023      	str	r3, [r4, #0]
/*
	ecef[0] = 1;
	ecef[1] = 2;
	ecef[2] = 4;
	*/
}
 80027dc:	bf00      	nop
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bdb0      	pop	{r4, r5, r7, pc}
 80027e4:	f3af 8000 	nop.w
 80027e8:	00000000 	.word	0x00000000
 80027ec:	4158549d 	.word	0x4158549d
 80027f0:	8ae0b0af 	.word	0x8ae0b0af
 80027f4:	41585457 	.word	0x41585457
 80027f8:	3c8efa35 	.word	0x3c8efa35

080027fc <_Z8ecef2nedPfS_S_S_>:

void ecef2ned(float ecef[3], float ecef0[3], float lla0[3], float vned[2]) {
 80027fc:	b5b0      	push	{r4, r5, r7, lr}
 80027fe:	b08a      	sub	sp, #40	; 0x28
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
 8002808:	603b      	str	r3, [r7, #0]
	float deg2rad = M_PI/180.0;
 800280a:	4b4a      	ldr	r3, [pc, #296]	; (8002934 <_Z8ecef2nedPfS_S_S_+0x138>)
 800280c:	627b      	str	r3, [r7, #36]	; 0x24


	float dxecef = ecef[0]- ecef0[0];
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4619      	mov	r1, r3
 8002818:	4610      	mov	r0, r2
 800281a:	f7fe f989 	bl	8000b30 <__aeabi_fsub>
 800281e:	4603      	mov	r3, r0
 8002820:	623b      	str	r3, [r7, #32]
	float dyecef = ecef[1]- ecef0[1];
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	3304      	adds	r3, #4
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	3304      	adds	r3, #4
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4619      	mov	r1, r3
 8002830:	4610      	mov	r0, r2
 8002832:	f7fe f97d 	bl	8000b30 <__aeabi_fsub>
 8002836:	4603      	mov	r3, r0
 8002838:	61fb      	str	r3, [r7, #28]
	float dzecef = ecef[2] -ecef0[2];
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	3308      	adds	r3, #8
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	3308      	adds	r3, #8
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4619      	mov	r1, r3
 8002848:	4610      	mov	r0, r2
 800284a:	f7fe f971 	bl	8000b30 <__aeabi_fsub>
 800284e:	4603      	mov	r3, r0
 8002850:	61bb      	str	r3, [r7, #24]
	//dzecef = 0;

	float lat0 = deg2rad*lla0[0];
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4619      	mov	r1, r3
 8002858:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800285a:	f7fe fa73 	bl	8000d44 <__aeabi_fmul>
 800285e:	4603      	mov	r3, r0
 8002860:	617b      	str	r3, [r7, #20]
	float lon0 = deg2rad*lla0[1];
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3304      	adds	r3, #4
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4619      	mov	r1, r3
 800286a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800286c:	f7fe fa6a 	bl	8000d44 <__aeabi_fmul>
 8002870:	4603      	mov	r3, r0
 8002872:	613b      	str	r3, [r7, #16]

	vned[1]=  -sin(lon0)*dxecef + cos(lon0)*dyecef;
 8002874:	6938      	ldr	r0, [r7, #16]
 8002876:	f7ff feff 	bl	8002678 <_ZSt3sinf>
 800287a:	4603      	mov	r3, r0
 800287c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002880:	6a39      	ldr	r1, [r7, #32]
 8002882:	4618      	mov	r0, r3
 8002884:	f7fe fa5e 	bl	8000d44 <__aeabi_fmul>
 8002888:	4603      	mov	r3, r0
 800288a:	461d      	mov	r5, r3
 800288c:	6938      	ldr	r0, [r7, #16]
 800288e:	f7ff fee7 	bl	8002660 <_ZSt3cosf>
 8002892:	4603      	mov	r3, r0
 8002894:	69f9      	ldr	r1, [r7, #28]
 8002896:	4618      	mov	r0, r3
 8002898:	f7fe fa54 	bl	8000d44 <__aeabi_fmul>
 800289c:	4603      	mov	r3, r0
 800289e:	461a      	mov	r2, r3
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	1d1c      	adds	r4, r3, #4
 80028a4:	4611      	mov	r1, r2
 80028a6:	4628      	mov	r0, r5
 80028a8:	f7fe f944 	bl	8000b34 <__addsf3>
 80028ac:	4603      	mov	r3, r0
 80028ae:	6023      	str	r3, [r4, #0]
	vned[0] = -sin(lat0)*cos(lon0)*dxecef - sin(lat0)*sin(lon0)*dyecef + cos(lat0)*dzecef;
 80028b0:	6978      	ldr	r0, [r7, #20]
 80028b2:	f7ff fee1 	bl	8002678 <_ZSt3sinf>
 80028b6:	4603      	mov	r3, r0
 80028b8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 80028bc:	6938      	ldr	r0, [r7, #16]
 80028be:	f7ff fecf 	bl	8002660 <_ZSt3cosf>
 80028c2:	4603      	mov	r3, r0
 80028c4:	4619      	mov	r1, r3
 80028c6:	4620      	mov	r0, r4
 80028c8:	f7fe fa3c 	bl	8000d44 <__aeabi_fmul>
 80028cc:	4603      	mov	r3, r0
 80028ce:	6a39      	ldr	r1, [r7, #32]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fe fa37 	bl	8000d44 <__aeabi_fmul>
 80028d6:	4603      	mov	r3, r0
 80028d8:	461d      	mov	r5, r3
 80028da:	6978      	ldr	r0, [r7, #20]
 80028dc:	f7ff fecc 	bl	8002678 <_ZSt3sinf>
 80028e0:	4604      	mov	r4, r0
 80028e2:	6938      	ldr	r0, [r7, #16]
 80028e4:	f7ff fec8 	bl	8002678 <_ZSt3sinf>
 80028e8:	4603      	mov	r3, r0
 80028ea:	4619      	mov	r1, r3
 80028ec:	4620      	mov	r0, r4
 80028ee:	f7fe fa29 	bl	8000d44 <__aeabi_fmul>
 80028f2:	4603      	mov	r3, r0
 80028f4:	69f9      	ldr	r1, [r7, #28]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fe fa24 	bl	8000d44 <__aeabi_fmul>
 80028fc:	4603      	mov	r3, r0
 80028fe:	4619      	mov	r1, r3
 8002900:	4628      	mov	r0, r5
 8002902:	f7fe f915 	bl	8000b30 <__aeabi_fsub>
 8002906:	4603      	mov	r3, r0
 8002908:	461c      	mov	r4, r3
 800290a:	6978      	ldr	r0, [r7, #20]
 800290c:	f7ff fea8 	bl	8002660 <_ZSt3cosf>
 8002910:	4603      	mov	r3, r0
 8002912:	69b9      	ldr	r1, [r7, #24]
 8002914:	4618      	mov	r0, r3
 8002916:	f7fe fa15 	bl	8000d44 <__aeabi_fmul>
 800291a:	4603      	mov	r3, r0
 800291c:	4619      	mov	r1, r3
 800291e:	4620      	mov	r0, r4
 8002920:	f7fe f908 	bl	8000b34 <__addsf3>
 8002924:	4603      	mov	r3, r0
 8002926:	461a      	mov	r2, r3
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	601a      	str	r2, [r3, #0]
}
 800292c:	bf00      	nop
 800292e:	3728      	adds	r7, #40	; 0x28
 8002930:	46bd      	mov	sp, r7
 8002932:	bdb0      	pop	{r4, r5, r7, pc}
 8002934:	3c8efa35 	.word	0x3c8efa35

08002938 <request_range>:
static int u_counter;
char read;
char write = 1;
char error;

void request_range(void) {
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af02      	add	r7, sp, #8



		//char error = 1;

		unsigned char command = 0x51;
 800293e:	2351      	movs	r3, #81	; 0x51
 8002940:	71bb      	strb	r3, [r7, #6]
		char error = HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
 8002942:	1dba      	adds	r2, r7, #6
 8002944:	2364      	movs	r3, #100	; 0x64
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	2301      	movs	r3, #1
 800294a:	21e0      	movs	r1, #224	; 0xe0
 800294c:	4805      	ldr	r0, [pc, #20]	; (8002964 <request_range+0x2c>)
 800294e:	f004 f8bb 	bl	8006ac8 <HAL_I2C_Master_Transmit>
 8002952:	4603      	mov	r3, r0
 8002954:	71fb      	strb	r3, [r7, #7]
		//HAL_Delay(100);
		write = 0;
 8002956:	4b04      	ldr	r3, [pc, #16]	; (8002968 <request_range+0x30>)
 8002958:	2200      	movs	r2, #0
 800295a:	701a      	strb	r2, [r3, #0]

}
 800295c:	bf00      	nop
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	200008b8 	.word	0x200008b8
 8002968:	20000000 	.word	0x20000000

0800296c <getRange>:

			//HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
int getRange (void)
				{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af02      	add	r7, sp, #8
		//if (!error) {
			read = 0;
 8002972:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <getRange+0x34>)
 8002974:	2200      	movs	r2, #0
 8002976:	701a      	strb	r2, [r3, #0]
			write = 1;
 8002978:	4b0a      	ldr	r3, [pc, #40]	; (80029a4 <getRange+0x38>)
 800297a:	2201      	movs	r2, #1
 800297c:	701a      	strb	r2, [r3, #0]
			unsigned char range[2];
			HAL_I2C_Master_Receive(&hi2c1, 225, range, 2, I2C_TIMEOUT);
 800297e:	1d3a      	adds	r2, r7, #4
 8002980:	2364      	movs	r3, #100	; 0x64
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	2302      	movs	r3, #2
 8002986:	21e1      	movs	r1, #225	; 0xe1
 8002988:	4807      	ldr	r0, [pc, #28]	; (80029a8 <getRange+0x3c>)
 800298a:	f004 f99b 	bl	8006cc4 <HAL_I2C_Master_Receive>
			return (range[0] << BYTE_SHIFT) | range[1];
 800298e:	793b      	ldrb	r3, [r7, #4]
 8002990:	021b      	lsls	r3, r3, #8
 8002992:	797a      	ldrb	r2, [r7, #5]
 8002994:	4313      	orrs	r3, r2



	//return -1;

}
 8002996:	4618      	mov	r0, r3
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	200017c2 	.word	0x200017c2
 80029a4:	20000000 	.word	0x20000000
 80029a8:	200008b8 	.word	0x200008b8

080029ac <set_ucounter>:

void set_ucounter(unsigned int CLOCK_RATE) {
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]

	u_counter++;
 80029b4:	4b09      	ldr	r3, [pc, #36]	; (80029dc <set_ucounter+0x30>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	3301      	adds	r3, #1
 80029ba:	4a08      	ldr	r2, [pc, #32]	; (80029dc <set_ucounter+0x30>)
 80029bc:	6013      	str	r3, [r2, #0]
	if(u_counter > CLOCK_RATE) {
 80029be:	4b07      	ldr	r3, [pc, #28]	; (80029dc <set_ucounter+0x30>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d202      	bcs.n	80029d0 <set_ucounter+0x24>
		u_counter = 0;
 80029ca:	4b04      	ldr	r3, [pc, #16]	; (80029dc <set_ucounter+0x30>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
	}
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	200008b4 	.word	0x200008b4

080029e0 <get_ucounter>:

int get_ucounter(void) {
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
	return u_counter;
 80029e4:	4b02      	ldr	r3, [pc, #8]	; (80029f0 <get_ucounter+0x10>)
 80029e6:	681b      	ldr	r3, [r3, #0]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bc80      	pop	{r7}
 80029ee:	4770      	bx	lr
 80029f0:	200008b4 	.word	0x200008b4

080029f4 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a02:	4618      	mov	r0, r3
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <_ZSt4asinf>:
  { return __builtin_asinf(__x); }
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f00d fd53 	bl	80104c0 <asinf>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <_ZSt4atanf>:
  { return __builtin_atanf(__x); }
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f00d faf5 	bl	801001c <atanf>
 8002a32:	4603      	mov	r3, r0
 8002a34:	4618      	mov	r0, r3
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <_ZSt5atan2ff>:
  { return __builtin_atan2f(__y, __x); }
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
 8002a46:	6839      	ldr	r1, [r7, #0]
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f00d fd5f 	bl	801050c <atan2f>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f00d fd55 	bl	8010510 <sqrtf>
 8002a66:	4603      	mov	r3, r0
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a74:	f003 f806 	bl	8005a84 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 8002a78:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a7c:	f003 f864 	bl	8005b48 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a80:	f000 f8e0 	bl	8002c44 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a84:	f000 fc1a 	bl	80032bc <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002a88:	f000 fbfa 	bl	8003280 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8002a8c:	f000 f92a 	bl	8002ce4 <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 8002a90:	f000 fa26 	bl	8002ee0 <_ZL12MX_TIM2_Initv>
  MX_TIM1_Init();
 8002a94:	f000 f95a 	bl	8002d4c <_ZL12MX_TIM1_Initv>
  MX_USART2_UART_Init();
 8002a98:	f000 fb94 	bl	80031c4 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 8002a9c:	f000 fa7c 	bl	8002f98 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 8002aa0:	f000 fb04 	bl	80030ac <_ZL12MX_TIM4_Initv>
  MX_USART1_UART_Init();
 8002aa4:	f000 fb60 	bl	8003168 <_ZL19MX_USART1_UART_Initv>
  MX_USART3_UART_Init();
 8002aa8:	f000 fbbc 	bl	8003224 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart1, (uint8_t*)&cam_data, sizeof(cam_data));
 8002aac:	2209      	movs	r2, #9
 8002aae:	4956      	ldr	r1, [pc, #344]	; (8002c08 <main+0x198>)
 8002ab0:	4856      	ldr	r0, [pc, #344]	; (8002c0c <main+0x19c>)
 8002ab2:	f007 fc87 	bl	800a3c4 <HAL_UART_Receive_DMA>
  //HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(cam_data)-1);
  MPU6050_Baslat();
 8002ab6:	f000 fc85 	bl	80033c4 <_Z14MPU6050_Baslatv>
  bmp_init(&bmp);
 8002aba:	4855      	ldr	r0, [pc, #340]	; (8002c10 <main+0x1a0>)
 8002abc:	f7ff fb8a 	bl	80021d4 <bmp_init>
  HMC5883L_initialize();
 8002ac0:	f7fe fb62 	bl	8001188 <HMC5883L_initialize>
  MotorBaslat();
 8002ac4:	f001 fc8c 	bl	80043e0 <_Z11MotorBaslatv>
  GPSInit();
 8002ac8:	f001 f86a 	bl	8003ba0 <_Z7GPSInitv>
  HAL_Delay(1000);
 8002acc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ad0:	f003 f83a 	bl	8005b48 <HAL_Delay>

  Ringbuf_init();
 8002ad4:	f7ff f880 	bl	8001bd8 <Ringbuf_init>
  //Gyro kalibrasyon hatalarn hesapla.
  HAL_Delay(2000);
 8002ad8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002adc:	f003 f834 	bl	8005b48 <HAL_Delay>
  //EKF.roll_bias=GyroErr(GYRO_X_ADDR)/14.375; EKF.pitch_bias=-1*GyroErr(GYRO_Y_ADDR)/14.375;
  GyroXh = GyroErr(GYRO_X_ADDR); GyroYh=GyroErr(GYRO_Y_ADDR); GyroZh=GyroErr(GYRO_Z_ADDR);
 8002ae0:	201d      	movs	r0, #29
 8002ae2:	f001 fc21 	bl	8004328 <_Z7GyroErrh>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	4a4a      	ldr	r2, [pc, #296]	; (8002c14 <main+0x1a4>)
 8002aea:	6013      	str	r3, [r2, #0]
 8002aec:	201f      	movs	r0, #31
 8002aee:	f001 fc1b 	bl	8004328 <_Z7GyroErrh>
 8002af2:	4603      	mov	r3, r0
 8002af4:	4a48      	ldr	r2, [pc, #288]	; (8002c18 <main+0x1a8>)
 8002af6:	6013      	str	r3, [r2, #0]
 8002af8:	2021      	movs	r0, #33	; 0x21
 8002afa:	f001 fc15 	bl	8004328 <_Z7GyroErrh>
 8002afe:	4603      	mov	r3, r0
 8002b00:	4a46      	ldr	r2, [pc, #280]	; (8002c1c <main+0x1ac>)
 8002b02:	6013      	str	r3, [r2, #0]
  AccXh = AccErr(ACC_X_ADDR)* .0078; AccYh = AccErr(ACC_Y_ADDR)* .0078; AccZh = AccErr(ACC_Z_ADDR)* .0078;
 8002b04:	2032      	movs	r0, #50	; 0x32
 8002b06:	f001 fc3d 	bl	8004384 <_Z6AccErrh>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fd fc8b 	bl	8000428 <__aeabi_f2d>
 8002b12:	a33b      	add	r3, pc, #236	; (adr r3, 8002c00 <main+0x190>)
 8002b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b18:	f7fd fcde 	bl	80004d8 <__aeabi_dmul>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	460b      	mov	r3, r1
 8002b20:	4610      	mov	r0, r2
 8002b22:	4619      	mov	r1, r3
 8002b24:	f7fd ffb0 	bl	8000a88 <__aeabi_d2f>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	4a3d      	ldr	r2, [pc, #244]	; (8002c20 <main+0x1b0>)
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	2034      	movs	r0, #52	; 0x34
 8002b30:	f001 fc28 	bl	8004384 <_Z6AccErrh>
 8002b34:	4603      	mov	r3, r0
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7fd fc76 	bl	8000428 <__aeabi_f2d>
 8002b3c:	a330      	add	r3, pc, #192	; (adr r3, 8002c00 <main+0x190>)
 8002b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b42:	f7fd fcc9 	bl	80004d8 <__aeabi_dmul>
 8002b46:	4602      	mov	r2, r0
 8002b48:	460b      	mov	r3, r1
 8002b4a:	4610      	mov	r0, r2
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	f7fd ff9b 	bl	8000a88 <__aeabi_d2f>
 8002b52:	4603      	mov	r3, r0
 8002b54:	4a33      	ldr	r2, [pc, #204]	; (8002c24 <main+0x1b4>)
 8002b56:	6013      	str	r3, [r2, #0]
 8002b58:	2036      	movs	r0, #54	; 0x36
 8002b5a:	f001 fc13 	bl	8004384 <_Z6AccErrh>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7fd fc61 	bl	8000428 <__aeabi_f2d>
 8002b66:	a326      	add	r3, pc, #152	; (adr r3, 8002c00 <main+0x190>)
 8002b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6c:	f7fd fcb4 	bl	80004d8 <__aeabi_dmul>
 8002b70:	4602      	mov	r2, r0
 8002b72:	460b      	mov	r3, r1
 8002b74:	4610      	mov	r0, r2
 8002b76:	4619      	mov	r1, r3
 8002b78:	f7fd ff86 	bl	8000a88 <__aeabi_d2f>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	4a2a      	ldr	r2, [pc, #168]	; (8002c28 <main+0x1b8>)
 8002b80:	6013      	str	r3, [r2, #0]
  //AccYh = 0.96009*AccYh - 0.42592*AccXh + 0.0091315*AccZh + 0.042165;
  //AccZh = 0.0091315*AccYh - 0.072464*AccXh + 0.98549*AccZh + 0.08443;

  //vmeler degerlerini oku

  accX = AccOku(ACC_X_ADDR);
 8002b82:	2032      	movs	r0, #50	; 0x32
 8002b84:	f001 f8c2 	bl	8003d0c <_Z6AccOkuh>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7fe f886 	bl	8000c9c <__aeabi_i2f>
 8002b90:	4603      	mov	r3, r0
 8002b92:	4a26      	ldr	r2, [pc, #152]	; (8002c2c <main+0x1bc>)
 8002b94:	6013      	str	r3, [r2, #0]
  accY = AccOku(ACC_Y_ADDR);
 8002b96:	2034      	movs	r0, #52	; 0x34
 8002b98:	f001 f8b8 	bl	8003d0c <_Z6AccOkuh>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7fe f87c 	bl	8000c9c <__aeabi_i2f>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	4a22      	ldr	r2, [pc, #136]	; (8002c30 <main+0x1c0>)
 8002ba8:	6013      	str	r3, [r2, #0]
  accZ = AccOku(ACC_Z_ADDR);
 8002baa:	2036      	movs	r0, #54	; 0x36
 8002bac:	f001 f8ae 	bl	8003d0c <_Z6AccOkuh>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7fe f872 	bl	8000c9c <__aeabi_i2f>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	4a1e      	ldr	r2, [pc, #120]	; (8002c34 <main+0x1c4>)
 8002bbc:	6013      	str	r3, [r2, #0]
  EKF.PITCH_OFFSET = -1 * asin(accX/acctop)*rad2deg;
  EKF.ROLL_OFFSET  = -1 * asin(accY/acctop)*rad2deg;
  */

  //Kontrolc Timer'
  HAL_TIM_Base_Start_IT(&htim2);
 8002bbe:	481e      	ldr	r0, [pc, #120]	; (8002c38 <main+0x1c8>)
 8002bc0:	f005 ffa0 	bl	8008b04 <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 8002bc4:	481d      	ldr	r0, [pc, #116]	; (8002c3c <main+0x1cc>)
 8002bc6:	f005 ff53 	bl	8008a70 <HAL_TIM_Base_Start>


  //PWM k timer'lar
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002bca:	2100      	movs	r1, #0
 8002bcc:	481c      	ldr	r0, [pc, #112]	; (8002c40 <main+0x1d0>)
 8002bce:	f006 f83b 	bl	8008c48 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002bd2:	2104      	movs	r1, #4
 8002bd4:	481a      	ldr	r0, [pc, #104]	; (8002c40 <main+0x1d0>)
 8002bd6:	f007 f967 	bl	8009ea8 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002bda:	2108      	movs	r1, #8
 8002bdc:	4818      	ldr	r0, [pc, #96]	; (8002c40 <main+0x1d0>)
 8002bde:	f007 f963 	bl	8009ea8 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002be2:	210c      	movs	r1, #12
 8002be4:	4816      	ldr	r0, [pc, #88]	; (8002c40 <main+0x1d0>)
 8002be6:	f006 f82f 	bl	8008c48 <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanallar
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 8002bea:	2108      	movs	r1, #8
 8002bec:	4813      	ldr	r0, [pc, #76]	; (8002c3c <main+0x1cc>)
 8002bee:	f006 f925 	bl	8008e3c <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  SendTelem();
 8002bf2:	f000 ff89 	bl	8003b08 <_Z9SendTelemv>
	  Check_Arm();
 8002bf6:	f000 fd79 	bl	80036ec <_Z9Check_Armv>
	  Check_Disarm();
 8002bfa:	f000 fde1 	bl	80037c0 <_Z12Check_Disarmv>
	  SendTelem();
 8002bfe:	e7f8      	b.n	8002bf2 <main+0x182>
 8002c00:	8e8a71de 	.word	0x8e8a71de
 8002c04:	3f7ff2e4 	.word	0x3f7ff2e4
 8002c08:	20001728 	.word	0x20001728
 8002c0c:	20000a2c 	.word	0x20000a2c
 8002c10:	200016d4 	.word	0x200016d4
 8002c14:	20000b60 	.word	0x20000b60
 8002c18:	20000b64 	.word	0x20000b64
 8002c1c:	20000b68 	.word	0x20000b68
 8002c20:	20000b6c 	.word	0x20000b6c
 8002c24:	20000b70 	.word	0x20000b70
 8002c28:	20000b74 	.word	0x20000b74
 8002c2c:	20000b3c 	.word	0x20000b3c
 8002c30:	20000b40 	.word	0x20000b40
 8002c34:	20000b44 	.word	0x20000b44
 8002c38:	20000954 	.word	0x20000954
 8002c3c:	2000099c 	.word	0x2000099c
 8002c40:	2000090c 	.word	0x2000090c

08002c44 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b090      	sub	sp, #64	; 0x40
 8002c48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c4a:	f107 0318 	add.w	r3, r7, #24
 8002c4e:	2228      	movs	r2, #40	; 0x28
 8002c50:	2100      	movs	r1, #0
 8002c52:	4618      	mov	r0, r3
 8002c54:	f00f fb58 	bl	8012308 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c58:	1d3b      	adds	r3, r7, #4
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	605a      	str	r2, [r3, #4]
 8002c60:	609a      	str	r2, [r3, #8]
 8002c62:	60da      	str	r2, [r3, #12]
 8002c64:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002c66:	2301      	movs	r3, #1
 8002c68:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c6e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002c70:	2300      	movs	r3, #0
 8002c72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c74:	2301      	movs	r3, #1
 8002c76:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c78:	2302      	movs	r3, #2
 8002c7a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002c7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c80:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002c82:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002c86:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c88:	f107 0318 	add.w	r3, r7, #24
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f005 fa85 	bl	800819c <HAL_RCC_OscConfig>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	bf14      	ite	ne
 8002c98:	2301      	movne	r3, #1
 8002c9a:	2300      	moveq	r3, #0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8002ca2:	f002 fab9 	bl	8005218 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ca6:	230f      	movs	r3, #15
 8002ca8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002caa:	2302      	movs	r3, #2
 8002cac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002cb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002cbc:	1d3b      	adds	r3, r7, #4
 8002cbe:	2102      	movs	r1, #2
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f005 fceb 	bl	800869c <HAL_RCC_ClockConfig>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	bf14      	ite	ne
 8002ccc:	2301      	movne	r3, #1
 8002cce:	2300      	moveq	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8002cd6:	f002 fa9f 	bl	8005218 <Error_Handler>
  }
}
 8002cda:	bf00      	nop
 8002cdc:	3740      	adds	r7, #64	; 0x40
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
	...

08002ce4 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ce8:	4b15      	ldr	r3, [pc, #84]	; (8002d40 <_ZL12MX_I2C1_Initv+0x5c>)
 8002cea:	4a16      	ldr	r2, [pc, #88]	; (8002d44 <_ZL12MX_I2C1_Initv+0x60>)
 8002cec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002cee:	4b14      	ldr	r3, [pc, #80]	; (8002d40 <_ZL12MX_I2C1_Initv+0x5c>)
 8002cf0:	4a15      	ldr	r2, [pc, #84]	; (8002d48 <_ZL12MX_I2C1_Initv+0x64>)
 8002cf2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002cf4:	4b12      	ldr	r3, [pc, #72]	; (8002d40 <_ZL12MX_I2C1_Initv+0x5c>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002cfa:	4b11      	ldr	r3, [pc, #68]	; (8002d40 <_ZL12MX_I2C1_Initv+0x5c>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d00:	4b0f      	ldr	r3, [pc, #60]	; (8002d40 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d08:	4b0d      	ldr	r3, [pc, #52]	; (8002d40 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002d0e:	4b0c      	ldr	r3, [pc, #48]	; (8002d40 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d14:	4b0a      	ldr	r3, [pc, #40]	; (8002d40 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d1a:	4b09      	ldr	r3, [pc, #36]	; (8002d40 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d20:	4807      	ldr	r0, [pc, #28]	; (8002d40 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d22:	f003 fd8d 	bl	8006840 <HAL_I2C_Init>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	bf14      	ite	ne
 8002d2c:	2301      	movne	r3, #1
 8002d2e:	2300      	moveq	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8002d36:	f002 fa6f 	bl	8005218 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002d3a:	bf00      	nop
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	200008b8 	.word	0x200008b8
 8002d44:	40005400 	.word	0x40005400
 8002d48:	00061a80 	.word	0x00061a80

08002d4c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b092      	sub	sp, #72	; 0x48
 8002d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d52:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d56:	2200      	movs	r2, #0
 8002d58:	601a      	str	r2, [r3, #0]
 8002d5a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	605a      	str	r2, [r3, #4]
 8002d66:	609a      	str	r2, [r3, #8]
 8002d68:	60da      	str	r2, [r3, #12]
 8002d6a:	611a      	str	r2, [r3, #16]
 8002d6c:	615a      	str	r2, [r3, #20]
 8002d6e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d70:	1d3b      	adds	r3, r7, #4
 8002d72:	2220      	movs	r2, #32
 8002d74:	2100      	movs	r1, #0
 8002d76:	4618      	mov	r0, r3
 8002d78:	f00f fac6 	bl	8012308 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d7c:	4b56      	ldr	r3, [pc, #344]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002d7e:	4a57      	ldr	r2, [pc, #348]	; (8002edc <_ZL12MX_TIM1_Initv+0x190>)
 8002d80:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002d82:	4b55      	ldr	r3, [pc, #340]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002d84:	2247      	movs	r2, #71	; 0x47
 8002d86:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d88:	4b53      	ldr	r3, [pc, #332]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8002d8e:	4b52      	ldr	r3, [pc, #328]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002d90:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002d94:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d96:	4b50      	ldr	r3, [pc, #320]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d9c:	4b4e      	ldr	r3, [pc, #312]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002da2:	4b4d      	ldr	r3, [pc, #308]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002da8:	484b      	ldr	r0, [pc, #300]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002daa:	f005 fefd 	bl	8008ba8 <HAL_TIM_PWM_Init>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	bf14      	ite	ne
 8002db4:	2301      	movne	r3, #1
 8002db6:	2300      	moveq	r3, #0
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8002dbe:	f002 fa2b 	bl	8005218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002dca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4841      	ldr	r0, [pc, #260]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002dd2:	f007 f907 	bl	8009fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	bf14      	ite	ne
 8002ddc:	2301      	movne	r3, #1
 8002dde:	2300      	moveq	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8002de6:	f002 fa17 	bl	8005218 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dea:	2360      	movs	r3, #96	; 0x60
 8002dec:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002dee:	2300      	movs	r3, #0
 8002df0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002df2:	2300      	movs	r3, #0
 8002df4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002df6:	2300      	movs	r3, #0
 8002df8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e02:	2300      	movs	r3, #0
 8002e04:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4832      	ldr	r0, [pc, #200]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e10:	f006 fab6 	bl	8009380 <HAL_TIM_PWM_ConfigChannel>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	bf14      	ite	ne
 8002e1a:	2301      	movne	r3, #1
 8002e1c:	2300      	moveq	r3, #0
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8002e24:	f002 f9f8 	bl	8005218 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e2c:	2204      	movs	r2, #4
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4829      	ldr	r0, [pc, #164]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e32:	f006 faa5 	bl	8009380 <HAL_TIM_PWM_ConfigChannel>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	bf14      	ite	ne
 8002e3c:	2301      	movne	r3, #1
 8002e3e:	2300      	moveq	r3, #0
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 8002e46:	f002 f9e7 	bl	8005218 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e4e:	2208      	movs	r2, #8
 8002e50:	4619      	mov	r1, r3
 8002e52:	4821      	ldr	r0, [pc, #132]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e54:	f006 fa94 	bl	8009380 <HAL_TIM_PWM_ConfigChannel>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	bf14      	ite	ne
 8002e5e:	2301      	movne	r3, #1
 8002e60:	2300      	moveq	r3, #0
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 8002e68:	f002 f9d6 	bl	8005218 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002e6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e70:	220c      	movs	r2, #12
 8002e72:	4619      	mov	r1, r3
 8002e74:	4818      	ldr	r0, [pc, #96]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e76:	f006 fa83 	bl	8009380 <HAL_TIM_PWM_ConfigChannel>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	bf14      	ite	ne
 8002e80:	2301      	movne	r3, #1
 8002e82:	2300      	moveq	r3, #0
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <_ZL12MX_TIM1_Initv+0x142>
  {
    Error_Handler();
 8002e8a:	f002 f9c5 	bl	8005218 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002e92:	2300      	movs	r3, #0
 8002e94:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ea2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ea6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002eac:	1d3b      	adds	r3, r7, #4
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4809      	ldr	r0, [pc, #36]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002eb2:	f007 f8f5 	bl	800a0a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bf14      	ite	ne
 8002ebc:	2301      	movne	r3, #1
 8002ebe:	2300      	moveq	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <_ZL12MX_TIM1_Initv+0x17e>
  {
    Error_Handler();
 8002ec6:	f002 f9a7 	bl	8005218 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002eca:	4803      	ldr	r0, [pc, #12]	; (8002ed8 <_ZL12MX_TIM1_Initv+0x18c>)
 8002ecc:	f002 fae6 	bl	800549c <HAL_TIM_MspPostInit>

}
 8002ed0:	bf00      	nop
 8002ed2:	3748      	adds	r7, #72	; 0x48
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	2000090c 	.word	0x2000090c
 8002edc:	40012c00 	.word	0x40012c00

08002ee0 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ee6:	f107 0308 	add.w	r3, r7, #8
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	605a      	str	r2, [r3, #4]
 8002ef0:	609a      	str	r2, [r3, #8]
 8002ef2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ef4:	463b      	mov	r3, r7
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002efc:	4b25      	ldr	r3, [pc, #148]	; (8002f94 <_ZL12MX_TIM2_Initv+0xb4>)
 8002efe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f02:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8002f04:	4b23      	ldr	r3, [pc, #140]	; (8002f94 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f06:	2247      	movs	r2, #71	; 0x47
 8002f08:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f0a:	4b22      	ldr	r3, [pc, #136]	; (8002f94 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8002f10:	4b20      	ldr	r3, [pc, #128]	; (8002f94 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f16:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f18:	4b1e      	ldr	r3, [pc, #120]	; (8002f94 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f1e:	4b1d      	ldr	r3, [pc, #116]	; (8002f94 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f24:	481b      	ldr	r0, [pc, #108]	; (8002f94 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f26:	f005 fd53 	bl	80089d0 <HAL_TIM_Base_Init>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	bf14      	ite	ne
 8002f30:	2301      	movne	r3, #1
 8002f32:	2300      	moveq	r3, #0
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8002f3a:	f002 f96d 	bl	8005218 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f42:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f44:	f107 0308 	add.w	r3, r7, #8
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4812      	ldr	r0, [pc, #72]	; (8002f94 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f4c:	f006 fad6 	bl	80094fc <HAL_TIM_ConfigClockSource>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	bf14      	ite	ne
 8002f56:	2301      	movne	r3, #1
 8002f58:	2300      	moveq	r3, #0
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8002f60:	f002 f95a 	bl	8005218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f64:	2300      	movs	r3, #0
 8002f66:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f6c:	463b      	mov	r3, r7
 8002f6e:	4619      	mov	r1, r3
 8002f70:	4808      	ldr	r0, [pc, #32]	; (8002f94 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f72:	f007 f837 	bl	8009fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	bf14      	ite	ne
 8002f7c:	2301      	movne	r3, #1
 8002f7e:	2300      	moveq	r3, #0
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8002f86:	f002 f947 	bl	8005218 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f8a:	bf00      	nop
 8002f8c:	3718      	adds	r7, #24
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	20000954 	.word	0x20000954

08002f98 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b08a      	sub	sp, #40	; 0x28
 8002f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f9e:	f107 0318 	add.w	r3, r7, #24
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	601a      	str	r2, [r3, #0]
 8002fa6:	605a      	str	r2, [r3, #4]
 8002fa8:	609a      	str	r2, [r3, #8]
 8002faa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fac:	f107 0310 	add.w	r3, r7, #16
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002fb6:	463b      	mov	r3, r7
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	605a      	str	r2, [r3, #4]
 8002fbe:	609a      	str	r2, [r3, #8]
 8002fc0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002fc2:	4b38      	ldr	r3, [pc, #224]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 8002fc4:	4a38      	ldr	r2, [pc, #224]	; (80030a8 <_ZL12MX_TIM3_Initv+0x110>)
 8002fc6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8002fc8:	4b36      	ldr	r3, [pc, #216]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 8002fca:	2247      	movs	r2, #71	; 0x47
 8002fcc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fce:	4b35      	ldr	r3, [pc, #212]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002fd4:	4b33      	ldr	r3, [pc, #204]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 8002fd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fda:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fdc:	4b31      	ldr	r3, [pc, #196]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fe2:	4b30      	ldr	r3, [pc, #192]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002fe8:	482e      	ldr	r0, [pc, #184]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 8002fea:	f005 fcf1 	bl	80089d0 <HAL_TIM_Base_Init>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	bf14      	ite	ne
 8002ff4:	2301      	movne	r3, #1
 8002ff6:	2300      	moveq	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <_ZL12MX_TIM3_Initv+0x6a>
  {
    Error_Handler();
 8002ffe:	f002 f90b 	bl	8005218 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003002:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003006:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003008:	f107 0318 	add.w	r3, r7, #24
 800300c:	4619      	mov	r1, r3
 800300e:	4825      	ldr	r0, [pc, #148]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 8003010:	f006 fa74 	bl	80094fc <HAL_TIM_ConfigClockSource>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	bf14      	ite	ne
 800301a:	2301      	movne	r3, #1
 800301c:	2300      	moveq	r3, #0
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <_ZL12MX_TIM3_Initv+0x90>
  {
    Error_Handler();
 8003024:	f002 f8f8 	bl	8005218 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8003028:	481e      	ldr	r0, [pc, #120]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 800302a:	f005 feaf 	bl	8008d8c <HAL_TIM_IC_Init>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	bf14      	ite	ne
 8003034:	2301      	movne	r3, #1
 8003036:	2300      	moveq	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 800303e:	f002 f8eb 	bl	8005218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003042:	2300      	movs	r3, #0
 8003044:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003046:	2300      	movs	r3, #0
 8003048:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800304a:	f107 0310 	add.w	r3, r7, #16
 800304e:	4619      	mov	r1, r3
 8003050:	4814      	ldr	r0, [pc, #80]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 8003052:	f006 ffc7 	bl	8009fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	bf14      	ite	ne
 800305c:	2301      	movne	r3, #1
 800305e:	2300      	moveq	r3, #0
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <_ZL12MX_TIM3_Initv+0xd2>
  {
    Error_Handler();
 8003066:	f002 f8d7 	bl	8005218 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800306a:	2300      	movs	r3, #0
 800306c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800306e:	2301      	movs	r3, #1
 8003070:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003072:	2300      	movs	r3, #0
 8003074:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003076:	2300      	movs	r3, #0
 8003078:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800307a:	463b      	mov	r3, r7
 800307c:	2208      	movs	r2, #8
 800307e:	4619      	mov	r1, r3
 8003080:	4808      	ldr	r0, [pc, #32]	; (80030a4 <_ZL12MX_TIM3_Initv+0x10c>)
 8003082:	f006 f8e9 	bl	8009258 <HAL_TIM_IC_ConfigChannel>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	bf14      	ite	ne
 800308c:	2301      	movne	r3, #1
 800308e:	2300      	moveq	r3, #0
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <_ZL12MX_TIM3_Initv+0x102>
  {
    Error_Handler();
 8003096:	f002 f8bf 	bl	8005218 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800309a:	bf00      	nop
 800309c:	3728      	adds	r7, #40	; 0x28
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	2000099c 	.word	0x2000099c
 80030a8:	40000400 	.word	0x40000400

080030ac <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030b2:	f107 0308 	add.w	r3, r7, #8
 80030b6:	2200      	movs	r2, #0
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	605a      	str	r2, [r3, #4]
 80030bc:	609a      	str	r2, [r3, #8]
 80030be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030c0:	463b      	mov	r3, r7
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80030c8:	4b25      	ldr	r3, [pc, #148]	; (8003160 <_ZL12MX_TIM4_Initv+0xb4>)
 80030ca:	4a26      	ldr	r2, [pc, #152]	; (8003164 <_ZL12MX_TIM4_Initv+0xb8>)
 80030cc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 80030ce:	4b24      	ldr	r3, [pc, #144]	; (8003160 <_ZL12MX_TIM4_Initv+0xb4>)
 80030d0:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80030d4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030d6:	4b22      	ldr	r3, [pc, #136]	; (8003160 <_ZL12MX_TIM4_Initv+0xb4>)
 80030d8:	2200      	movs	r2, #0
 80030da:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 80030dc:	4b20      	ldr	r3, [pc, #128]	; (8003160 <_ZL12MX_TIM4_Initv+0xb4>)
 80030de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80030e2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030e4:	4b1e      	ldr	r3, [pc, #120]	; (8003160 <_ZL12MX_TIM4_Initv+0xb4>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030ea:	4b1d      	ldr	r3, [pc, #116]	; (8003160 <_ZL12MX_TIM4_Initv+0xb4>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80030f0:	481b      	ldr	r0, [pc, #108]	; (8003160 <_ZL12MX_TIM4_Initv+0xb4>)
 80030f2:	f005 fc6d 	bl	80089d0 <HAL_TIM_Base_Init>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	bf14      	ite	ne
 80030fc:	2301      	movne	r3, #1
 80030fe:	2300      	moveq	r3, #0
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <_ZL12MX_TIM4_Initv+0x5e>
  {
    Error_Handler();
 8003106:	f002 f887 	bl	8005218 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800310a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800310e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003110:	f107 0308 	add.w	r3, r7, #8
 8003114:	4619      	mov	r1, r3
 8003116:	4812      	ldr	r0, [pc, #72]	; (8003160 <_ZL12MX_TIM4_Initv+0xb4>)
 8003118:	f006 f9f0 	bl	80094fc <HAL_TIM_ConfigClockSource>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	bf14      	ite	ne
 8003122:	2301      	movne	r3, #1
 8003124:	2300      	moveq	r3, #0
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <_ZL12MX_TIM4_Initv+0x84>
  {
    Error_Handler();
 800312c:	f002 f874 	bl	8005218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003130:	2300      	movs	r3, #0
 8003132:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003134:	2300      	movs	r3, #0
 8003136:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003138:	463b      	mov	r3, r7
 800313a:	4619      	mov	r1, r3
 800313c:	4808      	ldr	r0, [pc, #32]	; (8003160 <_ZL12MX_TIM4_Initv+0xb4>)
 800313e:	f006 ff51 	bl	8009fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	bf14      	ite	ne
 8003148:	2301      	movne	r3, #1
 800314a:	2300      	moveq	r3, #0
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <_ZL12MX_TIM4_Initv+0xaa>
  {
    Error_Handler();
 8003152:	f002 f861 	bl	8005218 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003156:	bf00      	nop
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	200009e4 	.word	0x200009e4
 8003164:	40000800 	.word	0x40000800

08003168 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800316c:	4b13      	ldr	r3, [pc, #76]	; (80031bc <_ZL19MX_USART1_UART_Initv+0x54>)
 800316e:	4a14      	ldr	r2, [pc, #80]	; (80031c0 <_ZL19MX_USART1_UART_Initv+0x58>)
 8003170:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003172:	4b12      	ldr	r3, [pc, #72]	; (80031bc <_ZL19MX_USART1_UART_Initv+0x54>)
 8003174:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003178:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800317a:	4b10      	ldr	r3, [pc, #64]	; (80031bc <_ZL19MX_USART1_UART_Initv+0x54>)
 800317c:	2200      	movs	r2, #0
 800317e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003180:	4b0e      	ldr	r3, [pc, #56]	; (80031bc <_ZL19MX_USART1_UART_Initv+0x54>)
 8003182:	2200      	movs	r2, #0
 8003184:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003186:	4b0d      	ldr	r3, [pc, #52]	; (80031bc <_ZL19MX_USART1_UART_Initv+0x54>)
 8003188:	2200      	movs	r2, #0
 800318a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800318c:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <_ZL19MX_USART1_UART_Initv+0x54>)
 800318e:	220c      	movs	r2, #12
 8003190:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003192:	4b0a      	ldr	r3, [pc, #40]	; (80031bc <_ZL19MX_USART1_UART_Initv+0x54>)
 8003194:	2200      	movs	r2, #0
 8003196:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003198:	4b08      	ldr	r3, [pc, #32]	; (80031bc <_ZL19MX_USART1_UART_Initv+0x54>)
 800319a:	2200      	movs	r2, #0
 800319c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800319e:	4807      	ldr	r0, [pc, #28]	; (80031bc <_ZL19MX_USART1_UART_Initv+0x54>)
 80031a0:	f007 f805 	bl	800a1ae <HAL_UART_Init>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	bf14      	ite	ne
 80031aa:	2301      	movne	r3, #1
 80031ac:	2300      	moveq	r3, #0
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d001      	beq.n	80031b8 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 80031b4:	f002 f830 	bl	8005218 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031b8:	bf00      	nop
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	20000a2c 	.word	0x20000a2c
 80031c0:	40013800 	.word	0x40013800

080031c4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80031c8:	4b13      	ldr	r3, [pc, #76]	; (8003218 <_ZL19MX_USART2_UART_Initv+0x54>)
 80031ca:	4a14      	ldr	r2, [pc, #80]	; (800321c <_ZL19MX_USART2_UART_Initv+0x58>)
 80031cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 80031ce:	4b12      	ldr	r3, [pc, #72]	; (8003218 <_ZL19MX_USART2_UART_Initv+0x54>)
 80031d0:	4a13      	ldr	r2, [pc, #76]	; (8003220 <_ZL19MX_USART2_UART_Initv+0x5c>)
 80031d2:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80031d4:	4b10      	ldr	r3, [pc, #64]	; (8003218 <_ZL19MX_USART2_UART_Initv+0x54>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80031da:	4b0f      	ldr	r3, [pc, #60]	; (8003218 <_ZL19MX_USART2_UART_Initv+0x54>)
 80031dc:	2200      	movs	r2, #0
 80031de:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031e0:	4b0d      	ldr	r3, [pc, #52]	; (8003218 <_ZL19MX_USART2_UART_Initv+0x54>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031e6:	4b0c      	ldr	r3, [pc, #48]	; (8003218 <_ZL19MX_USART2_UART_Initv+0x54>)
 80031e8:	220c      	movs	r2, #12
 80031ea:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ec:	4b0a      	ldr	r3, [pc, #40]	; (8003218 <_ZL19MX_USART2_UART_Initv+0x54>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031f2:	4b09      	ldr	r3, [pc, #36]	; (8003218 <_ZL19MX_USART2_UART_Initv+0x54>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031f8:	4807      	ldr	r0, [pc, #28]	; (8003218 <_ZL19MX_USART2_UART_Initv+0x54>)
 80031fa:	f006 ffd8 	bl	800a1ae <HAL_UART_Init>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	bf14      	ite	ne
 8003204:	2301      	movne	r3, #1
 8003206:	2300      	moveq	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <_ZL19MX_USART2_UART_Initv+0x4e>
  {
    Error_Handler();
 800320e:	f002 f803 	bl	8005218 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003212:	bf00      	nop
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	20000a6c 	.word	0x20000a6c
 800321c:	40004400 	.word	0x40004400
 8003220:	000f4240 	.word	0x000f4240

08003224 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003228:	4b13      	ldr	r3, [pc, #76]	; (8003278 <_ZL19MX_USART3_UART_Initv+0x54>)
 800322a:	4a14      	ldr	r2, [pc, #80]	; (800327c <_ZL19MX_USART3_UART_Initv+0x58>)
 800322c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800322e:	4b12      	ldr	r3, [pc, #72]	; (8003278 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003230:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003234:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003236:	4b10      	ldr	r3, [pc, #64]	; (8003278 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003238:	2200      	movs	r2, #0
 800323a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800323c:	4b0e      	ldr	r3, [pc, #56]	; (8003278 <_ZL19MX_USART3_UART_Initv+0x54>)
 800323e:	2200      	movs	r2, #0
 8003240:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003242:	4b0d      	ldr	r3, [pc, #52]	; (8003278 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003244:	2200      	movs	r2, #0
 8003246:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003248:	4b0b      	ldr	r3, [pc, #44]	; (8003278 <_ZL19MX_USART3_UART_Initv+0x54>)
 800324a:	220c      	movs	r2, #12
 800324c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800324e:	4b0a      	ldr	r3, [pc, #40]	; (8003278 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003250:	2200      	movs	r2, #0
 8003252:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003256:	2200      	movs	r2, #0
 8003258:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800325a:	4807      	ldr	r0, [pc, #28]	; (8003278 <_ZL19MX_USART3_UART_Initv+0x54>)
 800325c:	f006 ffa7 	bl	800a1ae <HAL_UART_Init>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	bf14      	ite	ne
 8003266:	2301      	movne	r3, #1
 8003268:	2300      	moveq	r3, #0
 800326a:	b2db      	uxtb	r3, r3
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8003270:	f001 ffd2 	bl	8005218 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003274:	bf00      	nop
 8003276:	bd80      	pop	{r7, pc}
 8003278:	20000aac 	.word	0x20000aac
 800327c:	40004800 	.word	0x40004800

08003280 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003286:	4b0c      	ldr	r3, [pc, #48]	; (80032b8 <_ZL11MX_DMA_Initv+0x38>)
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	4a0b      	ldr	r2, [pc, #44]	; (80032b8 <_ZL11MX_DMA_Initv+0x38>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	6153      	str	r3, [r2, #20]
 8003292:	4b09      	ldr	r3, [pc, #36]	; (80032b8 <_ZL11MX_DMA_Initv+0x38>)
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	607b      	str	r3, [r7, #4]
 800329c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800329e:	2200      	movs	r2, #0
 80032a0:	2100      	movs	r1, #0
 80032a2:	200f      	movs	r0, #15
 80032a4:	f002 fd6f 	bl	8005d86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80032a8:	200f      	movs	r0, #15
 80032aa:	f002 fd88 	bl	8005dbe <HAL_NVIC_EnableIRQ>

}
 80032ae:	bf00      	nop
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	40021000 	.word	0x40021000

080032bc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b088      	sub	sp, #32
 80032c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c2:	f107 0310 	add.w	r3, r7, #16
 80032c6:	2200      	movs	r2, #0
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	605a      	str	r2, [r3, #4]
 80032cc:	609a      	str	r2, [r3, #8]
 80032ce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032d0:	4b38      	ldr	r3, [pc, #224]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	4a37      	ldr	r2, [pc, #220]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 80032d6:	f043 0310 	orr.w	r3, r3, #16
 80032da:	6193      	str	r3, [r2, #24]
 80032dc:	4b35      	ldr	r3, [pc, #212]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	f003 0310 	and.w	r3, r3, #16
 80032e4:	60fb      	str	r3, [r7, #12]
 80032e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032e8:	4b32      	ldr	r3, [pc, #200]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	4a31      	ldr	r2, [pc, #196]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 80032ee:	f043 0320 	orr.w	r3, r3, #32
 80032f2:	6193      	str	r3, [r2, #24]
 80032f4:	4b2f      	ldr	r3, [pc, #188]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	f003 0320 	and.w	r3, r3, #32
 80032fc:	60bb      	str	r3, [r7, #8]
 80032fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003300:	4b2c      	ldr	r3, [pc, #176]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	4a2b      	ldr	r2, [pc, #172]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 8003306:	f043 0304 	orr.w	r3, r3, #4
 800330a:	6193      	str	r3, [r2, #24]
 800330c:	4b29      	ldr	r3, [pc, #164]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	f003 0304 	and.w	r3, r3, #4
 8003314:	607b      	str	r3, [r7, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003318:	4b26      	ldr	r3, [pc, #152]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	4a25      	ldr	r2, [pc, #148]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 800331e:	f043 0308 	orr.w	r3, r3, #8
 8003322:	6193      	str	r3, [r2, #24]
 8003324:	4b23      	ldr	r3, [pc, #140]	; (80033b4 <_ZL12MX_GPIO_Initv+0xf8>)
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	f003 0308 	and.w	r3, r3, #8
 800332c:	603b      	str	r3, [r7, #0]
 800332e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003330:	2200      	movs	r2, #0
 8003332:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003336:	4820      	ldr	r0, [pc, #128]	; (80033b8 <_ZL12MX_GPIO_Initv+0xfc>)
 8003338:	f003 fa6a 	bl	8006810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800333c:	2200      	movs	r2, #0
 800333e:	2102      	movs	r1, #2
 8003340:	481e      	ldr	r0, [pc, #120]	; (80033bc <_ZL12MX_GPIO_Initv+0x100>)
 8003342:	f003 fa65 	bl	8006810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8003346:	2200      	movs	r2, #0
 8003348:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800334c:	481c      	ldr	r0, [pc, #112]	; (80033c0 <_ZL12MX_GPIO_Initv+0x104>)
 800334e:	f003 fa5f 	bl	8006810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8003352:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003356:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003358:	2301      	movs	r3, #1
 800335a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800335c:	2300      	movs	r3, #0
 800335e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003360:	2302      	movs	r3, #2
 8003362:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003364:	f107 0310 	add.w	r3, r7, #16
 8003368:	4619      	mov	r1, r3
 800336a:	4813      	ldr	r0, [pc, #76]	; (80033b8 <_ZL12MX_GPIO_Initv+0xfc>)
 800336c:	f003 f810 	bl	8006390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003370:	2302      	movs	r3, #2
 8003372:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003374:	2301      	movs	r3, #1
 8003376:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003378:	2300      	movs	r3, #0
 800337a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800337c:	2302      	movs	r3, #2
 800337e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003380:	f107 0310 	add.w	r3, r7, #16
 8003384:	4619      	mov	r1, r3
 8003386:	480d      	ldr	r0, [pc, #52]	; (80033bc <_ZL12MX_GPIO_Initv+0x100>)
 8003388:	f003 f802 	bl	8006390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800338c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003390:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003392:	2301      	movs	r3, #1
 8003394:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003396:	2300      	movs	r3, #0
 8003398:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800339a:	2302      	movs	r3, #2
 800339c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800339e:	f107 0310 	add.w	r3, r7, #16
 80033a2:	4619      	mov	r1, r3
 80033a4:	4806      	ldr	r0, [pc, #24]	; (80033c0 <_ZL12MX_GPIO_Initv+0x104>)
 80033a6:	f002 fff3 	bl	8006390 <HAL_GPIO_Init>

}
 80033aa:	bf00      	nop
 80033ac:	3720      	adds	r7, #32
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	40021000 	.word	0x40021000
 80033b8:	40011000 	.word	0x40011000
 80033bc:	40010c00 	.word	0x40010c00
 80033c0:	40010800 	.word	0x40010800

080033c4 <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 80033ca:	2300      	movs	r3, #0
 80033cc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 5); //G registern aktif et
 80033ce:	2305      	movs	r3, #5
 80033d0:	9302      	str	r3, [sp, #8]
 80033d2:	2301      	movs	r3, #1
 80033d4:	9301      	str	r3, [sp, #4]
 80033d6:	1dfb      	adds	r3, r7, #7
 80033d8:	9300      	str	r3, [sp, #0]
 80033da:	2301      	movs	r3, #1
 80033dc:	223e      	movs	r2, #62	; 0x3e
 80033de:	21d0      	movs	r1, #208	; 0xd0
 80033e0:	4826      	ldr	r0, [pc, #152]	; (800347c <_Z14MPU6050_Baslatv+0xb8>)
 80033e2:	f003 fecf 	bl	8007184 <HAL_I2C_Mem_Write>
	config = 0x18;
 80033e6:	2318      	movs	r3, #24
 80033e8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 5); //Gyro 250 d/s'ye ayarlandi.
 80033ea:	2305      	movs	r3, #5
 80033ec:	9302      	str	r3, [sp, #8]
 80033ee:	2301      	movs	r3, #1
 80033f0:	9301      	str	r3, [sp, #4]
 80033f2:	1dfb      	adds	r3, r7, #7
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	2301      	movs	r3, #1
 80033f8:	2216      	movs	r2, #22
 80033fa:	21d0      	movs	r1, #208	; 0xd0
 80033fc:	481f      	ldr	r0, [pc, #124]	; (800347c <_Z14MPU6050_Baslatv+0xb8>)
 80033fe:	f003 fec1 	bl	8007184 <HAL_I2C_Mem_Write>
	config = 0x00;
 8003402:	2300      	movs	r3, #0
 8003404:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8003406:	2305      	movs	r3, #5
 8003408:	9302      	str	r3, [sp, #8]
 800340a:	2301      	movs	r3, #1
 800340c:	9301      	str	r3, [sp, #4]
 800340e:	1dfb      	adds	r3, r7, #7
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	2301      	movs	r3, #1
 8003414:	222d      	movs	r2, #45	; 0x2d
 8003416:	21a6      	movs	r1, #166	; 0xa6
 8003418:	4818      	ldr	r0, [pc, #96]	; (800347c <_Z14MPU6050_Baslatv+0xb8>)
 800341a:	f003 feb3 	bl	8007184 <HAL_I2C_Mem_Write>
	config = 0x08;
 800341e:	2308      	movs	r3, #8
 8003420:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8003422:	2305      	movs	r3, #5
 8003424:	9302      	str	r3, [sp, #8]
 8003426:	2301      	movs	r3, #1
 8003428:	9301      	str	r3, [sp, #4]
 800342a:	1dfb      	adds	r3, r7, #7
 800342c:	9300      	str	r3, [sp, #0]
 800342e:	2301      	movs	r3, #1
 8003430:	222d      	movs	r2, #45	; 0x2d
 8003432:	21a6      	movs	r1, #166	; 0xa6
 8003434:	4811      	ldr	r0, [pc, #68]	; (800347c <_Z14MPU6050_Baslatv+0xb8>)
 8003436:	f003 fea5 	bl	8007184 <HAL_I2C_Mem_Write>
	config = 0x0D;
 800343a:	230d      	movs	r3, #13
 800343c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2c, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 800343e:	2305      	movs	r3, #5
 8003440:	9302      	str	r3, [sp, #8]
 8003442:	2301      	movs	r3, #1
 8003444:	9301      	str	r3, [sp, #4]
 8003446:	1dfb      	adds	r3, r7, #7
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	2301      	movs	r3, #1
 800344c:	222c      	movs	r2, #44	; 0x2c
 800344e:	21a6      	movs	r1, #166	; 0xa6
 8003450:	480a      	ldr	r0, [pc, #40]	; (800347c <_Z14MPU6050_Baslatv+0xb8>)
 8003452:	f003 fe97 	bl	8007184 <HAL_I2C_Mem_Write>
	config = 0x01;
 8003456:	2301      	movs	r3, #1
 8003458:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x31, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 800345a:	2305      	movs	r3, #5
 800345c:	9302      	str	r3, [sp, #8]
 800345e:	2301      	movs	r3, #1
 8003460:	9301      	str	r3, [sp, #4]
 8003462:	1dfb      	adds	r3, r7, #7
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	2301      	movs	r3, #1
 8003468:	2231      	movs	r2, #49	; 0x31
 800346a:	21a6      	movs	r1, #166	; 0xa6
 800346c:	4803      	ldr	r0, [pc, #12]	; (800347c <_Z14MPU6050_Baslatv+0xb8>)
 800346e:	f003 fe89 	bl	8007184 <HAL_I2C_Mem_Write>

	//config = 0x04; //0x04
	//HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_DLPF_REG, 1, &config, 1, 5); //Low Pass Filter 94 Hz'e ayarland


}
 8003472:	bf00      	nop
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	200008b8 	.word	0x200008b8

08003480 <_Z8MagCalibsss>:

void MagCalib(int16_t MAG_X,int16_t MAG_Y,int16_t MAG_Z) {
 8003480:	b5b0      	push	{r4, r5, r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	4603      	mov	r3, r0
 8003488:	80fb      	strh	r3, [r7, #6]
 800348a:	460b      	mov	r3, r1
 800348c:	80bb      	strh	r3, [r7, #4]
 800348e:	4613      	mov	r3, r2
 8003490:	807b      	strh	r3, [r7, #2]
	/*
	MAG_X_CALIB = 0.94941*MAG_X - 0.0029894*MAG_Y + 0.0042334*MAG_Z - 163.26;
	MAG_Y_CALIB = 0.94369*MAG_Y - 0.0029894*MAG_X + 0.010705*MAG_Z + 179.65;
	MAG_Z_CALIB = 0.0042334*MAG_X + 0.010705*MAG_Y + 1.1163*MAG_Z - 139.67;
	*/
	MAG_X_CALIB = 0.9655*MAG_X + 0.01389*MAG_Y - 0.01816*MAG_Z + 16.0;
 8003492:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003496:	4618      	mov	r0, r3
 8003498:	f7fc ffb4 	bl	8000404 <__aeabi_i2d>
 800349c:	a366      	add	r3, pc, #408	; (adr r3, 8003638 <_Z8MagCalibsss+0x1b8>)
 800349e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a2:	f7fd f819 	bl	80004d8 <__aeabi_dmul>
 80034a6:	4602      	mov	r2, r0
 80034a8:	460b      	mov	r3, r1
 80034aa:	4614      	mov	r4, r2
 80034ac:	461d      	mov	r5, r3
 80034ae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7fc ffa6 	bl	8000404 <__aeabi_i2d>
 80034b8:	a361      	add	r3, pc, #388	; (adr r3, 8003640 <_Z8MagCalibsss+0x1c0>)
 80034ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034be:	f7fd f80b 	bl	80004d8 <__aeabi_dmul>
 80034c2:	4602      	mov	r2, r0
 80034c4:	460b      	mov	r3, r1
 80034c6:	4620      	mov	r0, r4
 80034c8:	4629      	mov	r1, r5
 80034ca:	f7fc fe4f 	bl	800016c <__adddf3>
 80034ce:	4602      	mov	r2, r0
 80034d0:	460b      	mov	r3, r1
 80034d2:	4614      	mov	r4, r2
 80034d4:	461d      	mov	r5, r3
 80034d6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fc ff92 	bl	8000404 <__aeabi_i2d>
 80034e0:	a359      	add	r3, pc, #356	; (adr r3, 8003648 <_Z8MagCalibsss+0x1c8>)
 80034e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e6:	f7fc fff7 	bl	80004d8 <__aeabi_dmul>
 80034ea:	4602      	mov	r2, r0
 80034ec:	460b      	mov	r3, r1
 80034ee:	4620      	mov	r0, r4
 80034f0:	4629      	mov	r1, r5
 80034f2:	f7fc fe39 	bl	8000168 <__aeabi_dsub>
 80034f6:	4602      	mov	r2, r0
 80034f8:	460b      	mov	r3, r1
 80034fa:	4610      	mov	r0, r2
 80034fc:	4619      	mov	r1, r3
 80034fe:	f04f 0200 	mov.w	r2, #0
 8003502:	4b5d      	ldr	r3, [pc, #372]	; (8003678 <_Z8MagCalibsss+0x1f8>)
 8003504:	f7fc fe32 	bl	800016c <__adddf3>
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	4610      	mov	r0, r2
 800350e:	4619      	mov	r1, r3
 8003510:	f7fd fa92 	bl	8000a38 <__aeabi_d2iz>
 8003514:	4603      	mov	r3, r0
 8003516:	b21a      	sxth	r2, r3
 8003518:	4b58      	ldr	r3, [pc, #352]	; (800367c <_Z8MagCalibsss+0x1fc>)
 800351a:	801a      	strh	r2, [r3, #0]
	MAG_Y_CALIB = 0.01389*MAG_X + 0.9476*MAG_Y + 0.006714*MAG_Z + 103.3;
 800351c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003520:	4618      	mov	r0, r3
 8003522:	f7fc ff6f 	bl	8000404 <__aeabi_i2d>
 8003526:	a346      	add	r3, pc, #280	; (adr r3, 8003640 <_Z8MagCalibsss+0x1c0>)
 8003528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352c:	f7fc ffd4 	bl	80004d8 <__aeabi_dmul>
 8003530:	4602      	mov	r2, r0
 8003532:	460b      	mov	r3, r1
 8003534:	4614      	mov	r4, r2
 8003536:	461d      	mov	r5, r3
 8003538:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800353c:	4618      	mov	r0, r3
 800353e:	f7fc ff61 	bl	8000404 <__aeabi_i2d>
 8003542:	a343      	add	r3, pc, #268	; (adr r3, 8003650 <_Z8MagCalibsss+0x1d0>)
 8003544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003548:	f7fc ffc6 	bl	80004d8 <__aeabi_dmul>
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	4620      	mov	r0, r4
 8003552:	4629      	mov	r1, r5
 8003554:	f7fc fe0a 	bl	800016c <__adddf3>
 8003558:	4602      	mov	r2, r0
 800355a:	460b      	mov	r3, r1
 800355c:	4614      	mov	r4, r2
 800355e:	461d      	mov	r5, r3
 8003560:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003564:	4618      	mov	r0, r3
 8003566:	f7fc ff4d 	bl	8000404 <__aeabi_i2d>
 800356a:	a33b      	add	r3, pc, #236	; (adr r3, 8003658 <_Z8MagCalibsss+0x1d8>)
 800356c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003570:	f7fc ffb2 	bl	80004d8 <__aeabi_dmul>
 8003574:	4602      	mov	r2, r0
 8003576:	460b      	mov	r3, r1
 8003578:	4620      	mov	r0, r4
 800357a:	4629      	mov	r1, r5
 800357c:	f7fc fdf6 	bl	800016c <__adddf3>
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	4610      	mov	r0, r2
 8003586:	4619      	mov	r1, r3
 8003588:	a335      	add	r3, pc, #212	; (adr r3, 8003660 <_Z8MagCalibsss+0x1e0>)
 800358a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358e:	f7fc fded 	bl	800016c <__adddf3>
 8003592:	4602      	mov	r2, r0
 8003594:	460b      	mov	r3, r1
 8003596:	4610      	mov	r0, r2
 8003598:	4619      	mov	r1, r3
 800359a:	f7fd fa4d 	bl	8000a38 <__aeabi_d2iz>
 800359e:	4603      	mov	r3, r0
 80035a0:	b21a      	sxth	r2, r3
 80035a2:	4b37      	ldr	r3, [pc, #220]	; (8003680 <_Z8MagCalibsss+0x200>)
 80035a4:	801a      	strh	r2, [r3, #0]
	MAG_Z_CALIB = 0.006714*MAG_Y - 0.01816*MAG_X + 1.094*MAG_Z - 8.554;
 80035a6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7fc ff2a 	bl	8000404 <__aeabi_i2d>
 80035b0:	a329      	add	r3, pc, #164	; (adr r3, 8003658 <_Z8MagCalibsss+0x1d8>)
 80035b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b6:	f7fc ff8f 	bl	80004d8 <__aeabi_dmul>
 80035ba:	4602      	mov	r2, r0
 80035bc:	460b      	mov	r3, r1
 80035be:	4614      	mov	r4, r2
 80035c0:	461d      	mov	r5, r3
 80035c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fc ff1c 	bl	8000404 <__aeabi_i2d>
 80035cc:	a31e      	add	r3, pc, #120	; (adr r3, 8003648 <_Z8MagCalibsss+0x1c8>)
 80035ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d2:	f7fc ff81 	bl	80004d8 <__aeabi_dmul>
 80035d6:	4602      	mov	r2, r0
 80035d8:	460b      	mov	r3, r1
 80035da:	4620      	mov	r0, r4
 80035dc:	4629      	mov	r1, r5
 80035de:	f7fc fdc3 	bl	8000168 <__aeabi_dsub>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	4614      	mov	r4, r2
 80035e8:	461d      	mov	r5, r3
 80035ea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fc ff08 	bl	8000404 <__aeabi_i2d>
 80035f4:	a31c      	add	r3, pc, #112	; (adr r3, 8003668 <_Z8MagCalibsss+0x1e8>)
 80035f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035fa:	f7fc ff6d 	bl	80004d8 <__aeabi_dmul>
 80035fe:	4602      	mov	r2, r0
 8003600:	460b      	mov	r3, r1
 8003602:	4620      	mov	r0, r4
 8003604:	4629      	mov	r1, r5
 8003606:	f7fc fdb1 	bl	800016c <__adddf3>
 800360a:	4602      	mov	r2, r0
 800360c:	460b      	mov	r3, r1
 800360e:	4610      	mov	r0, r2
 8003610:	4619      	mov	r1, r3
 8003612:	a317      	add	r3, pc, #92	; (adr r3, 8003670 <_Z8MagCalibsss+0x1f0>)
 8003614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003618:	f7fc fda6 	bl	8000168 <__aeabi_dsub>
 800361c:	4602      	mov	r2, r0
 800361e:	460b      	mov	r3, r1
 8003620:	4610      	mov	r0, r2
 8003622:	4619      	mov	r1, r3
 8003624:	f7fd fa08 	bl	8000a38 <__aeabi_d2iz>
 8003628:	4603      	mov	r3, r0
 800362a:	b21a      	sxth	r2, r3
 800362c:	4b15      	ldr	r3, [pc, #84]	; (8003684 <_Z8MagCalibsss+0x204>)
 800362e:	801a      	strh	r2, [r3, #0]
}
 8003630:	bf00      	nop
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bdb0      	pop	{r4, r5, r7, pc}
 8003638:	4189374c 	.word	0x4189374c
 800363c:	3feee560 	.word	0x3feee560
 8003640:	3dee7818 	.word	0x3dee7818
 8003644:	3f8c725c 	.word	0x3f8c725c
 8003648:	f861a60d 	.word	0xf861a60d
 800364c:	3f929888 	.word	0x3f929888
 8003650:	3c361134 	.word	0x3c361134
 8003654:	3fee52bd 	.word	0x3fee52bd
 8003658:	a6ce3583 	.word	0xa6ce3583
 800365c:	3f7b8023 	.word	0x3f7b8023
 8003660:	33333333 	.word	0x33333333
 8003664:	4059d333 	.word	0x4059d333
 8003668:	24dd2f1b 	.word	0x24dd2f1b
 800366c:	3ff18106 	.word	0x3ff18106
 8003670:	e353f7cf 	.word	0xe353f7cf
 8003674:	40211ba5 	.word	0x40211ba5
 8003678:	40300000 	.word	0x40300000
 800367c:	2000175a 	.word	0x2000175a
 8003680:	2000175c 	.word	0x2000175c
 8003684:	2000175e 	.word	0x2000175e

08003688 <_Z9checkModei>:

void checkMode(int mod_ch) {
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
	  if(mod_ch < 1400) {
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8003696:	da0d      	bge.n	80036b4 <_Z9checkModei+0x2c>

		  controller.mod = STABILIZE;
 8003698:	4b11      	ldr	r3, [pc, #68]	; (80036e0 <_Z9checkModei+0x58>)
 800369a:	2200      	movs	r2, #0
 800369c:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
		  controller.z0 = EKF.alt_gnd;
 80036a0:	4b10      	ldr	r3, [pc, #64]	; (80036e4 <_Z9checkModei+0x5c>)
 80036a2:	f8d3 3264 	ldr.w	r3, [r3, #612]	; 0x264
 80036a6:	4a0e      	ldr	r2, [pc, #56]	; (80036e0 <_Z9checkModei+0x58>)
 80036a8:	f8c2 317c 	str.w	r3, [r2, #380]	; 0x17c
		  controller.p_alt.reset();
 80036ac:	480e      	ldr	r0, [pc, #56]	; (80036e8 <_Z9checkModei+0x60>)
 80036ae:	f00c fb4f 	bl	800fd50 <_ZN3PID5resetEv>
	  }

	  else {
		  controller.mod = ALT_HOLD;
	  }
}
 80036b2:	e011      	b.n	80036d8 <_Z9checkModei+0x50>
	  else if (mod_ch >=1400 && mod_ch <1700) {
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 80036ba:	db09      	blt.n	80036d0 <_Z9checkModei+0x48>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f240 62a3 	movw	r2, #1699	; 0x6a3
 80036c2:	4293      	cmp	r3, r2
 80036c4:	dc04      	bgt.n	80036d0 <_Z9checkModei+0x48>
		  controller.mod = ALT_HOLD;
 80036c6:	4b06      	ldr	r3, [pc, #24]	; (80036e0 <_Z9checkModei+0x58>)
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
}
 80036ce:	e003      	b.n	80036d8 <_Z9checkModei+0x50>
		  controller.mod = ALT_HOLD;
 80036d0:	4b03      	ldr	r3, [pc, #12]	; (80036e0 <_Z9checkModei+0x58>)
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
}
 80036d8:	bf00      	nop
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	20001098 	.word	0x20001098
 80036e4:	20000d90 	.word	0x20000d90
 80036e8:	20001438 	.word	0x20001438

080036ec <_Z9Check_Armv>:

void Check_Arm() {
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
	if(!armed) {
 80036f0:	4b29      	ldr	r3, [pc, #164]	; (8003798 <_Z9Check_Armv+0xac>)
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	f083 0301 	eor.w	r3, r3, #1
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d049      	beq.n	8003792 <_Z9Check_Armv+0xa6>
		if((ch[2] < CH3_MIN + 100) && (ch[3] > 1700)) {
 80036fe:	4b27      	ldr	r3, [pc, #156]	; (800379c <_Z9Check_Armv+0xb0>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f240 424b 	movw	r2, #1099	; 0x44b
 8003706:	4293      	cmp	r3, r2
 8003708:	dc3f      	bgt.n	800378a <_Z9Check_Armv+0x9e>
 800370a:	4b24      	ldr	r3, [pc, #144]	; (800379c <_Z9Check_Armv+0xb0>)
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8003712:	4293      	cmp	r3, r2
 8003714:	dd39      	ble.n	800378a <_Z9Check_Armv+0x9e>
				if(!arm_start){
 8003716:	4b22      	ldr	r3, [pc, #136]	; (80037a0 <_Z9Check_Armv+0xb4>)
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	f083 0301 	eor.w	r3, r3, #1
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	d008      	beq.n	8003736 <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 8003724:	f002 fa06 	bl	8005b34 <HAL_GetTick>
 8003728:	4603      	mov	r3, r0
 800372a:	461a      	mov	r2, r3
 800372c:	4b1d      	ldr	r3, [pc, #116]	; (80037a4 <_Z9Check_Armv+0xb8>)
 800372e:	601a      	str	r2, [r3, #0]
					arm_start = true;
 8003730:	4b1b      	ldr	r3, [pc, #108]	; (80037a0 <_Z9Check_Armv+0xb4>)
 8003732:	2201      	movs	r2, #1
 8003734:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 8003736:	f002 f9fd 	bl	8005b34 <HAL_GetTick>
 800373a:	4603      	mov	r3, r0
 800373c:	4a19      	ldr	r2, [pc, #100]	; (80037a4 <_Z9Check_Armv+0xb8>)
 800373e:	6812      	ldr	r2, [r2, #0]
 8003740:	1a9b      	subs	r3, r3, r2
 8003742:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003746:	4293      	cmp	r3, r2
 8003748:	bf8c      	ite	hi
 800374a:	2301      	movhi	r3, #1
 800374c:	2300      	movls	r3, #0
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2b00      	cmp	r3, #0
 8003752:	d01e      	beq.n	8003792 <_Z9Check_Armv+0xa6>
					controller.pid_roll.reset();
 8003754:	4814      	ldr	r0, [pc, #80]	; (80037a8 <_Z9Check_Armv+0xbc>)
 8003756:	f00c fafb 	bl	800fd50 <_ZN3PID5resetEv>
					controller.pid_pitch.reset();
 800375a:	4814      	ldr	r0, [pc, #80]	; (80037ac <_Z9Check_Armv+0xc0>)
 800375c:	f00c faf8 	bl	800fd50 <_ZN3PID5resetEv>
					controller.pid_yaw.reset();
 8003760:	4813      	ldr	r0, [pc, #76]	; (80037b0 <_Z9Check_Armv+0xc4>)
 8003762:	f00c faf5 	bl	800fd50 <_ZN3PID5resetEv>
					armed = true;
 8003766:	4b0c      	ldr	r3, [pc, #48]	; (8003798 <_Z9Check_Armv+0xac>)
 8003768:	2201      	movs	r2, #1
 800376a:	701a      	strb	r2, [r3, #0]
					EKF.armed = true;
 800376c:	4b11      	ldr	r3, [pc, #68]	; (80037b4 <_Z9Check_Armv+0xc8>)
 800376e:	2201      	movs	r2, #1
 8003770:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8003774:	2201      	movs	r2, #1
 8003776:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800377a:	480f      	ldr	r0, [pc, #60]	; (80037b8 <_Z9Check_Armv+0xcc>)
 800377c:	f003 f848 	bl	8006810 <HAL_GPIO_WritePin>
					EKF.sb = 1e-3;
 8003780:	4b0c      	ldr	r3, [pc, #48]	; (80037b4 <_Z9Check_Armv+0xc8>)
 8003782:	4a0e      	ldr	r2, [pc, #56]	; (80037bc <_Z9Check_Armv+0xd0>)
 8003784:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				if(HAL_GetTick() - arm_timer > 3000) {
 8003788:	e003      	b.n	8003792 <_Z9Check_Armv+0xa6>
				}

		}

		else {
			arm_start = false;
 800378a:	4b05      	ldr	r3, [pc, #20]	; (80037a0 <_Z9Check_Armv+0xb4>)
 800378c:	2200      	movs	r2, #0
 800378e:	701a      	strb	r2, [r3, #0]
		}
	}

}
 8003790:	e7ff      	b.n	8003792 <_Z9Check_Armv+0xa6>
 8003792:	bf00      	nop
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	200016b1 	.word	0x200016b1
 800379c:	20001658 	.word	0x20001658
 80037a0:	200016b0 	.word	0x200016b0
 80037a4:	200016a4 	.word	0x200016a4
 80037a8:	20001240 	.word	0x20001240
 80037ac:	200012e8 	.word	0x200012e8
 80037b0:	20001390 	.word	0x20001390
 80037b4:	20000d90 	.word	0x20000d90
 80037b8:	40010800 	.word	0x40010800
 80037bc:	3a83126f 	.word	0x3a83126f

080037c0 <_Z12Check_Disarmv>:

void Check_Disarm() {
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
	if(armed) {
 80037c4:	4b21      	ldr	r3, [pc, #132]	; (800384c <_Z12Check_Disarmv+0x8c>)
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d03c      	beq.n	8003846 <_Z12Check_Disarmv+0x86>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 80037cc:	4b20      	ldr	r3, [pc, #128]	; (8003850 <_Z12Check_Disarmv+0x90>)
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f240 424b 	movw	r2, #1099	; 0x44b
 80037d4:	4293      	cmp	r3, r2
 80037d6:	dc32      	bgt.n	800383e <_Z12Check_Disarmv+0x7e>
 80037d8:	4b1d      	ldr	r3, [pc, #116]	; (8003850 <_Z12Check_Disarmv+0x90>)
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	f240 424b 	movw	r2, #1099	; 0x44b
 80037e0:	4293      	cmp	r3, r2
 80037e2:	dc2c      	bgt.n	800383e <_Z12Check_Disarmv+0x7e>
				if(!disarm_start){
 80037e4:	4b1b      	ldr	r3, [pc, #108]	; (8003854 <_Z12Check_Disarmv+0x94>)
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	f083 0301 	eor.w	r3, r3, #1
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d008      	beq.n	8003804 <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 80037f2:	f002 f99f 	bl	8005b34 <HAL_GetTick>
 80037f6:	4603      	mov	r3, r0
 80037f8:	461a      	mov	r2, r3
 80037fa:	4b17      	ldr	r3, [pc, #92]	; (8003858 <_Z12Check_Disarmv+0x98>)
 80037fc:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 80037fe:	4b15      	ldr	r3, [pc, #84]	; (8003854 <_Z12Check_Disarmv+0x94>)
 8003800:	2201      	movs	r2, #1
 8003802:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 8003804:	f002 f996 	bl	8005b34 <HAL_GetTick>
 8003808:	4603      	mov	r3, r0
 800380a:	4a13      	ldr	r2, [pc, #76]	; (8003858 <_Z12Check_Disarmv+0x98>)
 800380c:	6812      	ldr	r2, [r2, #0]
 800380e:	1a9b      	subs	r3, r3, r2
 8003810:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003814:	4293      	cmp	r3, r2
 8003816:	bf8c      	ite	hi
 8003818:	2301      	movhi	r3, #1
 800381a:	2300      	movls	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d011      	beq.n	8003846 <_Z12Check_Disarmv+0x86>
					armed = false;
 8003822:	4b0a      	ldr	r3, [pc, #40]	; (800384c <_Z12Check_Disarmv+0x8c>)
 8003824:	2200      	movs	r2, #0
 8003826:	701a      	strb	r2, [r3, #0]
					EKF.armed = false;
 8003828:	4b0c      	ldr	r3, [pc, #48]	; (800385c <_Z12Check_Disarmv+0x9c>)
 800382a:	2200      	movs	r2, #0
 800382c:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8003830:	2200      	movs	r2, #0
 8003832:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003836:	480a      	ldr	r0, [pc, #40]	; (8003860 <_Z12Check_Disarmv+0xa0>)
 8003838:	f002 ffea 	bl	8006810 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 800383c:	e003      	b.n	8003846 <_Z12Check_Disarmv+0x86>
				}

		}

		else {
			disarm_start = false;
 800383e:	4b05      	ldr	r3, [pc, #20]	; (8003854 <_Z12Check_Disarmv+0x94>)
 8003840:	2200      	movs	r2, #0
 8003842:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003844:	e7ff      	b.n	8003846 <_Z12Check_Disarmv+0x86>
 8003846:	bf00      	nop
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	200016b1 	.word	0x200016b1
 8003850:	20001658 	.word	0x20001658
 8003854:	200016b2 	.word	0x200016b2
 8003858:	200016a8 	.word	0x200016a8
 800385c:	20000d90 	.word	0x20000d90
 8003860:	40010800 	.word	0x40010800

08003864 <_Z9TelemPackv>:

void TelemPack() {
 8003864:	b580      	push	{r7, lr}
 8003866:	af00      	add	r7, sp, #0
	  telem_pack.attitude.roll  = state.angles[0];
 8003868:	4b99      	ldr	r3, [pc, #612]	; (8003ad0 <_Z9TelemPackv+0x26c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a99      	ldr	r2, [pc, #612]	; (8003ad4 <_Z9TelemPackv+0x270>)
 800386e:	6013      	str	r3, [r2, #0]
	  telem_pack.attitude.pitch = state.angles[1];
 8003870:	4b97      	ldr	r3, [pc, #604]	; (8003ad0 <_Z9TelemPackv+0x26c>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	4a97      	ldr	r2, [pc, #604]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003876:	6053      	str	r3, [r2, #4]
	  telem_pack.attitude.yaw   = state.angles[2];
 8003878:	4b95      	ldr	r3, [pc, #596]	; (8003ad0 <_Z9TelemPackv+0x26c>)
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	4a95      	ldr	r2, [pc, #596]	; (8003ad4 <_Z9TelemPackv+0x270>)
 800387e:	6093      	str	r3, [r2, #8]

	  telem_pack.pwm.w1 = controller_output[0];
 8003880:	4b95      	ldr	r3, [pc, #596]	; (8003ad8 <_Z9TelemPackv+0x274>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	b29a      	uxth	r2, r3
 8003886:	4b93      	ldr	r3, [pc, #588]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003888:	861a      	strh	r2, [r3, #48]	; 0x30
	  telem_pack.pwm.w2 = controller_output[1];
 800388a:	4b93      	ldr	r3, [pc, #588]	; (8003ad8 <_Z9TelemPackv+0x274>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	b29a      	uxth	r2, r3
 8003890:	4b90      	ldr	r3, [pc, #576]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003892:	865a      	strh	r2, [r3, #50]	; 0x32
	  telem_pack.pwm.w3 = controller_output[2];
 8003894:	4b90      	ldr	r3, [pc, #576]	; (8003ad8 <_Z9TelemPackv+0x274>)
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	b29a      	uxth	r2, r3
 800389a:	4b8e      	ldr	r3, [pc, #568]	; (8003ad4 <_Z9TelemPackv+0x270>)
 800389c:	869a      	strh	r2, [r3, #52]	; 0x34
	  telem_pack.pwm.w4 = controller_output[3];
 800389e:	4b8e      	ldr	r3, [pc, #568]	; (8003ad8 <_Z9TelemPackv+0x274>)
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	b29a      	uxth	r2, r3
 80038a4:	4b8b      	ldr	r3, [pc, #556]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80038a6:	86da      	strh	r2, [r3, #54]	; 0x36

	  telem_pack.attitude_des.roll  = controller.roll_des;
 80038a8:	4b8c      	ldr	r3, [pc, #560]	; (8003adc <_Z9TelemPackv+0x278>)
 80038aa:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80038ae:	4a89      	ldr	r2, [pc, #548]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80038b0:	60d3      	str	r3, [r2, #12]
	  telem_pack.attitude_des.pitch = controller.pitch_des;
 80038b2:	4b8a      	ldr	r3, [pc, #552]	; (8003adc <_Z9TelemPackv+0x278>)
 80038b4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80038b8:	4a86      	ldr	r2, [pc, #536]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80038ba:	6113      	str	r3, [r2, #16]
	  telem_pack.attitude_des.yaw   = yaw_counter;
 80038bc:	4b88      	ldr	r3, [pc, #544]	; (8003ae0 <_Z9TelemPackv+0x27c>)
 80038be:	f993 3000 	ldrsb.w	r3, [r3]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fd f9ea 	bl	8000c9c <__aeabi_i2f>
 80038c8:	4603      	mov	r3, r0
 80038ca:	4a82      	ldr	r2, [pc, #520]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80038cc:	6153      	str	r3, [r2, #20]

	  telem_pack.attitude_rate.roll  = state.rates[0];
 80038ce:	4b80      	ldr	r3, [pc, #512]	; (8003ad0 <_Z9TelemPackv+0x26c>)
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	4a80      	ldr	r2, [pc, #512]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80038d4:	6193      	str	r3, [r2, #24]
	  telem_pack.attitude_rate.pitch = state.rates[1];
 80038d6:	4b7e      	ldr	r3, [pc, #504]	; (8003ad0 <_Z9TelemPackv+0x26c>)
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	4a7e      	ldr	r2, [pc, #504]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80038dc:	61d3      	str	r3, [r2, #28]
	  telem_pack.attitude_rate.yaw 	 = state.rates[2];
 80038de:	4b7c      	ldr	r3, [pc, #496]	; (8003ad0 <_Z9TelemPackv+0x26c>)
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	4a7c      	ldr	r2, [pc, #496]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80038e4:	6213      	str	r3, [r2, #32]

	  telem_pack.attitude_rate_des.roll =  state_des.rates[0];
 80038e6:	4b7f      	ldr	r3, [pc, #508]	; (8003ae4 <_Z9TelemPackv+0x280>)
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	4a7a      	ldr	r2, [pc, #488]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80038ec:	6253      	str	r3, [r2, #36]	; 0x24
	  telem_pack.attitude_rate_des.pitch = state_des.rates[1];
 80038ee:	4b7d      	ldr	r3, [pc, #500]	; (8003ae4 <_Z9TelemPackv+0x280>)
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	4a78      	ldr	r2, [pc, #480]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80038f4:	6293      	str	r3, [r2, #40]	; 0x28

	  telem_pack.ekf.roll_acc  = EKF.roll_acc;
 80038f6:	4b7c      	ldr	r3, [pc, #496]	; (8003ae8 <_Z9TelemPackv+0x284>)
 80038f8:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 80038fc:	4a75      	ldr	r2, [pc, #468]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80038fe:	6393      	str	r3, [r2, #56]	; 0x38
	  telem_pack.ekf.pitch_acc = EKF.pitch_acc;
 8003900:	4b79      	ldr	r3, [pc, #484]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003902:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8003906:	4a73      	ldr	r2, [pc, #460]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003908:	63d3      	str	r3, [r2, #60]	; 0x3c

	  telem_pack.ekf.roll_gyro  = EKF.gyro[0];
 800390a:	4b77      	ldr	r3, [pc, #476]	; (8003ae8 <_Z9TelemPackv+0x284>)
 800390c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8003910:	4a70      	ldr	r2, [pc, #448]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003912:	6413      	str	r3, [r2, #64]	; 0x40
	  telem_pack.ekf.pitch_gyro = EKF.gyro[1];
 8003914:	4b74      	ldr	r3, [pc, #464]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003916:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800391a:	4a6e      	ldr	r2, [pc, #440]	; (8003ad4 <_Z9TelemPackv+0x270>)
 800391c:	6453      	str	r3, [r2, #68]	; 0x44

	  telem_pack.ekf.roll_comp =  EKF.roll_bias;
 800391e:	4b72      	ldr	r3, [pc, #456]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003920:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003924:	4a6b      	ldr	r2, [pc, #428]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003926:	6493      	str	r3, [r2, #72]	; 0x48
	  telem_pack.ekf.pitch_comp = EKF.pitch_bias;
 8003928:	4b6f      	ldr	r3, [pc, #444]	; (8003ae8 <_Z9TelemPackv+0x284>)
 800392a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800392e:	4a69      	ldr	r2, [pc, #420]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003930:	64d3      	str	r3, [r2, #76]	; 0x4c

	  telem_pack.ekf.roll_ekf =  EKF.roll_ekf;
 8003932:	4b6d      	ldr	r3, [pc, #436]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003934:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8003938:	4a66      	ldr	r2, [pc, #408]	; (8003ad4 <_Z9TelemPackv+0x270>)
 800393a:	6513      	str	r3, [r2, #80]	; 0x50
	  telem_pack.ekf.pitch_ekf = EKF.pitch_ekf;
 800393c:	4b6a      	ldr	r3, [pc, #424]	; (8003ae8 <_Z9TelemPackv+0x284>)
 800393e:	f8d3 31e4 	ldr.w	r3, [r3, #484]	; 0x1e4
 8003942:	4a64      	ldr	r2, [pc, #400]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003944:	6553      	str	r3, [r2, #84]	; 0x54

	  telem_pack.pid_roll.P = controller.pid_roll.P;
 8003946:	4b65      	ldr	r3, [pc, #404]	; (8003adc <_Z9TelemPackv+0x278>)
 8003948:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 800394c:	4a61      	ldr	r2, [pc, #388]	; (8003ad4 <_Z9TelemPackv+0x270>)
 800394e:	6593      	str	r3, [r2, #88]	; 0x58
	  telem_pack.pid_roll.I = controller.pid_roll.I;
 8003950:	4b62      	ldr	r3, [pc, #392]	; (8003adc <_Z9TelemPackv+0x278>)
 8003952:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 8003956:	4a5f      	ldr	r2, [pc, #380]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003958:	65d3      	str	r3, [r2, #92]	; 0x5c
	  telem_pack.pid_roll.D = controller.pid_roll.D;
 800395a:	4b60      	ldr	r3, [pc, #384]	; (8003adc <_Z9TelemPackv+0x278>)
 800395c:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 8003960:	4a5c      	ldr	r2, [pc, #368]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003962:	6613      	str	r3, [r2, #96]	; 0x60
	  telem_pack.pid_roll.pd_roll_sat_buf = controller.pid_roll.pd_roll_sat_buf;
 8003964:	4b5d      	ldr	r3, [pc, #372]	; (8003adc <_Z9TelemPackv+0x278>)
 8003966:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800396a:	4a5a      	ldr	r2, [pc, #360]	; (8003ad4 <_Z9TelemPackv+0x270>)
 800396c:	6653      	str	r3, [r2, #100]	; 0x64

	  telem_pack.pid_pitch.P = controller.pid_pitch.P;
 800396e:	4b5b      	ldr	r3, [pc, #364]	; (8003adc <_Z9TelemPackv+0x278>)
 8003970:	f8d3 32dc 	ldr.w	r3, [r3, #732]	; 0x2dc
 8003974:	4a57      	ldr	r2, [pc, #348]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003976:	6693      	str	r3, [r2, #104]	; 0x68
	  telem_pack.pid_pitch.I = controller.pid_pitch.I;
 8003978:	4b58      	ldr	r3, [pc, #352]	; (8003adc <_Z9TelemPackv+0x278>)
 800397a:	f8d3 32e0 	ldr.w	r3, [r3, #736]	; 0x2e0
 800397e:	4a55      	ldr	r2, [pc, #340]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003980:	66d3      	str	r3, [r2, #108]	; 0x6c
	  telem_pack.pid_pitch.D = controller.pid_pitch.D;
 8003982:	4b56      	ldr	r3, [pc, #344]	; (8003adc <_Z9TelemPackv+0x278>)
 8003984:	f8d3 32e4 	ldr.w	r3, [r3, #740]	; 0x2e4
 8003988:	4a52      	ldr	r2, [pc, #328]	; (8003ad4 <_Z9TelemPackv+0x270>)
 800398a:	6713      	str	r3, [r2, #112]	; 0x70
	  telem_pack.pid_pitch.pd_roll_sat_buf = controller.pid_pitch.pd_roll_sat_buf;
 800398c:	4b53      	ldr	r3, [pc, #332]	; (8003adc <_Z9TelemPackv+0x278>)
 800398e:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8003992:	4a50      	ldr	r2, [pc, #320]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003994:	6753      	str	r3, [r2, #116]	; 0x74

	  telem_pack.sonar_alt = EKF.sonar_alt;
 8003996:	4b54      	ldr	r3, [pc, #336]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003998:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800399c:	4a4d      	ldr	r2, [pc, #308]	; (8003ad4 <_Z9TelemPackv+0x270>)
 800399e:	6793      	str	r3, [r2, #120]	; 0x78
	  telem_pack.velocity_body.z = EKF.vz;
 80039a0:	4b51      	ldr	r3, [pc, #324]	; (8003ae8 <_Z9TelemPackv+0x284>)
 80039a2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80039a6:	4a4b      	ldr	r2, [pc, #300]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80039a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  telem_pack.position_body.z = EKF.alt_gnd;
 80039ac:	4b4e      	ldr	r3, [pc, #312]	; (8003ae8 <_Z9TelemPackv+0x284>)
 80039ae:	f8d3 3264 	ldr.w	r3, [r3, #612]	; 0x264
 80039b2:	4a48      	ldr	r2, [pc, #288]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80039b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	  telem_pack.cam_data.detected = cam_data_20.detected;
 80039b8:	4b4c      	ldr	r3, [pc, #304]	; (8003aec <_Z9TelemPackv+0x288>)
 80039ba:	781a      	ldrb	r2, [r3, #0]
 80039bc:	4b45      	ldr	r3, [pc, #276]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80039be:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	  telem_pack.cam_data.x = cam_data_20.x;
 80039c2:	4b4a      	ldr	r3, [pc, #296]	; (8003aec <_Z9TelemPackv+0x288>)
 80039c4:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 80039c8:	b21a      	sxth	r2, r3
 80039ca:	4b42      	ldr	r3, [pc, #264]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80039cc:	f8a3 209d 	strh.w	r2, [r3, #157]	; 0x9d
	  telem_pack.cam_data.y = cam_data_20.y;
 80039d0:	4b46      	ldr	r3, [pc, #280]	; (8003aec <_Z9TelemPackv+0x288>)
 80039d2:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 80039d6:	b21a      	sxth	r2, r3
 80039d8:	4b3e      	ldr	r3, [pc, #248]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80039da:	f8a3 209f 	strh.w	r2, [r3, #159]	; 0x9f
	  telem_pack.cam_data.z_cam = cam_data_20.z_cam;
 80039de:	4b43      	ldr	r3, [pc, #268]	; (8003aec <_Z9TelemPackv+0x288>)
 80039e0:	f9b3 3005 	ldrsh.w	r3, [r3, #5]
 80039e4:	b21a      	sxth	r2, r3
 80039e6:	4b3b      	ldr	r3, [pc, #236]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80039e8:	f8a3 20a1 	strh.w	r2, [r3, #161]	; 0xa1


	  telem_pack.position_body.x = EKF.x;
 80039ec:	4b3e      	ldr	r3, [pc, #248]	; (8003ae8 <_Z9TelemPackv+0x284>)
 80039ee:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80039f2:	4a38      	ldr	r2, [pc, #224]	; (8003ad4 <_Z9TelemPackv+0x270>)
 80039f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	  telem_pack.velocity_body.x = EKF.vx;
 80039f8:	4b3b      	ldr	r3, [pc, #236]	; (8003ae8 <_Z9TelemPackv+0x284>)
 80039fa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80039fe:	4a35      	ldr	r2, [pc, #212]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a00:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	  telem_pack.position_body.y = EKF.y;
 8003a04:	4b38      	ldr	r3, [pc, #224]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003a06:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8003a0a:	4a32      	ldr	r2, [pc, #200]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a0c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	  telem_pack.velocity_body.y = EKF.vy;
 8003a10:	4b35      	ldr	r3, [pc, #212]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003a12:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 8003a16:	4a2f      	ldr	r2, [pc, #188]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

	  telem_pack.alt_thr = controller.alt_thr;
 8003a1c:	4b2f      	ldr	r3, [pc, #188]	; (8003adc <_Z9TelemPackv+0x278>)
 8003a1e:	f8d3 3598 	ldr.w	r3, [r3, #1432]	; 0x598
 8003a22:	4a2c      	ldr	r2, [pc, #176]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a24:	67d3      	str	r3, [r2, #124]	; 0x7c

	  telem_pack.time_millis = HAL_GetTick();
 8003a26:	f002 f885 	bl	8005b34 <HAL_GetTick>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	4a29      	ldr	r2, [pc, #164]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a2e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	  telem_pack.acc.x = EKF.acc_pos_x;
 8003a32:	4b2d      	ldr	r3, [pc, #180]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003a34:	f8d3 218c 	ldr.w	r2, [r3, #396]	; 0x18c
 8003a38:	4b26      	ldr	r3, [pc, #152]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a3a:	f8c3 20a5 	str.w	r2, [r3, #165]	; 0xa5
	  telem_pack.acc.y = EKF.acc_pos_y;
 8003a3e:	4b2a      	ldr	r3, [pc, #168]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003a40:	f8d3 2190 	ldr.w	r2, [r3, #400]	; 0x190
 8003a44:	4b23      	ldr	r3, [pc, #140]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a46:	f8c3 20a9 	str.w	r2, [r3, #169]	; 0xa9
	  telem_pack.acc.z = accZm;
 8003a4a:	4b29      	ldr	r3, [pc, #164]	; (8003af0 <_Z9TelemPackv+0x28c>)
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	4b21      	ldr	r3, [pc, #132]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a50:	f8c3 20ad 	str.w	r2, [r3, #173]	; 0xad

	  telem_pack.mag.x = MAG_X_CALIB;
 8003a54:	4b27      	ldr	r3, [pc, #156]	; (8003af4 <_Z9TelemPackv+0x290>)
 8003a56:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003a5a:	4b1e      	ldr	r3, [pc, #120]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a5c:	f8a3 20b1 	strh.w	r2, [r3, #177]	; 0xb1
	  telem_pack.mag.y = MAG_Y_CALIB;
 8003a60:	4b25      	ldr	r3, [pc, #148]	; (8003af8 <_Z9TelemPackv+0x294>)
 8003a62:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003a66:	4b1b      	ldr	r3, [pc, #108]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a68:	f8a3 20b3 	strh.w	r2, [r3, #179]	; 0xb3
	  telem_pack.mag.z = MAG_Z_CALIB;
 8003a6c:	4b23      	ldr	r3, [pc, #140]	; (8003afc <_Z9TelemPackv+0x298>)
 8003a6e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003a72:	4b18      	ldr	r3, [pc, #96]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a74:	f8a3 20b5 	strh.w	r2, [r3, #181]	; 0xb5

	  telem_pack.gps.lla.x = gpsData.ggastruct.lcation.latitude;
 8003a78:	4b21      	ldr	r3, [pc, #132]	; (8003b00 <_Z9TelemPackv+0x29c>)
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	4b15      	ldr	r3, [pc, #84]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a7e:	f8c3 20b7 	str.w	r2, [r3, #183]	; 0xb7
	  telem_pack.gps.lla.y = gpsData.ggastruct.lcation.longitude;
 8003a82:	4b1f      	ldr	r3, [pc, #124]	; (8003b00 <_Z9TelemPackv+0x29c>)
 8003a84:	689a      	ldr	r2, [r3, #8]
 8003a86:	4b13      	ldr	r3, [pc, #76]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a88:	f8c3 20bb 	str.w	r2, [r3, #187]	; 0xbb

	  telem_pack.gps.pos_body.x = EKF.xbody;
 8003a8c:	4b16      	ldr	r3, [pc, #88]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003a8e:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 8003a92:	4b10      	ldr	r3, [pc, #64]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003a94:	f8c3 20cf 	str.w	r2, [r3, #207]	; 0xcf
	  telem_pack.gps.pos_body.y = EKF.ybody;
 8003a98:	4b13      	ldr	r3, [pc, #76]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003a9a:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 8003a9e:	4b0d      	ldr	r3, [pc, #52]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003aa0:	f8c3 20d3 	str.w	r2, [r3, #211]	; 0xd3

	  telem_pack.gps.pos_ned.x = EKF.xned;
 8003aa4:	4b10      	ldr	r3, [pc, #64]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003aa6:	f8d3 22a4 	ldr.w	r2, [r3, #676]	; 0x2a4
 8003aaa:	4b0a      	ldr	r3, [pc, #40]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003aac:	f8c3 20c3 	str.w	r2, [r3, #195]	; 0xc3
	  telem_pack.gps.pos_ned.y = EKF.yned;
 8003ab0:	4b0d      	ldr	r3, [pc, #52]	; (8003ae8 <_Z9TelemPackv+0x284>)
 8003ab2:	f8d3 22a8 	ldr.w	r2, [r3, #680]	; 0x2a8
 8003ab6:	4b07      	ldr	r3, [pc, #28]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003ab8:	f8c3 20c7 	str.w	r2, [r3, #199]	; 0xc7
	  memcpy(buf,&telem_pack,sizeof(telem_pack));
 8003abc:	4a11      	ldr	r2, [pc, #68]	; (8003b04 <_Z9TelemPackv+0x2a0>)
 8003abe:	4b05      	ldr	r3, [pc, #20]	; (8003ad4 <_Z9TelemPackv+0x270>)
 8003ac0:	4610      	mov	r0, r2
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	23db      	movs	r3, #219	; 0xdb
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	f00e fc10 	bl	80122ec <memcpy>
}
 8003acc:	bf00      	nop
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	20000bb4 	.word	0x20000bb4
 8003ad4:	20000bd8 	.word	0x20000bd8
 8003ad8:	20001638 	.word	0x20001638
 8003adc:	20001098 	.word	0x20001098
 8003ae0:	20001760 	.word	0x20001760
 8003ae4:	20000b90 	.word	0x20000b90
 8003ae8:	20000d90 	.word	0x20000d90
 8003aec:	20001734 	.word	0x20001734
 8003af0:	20000b5c 	.word	0x20000b5c
 8003af4:	2000175a 	.word	0x2000175a
 8003af8:	2000175c 	.word	0x2000175c
 8003afc:	2000175e 	.word	0x2000175e
 8003b00:	20001764 	.word	0x20001764
 8003b04:	20000cb4 	.word	0x20000cb4

08003b08 <_Z9SendTelemv>:

void SendTelem() {
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
	  TelemPack();
 8003b0e:	f7ff fea9 	bl	8003864 <_Z9TelemPackv>
	  HAL_UART_Transmit(&huart2, (uint8_t*)buf, sizeof(struct telem_pack), 100);
 8003b12:	2364      	movs	r3, #100	; 0x64
 8003b14:	22db      	movs	r2, #219	; 0xdb
 8003b16:	490e      	ldr	r1, [pc, #56]	; (8003b50 <_Z9SendTelemv+0x48>)
 8003b18:	480e      	ldr	r0, [pc, #56]	; (8003b54 <_Z9SendTelemv+0x4c>)
 8003b1a:	f006 fbc1 	bl	800a2a0 <HAL_UART_Transmit>
	  char end_char = '@';
 8003b1e:	2340      	movs	r3, #64	; 0x40
 8003b20:	71fb      	strb	r3, [r7, #7]
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 8003b22:	1df9      	adds	r1, r7, #7
 8003b24:	2364      	movs	r3, #100	; 0x64
 8003b26:	2201      	movs	r2, #1
 8003b28:	480a      	ldr	r0, [pc, #40]	; (8003b54 <_Z9SendTelemv+0x4c>)
 8003b2a:	f006 fbb9 	bl	800a2a0 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 8003b2e:	1df9      	adds	r1, r7, #7
 8003b30:	2364      	movs	r3, #100	; 0x64
 8003b32:	2201      	movs	r2, #1
 8003b34:	4807      	ldr	r0, [pc, #28]	; (8003b54 <_Z9SendTelemv+0x4c>)
 8003b36:	f006 fbb3 	bl	800a2a0 <HAL_UART_Transmit>
	  sent_time = HAL_GetTick();
 8003b3a:	f001 fffb 	bl	8005b34 <HAL_GetTick>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	461a      	mov	r2, r3
 8003b42:	4b05      	ldr	r3, [pc, #20]	; (8003b58 <_Z9SendTelemv+0x50>)
 8003b44:	601a      	str	r2, [r3, #0]


}
 8003b46:	bf00      	nop
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000cb4 	.word	0x20000cb4
 8003b54:	20000a6c 	.word	0x20000a6c
 8003b58:	200016ac 	.word	0x200016ac

08003b5c <_Z7GyroOkuh>:

int16_t GyroOku (uint8_t addr) {
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b088      	sub	sp, #32
 8003b60:	af04      	add	r7, sp, #16
 8003b62:	4603      	mov	r3, r0
 8003b64:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8003b66:	79fb      	ldrb	r3, [r7, #7]
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	9302      	str	r3, [sp, #8]
 8003b6e:	2302      	movs	r3, #2
 8003b70:	9301      	str	r3, [sp, #4]
 8003b72:	f107 030c 	add.w	r3, r7, #12
 8003b76:	9300      	str	r3, [sp, #0]
 8003b78:	2301      	movs	r3, #1
 8003b7a:	21d1      	movs	r1, #209	; 0xd1
 8003b7c:	4807      	ldr	r0, [pc, #28]	; (8003b9c <_Z7GyroOkuh+0x40>)
 8003b7e:	f003 fbfb 	bl	8007378 <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 8003b82:	7b3b      	ldrb	r3, [r7, #12]
 8003b84:	021b      	lsls	r3, r3, #8
 8003b86:	b21a      	sxth	r2, r3
 8003b88:	7b7b      	ldrb	r3, [r7, #13]
 8003b8a:	b21b      	sxth	r3, r3
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8003b90:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3710      	adds	r7, #16
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	200008b8 	.word	0x200008b8

08003ba0 <_Z7GPSInitv>:

void GPSInit() {
 8003ba0:	b5b0      	push	{r4, r5, r7, lr}
 8003ba2:	b08e      	sub	sp, #56	; 0x38
 8003ba4:	af00      	add	r7, sp, #0
	uint8_t Disable_GPGSV[11] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15};
 8003ba6:	4a23      	ldr	r2, [pc, #140]	; (8003c34 <_Z7GPSInitv+0x94>)
 8003ba8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bac:	ca07      	ldmia	r2, {r0, r1, r2}
 8003bae:	c303      	stmia	r3!, {r0, r1}
 8003bb0:	801a      	strh	r2, [r3, #0]
 8003bb2:	3302      	adds	r3, #2
 8003bb4:	0c12      	lsrs	r2, r2, #16
 8003bb6:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)Disable_GPGSV, 11, 100);
 8003bb8:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8003bbc:	2364      	movs	r3, #100	; 0x64
 8003bbe:	220b      	movs	r2, #11
 8003bc0:	481d      	ldr	r0, [pc, #116]	; (8003c38 <_Z7GPSInitv+0x98>)
 8003bc2:	f006 fb6d 	bl	800a2a0 <HAL_UART_Transmit>
	uint8_t Set_to_5Hz[14] = {0xB5, 0x62, 0x06, 0x08, 0x06, 0x00, 0xC8, 0x00, 0x01, 0x00, 0x01, 0x00, 0xDE, 0x6A};
 8003bc6:	4b1d      	ldr	r3, [pc, #116]	; (8003c3c <_Z7GPSInitv+0x9c>)
 8003bc8:	f107 041c 	add.w	r4, r7, #28
 8003bcc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003bce:	c407      	stmia	r4!, {r0, r1, r2}
 8003bd0:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)Set_to_5Hz, 14, 100);
 8003bd2:	f107 011c 	add.w	r1, r7, #28
 8003bd6:	2364      	movs	r3, #100	; 0x64
 8003bd8:	220e      	movs	r2, #14
 8003bda:	4817      	ldr	r0, [pc, #92]	; (8003c38 <_Z7GPSInitv+0x98>)
 8003bdc:	f006 fb60 	bl	800a2a0 <HAL_UART_Transmit>
	uint8_t Set_to_115[28] = {0xB5, 0x62, 0x06, 0x00, 0x14, 0x00, 0x01, 0x00, 0x00, 0x00, 0xD0, 0x08, 0x00, 0x00, 0x00, 0xC2, 0x01, 0x00, 0x07, 0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0xC0, 0x7E};
 8003be0:	4b17      	ldr	r3, [pc, #92]	; (8003c40 <_Z7GPSInitv+0xa0>)
 8003be2:	463c      	mov	r4, r7
 8003be4:	461d      	mov	r5, r3
 8003be6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003be8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003bee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Transmit(&huart3, (uint8_t*)Set_to_115, 28, 100);
 8003bf2:	4639      	mov	r1, r7
 8003bf4:	2364      	movs	r3, #100	; 0x64
 8003bf6:	221c      	movs	r2, #28
 8003bf8:	480f      	ldr	r0, [pc, #60]	; (8003c38 <_Z7GPSInitv+0x98>)
 8003bfa:	f006 fb51 	bl	800a2a0 <HAL_UART_Transmit>


    HAL_UART_Abort_IT(&huart3);
 8003bfe:	480e      	ldr	r0, [pc, #56]	; (8003c38 <_Z7GPSInitv+0x98>)
 8003c00:	f006 fc60 	bl	800a4c4 <HAL_UART_Abort_IT>

    HAL_UART_DeInit(&huart3);
 8003c04:	480c      	ldr	r0, [pc, #48]	; (8003c38 <_Z7GPSInitv+0x98>)
 8003c06:	f006 fb1f 	bl	800a248 <HAL_UART_DeInit>

    huart3.Init.BaudRate = 115200;
 8003c0a:	4b0b      	ldr	r3, [pc, #44]	; (8003c38 <_Z7GPSInitv+0x98>)
 8003c0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003c10:	605a      	str	r2, [r3, #4]

    if (HAL_UART_Init(&huart3) != HAL_OK) {
 8003c12:	4809      	ldr	r0, [pc, #36]	; (8003c38 <_Z7GPSInitv+0x98>)
 8003c14:	f006 facb 	bl	800a1ae <HAL_UART_Init>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	bf14      	ite	ne
 8003c1e:	2301      	movne	r3, #1
 8003c20:	2300      	moveq	r3, #0
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d001      	beq.n	8003c2c <_Z7GPSInitv+0x8c>
        Error_Handler();
 8003c28:	f001 faf6 	bl	8005218 <Error_Handler>
    }


}
 8003c2c:	bf00      	nop
 8003c2e:	3738      	adds	r7, #56	; 0x38
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bdb0      	pop	{r4, r5, r7, pc}
 8003c34:	080134d4 	.word	0x080134d4
 8003c38:	20000aac 	.word	0x20000aac
 8003c3c:	080134e0 	.word	0x080134e0
 8003c40:	080134f0 	.word	0x080134f0

08003c44 <_Z7pwm2angt>:

float pwm2ang(unsigned short int pwm) {
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b088      	sub	sp, #32
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	80fb      	strh	r3, [r7, #6]
	int dead_zone = 5;
 8003c4e:	2305      	movs	r3, #5
 8003c50:	61bb      	str	r3, [r7, #24]

	int in_min  = 1000;
 8003c52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c56:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8003c58:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003c5c:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	*/
	int out_min = -30;
 8003c5e:	f06f 031d 	mvn.w	r3, #29
 8003c62:	60fb      	str	r3, [r7, #12]
	int out_max  = 30;
 8003c64:	231e      	movs	r3, #30
 8003c66:	60bb      	str	r3, [r7, #8]
	unsigned short int pwm_out;

	if(pwm > 1500 - dead_zone && pwm < 1500 + dead_zone) {
 8003c68:	88fa      	ldrh	r2, [r7, #6]
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8003c70:	3304      	adds	r3, #4
 8003c72:	429a      	cmp	r2, r3
 8003c74:	dd09      	ble.n	8003c8a <_Z7pwm2angt+0x46>
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	f203 52db 	addw	r2, r3, #1499	; 0x5db
 8003c7c:	88fb      	ldrh	r3, [r7, #6]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	db03      	blt.n	8003c8a <_Z7pwm2angt+0x46>
		pwm_out = 1500;
 8003c82:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8003c86:	83fb      	strh	r3, [r7, #30]
 8003c88:	e001      	b.n	8003c8e <_Z7pwm2angt+0x4a>
	}

	else {
		pwm_out = pwm;
 8003c8a:	88fb      	ldrh	r3, [r7, #6]
 8003c8c:	83fb      	strh	r3, [r7, #30]
	}

	return (pwm_out - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003c8e:	8bfa      	ldrh	r2, [r7, #30]
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	68b9      	ldr	r1, [r7, #8]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	1a8a      	subs	r2, r1, r2
 8003c9a:	fb02 f203 	mul.w	r2, r2, r3
 8003c9e:	6939      	ldr	r1, [r7, #16]
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	1acb      	subs	r3, r1, r3
 8003ca4:	fb92 f2f3 	sdiv	r2, r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	4413      	add	r3, r2
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7fc fff5 	bl	8000c9c <__aeabi_i2f>
 8003cb2:	4603      	mov	r3, r0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3720      	adds	r7, #32
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <_Z8pwm2ratet>:

float pwm2rate(unsigned short int pwm) {
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	80fb      	strh	r3, [r7, #6]

	int in_min  = 1000;
 8003cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cca:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8003ccc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003cd0:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	 */
	int out_min = -100;
 8003cd2:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8003cd6:	60fb      	str	r3, [r7, #12]
	int out_max  = 100;
 8003cd8:	2364      	movs	r3, #100	; 0x64
 8003cda:	60bb      	str	r3, [r7, #8]

	return -1 * ((pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 8003cdc:	88fa      	ldrh	r2, [r7, #6]
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	68b9      	ldr	r1, [r7, #8]
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	1a8a      	subs	r2, r1, r2
 8003ce8:	fb02 f203 	mul.w	r2, r2, r3
 8003cec:	6939      	ldr	r1, [r7, #16]
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	1acb      	subs	r3, r1, r3
 8003cf2:	fb92 f2f3 	sdiv	r2, r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	425b      	negs	r3, r3
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7fc ffcd 	bl	8000c9c <__aeabi_i2f>
 8003d02:	4603      	mov	r3, r0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3718      	adds	r7, #24
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <_Z6AccOkuh>:


int16_t AccOku (uint8_t addr) {
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b088      	sub	sp, #32
 8003d10:	af04      	add	r7, sp, #16
 8003d12:	4603      	mov	r3, r0
 8003d14:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)ADXL345 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8003d16:	79fb      	ldrb	r3, [r7, #7]
 8003d18:	b29a      	uxth	r2, r3
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	9302      	str	r3, [sp, #8]
 8003d1e:	2302      	movs	r3, #2
 8003d20:	9301      	str	r3, [sp, #4]
 8003d22:	f107 030c 	add.w	r3, r7, #12
 8003d26:	9300      	str	r3, [sp, #0]
 8003d28:	2301      	movs	r3, #1
 8003d2a:	21a7      	movs	r1, #167	; 0xa7
 8003d2c:	4807      	ldr	r0, [pc, #28]	; (8003d4c <_Z6AccOkuh+0x40>)
 8003d2e:	f003 fb23 	bl	8007378 <HAL_I2C_Mem_Read>
	int16_t gyro = (gyro_data[1]<<8) | gyro_data[0];
 8003d32:	7b7b      	ldrb	r3, [r7, #13]
 8003d34:	021b      	lsls	r3, r3, #8
 8003d36:	b21a      	sxth	r2, r3
 8003d38:	7b3b      	ldrb	r3, [r7, #12]
 8003d3a:	b21b      	sxth	r3, r3
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8003d40:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3710      	adds	r7, #16
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	200008b8 	.word	0x200008b8

08003d50 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                    double>::__type
    sqrt(_Tp __x)
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
    { return __builtin_sqrt(__x); }
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f7fc fb53 	bl	8000404 <__aeabi_i2d>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	460b      	mov	r3, r1
 8003d62:	4610      	mov	r0, r2
 8003d64:	4619      	mov	r1, r3
 8003d66:	f00c fb7f 	bl	8010468 <sqrt>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	4610      	mov	r0, r2
 8003d70:	4619      	mov	r1, r3
 8003d72:	3708      	adds	r7, #8
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <_Z9DCM2EulerPsS_>:

struct attitude DCM2Euler(int16_t acc[3], int16_t mag[3]) {
 8003d78:	b5b0      	push	{r4, r5, r7, lr}
 8003d7a:	b08e      	sub	sp, #56	; 0x38
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
	struct attitude euler_angles;
	float rad2deg = 180.0/3.14;
 8003d84:	4bc6      	ldr	r3, [pc, #792]	; (80040a0 <_Z9DCM2EulerPsS_+0x328>)
 8003d86:	637b      	str	r3, [r7, #52]	; 0x34
	float acctop = sqrt(acc[0]*acc[0] + acc[1]*acc[1] + acc[2]*acc[2]);
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d96:	fb03 f202 	mul.w	r2, r3, r2
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	3302      	adds	r3, #2
 8003d9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003da2:	4619      	mov	r1, r3
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	3302      	adds	r3, #2
 8003da8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dac:	fb03 f301 	mul.w	r3, r3, r1
 8003db0:	441a      	add	r2, r3
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	3304      	adds	r3, #4
 8003db6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dba:	4619      	mov	r1, r3
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	3304      	adds	r3, #4
 8003dc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dc4:	fb03 f301 	mul.w	r3, r3, r1
 8003dc8:	4413      	add	r3, r2
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff ffc0 	bl	8003d50 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	4610      	mov	r0, r2
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	f7fc fe56 	bl	8000a88 <__aeabi_d2f>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	633b      	str	r3, [r7, #48]	; 0x30

	//float A = (acctop*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
	//float DCM11 = (mag[0]*acc[1]*acc[1] - acc[0]*mag[1]*acc[1] + mag[0]*acc[2]*acc[2] - acc[0]*mag[2]*acc[2])/A;
	float DCM11 = (mag[0]*acc[1]*acc[1] - acc[0]*mag[1]*acc[1] + mag[0]*acc[2]*acc[2] - acc[0]*mag[2]*acc[2])/(acctop*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003de6:	461a      	mov	r2, r3
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	3302      	adds	r3, #2
 8003dec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003df0:	fb03 f302 	mul.w	r3, r3, r2
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	3202      	adds	r2, #2
 8003df8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003dfc:	fb02 f203 	mul.w	r2, r2, r3
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e06:	4619      	mov	r1, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	3302      	adds	r3, #2
 8003e0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e10:	fb03 f301 	mul.w	r3, r3, r1
 8003e14:	68b9      	ldr	r1, [r7, #8]
 8003e16:	3102      	adds	r1, #2
 8003e18:	f9b1 1000 	ldrsh.w	r1, [r1]
 8003e1c:	fb01 f303 	mul.w	r3, r1, r3
 8003e20:	1ad2      	subs	r2, r2, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e28:	4619      	mov	r1, r3
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	3304      	adds	r3, #4
 8003e2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e32:	fb03 f301 	mul.w	r3, r3, r1
 8003e36:	68b9      	ldr	r1, [r7, #8]
 8003e38:	3104      	adds	r1, #4
 8003e3a:	f9b1 1000 	ldrsh.w	r1, [r1]
 8003e3e:	fb01 f303 	mul.w	r3, r1, r3
 8003e42:	441a      	add	r2, r3
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	3304      	adds	r3, #4
 8003e50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e54:	fb03 f301 	mul.w	r3, r3, r1
 8003e58:	68b9      	ldr	r1, [r7, #8]
 8003e5a:	3104      	adds	r1, #4
 8003e5c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8003e60:	fb01 f303 	mul.w	r3, r1, r3
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	4618      	mov	r0, r3
 8003e68:	f7fc ff18 	bl	8000c9c <__aeabi_i2f>
 8003e6c:	4604      	mov	r4, r0
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e74:	461a      	mov	r2, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	3302      	adds	r3, #2
 8003e7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e7e:	fb03 f202 	mul.w	r2, r3, r2
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	3302      	adds	r3, #2
 8003e86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e92:	fb03 f301 	mul.w	r3, r3, r1
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7fc feff 	bl	8000c9c <__aeabi_i2f>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f000 f9d3 	bl	800424c <_Z6squaref>
 8003ea6:	4605      	mov	r5, r0
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003eb8:	fb03 f202 	mul.w	r2, r3, r2
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	3304      	adds	r3, #4
 8003ec0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ecc:	fb03 f301 	mul.w	r3, r3, r1
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7fc fee2 	bl	8000c9c <__aeabi_i2f>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	4618      	mov	r0, r3
 8003edc:	f000 f9b6 	bl	800424c <_Z6squaref>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4628      	mov	r0, r5
 8003ee6:	f7fc fe25 	bl	8000b34 <__addsf3>
 8003eea:	4603      	mov	r3, r0
 8003eec:	461d      	mov	r5, r3
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	3302      	adds	r3, #2
 8003ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3304      	adds	r3, #4
 8003efc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f00:	fb03 f202 	mul.w	r2, r3, r2
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	3304      	adds	r3, #4
 8003f08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	3302      	adds	r3, #2
 8003f12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f16:	fb03 f301 	mul.w	r3, r3, r1
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7fc febd 	bl	8000c9c <__aeabi_i2f>
 8003f22:	4603      	mov	r3, r0
 8003f24:	4618      	mov	r0, r3
 8003f26:	f000 f991 	bl	800424c <_Z6squaref>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4628      	mov	r0, r5
 8003f30:	f7fc fe00 	bl	8000b34 <__addsf3>
 8003f34:	4603      	mov	r3, r0
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7fe fd8e 	bl	8002a58 <_ZSt4sqrtf>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7fc feff 	bl	8000d44 <__aeabi_fmul>
 8003f46:	4603      	mov	r3, r0
 8003f48:	4619      	mov	r1, r3
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	f7fc ffae 	bl	8000eac <__aeabi_fdiv>
 8003f50:	4603      	mov	r3, r0
 8003f52:	62fb      	str	r3, [r7, #44]	; 0x2c
	//A = sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1]));
	//float DCM21 = -(acc[1]*mag[2] - acc[2]*mag[1])/A;
	float DCM21 = -(acc[1]*mag[2] - acc[2]*mag[1])/sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1]));
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	3304      	adds	r3, #4
 8003f58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	3302      	adds	r3, #2
 8003f62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f66:	fb03 f202 	mul.w	r2, r3, r2
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	3302      	adds	r3, #2
 8003f6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f72:	4619      	mov	r1, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	3304      	adds	r3, #4
 8003f78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f7c:	fb03 f301 	mul.w	r3, r3, r1
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fc fe8a 	bl	8000c9c <__aeabi_i2f>
 8003f88:	4604      	mov	r4, r0
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f90:	461a      	mov	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	3302      	adds	r3, #2
 8003f96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f9a:	fb03 f202 	mul.w	r2, r3, r2
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	3302      	adds	r3, #2
 8003fa2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fae:	fb03 f301 	mul.w	r3, r3, r1
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fc fe71 	bl	8000c9c <__aeabi_i2f>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f000 f945 	bl	800424c <_Z6squaref>
 8003fc2:	4605      	mov	r5, r0
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	3304      	adds	r3, #4
 8003fd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fd4:	fb03 f202 	mul.w	r2, r3, r2
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	3304      	adds	r3, #4
 8003fdc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fe8:	fb03 f301 	mul.w	r3, r3, r1
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fc fe54 	bl	8000c9c <__aeabi_i2f>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f000 f928 	bl	800424c <_Z6squaref>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	4619      	mov	r1, r3
 8004000:	4628      	mov	r0, r5
 8004002:	f7fc fd97 	bl	8000b34 <__addsf3>
 8004006:	4603      	mov	r3, r0
 8004008:	461d      	mov	r5, r3
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	3302      	adds	r3, #2
 800400e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004012:	461a      	mov	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	3304      	adds	r3, #4
 8004018:	f9b3 3000 	ldrsh.w	r3, [r3]
 800401c:	fb03 f202 	mul.w	r2, r3, r2
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	3304      	adds	r3, #4
 8004024:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004028:	4619      	mov	r1, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	3302      	adds	r3, #2
 800402e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004032:	fb03 f301 	mul.w	r3, r3, r1
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	4618      	mov	r0, r3
 800403a:	f7fc fe2f 	bl	8000c9c <__aeabi_i2f>
 800403e:	4603      	mov	r3, r0
 8004040:	4618      	mov	r0, r3
 8004042:	f000 f903 	bl	800424c <_Z6squaref>
 8004046:	4603      	mov	r3, r0
 8004048:	4619      	mov	r1, r3
 800404a:	4628      	mov	r0, r5
 800404c:	f7fc fd72 	bl	8000b34 <__addsf3>
 8004050:	4603      	mov	r3, r0
 8004052:	4618      	mov	r0, r3
 8004054:	f7fe fd00 	bl	8002a58 <_ZSt4sqrtf>
 8004058:	4603      	mov	r3, r0
 800405a:	4619      	mov	r1, r3
 800405c:	4620      	mov	r0, r4
 800405e:	f7fc ff25 	bl	8000eac <__aeabi_fdiv>
 8004062:	4603      	mov	r3, r0
 8004064:	62bb      	str	r3, [r7, #40]	; 0x28


	float DCM31 = -acc[0]/acctop;
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	f9b3 3000 	ldrsh.w	r3, [r3]
 800406c:	425b      	negs	r3, r3
 800406e:	4618      	mov	r0, r3
 8004070:	f7fc fe14 	bl	8000c9c <__aeabi_i2f>
 8004074:	4603      	mov	r3, r0
 8004076:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004078:	4618      	mov	r0, r3
 800407a:	f7fc ff17 	bl	8000eac <__aeabi_fdiv>
 800407e:	4603      	mov	r3, r0
 8004080:	627b      	str	r3, [r7, #36]	; 0x24
	float DCM32 = -acc[1]/acctop;
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	3302      	adds	r3, #2
 8004086:	f9b3 3000 	ldrsh.w	r3, [r3]
 800408a:	425b      	negs	r3, r3
 800408c:	4618      	mov	r0, r3
 800408e:	f7fc fe05 	bl	8000c9c <__aeabi_i2f>
 8004092:	4603      	mov	r3, r0
 8004094:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004096:	4618      	mov	r0, r3
 8004098:	f7fc ff08 	bl	8000eac <__aeabi_fdiv>
 800409c:	4603      	mov	r3, r0
 800409e:	e001      	b.n	80040a4 <_Z9DCM2EulerPsS_+0x32c>
 80040a0:	42654ca3 	.word	0x42654ca3
 80040a4:	623b      	str	r3, [r7, #32]
	float DCM33 = -acc[2]/acctop;
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	3304      	adds	r3, #4
 80040aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80040ae:	425b      	negs	r3, r3
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7fc fdf3 	bl	8000c9c <__aeabi_i2f>
 80040b6:	4603      	mov	r3, r0
 80040b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7fc fef6 	bl	8000eac <__aeabi_fdiv>
 80040c0:	4603      	mov	r3, r0
 80040c2:	61fb      	str	r3, [r7, #28]
	//euler_angles.pitch = rad2deg*atan2(-DCM31,x);
	float pitch = asin(-DCM31);
 80040c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fe fc9e 	bl	8002a0c <_ZSt4asinf>
 80040d0:	61b8      	str	r0, [r7, #24]
	float cp = cos(pitch);
 80040d2:	69b8      	ldr	r0, [r7, #24]
 80040d4:	f7fe fac4 	bl	8002660 <_ZSt3cosf>
 80040d8:	6178      	str	r0, [r7, #20]

	euler_angles.pitch = rad2deg*pitch;
 80040da:	69b9      	ldr	r1, [r7, #24]
 80040dc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80040de:	f7fc fe31 	bl	8000d44 <__aeabi_fmul>
 80040e2:	4603      	mov	r3, r0
 80040e4:	461a      	mov	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	605a      	str	r2, [r3, #4]
	//pitch = asin(pitch);
	euler_angles.roll = rad2deg*atan(DCM32/DCM33);
 80040ea:	69f9      	ldr	r1, [r7, #28]
 80040ec:	6a38      	ldr	r0, [r7, #32]
 80040ee:	f7fc fedd 	bl	8000eac <__aeabi_fdiv>
 80040f2:	4603      	mov	r3, r0
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7fe fc95 	bl	8002a24 <_ZSt4atanf>
 80040fa:	4603      	mov	r3, r0
 80040fc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80040fe:	4618      	mov	r0, r3
 8004100:	f7fc fe20 	bl	8000d44 <__aeabi_fmul>
 8004104:	4603      	mov	r3, r0
 8004106:	461a      	mov	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	601a      	str	r2, [r3, #0]
	float yaw = rad2deg*atan2(DCM21/cp,DCM11/cp);
 800410c:	6979      	ldr	r1, [r7, #20]
 800410e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004110:	f7fc fecc 	bl	8000eac <__aeabi_fdiv>
 8004114:	4603      	mov	r3, r0
 8004116:	461c      	mov	r4, r3
 8004118:	6979      	ldr	r1, [r7, #20]
 800411a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800411c:	f7fc fec6 	bl	8000eac <__aeabi_fdiv>
 8004120:	4603      	mov	r3, r0
 8004122:	4619      	mov	r1, r3
 8004124:	4620      	mov	r0, r4
 8004126:	f7fe fc89 	bl	8002a3c <_ZSt5atan2ff>
 800412a:	4603      	mov	r3, r0
 800412c:	4619      	mov	r1, r3
 800412e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004130:	f7fc fe08 	bl	8000d44 <__aeabi_fmul>
 8004134:	4603      	mov	r3, r0
 8004136:	613b      	str	r3, [r7, #16]
	//-euler_angles.yaw  = rad2deg*atan2(DCM21,DCM11);
	if((int)yaw < -175 && (int)yaw >= -180) {
 8004138:	6938      	ldr	r0, [r7, #16]
 800413a:	f7fc ffdf 	bl	80010fc <__aeabi_f2iz>
 800413e:	4603      	mov	r3, r0
 8004140:	f113 0faf 	cmn.w	r3, #175	; 0xaf
 8004144:	da23      	bge.n	800418e <_Z9DCM2EulerPsS_+0x416>
 8004146:	6938      	ldr	r0, [r7, #16]
 8004148:	f7fc ffd8 	bl	80010fc <__aeabi_f2iz>
 800414c:	4603      	mov	r3, r0
 800414e:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 8004152:	db1c      	blt.n	800418e <_Z9DCM2EulerPsS_+0x416>
			//yaw_sign = POSITIVE;
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] > 0) {
 8004154:	4b39      	ldr	r3, [pc, #228]	; (800423c <_Z9DCM2EulerPsS_+0x4c4>)
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d04b      	beq.n	80041f4 <_Z9DCM2EulerPsS_+0x47c>
 800415c:	4b38      	ldr	r3, [pc, #224]	; (8004240 <_Z9DCM2EulerPsS_+0x4c8>)
 800415e:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8004162:	f04f 0100 	mov.w	r1, #0
 8004166:	4618      	mov	r0, r3
 8004168:	f7fc ff8a 	bl	8001080 <__aeabi_fcmplt>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d100      	bne.n	8004174 <_Z9DCM2EulerPsS_+0x3fc>
 8004172:	e03f      	b.n	80041f4 <_Z9DCM2EulerPsS_+0x47c>
			yaw_counter++;
 8004174:	4b33      	ldr	r3, [pc, #204]	; (8004244 <_Z9DCM2EulerPsS_+0x4cc>)
 8004176:	f993 3000 	ldrsb.w	r3, [r3]
 800417a:	b2db      	uxtb	r3, r3
 800417c:	3301      	adds	r3, #1
 800417e:	b2db      	uxtb	r3, r3
 8004180:	b25a      	sxtb	r2, r3
 8004182:	4b30      	ldr	r3, [pc, #192]	; (8004244 <_Z9DCM2EulerPsS_+0x4cc>)
 8004184:	701a      	strb	r2, [r3, #0]
			yaw_sign = POSITIVE;
 8004186:	4b2d      	ldr	r3, [pc, #180]	; (800423c <_Z9DCM2EulerPsS_+0x4c4>)
 8004188:	2200      	movs	r2, #0
 800418a:	701a      	strb	r2, [r3, #0]
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] > 0) {
 800418c:	e032      	b.n	80041f4 <_Z9DCM2EulerPsS_+0x47c>
		}

	}
	else if((int)yaw > 175 && (int)yaw <= 180) {
 800418e:	6938      	ldr	r0, [r7, #16]
 8004190:	f7fc ffb4 	bl	80010fc <__aeabi_f2iz>
 8004194:	4603      	mov	r3, r0
 8004196:	2baf      	cmp	r3, #175	; 0xaf
 8004198:	dd22      	ble.n	80041e0 <_Z9DCM2EulerPsS_+0x468>
 800419a:	6938      	ldr	r0, [r7, #16]
 800419c:	f7fc ffae 	bl	80010fc <__aeabi_f2iz>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2bb4      	cmp	r3, #180	; 0xb4
 80041a4:	dc1c      	bgt.n	80041e0 <_Z9DCM2EulerPsS_+0x468>
			//yaw_sign = NEGATIVE;
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] < 0) {
 80041a6:	4b25      	ldr	r3, [pc, #148]	; (800423c <_Z9DCM2EulerPsS_+0x4c4>)
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d022      	beq.n	80041f4 <_Z9DCM2EulerPsS_+0x47c>
 80041ae:	4b24      	ldr	r3, [pc, #144]	; (8004240 <_Z9DCM2EulerPsS_+0x4c8>)
 80041b0:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80041b4:	f04f 0100 	mov.w	r1, #0
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7fc ff7f 	bl	80010bc <__aeabi_fcmpgt>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d100      	bne.n	80041c6 <_Z9DCM2EulerPsS_+0x44e>
 80041c4:	e016      	b.n	80041f4 <_Z9DCM2EulerPsS_+0x47c>
			yaw_counter--;
 80041c6:	4b1f      	ldr	r3, [pc, #124]	; (8004244 <_Z9DCM2EulerPsS_+0x4cc>)
 80041c8:	f993 3000 	ldrsb.w	r3, [r3]
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	3b01      	subs	r3, #1
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	b25a      	sxtb	r2, r3
 80041d4:	4b1b      	ldr	r3, [pc, #108]	; (8004244 <_Z9DCM2EulerPsS_+0x4cc>)
 80041d6:	701a      	strb	r2, [r3, #0]
			yaw_sign = POSITIVE;
 80041d8:	4b18      	ldr	r3, [pc, #96]	; (800423c <_Z9DCM2EulerPsS_+0x4c4>)
 80041da:	2200      	movs	r2, #0
 80041dc:	701a      	strb	r2, [r3, #0]
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] < 0) {
 80041de:	e009      	b.n	80041f4 <_Z9DCM2EulerPsS_+0x47c>
		}
	}

	else if(jump_counter > 50) { //Approx 1 sec.
 80041e0:	4b19      	ldr	r3, [pc, #100]	; (8004248 <_Z9DCM2EulerPsS_+0x4d0>)
 80041e2:	881b      	ldrh	r3, [r3, #0]
 80041e4:	2b32      	cmp	r3, #50	; 0x32
 80041e6:	d905      	bls.n	80041f4 <_Z9DCM2EulerPsS_+0x47c>
		yaw_sign = NEUTRAL;
 80041e8:	4b14      	ldr	r3, [pc, #80]	; (800423c <_Z9DCM2EulerPsS_+0x4c4>)
 80041ea:	2202      	movs	r2, #2
 80041ec:	701a      	strb	r2, [r3, #0]
		jump_counter = 0;
 80041ee:	4b16      	ldr	r3, [pc, #88]	; (8004248 <_Z9DCM2EulerPsS_+0x4d0>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	801a      	strh	r2, [r3, #0]
	}

	if(yaw_sign != NEUTRAL) {
 80041f4:	4b11      	ldr	r3, [pc, #68]	; (800423c <_Z9DCM2EulerPsS_+0x4c4>)
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d005      	beq.n	8004208 <_Z9DCM2EulerPsS_+0x490>
		jump_counter++;
 80041fc:	4b12      	ldr	r3, [pc, #72]	; (8004248 <_Z9DCM2EulerPsS_+0x4d0>)
 80041fe:	881b      	ldrh	r3, [r3, #0]
 8004200:	3301      	adds	r3, #1
 8004202:	b29a      	uxth	r2, r3
 8004204:	4b10      	ldr	r3, [pc, #64]	; (8004248 <_Z9DCM2EulerPsS_+0x4d0>)
 8004206:	801a      	strh	r2, [r3, #0]
	}

	yaw += yaw_counter*360;
 8004208:	4b0e      	ldr	r3, [pc, #56]	; (8004244 <_Z9DCM2EulerPsS_+0x4cc>)
 800420a:	f993 3000 	ldrsb.w	r3, [r3]
 800420e:	461a      	mov	r2, r3
 8004210:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8004214:	fb03 f302 	mul.w	r3, r3, r2
 8004218:	4618      	mov	r0, r3
 800421a:	f7fc fd3f 	bl	8000c9c <__aeabi_i2f>
 800421e:	4603      	mov	r3, r0
 8004220:	4619      	mov	r1, r3
 8004222:	6938      	ldr	r0, [r7, #16]
 8004224:	f7fc fc86 	bl	8000b34 <__addsf3>
 8004228:	4603      	mov	r3, r0
 800422a:	613b      	str	r3, [r7, #16]
	euler_angles.yaw = yaw;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	609a      	str	r2, [r3, #8]
	//euler_angles.yaw = (atan2((float) mag[1], (float) mag[0]) * 180 / M_PI);
	//yaw = acos(yaw);
	//euler_angles.pitch  = rad2deg*pitch;
	//euler_angles.roll   = rad2deg*roll;
	//euler_angles.yaw    = rad2deg*yaw;
	return euler_angles;
 8004232:	bf00      	nop

}
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	3738      	adds	r7, #56	; 0x38
 8004238:	46bd      	mov	sp, r7
 800423a:	bdb0      	pop	{r4, r5, r7, pc}
 800423c:	20000001 	.word	0x20000001
 8004240:	20000d90 	.word	0x20000d90
 8004244:	20001760 	.word	0x20001760
 8004248:	20001762 	.word	0x20001762

0800424c <_Z6squaref>:

float square(float x) {
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
	float y = x*x;
 8004254:	6879      	ldr	r1, [r7, #4]
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7fc fd74 	bl	8000d44 <__aeabi_fmul>
 800425c:	4603      	mov	r3, r0
 800425e:	60fb      	str	r3, [r7, #12]
	return y;
 8004260:	68fb      	ldr	r3, [r7, #12]
}
 8004262:	4618      	mov	r0, r3
 8004264:	3710      	adds	r7, #16
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
	...

0800426c <_Z6PWMYazv>:

void PWMYaz() {
 800426c:	b480      	push	{r7}
 800426e:	af00      	add	r7, sp, #0
  if(!motor_start) {
			  MotorBaslat();
			  motor_start = true;
		  }
*/
	  if(armed) {
 8004270:	4b29      	ldr	r3, [pc, #164]	; (8004318 <_Z6PWMYazv+0xac>)
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d036      	beq.n	80042e6 <_Z6PWMYazv+0x7a>



		  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > CH3_MIN + 100) {
 8004278:	4b28      	ldr	r3, [pc, #160]	; (800431c <_Z6PWMYazv+0xb0>)
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	f240 52db 	movw	r2, #1499	; 0x5db
 8004280:	4293      	cmp	r3, r2
 8004282:	dc1b      	bgt.n	80042bc <_Z6PWMYazv+0x50>
 8004284:	4b25      	ldr	r3, [pc, #148]	; (800431c <_Z6PWMYazv+0xb0>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f240 424c 	movw	r2, #1100	; 0x44c
 800428c:	4293      	cmp	r3, r2
 800428e:	dd15      	ble.n	80042bc <_Z6PWMYazv+0x50>


			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 8004290:	4b23      	ldr	r3, [pc, #140]	; (8004320 <_Z6PWMYazv+0xb4>)
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	4b23      	ldr	r3, [pc, #140]	; (8004324 <_Z6PWMYazv+0xb8>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 800429a:	4b21      	ldr	r3, [pc, #132]	; (8004320 <_Z6PWMYazv+0xb4>)
 800429c:	685a      	ldr	r2, [r3, #4]
 800429e:	4b21      	ldr	r3, [pc, #132]	; (8004324 <_Z6PWMYazv+0xb8>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 80042a4:	4b1e      	ldr	r3, [pc, #120]	; (8004320 <_Z6PWMYazv+0xb4>)
 80042a6:	689a      	ldr	r2, [r3, #8]
 80042a8:	4b1e      	ldr	r3, [pc, #120]	; (8004324 <_Z6PWMYazv+0xb8>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 80042ae:	4b1c      	ldr	r3, [pc, #112]	; (8004320 <_Z6PWMYazv+0xb4>)
 80042b0:	68da      	ldr	r2, [r3, #12]
 80042b2:	4b1c      	ldr	r3, [pc, #112]	; (8004324 <_Z6PWMYazv+0xb8>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	641a      	str	r2, [r3, #64]	; 0x40
 80042b8:	bf00      	nop
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
	  }



}
 80042ba:	e028      	b.n	800430e <_Z6PWMYazv+0xa2>
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80042bc:	4b19      	ldr	r3, [pc, #100]	; (8004324 <_Z6PWMYazv+0xb8>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042c4:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80042c6:	4b17      	ldr	r3, [pc, #92]	; (8004324 <_Z6PWMYazv+0xb8>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042ce:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80042d0:	4b14      	ldr	r3, [pc, #80]	; (8004324 <_Z6PWMYazv+0xb8>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042d8:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80042da:	4b12      	ldr	r3, [pc, #72]	; (8004324 <_Z6PWMYazv+0xb8>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042e2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80042e4:	e013      	b.n	800430e <_Z6PWMYazv+0xa2>
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80042e6:	4b0f      	ldr	r3, [pc, #60]	; (8004324 <_Z6PWMYazv+0xb8>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042ee:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80042f0:	4b0c      	ldr	r3, [pc, #48]	; (8004324 <_Z6PWMYazv+0xb8>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042f8:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80042fa:	4b0a      	ldr	r3, [pc, #40]	; (8004324 <_Z6PWMYazv+0xb8>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004302:	63da      	str	r2, [r3, #60]	; 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8004304:	4b07      	ldr	r3, [pc, #28]	; (8004324 <_Z6PWMYazv+0xb8>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800430c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800430e:	bf00      	nop
 8004310:	46bd      	mov	sp, r7
 8004312:	bc80      	pop	{r7}
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	200016b1 	.word	0x200016b1
 800431c:	20001658 	.word	0x20001658
 8004320:	20001638 	.word	0x20001638
 8004324:	2000090c 	.word	0x2000090c

08004328 <_Z7GyroErrh>:


float GyroErr(uint8_t addr) {
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	4603      	mov	r3, r0
 8004330:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 8004332:	f04f 0300 	mov.w	r3, #0
 8004336:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8004338:	2300      	movs	r3, #0
 800433a:	60bb      	str	r3, [r7, #8]
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004342:	da12      	bge.n	800436a <_Z7GyroErrh+0x42>
	{
		GyroXh += (GyroOku(addr));
 8004344:	79fb      	ldrb	r3, [r7, #7]
 8004346:	4618      	mov	r0, r3
 8004348:	f7ff fc08 	bl	8003b5c <_Z7GyroOkuh>
 800434c:	4603      	mov	r3, r0
 800434e:	4618      	mov	r0, r3
 8004350:	f7fc fca4 	bl	8000c9c <__aeabi_i2f>
 8004354:	4603      	mov	r3, r0
 8004356:	4619      	mov	r1, r3
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f7fc fbeb 	bl	8000b34 <__addsf3>
 800435e:	4603      	mov	r3, r0
 8004360:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	3301      	adds	r3, #1
 8004366:	60bb      	str	r3, [r7, #8]
 8004368:	e7e8      	b.n	800433c <_Z7GyroErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 800436a:	4905      	ldr	r1, [pc, #20]	; (8004380 <_Z7GyroErrh+0x58>)
 800436c:	68f8      	ldr	r0, [r7, #12]
 800436e:	f7fc fd9d 	bl	8000eac <__aeabi_fdiv>
 8004372:	4603      	mov	r3, r0
 8004374:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 8004376:	68fb      	ldr	r3, [r7, #12]
}
 8004378:	4618      	mov	r0, r3
 800437a:	3710      	adds	r7, #16
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}
 8004380:	44fa0000 	.word	0x44fa0000

08004384 <_Z6AccErrh>:

float AccErr(uint8_t addr) {
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	4603      	mov	r3, r0
 800438c:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 800438e:	f04f 0300 	mov.w	r3, #0
 8004392:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8004394:	2300      	movs	r3, #0
 8004396:	60bb      	str	r3, [r7, #8]
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800439e:	da12      	bge.n	80043c6 <_Z6AccErrh+0x42>
	{
		GyroXh += (AccOku(addr));
 80043a0:	79fb      	ldrb	r3, [r7, #7]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff fcb2 	bl	8003d0c <_Z6AccOkuh>
 80043a8:	4603      	mov	r3, r0
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7fc fc76 	bl	8000c9c <__aeabi_i2f>
 80043b0:	4603      	mov	r3, r0
 80043b2:	4619      	mov	r1, r3
 80043b4:	68f8      	ldr	r0, [r7, #12]
 80043b6:	f7fc fbbd 	bl	8000b34 <__addsf3>
 80043ba:	4603      	mov	r3, r0
 80043bc:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	3301      	adds	r3, #1
 80043c2:	60bb      	str	r3, [r7, #8]
 80043c4:	e7e8      	b.n	8004398 <_Z6AccErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 80043c6:	4905      	ldr	r1, [pc, #20]	; (80043dc <_Z6AccErrh+0x58>)
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f7fc fd6f 	bl	8000eac <__aeabi_fdiv>
 80043ce:	4603      	mov	r3, r0
 80043d0:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 80043d2:	68fb      	ldr	r3, [r7, #12]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	44fa0000 	.word	0x44fa0000

080043e0 <_Z11MotorBaslatv>:

void MotorBaslat(void) {
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80043e4:	4b0c      	ldr	r3, [pc, #48]	; (8004418 <_Z11MotorBaslatv+0x38>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043ec:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80043ee:	4b0a      	ldr	r3, [pc, #40]	; (8004418 <_Z11MotorBaslatv+0x38>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043f6:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80043f8:	4b07      	ldr	r3, [pc, #28]	; (8004418 <_Z11MotorBaslatv+0x38>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004400:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8004402:	4b05      	ldr	r3, [pc, #20]	; (8004418 <_Z11MotorBaslatv+0x38>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800440a:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 800440c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004410:	f001 fb9a 	bl	8005b48 <HAL_Delay>
}
 8004414:	bf00      	nop
 8004416:	bd80      	pop	{r7, pc}
 8004418:	2000090c 	.word	0x2000090c

0800441c <_Z7SetHomev>:
		ITM_SendChar((*ptr++));
	}
	return len;
}

void SetHome() {
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
	home_counter++;
 8004420:	4b2f      	ldr	r3, [pc, #188]	; (80044e0 <_Z7SetHomev+0xc4>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	3301      	adds	r3, #1
 8004426:	4a2e      	ldr	r2, [pc, #184]	; (80044e0 <_Z7SetHomev+0xc4>)
 8004428:	6013      	str	r3, [r2, #0]
	if(home_counter != 11) {
 800442a:	4b2d      	ldr	r3, [pc, #180]	; (80044e0 <_Z7SetHomev+0xc4>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2b0b      	cmp	r3, #11
 8004430:	d024      	beq.n	800447c <_Z7SetHomev+0x60>
		lla0_mean[0]  += gpsData.ggastruct.lcation.latitude;
 8004432:	4b2c      	ldr	r3, [pc, #176]	; (80044e4 <_Z7SetHomev+0xc8>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a2c      	ldr	r2, [pc, #176]	; (80044e8 <_Z7SetHomev+0xcc>)
 8004438:	6812      	ldr	r2, [r2, #0]
 800443a:	4611      	mov	r1, r2
 800443c:	4618      	mov	r0, r3
 800443e:	f7fc fb79 	bl	8000b34 <__addsf3>
 8004442:	4603      	mov	r3, r0
 8004444:	461a      	mov	r2, r3
 8004446:	4b27      	ldr	r3, [pc, #156]	; (80044e4 <_Z7SetHomev+0xc8>)
 8004448:	601a      	str	r2, [r3, #0]
		lla0_mean[1] += gpsData.ggastruct.lcation.longitude;
 800444a:	4b26      	ldr	r3, [pc, #152]	; (80044e4 <_Z7SetHomev+0xc8>)
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	4a26      	ldr	r2, [pc, #152]	; (80044e8 <_Z7SetHomev+0xcc>)
 8004450:	6892      	ldr	r2, [r2, #8]
 8004452:	4611      	mov	r1, r2
 8004454:	4618      	mov	r0, r3
 8004456:	f7fc fb6d 	bl	8000b34 <__addsf3>
 800445a:	4603      	mov	r3, r0
 800445c:	461a      	mov	r2, r3
 800445e:	4b21      	ldr	r3, [pc, #132]	; (80044e4 <_Z7SetHomev+0xc8>)
 8004460:	605a      	str	r2, [r3, #4]
		lla0_mean[2] += gpsData.ggastruct.alt.altitude;
 8004462:	4b20      	ldr	r3, [pc, #128]	; (80044e4 <_Z7SetHomev+0xc8>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	4a20      	ldr	r2, [pc, #128]	; (80044e8 <_Z7SetHomev+0xcc>)
 8004468:	6a12      	ldr	r2, [r2, #32]
 800446a:	4611      	mov	r1, r2
 800446c:	4618      	mov	r0, r3
 800446e:	f7fc fb61 	bl	8000b34 <__addsf3>
 8004472:	4603      	mov	r3, r0
 8004474:	461a      	mov	r2, r3
 8004476:	4b1b      	ldr	r3, [pc, #108]	; (80044e4 <_Z7SetHomev+0xc8>)
 8004478:	609a      	str	r2, [r3, #8]
		lla0_mean[2] = 0;

		home = true;
	}

}
 800447a:	e02f      	b.n	80044dc <_Z7SetHomev+0xc0>
		home_counter = 0;
 800447c:	4b18      	ldr	r3, [pc, #96]	; (80044e0 <_Z7SetHomev+0xc4>)
 800447e:	2200      	movs	r2, #0
 8004480:	601a      	str	r2, [r3, #0]
		lla0[0] = lla0_mean[0]/10;
 8004482:	4b18      	ldr	r3, [pc, #96]	; (80044e4 <_Z7SetHomev+0xc8>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4919      	ldr	r1, [pc, #100]	; (80044ec <_Z7SetHomev+0xd0>)
 8004488:	4618      	mov	r0, r3
 800448a:	f7fc fd0f 	bl	8000eac <__aeabi_fdiv>
 800448e:	4603      	mov	r3, r0
 8004490:	461a      	mov	r2, r3
 8004492:	4b17      	ldr	r3, [pc, #92]	; (80044f0 <_Z7SetHomev+0xd4>)
 8004494:	601a      	str	r2, [r3, #0]
		lla0[1] = lla0_mean[1]/10;
 8004496:	4b13      	ldr	r3, [pc, #76]	; (80044e4 <_Z7SetHomev+0xc8>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	4914      	ldr	r1, [pc, #80]	; (80044ec <_Z7SetHomev+0xd0>)
 800449c:	4618      	mov	r0, r3
 800449e:	f7fc fd05 	bl	8000eac <__aeabi_fdiv>
 80044a2:	4603      	mov	r3, r0
 80044a4:	461a      	mov	r2, r3
 80044a6:	4b12      	ldr	r3, [pc, #72]	; (80044f0 <_Z7SetHomev+0xd4>)
 80044a8:	605a      	str	r2, [r3, #4]
		lla0[2] = lla0_mean[2]/10;
 80044aa:	4b0e      	ldr	r3, [pc, #56]	; (80044e4 <_Z7SetHomev+0xc8>)
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	490f      	ldr	r1, [pc, #60]	; (80044ec <_Z7SetHomev+0xd0>)
 80044b0:	4618      	mov	r0, r3
 80044b2:	f7fc fcfb 	bl	8000eac <__aeabi_fdiv>
 80044b6:	4603      	mov	r3, r0
 80044b8:	461a      	mov	r2, r3
 80044ba:	4b0d      	ldr	r3, [pc, #52]	; (80044f0 <_Z7SetHomev+0xd4>)
 80044bc:	609a      	str	r2, [r3, #8]
		lla0_mean[0] = 0;
 80044be:	4b09      	ldr	r3, [pc, #36]	; (80044e4 <_Z7SetHomev+0xc8>)
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	601a      	str	r2, [r3, #0]
		lla0_mean[1] = 0;
 80044c6:	4b07      	ldr	r3, [pc, #28]	; (80044e4 <_Z7SetHomev+0xc8>)
 80044c8:	f04f 0200 	mov.w	r2, #0
 80044cc:	605a      	str	r2, [r3, #4]
		lla0_mean[2] = 0;
 80044ce:	4b05      	ldr	r3, [pc, #20]	; (80044e4 <_Z7SetHomev+0xc8>)
 80044d0:	f04f 0200 	mov.w	r2, #0
 80044d4:	609a      	str	r2, [r3, #8]
		home = true;
 80044d6:	4b07      	ldr	r3, [pc, #28]	; (80044f4 <_Z7SetHomev+0xd8>)
 80044d8:	2201      	movs	r2, #1
 80044da:	701a      	strb	r2, [r3, #0]
}
 80044dc:	bf00      	nop
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	20001724 	.word	0x20001724
 80044e4:	20000b84 	.word	0x20000b84
 80044e8:	20001764 	.word	0x20001764
 80044ec:	41200000 	.word	0x41200000
 80044f0:	20000b78 	.word	0x20000b78
 80044f4:	20001714 	.word	0x20001714

080044f8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 80044f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044fa:	b0ad      	sub	sp, #180	; 0xb4
 80044fc:	af0c      	add	r7, sp, #48	; 0x30
 80044fe:	6178      	str	r0, [r7, #20]

	if(htim == &htim2) {
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	4a9d      	ldr	r2, [pc, #628]	; (8004778 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8004504:	4293      	cmp	r3, r2
 8004506:	f040 85b2 	bne.w	800506e <HAL_TIM_PeriodElapsedCallback+0xb76>
		//1.25 ms || 800 Hz


		set_ucounter(SONAR_CLOCK_RATE);
 800450a:	2014      	movs	r0, #20
 800450c:	f7fe fa4e 	bl	80029ac <set_ucounter>
		set_b_counter(12);
 8004510:	200c      	movs	r0, #12
 8004512:	f7fe f88b 	bl	800262c <set_b_counter>

		controller_counter++;
 8004516:	4b99      	ldr	r3, [pc, #612]	; (800477c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8004518:	881b      	ldrh	r3, [r3, #0]
 800451a:	3301      	adds	r3, #1
 800451c:	b29a      	uxth	r2, r3
 800451e:	4b97      	ldr	r3, [pc, #604]	; (800477c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8004520:	801a      	strh	r2, [r3, #0]
		camera_counter++;
 8004522:	4b97      	ldr	r3, [pc, #604]	; (8004780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8004524:	881b      	ldrh	r3, [r3, #0]
 8004526:	3301      	adds	r3, #1
 8004528:	b29a      	uxth	r2, r3
 800452a:	4b95      	ldr	r3, [pc, #596]	; (8004780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800452c:	801a      	strh	r2, [r3, #0]
		mag_counter++;
 800452e:	4b95      	ldr	r3, [pc, #596]	; (8004784 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8004530:	881b      	ldrh	r3, [r3, #0]
 8004532:	3301      	adds	r3, #1
 8004534:	b29a      	uxth	r2, r3
 8004536:	4b93      	ldr	r3, [pc, #588]	; (8004784 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8004538:	801a      	strh	r2, [r3, #0]
		gps_counter++;
 800453a:	4b93      	ldr	r3, [pc, #588]	; (8004788 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800453c:	881b      	ldrh	r3, [r3, #0]
 800453e:	3301      	adds	r3, #1
 8004540:	b29a      	uxth	r2, r3
 8004542:	4b91      	ldr	r3, [pc, #580]	; (8004788 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8004544:	801a      	strh	r2, [r3, #0]

		if(gps_counter == GPS_CLOCK_RATE) {
 8004546:	4b90      	ldr	r3, [pc, #576]	; (8004788 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8004548:	881b      	ldrh	r3, [r3, #0]
 800454a:	2b28      	cmp	r3, #40	; 0x28
 800454c:	f040 808d 	bne.w	800466a <HAL_TIM_PeriodElapsedCallback+0x172>
			gps_counter = 0;
 8004550:	4b8d      	ldr	r3, [pc, #564]	; (8004788 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8004552:	2200      	movs	r2, #0
 8004554:	801a      	strh	r2, [r3, #0]
			getGPSData(&gpsData);
 8004556:	488d      	ldr	r0, [pc, #564]	; (800478c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004558:	f7fd fade 	bl	8001b18 <getGPSData>
			EKF.gps_fixed = gpsData.ggastruct.isfixValid;
 800455c:	4b8b      	ldr	r3, [pc, #556]	; (800478c <HAL_TIM_PeriodElapsedCallback+0x294>)
 800455e:	69db      	ldr	r3, [r3, #28]
 8004560:	2b00      	cmp	r3, #0
 8004562:	bf14      	ite	ne
 8004564:	2301      	movne	r3, #1
 8004566:	2300      	moveq	r3, #0
 8004568:	b2da      	uxtb	r2, r3
 800456a:	4b89      	ldr	r3, [pc, #548]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800456c:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1

			if(!home && gpsData.ggastruct.isfixValid) {
 8004570:	4b88      	ldr	r3, [pc, #544]	; (8004794 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	f083 0301 	eor.w	r3, r3, #1
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b00      	cmp	r3, #0
 800457c:	d005      	beq.n	800458a <HAL_TIM_PeriodElapsedCallback+0x92>
 800457e:	4b83      	ldr	r3, [pc, #524]	; (800478c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <HAL_TIM_PeriodElapsedCallback+0x92>
				SetHome();
 8004586:	f7ff ff49 	bl	800441c <_Z7SetHomev>
			}

			if(home) {
 800458a:	4b82      	ldr	r3, [pc, #520]	; (8004794 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d06b      	beq.n	800466a <HAL_TIM_PeriodElapsedCallback+0x172>

				float lla[3];
				float ecef[3];
				float ecef0[3];

				lla[0] = gpsData.ggastruct.lcation.latitude;
 8004592:	4b7e      	ldr	r3, [pc, #504]	; (800478c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	64fb      	str	r3, [r7, #76]	; 0x4c
				lla[1] = gpsData.ggastruct.lcation.longitude;
 8004598:	4b7c      	ldr	r3, [pc, #496]	; (800478c <HAL_TIM_PeriodElapsedCallback+0x294>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	653b      	str	r3, [r7, #80]	; 0x50
				lla[2] = gpsData.ggastruct.alt.altitude;
 800459e:	4b7b      	ldr	r3, [pc, #492]	; (800478c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	657b      	str	r3, [r7, #84]	; 0x54

				lla2ecef(lla, ecef);
 80045a4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80045a8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80045ac:	4611      	mov	r1, r2
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7fe f86e 	bl	8002690 <_Z8lla2ecefPfS_>
				lla2ecef(lla0, ecef0);
 80045b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80045b8:	4619      	mov	r1, r3
 80045ba:	4877      	ldr	r0, [pc, #476]	; (8004798 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80045bc:	f7fe f868 	bl	8002690 <_Z8lla2ecefPfS_>

				float vned[2];
				ecef2ned(ecef, ecef0, lla0, vned);
 80045c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80045c4:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80045c8:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80045cc:	4a72      	ldr	r2, [pc, #456]	; (8004798 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80045ce:	f7fe f915 	bl	80027fc <_Z8ecef2nedPfS_S_S_>

				EKF.xned = vned[0];
 80045d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d4:	4a6e      	ldr	r2, [pc, #440]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80045d6:	f8c2 32a4 	str.w	r3, [r2, #676]	; 0x2a4
				EKF.yned = vned[1];
 80045da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045dc:	4a6c      	ldr	r2, [pc, #432]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80045de:	f8c2 32a8 	str.w	r3, [r2, #680]	; 0x2a8
				EKF.v_ground = gpsData.rmcstruct.speed * 0.514444444; //Knot to m/s
 80045e2:	4b6a      	ldr	r3, [pc, #424]	; (800478c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80045e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7fb ff1e 	bl	8000428 <__aeabi_f2d>
 80045ec:	a360      	add	r3, pc, #384	; (adr r3, 8004770 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80045ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f2:	f7fb ff71 	bl	80004d8 <__aeabi_dmul>
 80045f6:	4602      	mov	r2, r0
 80045f8:	460b      	mov	r3, r1
 80045fa:	4610      	mov	r0, r2
 80045fc:	4619      	mov	r1, r3
 80045fe:	f7fc fa43 	bl	8000a88 <__aeabi_d2f>
 8004602:	4603      	mov	r3, r0
 8004604:	4a62      	ldr	r2, [pc, #392]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004606:	f8c2 32ac 	str.w	r3, [r2, #684]	; 0x2ac

				float deg2rad = M_PI/180.0;
 800460a:	4b64      	ldr	r3, [pc, #400]	; (800479c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800460c:	67fb      	str	r3, [r7, #124]	; 0x7c
				EKF.vgpsx = EKF.v_ground * cos(gpsData.rmcstruct.course * deg2rad);
 800460e:	4b60      	ldr	r3, [pc, #384]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004610:	f8d3 42ac 	ldr.w	r4, [r3, #684]	; 0x2ac
 8004614:	4b5d      	ldr	r3, [pc, #372]	; (800478c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004618:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800461a:	4618      	mov	r0, r3
 800461c:	f7fc fb92 	bl	8000d44 <__aeabi_fmul>
 8004620:	4603      	mov	r3, r0
 8004622:	4618      	mov	r0, r3
 8004624:	f7fe f81c 	bl	8002660 <_ZSt3cosf>
 8004628:	4603      	mov	r3, r0
 800462a:	4619      	mov	r1, r3
 800462c:	4620      	mov	r0, r4
 800462e:	f7fc fb89 	bl	8000d44 <__aeabi_fmul>
 8004632:	4603      	mov	r3, r0
 8004634:	461a      	mov	r2, r3
 8004636:	4b56      	ldr	r3, [pc, #344]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004638:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
				EKF.vgpsy = EKF.v_ground * sin(gpsData.rmcstruct.course * deg2rad);
 800463c:	4b54      	ldr	r3, [pc, #336]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800463e:	f8d3 42ac 	ldr.w	r4, [r3, #684]	; 0x2ac
 8004642:	4b52      	ldr	r3, [pc, #328]	; (800478c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004648:	4618      	mov	r0, r3
 800464a:	f7fc fb7b 	bl	8000d44 <__aeabi_fmul>
 800464e:	4603      	mov	r3, r0
 8004650:	4618      	mov	r0, r3
 8004652:	f7fe f811 	bl	8002678 <_ZSt3sinf>
 8004656:	4603      	mov	r3, r0
 8004658:	4619      	mov	r1, r3
 800465a:	4620      	mov	r0, r4
 800465c:	f7fc fb72 	bl	8000d44 <__aeabi_fmul>
 8004660:	4603      	mov	r3, r0
 8004662:	461a      	mov	r2, r3
 8004664:	4b4a      	ldr	r3, [pc, #296]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004666:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

		//else {
		//	EKF.Qgps = 400 * gpsData.ggastruct.HDOP;
		//}

		if(mag_counter == MAG_CLOCK_RATE) {
 800466a:	4b46      	ldr	r3, [pc, #280]	; (8004784 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800466c:	881b      	ldrh	r3, [r3, #0]
 800466e:	2b04      	cmp	r3, #4
 8004670:	d146      	bne.n	8004700 <HAL_TIM_PeriodElapsedCallback+0x208>
			mag_counter = 0;
 8004672:	4b44      	ldr	r3, [pc, #272]	; (8004784 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8004674:	2200      	movs	r2, #0
 8004676:	801a      	strh	r2, [r3, #0]
			HMC5883L_getMagData(&MAG_X, &MAG_Y, &MAG_Z);
 8004678:	4a49      	ldr	r2, [pc, #292]	; (80047a0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800467a:	494a      	ldr	r1, [pc, #296]	; (80047a4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800467c:	484a      	ldr	r0, [pc, #296]	; (80047a8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800467e:	f7fc fded 	bl	800125c <HMC5883L_getMagData>
			MagCalib(MAG_X, MAG_Y, MAG_Z);
 8004682:	4b49      	ldr	r3, [pc, #292]	; (80047a8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8004684:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004688:	4a46      	ldr	r2, [pc, #280]	; (80047a4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800468a:	f9b2 1000 	ldrsh.w	r1, [r2]
 800468e:	4a44      	ldr	r2, [pc, #272]	; (80047a0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004690:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004694:	4618      	mov	r0, r3
 8004696:	f7fe fef3 	bl	8003480 <_Z8MagCalibsss>
			int16_t mag[3];
			mag[0] = MAG_X_CALIB;
 800469a:	4b44      	ldr	r3, [pc, #272]	; (80047ac <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800469c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046a0:	84bb      	strh	r3, [r7, #36]	; 0x24
			mag[1] = MAG_Y_CALIB;
 80046a2:	4b43      	ldr	r3, [pc, #268]	; (80047b0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80046a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046a8:	84fb      	strh	r3, [r7, #38]	; 0x26
			mag[2] = MAG_Z_CALIB;
 80046aa:	4b42      	ldr	r3, [pc, #264]	; (80047b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80046ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046b0:	853b      	strh	r3, [r7, #40]	; 0x28

			int16_t acc[3];
			acc[0] = accX;
 80046b2:	4b41      	ldr	r3, [pc, #260]	; (80047b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fc fd20 	bl	80010fc <__aeabi_f2iz>
 80046bc:	4603      	mov	r3, r0
 80046be:	b21b      	sxth	r3, r3
 80046c0:	83bb      	strh	r3, [r7, #28]
			acc[1] = accY;
 80046c2:	4b3e      	ldr	r3, [pc, #248]	; (80047bc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7fc fd18 	bl	80010fc <__aeabi_f2iz>
 80046cc:	4603      	mov	r3, r0
 80046ce:	b21b      	sxth	r3, r3
 80046d0:	83fb      	strh	r3, [r7, #30]
			acc[2] = accZ;
 80046d2:	4b3b      	ldr	r3, [pc, #236]	; (80047c0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7fc fd10 	bl	80010fc <__aeabi_f2iz>
 80046dc:	4603      	mov	r3, r0
 80046de:	b21b      	sxth	r3, r3
 80046e0:	843b      	strh	r3, [r7, #32]
			euler_angles = DCM2Euler(acc, mag);
 80046e2:	4c38      	ldr	r4, [pc, #224]	; (80047c4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80046e4:	463b      	mov	r3, r7
 80046e6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80046ea:	f107 011c 	add.w	r1, r7, #28
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7ff fb42 	bl	8003d78 <_Z9DCM2EulerPsS_>
 80046f4:	4623      	mov	r3, r4
 80046f6:	463a      	mov	r2, r7
 80046f8:	6810      	ldr	r0, [r2, #0]
 80046fa:	6851      	ldr	r1, [r2, #4]
 80046fc:	6892      	ldr	r2, [r2, #8]
 80046fe:	c307      	stmia	r3!, {r0, r1, r2}

		}

		if(camera_counter == 40) {
 8004700:	4b1f      	ldr	r3, [pc, #124]	; (8004780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8004702:	881b      	ldrh	r3, [r3, #0]
 8004704:	2b28      	cmp	r3, #40	; 0x28
 8004706:	d125      	bne.n	8004754 <HAL_TIM_PeriodElapsedCallback+0x25c>
			  camera_counter = 0;
 8004708:	4b1d      	ldr	r3, [pc, #116]	; (8004780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800470a:	2200      	movs	r2, #0
 800470c:	801a      	strh	r2, [r3, #0]
			  memcpy(&cam_data_20, &cam_data, sizeof(cam_data));
 800470e:	4b2e      	ldr	r3, [pc, #184]	; (80047c8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8004710:	4a2e      	ldr	r2, [pc, #184]	; (80047cc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8004712:	ca07      	ldmia	r2, {r0, r1, r2}
 8004714:	c303      	stmia	r3!, {r0, r1}
 8004716:	701a      	strb	r2, [r3, #0]
			  EKF.camx = (float)cam_data.y/100.0;
 8004718:	4b2c      	ldr	r3, [pc, #176]	; (80047cc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800471a:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 800471e:	b21b      	sxth	r3, r3
 8004720:	4618      	mov	r0, r3
 8004722:	f7fc fabb 	bl	8000c9c <__aeabi_i2f>
 8004726:	4603      	mov	r3, r0
 8004728:	4929      	ldr	r1, [pc, #164]	; (80047d0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800472a:	4618      	mov	r0, r3
 800472c:	f7fc fbbe 	bl	8000eac <__aeabi_fdiv>
 8004730:	4603      	mov	r3, r0
 8004732:	461a      	mov	r2, r3
 8004734:	4b16      	ldr	r3, [pc, #88]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004736:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280

			  if(!cam_data.detected) {
 800473a:	4b24      	ldr	r3, [pc, #144]	; (80047cc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d104      	bne.n	800474c <HAL_TIM_PeriodElapsedCallback+0x254>
				  EKF.Qc = 9e9;
 8004742:	4b13      	ldr	r3, [pc, #76]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004744:	4a23      	ldr	r2, [pc, #140]	; (80047d4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8004746:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
 800474a:	e003      	b.n	8004754 <HAL_TIM_PeriodElapsedCallback+0x25c>
			  }

			  else {
				  EKF.Qc = 2.7e-2;
 800474c:	4b10      	ldr	r3, [pc, #64]	; (8004790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800474e:	4a22      	ldr	r2, [pc, #136]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004750:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
			  }
		}

		if(get_ucounter() == 1) {
 8004754:	f7fe f944 	bl	80029e0 <get_ucounter>
 8004758:	4603      	mov	r3, r0
 800475a:	2b01      	cmp	r3, #1
 800475c:	bf0c      	ite	eq
 800475e:	2301      	moveq	r3, #1
 8004760:	2300      	movne	r3, #0
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d039      	beq.n	80047dc <HAL_TIM_PeriodElapsedCallback+0x2e4>
			request_range();
 8004768:	f7fe f8e6 	bl	8002938 <request_range>
 800476c:	e0f7      	b.n	800495e <HAL_TIM_PeriodElapsedCallback+0x466>
 800476e:	bf00      	nop
 8004770:	31d2d84c 	.word	0x31d2d84c
 8004774:	3fe07654 	.word	0x3fe07654
 8004778:	20000954 	.word	0x20000954
 800477c:	200016cc 	.word	0x200016cc
 8004780:	200016ce 	.word	0x200016ce
 8004784:	200016d0 	.word	0x200016d0
 8004788:	200016d2 	.word	0x200016d2
 800478c:	20001764 	.word	0x20001764
 8004790:	20000d90 	.word	0x20000d90
 8004794:	20001714 	.word	0x20001714
 8004798:	20000b78 	.word	0x20000b78
 800479c:	3c8efa35 	.word	0x3c8efa35
 80047a0:	20001758 	.word	0x20001758
 80047a4:	20001756 	.word	0x20001756
 80047a8:	20001754 	.word	0x20001754
 80047ac:	2000175a 	.word	0x2000175a
 80047b0:	2000175c 	.word	0x2000175c
 80047b4:	2000175e 	.word	0x2000175e
 80047b8:	20000b3c 	.word	0x20000b3c
 80047bc:	20000b40 	.word	0x20000b40
 80047c0:	20000b44 	.word	0x20000b44
 80047c4:	20001740 	.word	0x20001740
 80047c8:	20001734 	.word	0x20001734
 80047cc:	20001728 	.word	0x20001728
 80047d0:	42c80000 	.word	0x42c80000
 80047d4:	50061c46 	.word	0x50061c46
 80047d8:	3cdd2f1b 	.word	0x3cdd2f1b
			//sonar_range = getRange();
		}


		else if (get_ucounter() == SONAR_CLOCK_RATE) {
 80047dc:	f7fe f900 	bl	80029e0 <get_ucounter>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b14      	cmp	r3, #20
 80047e4:	bf0c      	ite	eq
 80047e6:	2301      	moveq	r3, #1
 80047e8:	2300      	movne	r3, #0
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f000 80b6 	beq.w	800495e <HAL_TIM_PeriodElapsedCallback+0x466>

		  sonar_range = getRange();
 80047f2:	f7fe f8bb 	bl	800296c <getRange>
 80047f6:	4603      	mov	r3, r0
 80047f8:	461a      	mov	r2, r3
 80047fa:	4b6f      	ldr	r3, [pc, #444]	; (80049b8 <HAL_TIM_PeriodElapsedCallback+0x4c0>)
 80047fc:	601a      	str	r2, [r3, #0]
		  sonar_alt_ = sonar_alt;
 80047fe:	4b6f      	ldr	r3, [pc, #444]	; (80049bc <HAL_TIM_PeriodElapsedCallback+0x4c4>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a6f      	ldr	r2, [pc, #444]	; (80049c0 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 8004804:	6013      	str	r3, [r2, #0]
		  sonar_vel_ = sonar_vel;
 8004806:	4b6f      	ldr	r3, [pc, #444]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a6f      	ldr	r2, [pc, #444]	; (80049c8 <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 800480c:	6013      	str	r3, [r2, #0]

		  float sonar_roll = abs(deg2rad*state.angles[0]);
 800480e:	4b6f      	ldr	r3, [pc, #444]	; (80049cc <HAL_TIM_PeriodElapsedCallback+0x4d4>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	496f      	ldr	r1, [pc, #444]	; (80049d0 <HAL_TIM_PeriodElapsedCallback+0x4d8>)
 8004814:	4618      	mov	r0, r3
 8004816:	f7fc fa95 	bl	8000d44 <__aeabi_fmul>
 800481a:	4603      	mov	r3, r0
 800481c:	4618      	mov	r0, r3
 800481e:	f7fe f8e9 	bl	80029f4 <_ZSt3absf>
 8004822:	67b8      	str	r0, [r7, #120]	; 0x78
		  float sonar_pitch = abs(deg2rad*state.angles[1]);
 8004824:	4b69      	ldr	r3, [pc, #420]	; (80049cc <HAL_TIM_PeriodElapsedCallback+0x4d4>)
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	4969      	ldr	r1, [pc, #420]	; (80049d0 <HAL_TIM_PeriodElapsedCallback+0x4d8>)
 800482a:	4618      	mov	r0, r3
 800482c:	f7fc fa8a 	bl	8000d44 <__aeabi_fmul>
 8004830:	4603      	mov	r3, r0
 8004832:	4618      	mov	r0, r3
 8004834:	f7fe f8de 	bl	80029f4 <_ZSt3absf>
 8004838:	6778      	str	r0, [r7, #116]	; 0x74
		  sonar_alt = (float)sonar_range/100.0 * cos(sonar_roll)* cos(sonar_pitch);
 800483a:	4b5f      	ldr	r3, [pc, #380]	; (80049b8 <HAL_TIM_PeriodElapsedCallback+0x4c0>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4618      	mov	r0, r3
 8004840:	f7fc fa28 	bl	8000c94 <__aeabi_ui2f>
 8004844:	4603      	mov	r3, r0
 8004846:	4618      	mov	r0, r3
 8004848:	f7fb fdee 	bl	8000428 <__aeabi_f2d>
 800484c:	f04f 0200 	mov.w	r2, #0
 8004850:	4b60      	ldr	r3, [pc, #384]	; (80049d4 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8004852:	f7fb ff6b 	bl	800072c <__aeabi_ddiv>
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	4614      	mov	r4, r2
 800485c:	461d      	mov	r5, r3
 800485e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8004860:	f7fd fefe 	bl	8002660 <_ZSt3cosf>
 8004864:	4603      	mov	r3, r0
 8004866:	4618      	mov	r0, r3
 8004868:	f7fb fdde 	bl	8000428 <__aeabi_f2d>
 800486c:	4602      	mov	r2, r0
 800486e:	460b      	mov	r3, r1
 8004870:	4620      	mov	r0, r4
 8004872:	4629      	mov	r1, r5
 8004874:	f7fb fe30 	bl	80004d8 <__aeabi_dmul>
 8004878:	4602      	mov	r2, r0
 800487a:	460b      	mov	r3, r1
 800487c:	4614      	mov	r4, r2
 800487e:	461d      	mov	r5, r3
 8004880:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8004882:	f7fd feed 	bl	8002660 <_ZSt3cosf>
 8004886:	4603      	mov	r3, r0
 8004888:	4618      	mov	r0, r3
 800488a:	f7fb fdcd 	bl	8000428 <__aeabi_f2d>
 800488e:	4602      	mov	r2, r0
 8004890:	460b      	mov	r3, r1
 8004892:	4620      	mov	r0, r4
 8004894:	4629      	mov	r1, r5
 8004896:	f7fb fe1f 	bl	80004d8 <__aeabi_dmul>
 800489a:	4602      	mov	r2, r0
 800489c:	460b      	mov	r3, r1
 800489e:	4610      	mov	r0, r2
 80048a0:	4619      	mov	r1, r3
 80048a2:	f7fc f8f1 	bl	8000a88 <__aeabi_d2f>
 80048a6:	4603      	mov	r3, r0
 80048a8:	4a44      	ldr	r2, [pc, #272]	; (80049bc <HAL_TIM_PeriodElapsedCallback+0x4c4>)
 80048aa:	6013      	str	r3, [r2, #0]
		  float sonar_st = (float)(1.0/SONAR_CLOCK);
 80048ac:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 80048b0:	673b      	str	r3, [r7, #112]	; 0x70
		  sonar_vel = (sonar_alt - sonar_alt_)/sonar_st;
 80048b2:	4b42      	ldr	r3, [pc, #264]	; (80049bc <HAL_TIM_PeriodElapsedCallback+0x4c4>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a42      	ldr	r2, [pc, #264]	; (80049c0 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 80048b8:	6812      	ldr	r2, [r2, #0]
 80048ba:	4611      	mov	r1, r2
 80048bc:	4618      	mov	r0, r3
 80048be:	f7fc f937 	bl	8000b30 <__aeabi_fsub>
 80048c2:	4603      	mov	r3, r0
 80048c4:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7fc faf0 	bl	8000eac <__aeabi_fdiv>
 80048cc:	4603      	mov	r3, r0
 80048ce:	461a      	mov	r2, r3
 80048d0:	4b3c      	ldr	r3, [pc, #240]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 80048d2:	601a      	str	r2, [r3, #0]


		  if (abs(sonar_vel) > 7) {
 80048d4:	4b3b      	ldr	r3, [pc, #236]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4618      	mov	r0, r3
 80048da:	f7fe f88b 	bl	80029f4 <_ZSt3absf>
 80048de:	4603      	mov	r3, r0
 80048e0:	2201      	movs	r2, #1
 80048e2:	4614      	mov	r4, r2
 80048e4:	493c      	ldr	r1, [pc, #240]	; (80049d8 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 80048e6:	4618      	mov	r0, r3
 80048e8:	f7fc fbe8 	bl	80010bc <__aeabi_fcmpgt>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <HAL_TIM_PeriodElapsedCallback+0x3fe>
 80048f2:	2300      	movs	r3, #0
 80048f4:	461c      	mov	r4, r3
 80048f6:	b2e3      	uxtb	r3, r4
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d007      	beq.n	800490c <HAL_TIM_PeriodElapsedCallback+0x414>
			  sonar_alt = sonar_alt_;
 80048fc:	4b30      	ldr	r3, [pc, #192]	; (80049c0 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a2e      	ldr	r2, [pc, #184]	; (80049bc <HAL_TIM_PeriodElapsedCallback+0x4c4>)
 8004902:	6013      	str	r3, [r2, #0]
			  sonar_vel = sonar_vel_;
 8004904:	4b30      	ldr	r3, [pc, #192]	; (80049c8 <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a2e      	ldr	r2, [pc, #184]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 800490a:	6013      	str	r3, [r2, #0]
		  }

		  if(sonar_alt > 6 || sonar_alt < 0.3) {
 800490c:	4b2b      	ldr	r3, [pc, #172]	; (80049bc <HAL_TIM_PeriodElapsedCallback+0x4c4>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4932      	ldr	r1, [pc, #200]	; (80049dc <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 8004912:	4618      	mov	r0, r3
 8004914:	f7fc fbd2 	bl	80010bc <__aeabi_fcmpgt>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d10c      	bne.n	8004938 <HAL_TIM_PeriodElapsedCallback+0x440>
 800491e:	4b27      	ldr	r3, [pc, #156]	; (80049bc <HAL_TIM_PeriodElapsedCallback+0x4c4>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4618      	mov	r0, r3
 8004924:	f7fb fd80 	bl	8000428 <__aeabi_f2d>
 8004928:	a321      	add	r3, pc, #132	; (adr r3, 80049b0 <HAL_TIM_PeriodElapsedCallback+0x4b8>)
 800492a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800492e:	f7fc f845 	bl	80009bc <__aeabi_dcmplt>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d008      	beq.n	800494a <HAL_TIM_PeriodElapsedCallback+0x452>
			  EKF.Qs = 9e9;
 8004938:	4b29      	ldr	r3, [pc, #164]	; (80049e0 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 800493a:	4a2a      	ldr	r2, [pc, #168]	; (80049e4 <HAL_TIM_PeriodElapsedCallback+0x4ec>)
 800493c:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
			  EKF.salt = 50;
 8004940:	4b27      	ldr	r3, [pc, #156]	; (80049e0 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 8004942:	4a29      	ldr	r2, [pc, #164]	; (80049e8 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8004944:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
 8004948:	e009      	b.n	800495e <HAL_TIM_PeriodElapsedCallback+0x466>
		  }

		  else {
			  EKF.Qs = 0.25;
 800494a:	4b25      	ldr	r3, [pc, #148]	; (80049e0 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 800494c:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8004950:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
			  EKF.salt = 1;
 8004954:	4b22      	ldr	r3, [pc, #136]	; (80049e0 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 8004956:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800495a:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
		  }


		}

		if(get_b_counter() == 1) {
 800495e:	f7fd fe5b 	bl	8002618 <get_b_counter>
 8004962:	4603      	mov	r3, r0
 8004964:	2b01      	cmp	r3, #1
 8004966:	bf0c      	ite	eq
 8004968:	2301      	moveq	r3, #1
 800496a:	2300      	movne	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d002      	beq.n	8004978 <HAL_TIM_PeriodElapsedCallback+0x480>
			write_ut();
 8004972:	f7fd fc51 	bl	8002218 <write_ut>
 8004976:	e069      	b.n	8004a4c <HAL_TIM_PeriodElapsedCallback+0x554>
		}

		else if(get_b_counter() == 5) { //5 ms
 8004978:	f7fd fe4e 	bl	8002618 <get_b_counter>
 800497c:	4603      	mov	r3, r0
 800497e:	2b05      	cmp	r3, #5
 8004980:	bf0c      	ite	eq
 8004982:	2301      	moveq	r3, #1
 8004984:	2300      	movne	r3, #0
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b00      	cmp	r3, #0
 800498a:	d031      	beq.n	80049f0 <HAL_TIM_PeriodElapsedCallback+0x4f8>
			bmp.uncomp.temp = read_ut ();
 800498c:	f7fd fc5c 	bl	8002248 <read_ut>
 8004990:	4603      	mov	r3, r0
 8004992:	4618      	mov	r0, r3
 8004994:	f7fc f982 	bl	8000c9c <__aeabi_i2f>
 8004998:	4603      	mov	r3, r0
 800499a:	4a14      	ldr	r2, [pc, #80]	; (80049ec <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 800499c:	6193      	str	r3, [r2, #24]
			bmp.data.temp = get_temp (&bmp);
 800499e:	4813      	ldr	r0, [pc, #76]	; (80049ec <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 80049a0:	f7fd fc6c 	bl	800227c <get_temp>
 80049a4:	4603      	mov	r3, r0
 80049a6:	4a11      	ldr	r2, [pc, #68]	; (80049ec <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 80049a8:	6293      	str	r3, [r2, #40]	; 0x28
			write_up();
 80049aa:	f7fd fcbf 	bl	800232c <write_up>
 80049ae:	e04d      	b.n	8004a4c <HAL_TIM_PeriodElapsedCallback+0x554>
 80049b0:	33333333 	.word	0x33333333
 80049b4:	3fd33333 	.word	0x3fd33333
 80049b8:	200016c8 	.word	0x200016c8
 80049bc:	200016b8 	.word	0x200016b8
 80049c0:	200016bc 	.word	0x200016bc
 80049c4:	200016c0 	.word	0x200016c0
 80049c8:	200016c4 	.word	0x200016c4
 80049cc:	20000bb4 	.word	0x20000bb4
 80049d0:	3c8e8a72 	.word	0x3c8e8a72
 80049d4:	40590000 	.word	0x40590000
 80049d8:	40e00000 	.word	0x40e00000
 80049dc:	40c00000 	.word	0x40c00000
 80049e0:	20000d90 	.word	0x20000d90
 80049e4:	50061c46 	.word	0x50061c46
 80049e8:	42480000 	.word	0x42480000
 80049ec:	200016d4 	.word	0x200016d4
		}

		else if(get_b_counter() == 12) { //
 80049f0:	f7fd fe12 	bl	8002618 <get_b_counter>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b0c      	cmp	r3, #12
 80049f8:	bf0c      	ite	eq
 80049fa:	2301      	moveq	r3, #1
 80049fc:	2300      	movne	r3, #0
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d023      	beq.n	8004a4c <HAL_TIM_PeriodElapsedCallback+0x554>
			bmp.uncomp.press = read_up (bmp.oss);
 8004a04:	4ba8      	ldr	r3, [pc, #672]	; (8004ca8 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8004a06:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004a08:	f7fd fcb0 	bl	800236c <read_up>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	4aa6      	ldr	r2, [pc, #664]	; (8004ca8 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8004a10:	61d3      	str	r3, [r2, #28]
			bmp.data.press = get_pressure (bmp);
 8004a12:	4ea5      	ldr	r6, [pc, #660]	; (8004ca8 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8004a14:	466d      	mov	r5, sp
 8004a16:	f106 0410 	add.w	r4, r6, #16
 8004a1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a22:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004a26:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004a2a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004a2e:	f7fd fccb 	bl	80023c8 <get_pressure>
 8004a32:	4603      	mov	r3, r0
 8004a34:	4a9c      	ldr	r2, [pc, #624]	; (8004ca8 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8004a36:	62d3      	str	r3, [r2, #44]	; 0x2c
			bmp.data.altitude = get_altitude (&bmp);
 8004a38:	489b      	ldr	r0, [pc, #620]	; (8004ca8 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8004a3a:	f7fd fd91 	bl	8002560 <get_altitude>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	4a99      	ldr	r2, [pc, #612]	; (8004ca8 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8004a42:	6353      	str	r3, [r2, #52]	; 0x34
			baro_alt = bmp.data.altitude;
 8004a44:	4b98      	ldr	r3, [pc, #608]	; (8004ca8 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8004a46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a48:	4a98      	ldr	r2, [pc, #608]	; (8004cac <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8004a4a:	6013      	str	r3, [r2, #0]

		}

		//}

		if(controller_counter == CONTROLLER_RATE) { //5 ms || 200 Hz
 8004a4c:	4b98      	ldr	r3, [pc, #608]	; (8004cb0 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8004a4e:	881b      	ldrh	r3, [r3, #0]
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	f040 830c 	bne.w	800506e <HAL_TIM_PeriodElapsedCallback+0xb76>
			_controller_timer = controller_timer;
 8004a56:	4b97      	ldr	r3, [pc, #604]	; (8004cb4 <HAL_TIM_PeriodElapsedCallback+0x7bc>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a97      	ldr	r2, [pc, #604]	; (8004cb8 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8004a5c:	6013      	str	r3, [r2, #0]
			controller_timer = HAL_GetTick();
 8004a5e:	f001 f869 	bl	8005b34 <HAL_GetTick>
 8004a62:	4603      	mov	r3, r0
 8004a64:	461a      	mov	r2, r3
 8004a66:	4b93      	ldr	r3, [pc, #588]	; (8004cb4 <HAL_TIM_PeriodElapsedCallback+0x7bc>)
 8004a68:	601a      	str	r2, [r3, #0]
			controller_timer_dif = controller_timer-_controller_timer;
 8004a6a:	4b92      	ldr	r3, [pc, #584]	; (8004cb4 <HAL_TIM_PeriodElapsedCallback+0x7bc>)
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	4b92      	ldr	r3, [pc, #584]	; (8004cb8 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	4a91      	ldr	r2, [pc, #580]	; (8004cbc <HAL_TIM_PeriodElapsedCallback+0x7c4>)
 8004a76:	6013      	str	r3, [r2, #0]

		  controller_counter = 0;
 8004a78:	4b8d      	ldr	r3, [pc, #564]	; (8004cb0 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	801a      	strh	r2, [r3, #0]



		  gyroX = (GyroOku(GYRO_X_ADDR)- GyroXh)/14.375 ;
 8004a7e:	201d      	movs	r0, #29
 8004a80:	f7ff f86c 	bl	8003b5c <_Z7GyroOkuh>
 8004a84:	4603      	mov	r3, r0
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fc f908 	bl	8000c9c <__aeabi_i2f>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	4b8c      	ldr	r3, [pc, #560]	; (8004cc0 <HAL_TIM_PeriodElapsedCallback+0x7c8>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4619      	mov	r1, r3
 8004a94:	4610      	mov	r0, r2
 8004a96:	f7fc f84b 	bl	8000b30 <__aeabi_fsub>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	4989      	ldr	r1, [pc, #548]	; (8004cc4 <HAL_TIM_PeriodElapsedCallback+0x7cc>)
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7fc fa04 	bl	8000eac <__aeabi_fdiv>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	4b87      	ldr	r3, [pc, #540]	; (8004cc8 <HAL_TIM_PeriodElapsedCallback+0x7d0>)
 8004aaa:	601a      	str	r2, [r3, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR)- GyroYh)/14.375 ;
 8004aac:	201f      	movs	r0, #31
 8004aae:	f7ff f855 	bl	8003b5c <_Z7GyroOkuh>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7fc f8f1 	bl	8000c9c <__aeabi_i2f>
 8004aba:	4602      	mov	r2, r0
 8004abc:	4b83      	ldr	r3, [pc, #524]	; (8004ccc <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	4610      	mov	r0, r2
 8004ac4:	f7fc f834 	bl	8000b30 <__aeabi_fsub>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	497e      	ldr	r1, [pc, #504]	; (8004cc4 <HAL_TIM_PeriodElapsedCallback+0x7cc>)
 8004acc:	4618      	mov	r0, r3
 8004ace:	f7fc f9ed 	bl	8000eac <__aeabi_fdiv>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	4b7e      	ldr	r3, [pc, #504]	; (8004cd0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8004ad8:	601a      	str	r2, [r3, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR)- GyroZh)/14.375 ;
 8004ada:	2021      	movs	r0, #33	; 0x21
 8004adc:	f7ff f83e 	bl	8003b5c <_Z7GyroOkuh>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fc f8da 	bl	8000c9c <__aeabi_i2f>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	4b7a      	ldr	r3, [pc, #488]	; (8004cd4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4619      	mov	r1, r3
 8004af0:	4610      	mov	r0, r2
 8004af2:	f7fc f81d 	bl	8000b30 <__aeabi_fsub>
 8004af6:	4603      	mov	r3, r0
 8004af8:	4972      	ldr	r1, [pc, #456]	; (8004cc4 <HAL_TIM_PeriodElapsedCallback+0x7cc>)
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7fc f9d6 	bl	8000eac <__aeabi_fdiv>
 8004b00:	4603      	mov	r3, r0
 8004b02:	461a      	mov	r2, r3
 8004b04:	4b74      	ldr	r3, [pc, #464]	; (8004cd8 <HAL_TIM_PeriodElapsedCallback+0x7e0>)
 8004b06:	601a      	str	r2, [r3, #0]
		  //gyroX_a += gyroX_a_x * st;



		  //float gyro[3];
		  EKF.gyro[0] = gyroX;
 8004b08:	4b6f      	ldr	r3, [pc, #444]	; (8004cc8 <HAL_TIM_PeriodElapsedCallback+0x7d0>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a73      	ldr	r2, [pc, #460]	; (8004cdc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 8004b0e:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec
		  EKF.gyro[1] = -1*gyroY;
 8004b12:	4b6f      	ldr	r3, [pc, #444]	; (8004cd0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004b1a:	4a70      	ldr	r2, [pc, #448]	; (8004cdc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 8004b1c:	f8c2 31f0 	str.w	r3, [r2, #496]	; 0x1f0
		  EKF.gyro[2] = gyroZ;
 8004b20:	4b6d      	ldr	r3, [pc, #436]	; (8004cd8 <HAL_TIM_PeriodElapsedCallback+0x7e0>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a6d      	ldr	r2, [pc, #436]	; (8004cdc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 8004b26:	f8c2 31f4 	str.w	r3, [r2, #500]	; 0x1f4

		  //vmeler degerlerini oku

		  accX = AccOku(ACC_X_ADDR);
 8004b2a:	2032      	movs	r0, #50	; 0x32
 8004b2c:	f7ff f8ee 	bl	8003d0c <_Z6AccOkuh>
 8004b30:	4603      	mov	r3, r0
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7fc f8b2 	bl	8000c9c <__aeabi_i2f>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	4a69      	ldr	r2, [pc, #420]	; (8004ce0 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 8004b3c:	6013      	str	r3, [r2, #0]
		  accY = AccOku(ACC_Y_ADDR);
 8004b3e:	2034      	movs	r0, #52	; 0x34
 8004b40:	f7ff f8e4 	bl	8003d0c <_Z6AccOkuh>
 8004b44:	4603      	mov	r3, r0
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7fc f8a8 	bl	8000c9c <__aeabi_i2f>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	4a65      	ldr	r2, [pc, #404]	; (8004ce4 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8004b50:	6013      	str	r3, [r2, #0]
		  accZ = AccOku(ACC_Z_ADDR);
 8004b52:	2036      	movs	r0, #54	; 0x36
 8004b54:	f7ff f8da 	bl	8003d0c <_Z6AccOkuh>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7fc f89e 	bl	8000c9c <__aeabi_i2f>
 8004b60:	4603      	mov	r3, r0
 8004b62:	4a61      	ldr	r2, [pc, #388]	; (8004ce8 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8004b64:	6013      	str	r3, [r2, #0]

		  accX = (1+Sx) * accX + bx;
 8004b66:	4b5e      	ldr	r3, [pc, #376]	; (8004ce0 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4960      	ldr	r1, [pc, #384]	; (8004cec <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f7fc f8e9 	bl	8000d44 <__aeabi_fmul>
 8004b72:	4603      	mov	r3, r0
 8004b74:	495e      	ldr	r1, [pc, #376]	; (8004cf0 <HAL_TIM_PeriodElapsedCallback+0x7f8>)
 8004b76:	4618      	mov	r0, r3
 8004b78:	f7fb ffda 	bl	8000b30 <__aeabi_fsub>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	461a      	mov	r2, r3
 8004b80:	4b57      	ldr	r3, [pc, #348]	; (8004ce0 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 8004b82:	601a      	str	r2, [r3, #0]
		  accY = (1+Sy) * accY + by;
 8004b84:	4b57      	ldr	r3, [pc, #348]	; (8004ce4 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	495a      	ldr	r1, [pc, #360]	; (8004cf4 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7fc f8da 	bl	8000d44 <__aeabi_fmul>
 8004b90:	4603      	mov	r3, r0
 8004b92:	4959      	ldr	r1, [pc, #356]	; (8004cf8 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7fb ffcd 	bl	8000b34 <__addsf3>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	4b51      	ldr	r3, [pc, #324]	; (8004ce4 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8004ba0:	601a      	str	r2, [r3, #0]
		  accZ = (1+Sz) * accZ + bz;
 8004ba2:	4b51      	ldr	r3, [pc, #324]	; (8004ce8 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4955      	ldr	r1, [pc, #340]	; (8004cfc <HAL_TIM_PeriodElapsedCallback+0x804>)
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f7fc f8cb 	bl	8000d44 <__aeabi_fmul>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	4953      	ldr	r1, [pc, #332]	; (8004d00 <HAL_TIM_PeriodElapsedCallback+0x808>)
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7fb ffbe 	bl	8000b34 <__addsf3>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	461a      	mov	r2, r3
 8004bbc:	4b4a      	ldr	r3, [pc, #296]	; (8004ce8 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8004bbe:	601a      	str	r2, [r3, #0]

		  accXc = (float)accX* 0.0078;
 8004bc0:	4b47      	ldr	r3, [pc, #284]	; (8004ce0 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f7fb fc2f 	bl	8000428 <__aeabi_f2d>
 8004bca:	a335      	add	r3, pc, #212	; (adr r3, 8004ca0 <HAL_TIM_PeriodElapsedCallback+0x7a8>)
 8004bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd0:	f7fb fc82 	bl	80004d8 <__aeabi_dmul>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	460b      	mov	r3, r1
 8004bd8:	4610      	mov	r0, r2
 8004bda:	4619      	mov	r1, r3
 8004bdc:	f7fb ff54 	bl	8000a88 <__aeabi_d2f>
 8004be0:	4603      	mov	r3, r0
 8004be2:	4a48      	ldr	r2, [pc, #288]	; (8004d04 <HAL_TIM_PeriodElapsedCallback+0x80c>)
 8004be4:	6013      	str	r3, [r2, #0]
		  accYc = (float)accY* 0.0078;
 8004be6:	4b3f      	ldr	r3, [pc, #252]	; (8004ce4 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f7fb fc1c 	bl	8000428 <__aeabi_f2d>
 8004bf0:	a32b      	add	r3, pc, #172	; (adr r3, 8004ca0 <HAL_TIM_PeriodElapsedCallback+0x7a8>)
 8004bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf6:	f7fb fc6f 	bl	80004d8 <__aeabi_dmul>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	4610      	mov	r0, r2
 8004c00:	4619      	mov	r1, r3
 8004c02:	f7fb ff41 	bl	8000a88 <__aeabi_d2f>
 8004c06:	4603      	mov	r3, r0
 8004c08:	4a3f      	ldr	r2, [pc, #252]	; (8004d08 <HAL_TIM_PeriodElapsedCallback+0x810>)
 8004c0a:	6013      	str	r3, [r2, #0]
		  accZc = (float)accZ* 0.0078;
 8004c0c:	4b36      	ldr	r3, [pc, #216]	; (8004ce8 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7fb fc09 	bl	8000428 <__aeabi_f2d>
 8004c16:	a322      	add	r3, pc, #136	; (adr r3, 8004ca0 <HAL_TIM_PeriodElapsedCallback+0x7a8>)
 8004c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1c:	f7fb fc5c 	bl	80004d8 <__aeabi_dmul>
 8004c20:	4602      	mov	r2, r0
 8004c22:	460b      	mov	r3, r1
 8004c24:	4610      	mov	r0, r2
 8004c26:	4619      	mov	r1, r3
 8004c28:	f7fb ff2e 	bl	8000a88 <__aeabi_d2f>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	4a37      	ldr	r2, [pc, #220]	; (8004d0c <HAL_TIM_PeriodElapsedCallback+0x814>)
 8004c30:	6013      	str	r3, [r2, #0]

		  //float acc[3];
		  EKF.acc[0] = accX;// - AccXh;
 8004c32:	4b2b      	ldr	r3, [pc, #172]	; (8004ce0 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a29      	ldr	r2, [pc, #164]	; (8004cdc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 8004c38:	f8c2 31f8 	str.w	r3, [r2, #504]	; 0x1f8
		  EKF.acc[1] = accY;// - AccYh;
 8004c3c:	4b29      	ldr	r3, [pc, #164]	; (8004ce4 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a26      	ldr	r2, [pc, #152]	; (8004cdc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 8004c42:	f8c2 31fc 	str.w	r3, [r2, #508]	; 0x1fc
		  EKF.acc[2] = accZ;// - AccZh;
 8004c46:	4b28      	ldr	r3, [pc, #160]	; (8004ce8 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a24      	ldr	r2, [pc, #144]	; (8004cdc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 8004c4c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

		  //float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);		//Toplam ivme
		 // pitch_acc=asin(accY/acctop)*57.324;					//vme lerden hesaplanan pitch as

		  float g = 9.81;
 8004c50:	4b2f      	ldr	r3, [pc, #188]	; (8004d10 <HAL_TIM_PeriodElapsedCallback+0x818>)
 8004c52:	66fb      	str	r3, [r7, #108]	; 0x6c
		  float roll_r  = deg2rad*EKF.state.angles[0];
 8004c54:	4b21      	ldr	r3, [pc, #132]	; (8004cdc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 8004c56:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8004c5a:	492e      	ldr	r1, [pc, #184]	; (8004d14 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f7fc f871 	bl	8000d44 <__aeabi_fmul>
 8004c62:	4603      	mov	r3, r0
 8004c64:	66bb      	str	r3, [r7, #104]	; 0x68
		  float pitch_r = deg2rad*EKF.state.angles[1];
 8004c66:	4b1d      	ldr	r3, [pc, #116]	; (8004cdc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 8004c68:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8004c6c:	4929      	ldr	r1, [pc, #164]	; (8004d14 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7fc f868 	bl	8000d44 <__aeabi_fmul>
 8004c74:	4603      	mov	r3, r0
 8004c76:	667b      	str	r3, [r7, #100]	; 0x64

		  //g body components, Without * g
		  float gx = sin(pitch_r);
 8004c78:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004c7a:	f7fd fcfd 	bl	8002678 <_ZSt3sinf>
 8004c7e:	6638      	str	r0, [r7, #96]	; 0x60
		  float gy = cos(pitch_r)*sin(roll_r);
 8004c80:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004c82:	f7fd fced 	bl	8002660 <_ZSt3cosf>
 8004c86:	4604      	mov	r4, r0
 8004c88:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004c8a:	f7fd fcf5 	bl	8002678 <_ZSt3sinf>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	4619      	mov	r1, r3
 8004c92:	4620      	mov	r0, r4
 8004c94:	f7fc f856 	bl	8000d44 <__aeabi_fmul>
 8004c98:	e03e      	b.n	8004d18 <HAL_TIM_PeriodElapsedCallback+0x820>
 8004c9a:	bf00      	nop
 8004c9c:	f3af 8000 	nop.w
 8004ca0:	8e8a71de 	.word	0x8e8a71de
 8004ca4:	3f7ff2e4 	.word	0x3f7ff2e4
 8004ca8:	200016d4 	.word	0x200016d4
 8004cac:	200016b4 	.word	0x200016b4
 8004cb0:	200016cc 	.word	0x200016cc
 8004cb4:	20001718 	.word	0x20001718
 8004cb8:	2000171c 	.word	0x2000171c
 8004cbc:	20001720 	.word	0x20001720
 8004cc0:	20000b60 	.word	0x20000b60
 8004cc4:	41660000 	.word	0x41660000
 8004cc8:	20000b30 	.word	0x20000b30
 8004ccc:	20000b64 	.word	0x20000b64
 8004cd0:	20000b34 	.word	0x20000b34
 8004cd4:	20000b68 	.word	0x20000b68
 8004cd8:	20000b38 	.word	0x20000b38
 8004cdc:	20000d90 	.word	0x20000d90
 8004ce0:	20000b3c 	.word	0x20000b3c
 8004ce4:	20000b40 	.word	0x20000b40
 8004ce8:	20000b44 	.word	0x20000b44
 8004cec:	3f7f3b64 	.word	0x3f7f3b64
 8004cf0:	3efae148 	.word	0x3efae148
 8004cf4:	3f7e978d 	.word	0x3f7e978d
 8004cf8:	414d0a3d 	.word	0x414d0a3d
 8004cfc:	3f797f63 	.word	0x3f797f63
 8004d00:	404d1eb8 	.word	0x404d1eb8
 8004d04:	20000b48 	.word	0x20000b48
 8004d08:	20000b4c 	.word	0x20000b4c
 8004d0c:	20000b50 	.word	0x20000b50
 8004d10:	411cf5c3 	.word	0x411cf5c3
 8004d14:	3c8e8a72 	.word	0x3c8e8a72
 8004d18:	4603      	mov	r3, r0
 8004d1a:	65fb      	str	r3, [r7, #92]	; 0x5c
		  float gz = cos(roll_r)*cos(pitch_r);
 8004d1c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004d1e:	f7fd fc9f 	bl	8002660 <_ZSt3cosf>
 8004d22:	4604      	mov	r4, r0
 8004d24:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004d26:	f7fd fc9b 	bl	8002660 <_ZSt3cosf>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	4620      	mov	r0, r4
 8004d30:	f7fc f808 	bl	8000d44 <__aeabi_fmul>
 8004d34:	4603      	mov	r3, r0
 8004d36:	65bb      	str	r3, [r7, #88]	; 0x58



		  accXc -= gx;
 8004d38:	4b98      	ldr	r3, [pc, #608]	; (8004f9c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7fb fef6 	bl	8000b30 <__aeabi_fsub>
 8004d44:	4603      	mov	r3, r0
 8004d46:	461a      	mov	r2, r3
 8004d48:	4b94      	ldr	r3, [pc, #592]	; (8004f9c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 8004d4a:	601a      	str	r2, [r3, #0]
		  accYc -= gy;
 8004d4c:	4b94      	ldr	r3, [pc, #592]	; (8004fa0 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fb feec 	bl	8000b30 <__aeabi_fsub>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	4b90      	ldr	r3, [pc, #576]	; (8004fa0 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 8004d5e:	601a      	str	r2, [r3, #0]
		  accZc -= gz;
 8004d60:	4b90      	ldr	r3, [pc, #576]	; (8004fa4 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7fb fee2 	bl	8000b30 <__aeabi_fsub>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	461a      	mov	r2, r3
 8004d70:	4b8c      	ldr	r3, [pc, #560]	; (8004fa4 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 8004d72:	601a      	str	r2, [r3, #0]

		  //Body to Local
		  accXm = accXc*cos(pitch_r) - accZc*cos(roll_r)*sin(pitch_r) - accYc*sin(roll_r)*sin(pitch_r);
 8004d74:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004d76:	f7fd fc73 	bl	8002660 <_ZSt3cosf>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	4b87      	ldr	r3, [pc, #540]	; (8004f9c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4619      	mov	r1, r3
 8004d82:	4610      	mov	r0, r2
 8004d84:	f7fb ffde 	bl	8000d44 <__aeabi_fmul>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	461c      	mov	r4, r3
 8004d8c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004d8e:	f7fd fc67 	bl	8002660 <_ZSt3cosf>
 8004d92:	4602      	mov	r2, r0
 8004d94:	4b83      	ldr	r3, [pc, #524]	; (8004fa4 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4619      	mov	r1, r3
 8004d9a:	4610      	mov	r0, r2
 8004d9c:	f7fb ffd2 	bl	8000d44 <__aeabi_fmul>
 8004da0:	4603      	mov	r3, r0
 8004da2:	461d      	mov	r5, r3
 8004da4:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004da6:	f7fd fc67 	bl	8002678 <_ZSt3sinf>
 8004daa:	4603      	mov	r3, r0
 8004dac:	4619      	mov	r1, r3
 8004dae:	4628      	mov	r0, r5
 8004db0:	f7fb ffc8 	bl	8000d44 <__aeabi_fmul>
 8004db4:	4603      	mov	r3, r0
 8004db6:	4619      	mov	r1, r3
 8004db8:	4620      	mov	r0, r4
 8004dba:	f7fb feb9 	bl	8000b30 <__aeabi_fsub>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	461c      	mov	r4, r3
 8004dc2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004dc4:	f7fd fc58 	bl	8002678 <_ZSt3sinf>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	4b75      	ldr	r3, [pc, #468]	; (8004fa0 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4619      	mov	r1, r3
 8004dd0:	4610      	mov	r0, r2
 8004dd2:	f7fb ffb7 	bl	8000d44 <__aeabi_fmul>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	461d      	mov	r5, r3
 8004dda:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004ddc:	f7fd fc4c 	bl	8002678 <_ZSt3sinf>
 8004de0:	4603      	mov	r3, r0
 8004de2:	4619      	mov	r1, r3
 8004de4:	4628      	mov	r0, r5
 8004de6:	f7fb ffad 	bl	8000d44 <__aeabi_fmul>
 8004dea:	4603      	mov	r3, r0
 8004dec:	4619      	mov	r1, r3
 8004dee:	4620      	mov	r0, r4
 8004df0:	f7fb fe9e 	bl	8000b30 <__aeabi_fsub>
 8004df4:	4603      	mov	r3, r0
 8004df6:	461a      	mov	r2, r3
 8004df8:	4b6b      	ldr	r3, [pc, #428]	; (8004fa8 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8004dfa:	601a      	str	r2, [r3, #0]
		  accYm = accYc*cos(roll_r) - accZc*sin(roll_r);
 8004dfc:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004dfe:	f7fd fc2f 	bl	8002660 <_ZSt3cosf>
 8004e02:	4602      	mov	r2, r0
 8004e04:	4b66      	ldr	r3, [pc, #408]	; (8004fa0 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4619      	mov	r1, r3
 8004e0a:	4610      	mov	r0, r2
 8004e0c:	f7fb ff9a 	bl	8000d44 <__aeabi_fmul>
 8004e10:	4603      	mov	r3, r0
 8004e12:	461c      	mov	r4, r3
 8004e14:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004e16:	f7fd fc2f 	bl	8002678 <_ZSt3sinf>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	4b61      	ldr	r3, [pc, #388]	; (8004fa4 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4619      	mov	r1, r3
 8004e22:	4610      	mov	r0, r2
 8004e24:	f7fb ff8e 	bl	8000d44 <__aeabi_fmul>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	4619      	mov	r1, r3
 8004e2c:	4620      	mov	r0, r4
 8004e2e:	f7fb fe7f 	bl	8000b30 <__aeabi_fsub>
 8004e32:	4603      	mov	r3, r0
 8004e34:	461a      	mov	r2, r3
 8004e36:	4b5d      	ldr	r3, [pc, #372]	; (8004fac <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8004e38:	601a      	str	r2, [r3, #0]
		  accZm = accZc*cos(roll_r)*cos(pitch_r) + accXc*sin(pitch_r) + accYc*cos(pitch_r)*sin(roll_r);
 8004e3a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004e3c:	f7fd fc10 	bl	8002660 <_ZSt3cosf>
 8004e40:	4602      	mov	r2, r0
 8004e42:	4b58      	ldr	r3, [pc, #352]	; (8004fa4 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4619      	mov	r1, r3
 8004e48:	4610      	mov	r0, r2
 8004e4a:	f7fb ff7b 	bl	8000d44 <__aeabi_fmul>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	461c      	mov	r4, r3
 8004e52:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004e54:	f7fd fc04 	bl	8002660 <_ZSt3cosf>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	f7fb ff71 	bl	8000d44 <__aeabi_fmul>
 8004e62:	4603      	mov	r3, r0
 8004e64:	461c      	mov	r4, r3
 8004e66:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004e68:	f7fd fc06 	bl	8002678 <_ZSt3sinf>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	4b4b      	ldr	r3, [pc, #300]	; (8004f9c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4619      	mov	r1, r3
 8004e74:	4610      	mov	r0, r2
 8004e76:	f7fb ff65 	bl	8000d44 <__aeabi_fmul>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	4620      	mov	r0, r4
 8004e80:	f7fb fe58 	bl	8000b34 <__addsf3>
 8004e84:	4603      	mov	r3, r0
 8004e86:	461c      	mov	r4, r3
 8004e88:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004e8a:	f7fd fbe9 	bl	8002660 <_ZSt3cosf>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	4b43      	ldr	r3, [pc, #268]	; (8004fa0 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4619      	mov	r1, r3
 8004e96:	4610      	mov	r0, r2
 8004e98:	f7fb ff54 	bl	8000d44 <__aeabi_fmul>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	461d      	mov	r5, r3
 8004ea0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004ea2:	f7fd fbe9 	bl	8002678 <_ZSt3sinf>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	4628      	mov	r0, r5
 8004eac:	f7fb ff4a 	bl	8000d44 <__aeabi_fmul>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	f7fb fe3d 	bl	8000b34 <__addsf3>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	4b3c      	ldr	r3, [pc, #240]	; (8004fb0 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8004ec0:	601a      	str	r2, [r3, #0]


		  accXm *= g; accYm *= g; accZm *= g;
 8004ec2:	4b39      	ldr	r3, [pc, #228]	; (8004fa8 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f7fb ff3b 	bl	8000d44 <__aeabi_fmul>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	4b35      	ldr	r3, [pc, #212]	; (8004fa8 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8004ed4:	601a      	str	r2, [r3, #0]
 8004ed6:	4b35      	ldr	r3, [pc, #212]	; (8004fac <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004edc:	4618      	mov	r0, r3
 8004ede:	f7fb ff31 	bl	8000d44 <__aeabi_fmul>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	4b31      	ldr	r3, [pc, #196]	; (8004fac <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8004ee8:	601a      	str	r2, [r3, #0]
 8004eea:	4b31      	ldr	r3, [pc, #196]	; (8004fb0 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f7fb ff27 	bl	8000d44 <__aeabi_fmul>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	461a      	mov	r2, r3
 8004efa:	4b2d      	ldr	r3, [pc, #180]	; (8004fb0 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8004efc:	601a      	str	r2, [r3, #0]

		  //EKF.acc_vert = (accZc - 1.0)  * g;
		  EKF.acc_vert = accZm;
 8004efe:	4b2c      	ldr	r3, [pc, #176]	; (8004fb0 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a2c      	ldr	r2, [pc, #176]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f04:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
		  float accXm = ax_b  * g;
		  float accYm = (accYc-AccYh)  * g;
		  */


		  EKF.accXm = accXm;// * deg2rad*EKF.state.angles[1];
 8004f08:	4b27      	ldr	r3, [pc, #156]	; (8004fa8 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a29      	ldr	r2, [pc, #164]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f0e:	f8c2 3278 	str.w	r3, [r2, #632]	; 0x278
		  EKF.accYm = accYm;
 8004f12:	4b26      	ldr	r3, [pc, #152]	; (8004fac <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a27      	ldr	r2, [pc, #156]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f18:	f8c2 327c 	str.w	r3, [r2, #636]	; 0x27c
		  EKF.acc_pos_x = accXm;
 8004f1c:	4b22      	ldr	r3, [pc, #136]	; (8004fa8 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a24      	ldr	r2, [pc, #144]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f22:	f8c2 318c 	str.w	r3, [r2, #396]	; 0x18c
		  EKF.acc_pos_y = -accYm;
 8004f26:	4b21      	ldr	r3, [pc, #132]	; (8004fac <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004f2e:	4a21      	ldr	r2, [pc, #132]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f30:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190

		  EKF.sonar_alt = sonar_alt;
 8004f34:	4b20      	ldr	r3, [pc, #128]	; (8004fb8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a1e      	ldr	r2, [pc, #120]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f3a:	f8c2 326c 	str.w	r3, [r2, #620]	; 0x26c
		  EKF.baro_alt = baro_alt;
 8004f3e:	4b1f      	ldr	r3, [pc, #124]	; (8004fbc <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a1c      	ldr	r2, [pc, #112]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f44:	f8c2 3270 	str.w	r3, [r2, #624]	; 0x270
		  EKF.yaw_acc  = -1*euler_angles.yaw;
 8004f48:	4b1d      	ldr	r3, [pc, #116]	; (8004fc0 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004f50:	4a18      	ldr	r2, [pc, #96]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f52:	f8c2 31cc 	str.w	r3, [r2, #460]	; 0x1cc

		  EKF.Run();
 8004f56:	4817      	ldr	r0, [pc, #92]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f58:	f00a fba4 	bl	800f6a4 <_ZN15Kalman_Filtresi3RunEv>
			  Qs = 1e4;
		  }
*/


		  state.angles[0]  	  = EKF.state.angles[0];
 8004f5c:	4b15      	ldr	r3, [pc, #84]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f5e:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8004f62:	4a18      	ldr	r2, [pc, #96]	; (8004fc4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004f64:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1];
 8004f66:	4b13      	ldr	r3, [pc, #76]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f68:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8004f6c:	4a15      	ldr	r2, [pc, #84]	; (8004fc4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004f6e:	6053      	str	r3, [r2, #4]
		  state.angles[2]     = EKF.state.angles[2];
 8004f70:	4b10      	ldr	r3, [pc, #64]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f72:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8004f76:	4a13      	ldr	r2, [pc, #76]	; (8004fc4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004f78:	6093      	str	r3, [r2, #8]

		  state.rates[0] = EKF.state.rates[0];
 8004f7a:	4b0e      	ldr	r3, [pc, #56]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f7c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8004f80:	4a10      	ldr	r2, [pc, #64]	; (8004fc4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004f82:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = EKF.state.rates[1];
 8004f84:	4b0b      	ldr	r3, [pc, #44]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f86:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8004f8a:	4a0e      	ldr	r2, [pc, #56]	; (8004fc4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004f8c:	6113      	str	r3, [r2, #16]
		  state.rates[2] = EKF.state.rates[2];
 8004f8e:	4b09      	ldr	r3, [pc, #36]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8004f90:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8004f94:	4a0b      	ldr	r2, [pc, #44]	; (8004fc4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004f96:	6153      	str	r3, [r2, #20]
 8004f98:	e016      	b.n	8004fc8 <HAL_TIM_PeriodElapsedCallback+0xad0>
 8004f9a:	bf00      	nop
 8004f9c:	20000b48 	.word	0x20000b48
 8004fa0:	20000b4c 	.word	0x20000b4c
 8004fa4:	20000b50 	.word	0x20000b50
 8004fa8:	20000b54 	.word	0x20000b54
 8004fac:	20000b58 	.word	0x20000b58
 8004fb0:	20000b5c 	.word	0x20000b5c
 8004fb4:	20000d90 	.word	0x20000d90
 8004fb8:	200016b8 	.word	0x200016b8
 8004fbc:	200016b4 	.word	0x200016b4
 8004fc0:	20001740 	.word	0x20001740
 8004fc4:	20000bb4 	.word	0x20000bb4


		 // alpha_des = 0;
		 // printf("roll: %d\r\n",int(roll));

			checkMode(ch[MOD_CH-1]);
 8004fc8:	4b2b      	ldr	r3, [pc, #172]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0xb80>)
 8004fca:	695b      	ldr	r3, [r3, #20]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7fe fb5b 	bl	8003688 <_Z9checkModei>

			controller.z_vel = EKF.vz;
 8004fd2:	4b2a      	ldr	r3, [pc, #168]	; (800507c <HAL_TIM_PeriodElapsedCallback+0xb84>)
 8004fd4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8004fd8:	4a29      	ldr	r2, [pc, #164]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 8004fda:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178
			//controller.vx	 = EKF.vx;
			//controller.x     = EKF.xpos;
			//controller.z0 = z0;
			controller.z = EKF.alt_gnd;
 8004fde:	4b27      	ldr	r3, [pc, #156]	; (800507c <HAL_TIM_PeriodElapsedCallback+0xb84>)
 8004fe0:	f8d3 3264 	ldr.w	r3, [r3, #612]	; 0x264
 8004fe4:	4a26      	ldr	r2, [pc, #152]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 8004fe6:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180

		  controller.state = state;
 8004fea:	4b25      	ldr	r3, [pc, #148]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 8004fec:	4a25      	ldr	r2, [pc, #148]	; (8005084 <HAL_TIM_PeriodElapsedCallback+0xb8c>)
 8004fee:	f503 7498 	add.w	r4, r3, #304	; 0x130
 8004ff2:	4615      	mov	r5, r2
 8004ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ffc:	682b      	ldr	r3, [r5, #0]
 8004ffe:	6023      	str	r3, [r4, #0]
		  controller.state_des = state_des;
 8005000:	4b1f      	ldr	r3, [pc, #124]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 8005002:	4a21      	ldr	r2, [pc, #132]	; (8005088 <HAL_TIM_PeriodElapsedCallback+0xb90>)
 8005004:	f503 74aa 	add.w	r4, r3, #340	; 0x154
 8005008:	4615      	mov	r5, r2
 800500a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800500c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800500e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005010:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005012:	682b      	ldr	r3, [r5, #0]
 8005014:	6023      	str	r3, [r4, #0]
		  controller.ch3 = ch[2];
 8005016:	4b18      	ldr	r3, [pc, #96]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0xb80>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	4618      	mov	r0, r3
 800501c:	f7fb fe3e 	bl	8000c9c <__aeabi_i2f>
 8005020:	4603      	mov	r3, r0
 8005022:	4a17      	ldr	r2, [pc, #92]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 8005024:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184

		  controller.Run();
 8005028:	4815      	ldr	r0, [pc, #84]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 800502a:	f005 ffe9 	bl	800b000 <_ZN10Controller3RunEv>

		  controller_output[0] = controller.controller_output_pwm[0];
 800502e:	4b14      	ldr	r3, [pc, #80]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 8005030:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005034:	4a15      	ldr	r2, [pc, #84]	; (800508c <HAL_TIM_PeriodElapsedCallback+0xb94>)
 8005036:	6013      	str	r3, [r2, #0]
		  controller_output[1] = controller.controller_output_pwm[1];
 8005038:	4b11      	ldr	r3, [pc, #68]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 800503a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800503e:	4a13      	ldr	r2, [pc, #76]	; (800508c <HAL_TIM_PeriodElapsedCallback+0xb94>)
 8005040:	6053      	str	r3, [r2, #4]
		  controller_output[2] = controller.controller_output_pwm[2];
 8005042:	4b0f      	ldr	r3, [pc, #60]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 8005044:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8005048:	4a10      	ldr	r2, [pc, #64]	; (800508c <HAL_TIM_PeriodElapsedCallback+0xb94>)
 800504a:	6093      	str	r3, [r2, #8]
		  controller_output[3] = controller.controller_output_pwm[3];
 800504c:	4b0c      	ldr	r3, [pc, #48]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 800504e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005052:	4a0e      	ldr	r2, [pc, #56]	; (800508c <HAL_TIM_PeriodElapsedCallback+0xb94>)
 8005054:	60d3      	str	r3, [r2, #12]

		  state_des.rates[0] = controller.roll_rate_des;
 8005056:	4b0a      	ldr	r3, [pc, #40]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 8005058:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800505c:	4a0a      	ldr	r2, [pc, #40]	; (8005088 <HAL_TIM_PeriodElapsedCallback+0xb90>)
 800505e:	60d3      	str	r3, [r2, #12]
		  state_des.rates[1] = controller.pitch_rate_des;
 8005060:	4b07      	ldr	r3, [pc, #28]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0xb88>)
 8005062:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8005066:	4a08      	ldr	r2, [pc, #32]	; (8005088 <HAL_TIM_PeriodElapsedCallback+0xb90>)
 8005068:	6113      	str	r3, [r2, #16]

		  //ie_roll_sat = controller.pid_roll.ie_roll_sat;

		  PWMYaz();
 800506a:	f7ff f8ff 	bl	800426c <_Z6PWMYazv>


		  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
		}
		}
	}
 800506e:	bf00      	nop
 8005070:	3784      	adds	r7, #132	; 0x84
 8005072:	46bd      	mov	sp, r7
 8005074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005076:	bf00      	nop
 8005078:	20001658 	.word	0x20001658
 800507c:	20000d90 	.word	0x20000d90
 8005080:	20001098 	.word	0x20001098
 8005084:	20000bb4 	.word	0x20000bb4
 8005088:	20000b90 	.word	0x20000b90
 800508c:	20001638 	.word	0x20001638

08005090 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a54      	ldr	r2, [pc, #336]	; (80051ec <HAL_TIM_IC_CaptureCallback+0x15c>)
 800509c:	4293      	cmp	r3, r2
 800509e:	f040 80a0 	bne.w	80051e2 <HAL_TIM_IC_CaptureCallback+0x152>


	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	7f1b      	ldrb	r3, [r3, #28]
 80050a6:	2b04      	cmp	r3, #4
 80050a8:	f040 809b 	bne.w	80051e2 <HAL_TIM_IC_CaptureCallback+0x152>
	{
				IC_Val1 = IC_Val2;
 80050ac:	4b50      	ldr	r3, [pc, #320]	; (80051f0 <HAL_TIM_IC_CaptureCallback+0x160>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a50      	ldr	r2, [pc, #320]	; (80051f4 <HAL_TIM_IC_CaptureCallback+0x164>)
 80050b2:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 80050b4:	2108      	movs	r1, #8
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f004 fae4 	bl	8009684 <HAL_TIM_ReadCapturedValue>
 80050bc:	4603      	mov	r3, r0
 80050be:	461a      	mov	r2, r3
 80050c0:	4b4b      	ldr	r3, [pc, #300]	; (80051f0 <HAL_TIM_IC_CaptureCallback+0x160>)
 80050c2:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 80050c4:	4b4a      	ldr	r3, [pc, #296]	; (80051f0 <HAL_TIM_IC_CaptureCallback+0x160>)
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	4b4a      	ldr	r3, [pc, #296]	; (80051f4 <HAL_TIM_IC_CaptureCallback+0x164>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	4a4a      	ldr	r2, [pc, #296]	; (80051f8 <HAL_TIM_IC_CaptureCallback+0x168>)
 80050d0:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 80050d2:	4b49      	ldr	r3, [pc, #292]	; (80051f8 <HAL_TIM_IC_CaptureCallback+0x168>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	0fdb      	lsrs	r3, r3, #31
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d006      	beq.n	80050ec <HAL_TIM_IC_CaptureCallback+0x5c>
					Diff+=65535;
 80050de:	4b46      	ldr	r3, [pc, #280]	; (80051f8 <HAL_TIM_IC_CaptureCallback+0x168>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80050e6:	33ff      	adds	r3, #255	; 0xff
 80050e8:	4a43      	ldr	r2, [pc, #268]	; (80051f8 <HAL_TIM_IC_CaptureCallback+0x168>)
 80050ea:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
					if(Diff >= 1000 && Diff <= 2000) {
 80050ec:	4b42      	ldr	r3, [pc, #264]	; (80051f8 <HAL_TIM_IC_CaptureCallback+0x168>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050f4:	db06      	blt.n	8005104 <HAL_TIM_IC_CaptureCallback+0x74>
 80050f6:	4b40      	ldr	r3, [pc, #256]	; (80051f8 <HAL_TIM_IC_CaptureCallback+0x168>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80050fe:	dc01      	bgt.n	8005104 <HAL_TIM_IC_CaptureCallback+0x74>
 8005100:	2301      	movs	r3, #1
 8005102:	e000      	b.n	8005106 <HAL_TIM_IC_CaptureCallback+0x76>
 8005104:	2300      	movs	r3, #0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d01c      	beq.n	8005144 <HAL_TIM_IC_CaptureCallback+0xb4>

						ch_[i] = ch[i];
 800510a:	4b3c      	ldr	r3, [pc, #240]	; (80051fc <HAL_TIM_IC_CaptureCallback+0x16c>)
 800510c:	881b      	ldrh	r3, [r3, #0]
 800510e:	b21b      	sxth	r3, r3
 8005110:	461a      	mov	r2, r3
 8005112:	4b3a      	ldr	r3, [pc, #232]	; (80051fc <HAL_TIM_IC_CaptureCallback+0x16c>)
 8005114:	881b      	ldrh	r3, [r3, #0]
 8005116:	b21b      	sxth	r3, r3
 8005118:	4619      	mov	r1, r3
 800511a:	4b39      	ldr	r3, [pc, #228]	; (8005200 <HAL_TIM_IC_CaptureCallback+0x170>)
 800511c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005120:	4a38      	ldr	r2, [pc, #224]	; (8005204 <HAL_TIM_IC_CaptureCallback+0x174>)
 8005122:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch[i] = Diff;
 8005126:	4b35      	ldr	r3, [pc, #212]	; (80051fc <HAL_TIM_IC_CaptureCallback+0x16c>)
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	b21b      	sxth	r3, r3
 800512c:	4619      	mov	r1, r3
 800512e:	4b32      	ldr	r3, [pc, #200]	; (80051f8 <HAL_TIM_IC_CaptureCallback+0x168>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a33      	ldr	r2, [pc, #204]	; (8005200 <HAL_TIM_IC_CaptureCallback+0x170>)
 8005134:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch_count++;
 8005138:	4b33      	ldr	r3, [pc, #204]	; (8005208 <HAL_TIM_IC_CaptureCallback+0x178>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	3301      	adds	r3, #1
 800513e:	4a32      	ldr	r2, [pc, #200]	; (8005208 <HAL_TIM_IC_CaptureCallback+0x178>)
 8005140:	6013      	str	r3, [r2, #0]
 8005142:	e015      	b.n	8005170 <HAL_TIM_IC_CaptureCallback+0xe0>


					}

					else if(Diff > CH0) {
 8005144:	4b2c      	ldr	r3, [pc, #176]	; (80051f8 <HAL_TIM_IC_CaptureCallback+0x168>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f241 3288 	movw	r2, #5000	; 0x1388
 800514c:	4293      	cmp	r3, r2
 800514e:	bfcc      	ite	gt
 8005150:	2301      	movgt	r3, #1
 8005152:	2300      	movle	r3, #0
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00a      	beq.n	8005170 <HAL_TIM_IC_CaptureCallback+0xe0>
						//ch[CH_NUM] = ch[i];
						i = -1;
 800515a:	4b28      	ldr	r3, [pc, #160]	; (80051fc <HAL_TIM_IC_CaptureCallback+0x16c>)
 800515c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005160:	801a      	strh	r2, [r3, #0]
						ch[CH_NUM] = Diff;
 8005162:	4b25      	ldr	r3, [pc, #148]	; (80051f8 <HAL_TIM_IC_CaptureCallback+0x168>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a26      	ldr	r2, [pc, #152]	; (8005200 <HAL_TIM_IC_CaptureCallback+0x170>)
 8005168:	6213      	str	r3, [r2, #32]
						sync = 1;
 800516a:	4b28      	ldr	r3, [pc, #160]	; (800520c <HAL_TIM_IC_CaptureCallback+0x17c>)
 800516c:	2201      	movs	r2, #1
 800516e:	801a      	strh	r2, [r3, #0]
					}




				state_des.angles[0] =  pwm2ang(ch[0]);
 8005170:	4b23      	ldr	r3, [pc, #140]	; (8005200 <HAL_TIM_IC_CaptureCallback+0x170>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	b29b      	uxth	r3, r3
 8005176:	4618      	mov	r0, r3
 8005178:	f7fe fd64 	bl	8003c44 <_Z7pwm2angt>
 800517c:	4603      	mov	r3, r0
 800517e:	4a24      	ldr	r2, [pc, #144]	; (8005210 <HAL_TIM_IC_CaptureCallback+0x180>)
 8005180:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pwm2ang(ch[1]);
 8005182:	4b1f      	ldr	r3, [pc, #124]	; (8005200 <HAL_TIM_IC_CaptureCallback+0x170>)
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	b29b      	uxth	r3, r3
 8005188:	4618      	mov	r0, r3
 800518a:	f7fe fd5b 	bl	8003c44 <_Z7pwm2angt>
 800518e:	4603      	mov	r3, r0
 8005190:	4a1f      	ldr	r2, [pc, #124]	; (8005210 <HAL_TIM_IC_CaptureCallback+0x180>)
 8005192:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 8005194:	4b1e      	ldr	r3, [pc, #120]	; (8005210 <HAL_TIM_IC_CaptureCallback+0x180>)
 8005196:	f04f 0200 	mov.w	r2, #0
 800519a:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pwm2rate(ch[3]);
 800519c:	4b18      	ldr	r3, [pc, #96]	; (8005200 <HAL_TIM_IC_CaptureCallback+0x170>)
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	4618      	mov	r0, r3
 80051a4:	f7fe fd8a 	bl	8003cbc <_Z8pwm2ratet>
 80051a8:	4603      	mov	r3, r0
 80051aa:	4a19      	ldr	r2, [pc, #100]	; (8005210 <HAL_TIM_IC_CaptureCallback+0x180>)
 80051ac:	6153      	str	r3, [r2, #20]

				i++;
 80051ae:	4b13      	ldr	r3, [pc, #76]	; (80051fc <HAL_TIM_IC_CaptureCallback+0x16c>)
 80051b0:	881b      	ldrh	r3, [r3, #0]
 80051b2:	b21b      	sxth	r3, r3
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	3301      	adds	r3, #1
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	b21a      	sxth	r2, r3
 80051bc:	4b0f      	ldr	r3, [pc, #60]	; (80051fc <HAL_TIM_IC_CaptureCallback+0x16c>)
 80051be:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 80051c0:	4b0e      	ldr	r3, [pc, #56]	; (80051fc <HAL_TIM_IC_CaptureCallback+0x16c>)
 80051c2:	881b      	ldrh	r3, [r3, #0]
 80051c4:	b21b      	sxth	r3, r3
 80051c6:	4619      	mov	r1, r3
 80051c8:	4b12      	ldr	r3, [pc, #72]	; (8005214 <HAL_TIM_IC_CaptureCallback+0x184>)
 80051ca:	fb83 2301 	smull	r2, r3, r3, r1
 80051ce:	105a      	asrs	r2, r3, #1
 80051d0:	17cb      	asrs	r3, r1, #31
 80051d2:	1ad2      	subs	r2, r2, r3
 80051d4:	4613      	mov	r3, r2
 80051d6:	00db      	lsls	r3, r3, #3
 80051d8:	4413      	add	r3, r2
 80051da:	1aca      	subs	r2, r1, r3
 80051dc:	b212      	sxth	r2, r2
 80051de:	4b07      	ldr	r3, [pc, #28]	; (80051fc <HAL_TIM_IC_CaptureCallback+0x16c>)
 80051e0:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 80051e2:	bf00      	nop
 80051e4:	3708      	adds	r7, #8
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	2000099c 	.word	0x2000099c
 80051f0:	20001648 	.word	0x20001648
 80051f4:	2000164c 	.word	0x2000164c
 80051f8:	20001650 	.word	0x20001650
 80051fc:	20001654 	.word	0x20001654
 8005200:	20001658 	.word	0x20001658
 8005204:	2000167c 	.word	0x2000167c
 8005208:	20001710 	.word	0x20001710
 800520c:	200016a0 	.word	0x200016a0
 8005210:	20000b90 	.word	0x20000b90
 8005214:	38e38e39 	.word	0x38e38e39

08005218 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005218:	b480      	push	{r7}
 800521a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800521c:	b672      	cpsid	i
}
 800521e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005220:	e7fe      	b.n	8005220 <Error_Handler+0x8>
	...

08005224 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d10a      	bne.n	800524a <_Z41__static_initialization_and_destruction_0ii+0x26>
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800523a:	4293      	cmp	r3, r2
 800523c:	d105      	bne.n	800524a <_Z41__static_initialization_and_destruction_0ii+0x26>
Kalman_Filtresi EKF;
 800523e:	480c      	ldr	r0, [pc, #48]	; (8005270 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8005240:	f006 fa8e 	bl	800b760 <_ZN15Kalman_FiltresiC1Ev>
Controller controller;
 8005244:	480b      	ldr	r0, [pc, #44]	; (8005274 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8005246:	f005 fdfb 	bl	800ae40 <_ZN10ControllerC1Ev>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d10a      	bne.n	8005266 <_Z41__static_initialization_and_destruction_0ii+0x42>
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005256:	4293      	cmp	r3, r2
 8005258:	d105      	bne.n	8005266 <_Z41__static_initialization_and_destruction_0ii+0x42>
 800525a:	4806      	ldr	r0, [pc, #24]	; (8005274 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800525c:	f006 fa42 	bl	800b6e4 <_ZN10ControllerD1Ev>
Kalman_Filtresi EKF;
 8005260:	4803      	ldr	r0, [pc, #12]	; (8005270 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8005262:	f00a fa93 	bl	800f78c <_ZN15Kalman_FiltresiD1Ev>
}
 8005266:	bf00      	nop
 8005268:	3708      	adds	r7, #8
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20000d90 	.word	0x20000d90
 8005274:	20001098 	.word	0x20001098

08005278 <_GLOBAL__sub_I_hi2c1>:
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
 800527c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005280:	2001      	movs	r0, #1
 8005282:	f7ff ffcf 	bl	8005224 <_Z41__static_initialization_and_destruction_0ii>
 8005286:	bd80      	pop	{r7, pc}

08005288 <_GLOBAL__sub_D_hi2c1>:
 8005288:	b580      	push	{r7, lr}
 800528a:	af00      	add	r7, sp, #0
 800528c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005290:	2000      	movs	r0, #0
 8005292:	f7ff ffc7 	bl	8005224 <_Z41__static_initialization_and_destruction_0ii>
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800529e:	4b15      	ldr	r3, [pc, #84]	; (80052f4 <HAL_MspInit+0x5c>)
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	4a14      	ldr	r2, [pc, #80]	; (80052f4 <HAL_MspInit+0x5c>)
 80052a4:	f043 0301 	orr.w	r3, r3, #1
 80052a8:	6193      	str	r3, [r2, #24]
 80052aa:	4b12      	ldr	r3, [pc, #72]	; (80052f4 <HAL_MspInit+0x5c>)
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	60bb      	str	r3, [r7, #8]
 80052b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80052b6:	4b0f      	ldr	r3, [pc, #60]	; (80052f4 <HAL_MspInit+0x5c>)
 80052b8:	69db      	ldr	r3, [r3, #28]
 80052ba:	4a0e      	ldr	r2, [pc, #56]	; (80052f4 <HAL_MspInit+0x5c>)
 80052bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052c0:	61d3      	str	r3, [r2, #28]
 80052c2:	4b0c      	ldr	r3, [pc, #48]	; (80052f4 <HAL_MspInit+0x5c>)
 80052c4:	69db      	ldr	r3, [r3, #28]
 80052c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052ca:	607b      	str	r3, [r7, #4]
 80052cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80052ce:	4b0a      	ldr	r3, [pc, #40]	; (80052f8 <HAL_MspInit+0x60>)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	60fb      	str	r3, [r7, #12]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80052da:	60fb      	str	r3, [r7, #12]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052e2:	60fb      	str	r3, [r7, #12]
 80052e4:	4a04      	ldr	r2, [pc, #16]	; (80052f8 <HAL_MspInit+0x60>)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80052ea:	bf00      	nop
 80052ec:	3714      	adds	r7, #20
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bc80      	pop	{r7}
 80052f2:	4770      	bx	lr
 80052f4:	40021000 	.word	0x40021000
 80052f8:	40010000 	.word	0x40010000

080052fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b088      	sub	sp, #32
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005304:	f107 0310 	add.w	r3, r7, #16
 8005308:	2200      	movs	r2, #0
 800530a:	601a      	str	r2, [r3, #0]
 800530c:	605a      	str	r2, [r3, #4]
 800530e:	609a      	str	r2, [r3, #8]
 8005310:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a15      	ldr	r2, [pc, #84]	; (800536c <HAL_I2C_MspInit+0x70>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d123      	bne.n	8005364 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800531c:	4b14      	ldr	r3, [pc, #80]	; (8005370 <HAL_I2C_MspInit+0x74>)
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	4a13      	ldr	r2, [pc, #76]	; (8005370 <HAL_I2C_MspInit+0x74>)
 8005322:	f043 0308 	orr.w	r3, r3, #8
 8005326:	6193      	str	r3, [r2, #24]
 8005328:	4b11      	ldr	r3, [pc, #68]	; (8005370 <HAL_I2C_MspInit+0x74>)
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	f003 0308 	and.w	r3, r3, #8
 8005330:	60fb      	str	r3, [r7, #12]
 8005332:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005334:	23c0      	movs	r3, #192	; 0xc0
 8005336:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005338:	2312      	movs	r3, #18
 800533a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800533c:	2303      	movs	r3, #3
 800533e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005340:	f107 0310 	add.w	r3, r7, #16
 8005344:	4619      	mov	r1, r3
 8005346:	480b      	ldr	r0, [pc, #44]	; (8005374 <HAL_I2C_MspInit+0x78>)
 8005348:	f001 f822 	bl	8006390 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800534c:	4b08      	ldr	r3, [pc, #32]	; (8005370 <HAL_I2C_MspInit+0x74>)
 800534e:	69db      	ldr	r3, [r3, #28]
 8005350:	4a07      	ldr	r2, [pc, #28]	; (8005370 <HAL_I2C_MspInit+0x74>)
 8005352:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005356:	61d3      	str	r3, [r2, #28]
 8005358:	4b05      	ldr	r3, [pc, #20]	; (8005370 <HAL_I2C_MspInit+0x74>)
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005360:	60bb      	str	r3, [r7, #8]
 8005362:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005364:	bf00      	nop
 8005366:	3720      	adds	r7, #32
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	40005400 	.word	0x40005400
 8005370:	40021000 	.word	0x40021000
 8005374:	40010c00 	.word	0x40010c00

08005378 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a09      	ldr	r2, [pc, #36]	; (80053ac <HAL_TIM_PWM_MspInit+0x34>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d10b      	bne.n	80053a2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800538a:	4b09      	ldr	r3, [pc, #36]	; (80053b0 <HAL_TIM_PWM_MspInit+0x38>)
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	4a08      	ldr	r2, [pc, #32]	; (80053b0 <HAL_TIM_PWM_MspInit+0x38>)
 8005390:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005394:	6193      	str	r3, [r2, #24]
 8005396:	4b06      	ldr	r3, [pc, #24]	; (80053b0 <HAL_TIM_PWM_MspInit+0x38>)
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800539e:	60fb      	str	r3, [r7, #12]
 80053a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80053a2:	bf00      	nop
 80053a4:	3714      	adds	r7, #20
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bc80      	pop	{r7}
 80053aa:	4770      	bx	lr
 80053ac:	40012c00 	.word	0x40012c00
 80053b0:	40021000 	.word	0x40021000

080053b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b08a      	sub	sp, #40	; 0x28
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053bc:	f107 0318 	add.w	r3, r7, #24
 80053c0:	2200      	movs	r2, #0
 80053c2:	601a      	str	r2, [r3, #0]
 80053c4:	605a      	str	r2, [r3, #4]
 80053c6:	609a      	str	r2, [r3, #8]
 80053c8:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053d2:	d114      	bne.n	80053fe <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80053d4:	4b2d      	ldr	r3, [pc, #180]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 80053d6:	69db      	ldr	r3, [r3, #28]
 80053d8:	4a2c      	ldr	r2, [pc, #176]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 80053da:	f043 0301 	orr.w	r3, r3, #1
 80053de:	61d3      	str	r3, [r2, #28]
 80053e0:	4b2a      	ldr	r3, [pc, #168]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 80053e2:	69db      	ldr	r3, [r3, #28]
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	617b      	str	r3, [r7, #20]
 80053ea:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80053ec:	2200      	movs	r2, #0
 80053ee:	2101      	movs	r1, #1
 80053f0:	201c      	movs	r0, #28
 80053f2:	f000 fcc8 	bl	8005d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80053f6:	201c      	movs	r0, #28
 80053f8:	f000 fce1 	bl	8005dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80053fc:	e042      	b.n	8005484 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a23      	ldr	r2, [pc, #140]	; (8005490 <HAL_TIM_Base_MspInit+0xdc>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d12c      	bne.n	8005462 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005408:	4b20      	ldr	r3, [pc, #128]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	4a1f      	ldr	r2, [pc, #124]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 800540e:	f043 0302 	orr.w	r3, r3, #2
 8005412:	61d3      	str	r3, [r2, #28]
 8005414:	4b1d      	ldr	r3, [pc, #116]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 8005416:	69db      	ldr	r3, [r3, #28]
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	613b      	str	r3, [r7, #16]
 800541e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005420:	4b1a      	ldr	r3, [pc, #104]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	4a19      	ldr	r2, [pc, #100]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 8005426:	f043 0308 	orr.w	r3, r3, #8
 800542a:	6193      	str	r3, [r2, #24]
 800542c:	4b17      	ldr	r3, [pc, #92]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	f003 0308 	and.w	r3, r3, #8
 8005434:	60fb      	str	r3, [r7, #12]
 8005436:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005438:	2301      	movs	r3, #1
 800543a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800543c:	2300      	movs	r3, #0
 800543e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005440:	2300      	movs	r3, #0
 8005442:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005444:	f107 0318 	add.w	r3, r7, #24
 8005448:	4619      	mov	r1, r3
 800544a:	4812      	ldr	r0, [pc, #72]	; (8005494 <HAL_TIM_Base_MspInit+0xe0>)
 800544c:	f000 ffa0 	bl	8006390 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005450:	2200      	movs	r2, #0
 8005452:	2100      	movs	r1, #0
 8005454:	201d      	movs	r0, #29
 8005456:	f000 fc96 	bl	8005d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800545a:	201d      	movs	r0, #29
 800545c:	f000 fcaf 	bl	8005dbe <HAL_NVIC_EnableIRQ>
}
 8005460:	e010      	b.n	8005484 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM4)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a0c      	ldr	r2, [pc, #48]	; (8005498 <HAL_TIM_Base_MspInit+0xe4>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d10b      	bne.n	8005484 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800546c:	4b07      	ldr	r3, [pc, #28]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 800546e:	69db      	ldr	r3, [r3, #28]
 8005470:	4a06      	ldr	r2, [pc, #24]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 8005472:	f043 0304 	orr.w	r3, r3, #4
 8005476:	61d3      	str	r3, [r2, #28]
 8005478:	4b04      	ldr	r3, [pc, #16]	; (800548c <HAL_TIM_Base_MspInit+0xd8>)
 800547a:	69db      	ldr	r3, [r3, #28]
 800547c:	f003 0304 	and.w	r3, r3, #4
 8005480:	60bb      	str	r3, [r7, #8]
 8005482:	68bb      	ldr	r3, [r7, #8]
}
 8005484:	bf00      	nop
 8005486:	3728      	adds	r7, #40	; 0x28
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	40021000 	.word	0x40021000
 8005490:	40000400 	.word	0x40000400
 8005494:	40010c00 	.word	0x40010c00
 8005498:	40000800 	.word	0x40000800

0800549c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b088      	sub	sp, #32
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054a4:	f107 0310 	add.w	r3, r7, #16
 80054a8:	2200      	movs	r2, #0
 80054aa:	601a      	str	r2, [r3, #0]
 80054ac:	605a      	str	r2, [r3, #4]
 80054ae:	609a      	str	r2, [r3, #8]
 80054b0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a1c      	ldr	r2, [pc, #112]	; (8005528 <HAL_TIM_MspPostInit+0x8c>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d131      	bne.n	8005520 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054bc:	4b1b      	ldr	r3, [pc, #108]	; (800552c <HAL_TIM_MspPostInit+0x90>)
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	4a1a      	ldr	r2, [pc, #104]	; (800552c <HAL_TIM_MspPostInit+0x90>)
 80054c2:	f043 0308 	orr.w	r3, r3, #8
 80054c6:	6193      	str	r3, [r2, #24]
 80054c8:	4b18      	ldr	r3, [pc, #96]	; (800552c <HAL_TIM_MspPostInit+0x90>)
 80054ca:	699b      	ldr	r3, [r3, #24]
 80054cc:	f003 0308 	and.w	r3, r3, #8
 80054d0:	60fb      	str	r3, [r7, #12]
 80054d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054d4:	4b15      	ldr	r3, [pc, #84]	; (800552c <HAL_TIM_MspPostInit+0x90>)
 80054d6:	699b      	ldr	r3, [r3, #24]
 80054d8:	4a14      	ldr	r2, [pc, #80]	; (800552c <HAL_TIM_MspPostInit+0x90>)
 80054da:	f043 0304 	orr.w	r3, r3, #4
 80054de:	6193      	str	r3, [r2, #24]
 80054e0:	4b12      	ldr	r3, [pc, #72]	; (800552c <HAL_TIM_MspPostInit+0x90>)
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	f003 0304 	and.w	r3, r3, #4
 80054e8:	60bb      	str	r3, [r7, #8]
 80054ea:	68bb      	ldr	r3, [r7, #8]
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80054ec:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80054f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054f2:	2302      	movs	r3, #2
 80054f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054f6:	2302      	movs	r3, #2
 80054f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054fa:	f107 0310 	add.w	r3, r7, #16
 80054fe:	4619      	mov	r1, r3
 8005500:	480b      	ldr	r0, [pc, #44]	; (8005530 <HAL_TIM_MspPostInit+0x94>)
 8005502:	f000 ff45 	bl	8006390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8005506:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800550a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800550c:	2302      	movs	r3, #2
 800550e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005510:	2302      	movs	r3, #2
 8005512:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005514:	f107 0310 	add.w	r3, r7, #16
 8005518:	4619      	mov	r1, r3
 800551a:	4806      	ldr	r0, [pc, #24]	; (8005534 <HAL_TIM_MspPostInit+0x98>)
 800551c:	f000 ff38 	bl	8006390 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005520:	bf00      	nop
 8005522:	3720      	adds	r7, #32
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	40012c00 	.word	0x40012c00
 800552c:	40021000 	.word	0x40021000
 8005530:	40010c00 	.word	0x40010c00
 8005534:	40010800 	.word	0x40010800

08005538 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b08c      	sub	sp, #48	; 0x30
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005540:	f107 0320 	add.w	r3, r7, #32
 8005544:	2200      	movs	r2, #0
 8005546:	601a      	str	r2, [r3, #0]
 8005548:	605a      	str	r2, [r3, #4]
 800554a:	609a      	str	r2, [r3, #8]
 800554c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a6b      	ldr	r2, [pc, #428]	; (8005700 <HAL_UART_MspInit+0x1c8>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d159      	bne.n	800560c <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005558:	4b6a      	ldr	r3, [pc, #424]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	4a69      	ldr	r2, [pc, #420]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 800555e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005562:	6193      	str	r3, [r2, #24]
 8005564:	4b67      	ldr	r3, [pc, #412]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800556c:	61fb      	str	r3, [r7, #28]
 800556e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005570:	4b64      	ldr	r3, [pc, #400]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	4a63      	ldr	r2, [pc, #396]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 8005576:	f043 0304 	orr.w	r3, r3, #4
 800557a:	6193      	str	r3, [r2, #24]
 800557c:	4b61      	ldr	r3, [pc, #388]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	f003 0304 	and.w	r3, r3, #4
 8005584:	61bb      	str	r3, [r7, #24]
 8005586:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005588:	f44f 7300 	mov.w	r3, #512	; 0x200
 800558c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800558e:	2302      	movs	r3, #2
 8005590:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005592:	2303      	movs	r3, #3
 8005594:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005596:	f107 0320 	add.w	r3, r7, #32
 800559a:	4619      	mov	r1, r3
 800559c:	485a      	ldr	r0, [pc, #360]	; (8005708 <HAL_UART_MspInit+0x1d0>)
 800559e:	f000 fef7 	bl	8006390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80055a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055a8:	2300      	movs	r3, #0
 80055aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055ac:	2300      	movs	r3, #0
 80055ae:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055b0:	f107 0320 	add.w	r3, r7, #32
 80055b4:	4619      	mov	r1, r3
 80055b6:	4854      	ldr	r0, [pc, #336]	; (8005708 <HAL_UART_MspInit+0x1d0>)
 80055b8:	f000 feea 	bl	8006390 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80055bc:	4b53      	ldr	r3, [pc, #332]	; (800570c <HAL_UART_MspInit+0x1d4>)
 80055be:	4a54      	ldr	r2, [pc, #336]	; (8005710 <HAL_UART_MspInit+0x1d8>)
 80055c0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055c2:	4b52      	ldr	r3, [pc, #328]	; (800570c <HAL_UART_MspInit+0x1d4>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055c8:	4b50      	ldr	r3, [pc, #320]	; (800570c <HAL_UART_MspInit+0x1d4>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80055ce:	4b4f      	ldr	r3, [pc, #316]	; (800570c <HAL_UART_MspInit+0x1d4>)
 80055d0:	2280      	movs	r2, #128	; 0x80
 80055d2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80055d4:	4b4d      	ldr	r3, [pc, #308]	; (800570c <HAL_UART_MspInit+0x1d4>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80055da:	4b4c      	ldr	r3, [pc, #304]	; (800570c <HAL_UART_MspInit+0x1d4>)
 80055dc:	2200      	movs	r2, #0
 80055de:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80055e0:	4b4a      	ldr	r3, [pc, #296]	; (800570c <HAL_UART_MspInit+0x1d4>)
 80055e2:	2220      	movs	r2, #32
 80055e4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80055e6:	4b49      	ldr	r3, [pc, #292]	; (800570c <HAL_UART_MspInit+0x1d4>)
 80055e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80055ec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80055ee:	4847      	ldr	r0, [pc, #284]	; (800570c <HAL_UART_MspInit+0x1d4>)
 80055f0:	f000 fc0e 	bl	8005e10 <HAL_DMA_Init>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d001      	beq.n	80055fe <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80055fa:	f7ff fe0d 	bl	8005218 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a42      	ldr	r2, [pc, #264]	; (800570c <HAL_UART_MspInit+0x1d4>)
 8005602:	635a      	str	r2, [r3, #52]	; 0x34
 8005604:	4a41      	ldr	r2, [pc, #260]	; (800570c <HAL_UART_MspInit+0x1d4>)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800560a:	e074      	b.n	80056f6 <HAL_UART_MspInit+0x1be>
  else if(huart->Instance==USART2)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a40      	ldr	r2, [pc, #256]	; (8005714 <HAL_UART_MspInit+0x1dc>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d130      	bne.n	8005678 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005616:	4b3b      	ldr	r3, [pc, #236]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 8005618:	69db      	ldr	r3, [r3, #28]
 800561a:	4a3a      	ldr	r2, [pc, #232]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 800561c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005620:	61d3      	str	r3, [r2, #28]
 8005622:	4b38      	ldr	r3, [pc, #224]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 8005624:	69db      	ldr	r3, [r3, #28]
 8005626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800562a:	617b      	str	r3, [r7, #20]
 800562c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800562e:	4b35      	ldr	r3, [pc, #212]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	4a34      	ldr	r2, [pc, #208]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 8005634:	f043 0304 	orr.w	r3, r3, #4
 8005638:	6193      	str	r3, [r2, #24]
 800563a:	4b32      	ldr	r3, [pc, #200]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	f003 0304 	and.w	r3, r3, #4
 8005642:	613b      	str	r3, [r7, #16]
 8005644:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005646:	2304      	movs	r3, #4
 8005648:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800564a:	2302      	movs	r3, #2
 800564c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800564e:	2303      	movs	r3, #3
 8005650:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005652:	f107 0320 	add.w	r3, r7, #32
 8005656:	4619      	mov	r1, r3
 8005658:	482b      	ldr	r0, [pc, #172]	; (8005708 <HAL_UART_MspInit+0x1d0>)
 800565a:	f000 fe99 	bl	8006390 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800565e:	2308      	movs	r3, #8
 8005660:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005662:	2300      	movs	r3, #0
 8005664:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005666:	2300      	movs	r3, #0
 8005668:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800566a:	f107 0320 	add.w	r3, r7, #32
 800566e:	4619      	mov	r1, r3
 8005670:	4825      	ldr	r0, [pc, #148]	; (8005708 <HAL_UART_MspInit+0x1d0>)
 8005672:	f000 fe8d 	bl	8006390 <HAL_GPIO_Init>
}
 8005676:	e03e      	b.n	80056f6 <HAL_UART_MspInit+0x1be>
  else if(huart->Instance==USART3)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a26      	ldr	r2, [pc, #152]	; (8005718 <HAL_UART_MspInit+0x1e0>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d139      	bne.n	80056f6 <HAL_UART_MspInit+0x1be>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005682:	4b20      	ldr	r3, [pc, #128]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 8005684:	69db      	ldr	r3, [r3, #28]
 8005686:	4a1f      	ldr	r2, [pc, #124]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 8005688:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800568c:	61d3      	str	r3, [r2, #28]
 800568e:	4b1d      	ldr	r3, [pc, #116]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 8005690:	69db      	ldr	r3, [r3, #28]
 8005692:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005696:	60fb      	str	r3, [r7, #12]
 8005698:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800569a:	4b1a      	ldr	r3, [pc, #104]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	4a19      	ldr	r2, [pc, #100]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 80056a0:	f043 0308 	orr.w	r3, r3, #8
 80056a4:	6193      	str	r3, [r2, #24]
 80056a6:	4b17      	ldr	r3, [pc, #92]	; (8005704 <HAL_UART_MspInit+0x1cc>)
 80056a8:	699b      	ldr	r3, [r3, #24]
 80056aa:	f003 0308 	and.w	r3, r3, #8
 80056ae:	60bb      	str	r3, [r7, #8]
 80056b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80056b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056b8:	2302      	movs	r3, #2
 80056ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80056bc:	2303      	movs	r3, #3
 80056be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056c0:	f107 0320 	add.w	r3, r7, #32
 80056c4:	4619      	mov	r1, r3
 80056c6:	4815      	ldr	r0, [pc, #84]	; (800571c <HAL_UART_MspInit+0x1e4>)
 80056c8:	f000 fe62 	bl	8006390 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80056cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80056d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056d2:	2300      	movs	r3, #0
 80056d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056d6:	2300      	movs	r3, #0
 80056d8:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056da:	f107 0320 	add.w	r3, r7, #32
 80056de:	4619      	mov	r1, r3
 80056e0:	480e      	ldr	r0, [pc, #56]	; (800571c <HAL_UART_MspInit+0x1e4>)
 80056e2:	f000 fe55 	bl	8006390 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80056e6:	2200      	movs	r2, #0
 80056e8:	2100      	movs	r1, #0
 80056ea:	2027      	movs	r0, #39	; 0x27
 80056ec:	f000 fb4b 	bl	8005d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80056f0:	2027      	movs	r0, #39	; 0x27
 80056f2:	f000 fb64 	bl	8005dbe <HAL_NVIC_EnableIRQ>
}
 80056f6:	bf00      	nop
 80056f8:	3730      	adds	r7, #48	; 0x30
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	40013800 	.word	0x40013800
 8005704:	40021000 	.word	0x40021000
 8005708:	40010800 	.word	0x40010800
 800570c:	20000aec 	.word	0x20000aec
 8005710:	40020058 	.word	0x40020058
 8005714:	40004400 	.word	0x40004400
 8005718:	40004800 	.word	0x40004800
 800571c:	40010c00 	.word	0x40010c00

08005720 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a1d      	ldr	r2, [pc, #116]	; (80057a4 <HAL_UART_MspDeInit+0x84>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d110      	bne.n	8005754 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8005732:	4b1d      	ldr	r3, [pc, #116]	; (80057a8 <HAL_UART_MspDeInit+0x88>)
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	4a1c      	ldr	r2, [pc, #112]	; (80057a8 <HAL_UART_MspDeInit+0x88>)
 8005738:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800573c:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800573e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005742:	481a      	ldr	r0, [pc, #104]	; (80057ac <HAL_UART_MspDeInit+0x8c>)
 8005744:	f000 ffa8 	bl	8006698 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574c:	4618      	mov	r0, r3
 800574e:	f000 fbb9 	bl	8005ec4 <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 8005752:	e022      	b.n	800579a <HAL_UART_MspDeInit+0x7a>
  else if(huart->Instance==USART2)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a15      	ldr	r2, [pc, #84]	; (80057b0 <HAL_UART_MspDeInit+0x90>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d10a      	bne.n	8005774 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 800575e:	4b12      	ldr	r3, [pc, #72]	; (80057a8 <HAL_UART_MspDeInit+0x88>)
 8005760:	69db      	ldr	r3, [r3, #28]
 8005762:	4a11      	ldr	r2, [pc, #68]	; (80057a8 <HAL_UART_MspDeInit+0x88>)
 8005764:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005768:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800576a:	210c      	movs	r1, #12
 800576c:	480f      	ldr	r0, [pc, #60]	; (80057ac <HAL_UART_MspDeInit+0x8c>)
 800576e:	f000 ff93 	bl	8006698 <HAL_GPIO_DeInit>
}
 8005772:	e012      	b.n	800579a <HAL_UART_MspDeInit+0x7a>
  else if(huart->Instance==USART3)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a0e      	ldr	r2, [pc, #56]	; (80057b4 <HAL_UART_MspDeInit+0x94>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d10d      	bne.n	800579a <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART3_CLK_DISABLE();
 800577e:	4b0a      	ldr	r3, [pc, #40]	; (80057a8 <HAL_UART_MspDeInit+0x88>)
 8005780:	69db      	ldr	r3, [r3, #28]
 8005782:	4a09      	ldr	r2, [pc, #36]	; (80057a8 <HAL_UART_MspDeInit+0x88>)
 8005784:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005788:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 800578a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800578e:	480a      	ldr	r0, [pc, #40]	; (80057b8 <HAL_UART_MspDeInit+0x98>)
 8005790:	f000 ff82 	bl	8006698 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8005794:	2027      	movs	r0, #39	; 0x27
 8005796:	f000 fb20 	bl	8005dda <HAL_NVIC_DisableIRQ>
}
 800579a:	bf00      	nop
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	40013800 	.word	0x40013800
 80057a8:	40021000 	.word	0x40021000
 80057ac:	40010800 	.word	0x40010800
 80057b0:	40004400 	.word	0x40004400
 80057b4:	40004800 	.word	0x40004800
 80057b8:	40010c00 	.word	0x40010c00

080057bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80057bc:	b480      	push	{r7}
 80057be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80057c0:	e7fe      	b.n	80057c0 <NMI_Handler+0x4>
	...

080057c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80057c8:	4b0a      	ldr	r3, [pc, #40]	; (80057f4 <HardFault_Handler+0x30>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80057d0:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80057d2:	4b08      	ldr	r3, [pc, #32]	; (80057f4 <HardFault_Handler+0x30>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80057da:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80057dc:	4b05      	ldr	r3, [pc, #20]	; (80057f4 <HardFault_Handler+0x30>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80057e4:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80057e6:	4b03      	ldr	r3, [pc, #12]	; (80057f4 <HardFault_Handler+0x30>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80057ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057f0:	e7fe      	b.n	80057f0 <HardFault_Handler+0x2c>
 80057f2:	bf00      	nop
 80057f4:	2000090c 	.word	0x2000090c

080057f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80057fc:	e7fe      	b.n	80057fc <MemManage_Handler+0x4>

080057fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80057fe:	b480      	push	{r7}
 8005800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005802:	e7fe      	b.n	8005802 <BusFault_Handler+0x4>

08005804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005804:	b480      	push	{r7}
 8005806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005808:	e7fe      	b.n	8005808 <UsageFault_Handler+0x4>

0800580a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800580a:	b480      	push	{r7}
 800580c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800580e:	bf00      	nop
 8005810:	46bd      	mov	sp, r7
 8005812:	bc80      	pop	{r7}
 8005814:	4770      	bx	lr

08005816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005816:	b480      	push	{r7}
 8005818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800581a:	bf00      	nop
 800581c:	46bd      	mov	sp, r7
 800581e:	bc80      	pop	{r7}
 8005820:	4770      	bx	lr

08005822 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005822:	b480      	push	{r7}
 8005824:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005826:	bf00      	nop
 8005828:	46bd      	mov	sp, r7
 800582a:	bc80      	pop	{r7}
 800582c:	4770      	bx	lr
	...

08005830 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  if(timeout >0)  timeout--;
 8005834:	4b07      	ldr	r3, [pc, #28]	; (8005854 <SysTick_Handler+0x24>)
 8005836:	881b      	ldrh	r3, [r3, #0]
 8005838:	b29b      	uxth	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d006      	beq.n	800584c <SysTick_Handler+0x1c>
 800583e:	4b05      	ldr	r3, [pc, #20]	; (8005854 <SysTick_Handler+0x24>)
 8005840:	881b      	ldrh	r3, [r3, #0]
 8005842:	b29b      	uxth	r3, r3
 8005844:	3b01      	subs	r3, #1
 8005846:	b29a      	uxth	r2, r3
 8005848:	4b02      	ldr	r3, [pc, #8]	; (8005854 <SysTick_Handler+0x24>)
 800584a:	801a      	strh	r2, [r3, #0]

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800584c:	f000 f960 	bl	8005b10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005850:	bf00      	nop
 8005852:	bd80      	pop	{r7, pc}
 8005854:	200017c0 	.word	0x200017c0

08005858 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800585c:	4802      	ldr	r0, [pc, #8]	; (8005868 <DMA1_Channel5_IRQHandler+0x10>)
 800585e:	f000 fc63 	bl	8006128 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8005862:	bf00      	nop
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	20000aec 	.word	0x20000aec

0800586c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005870:	4802      	ldr	r0, [pc, #8]	; (800587c <TIM2_IRQHandler+0x10>)
 8005872:	f003 fbe9 	bl	8009048 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005876:	bf00      	nop
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	20000954 	.word	0x20000954

08005880 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005884:	4802      	ldr	r0, [pc, #8]	; (8005890 <TIM3_IRQHandler+0x10>)
 8005886:	f003 fbdf 	bl	8009048 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800588a:	bf00      	nop
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	2000099c 	.word	0x2000099c

08005894 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	  Uart_isr (&huart3);
 8005898:	4803      	ldr	r0, [pc, #12]	; (80058a8 <USART3_IRQHandler+0x14>)
 800589a:	f7fc fb63 	bl	8001f64 <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800589e:	4802      	ldr	r0, [pc, #8]	; (80058a8 <USART3_IRQHandler+0x14>)
 80058a0:	f004 feb4 	bl	800a60c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80058a4:	bf00      	nop
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	20000aac 	.word	0x20000aac

080058ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80058ac:	b480      	push	{r7}
 80058ae:	af00      	add	r7, sp, #0
	return 1;
 80058b0:	2301      	movs	r3, #1
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bc80      	pop	{r7}
 80058b8:	4770      	bx	lr

080058ba <_kill>:

int _kill(int pid, int sig)
{
 80058ba:	b580      	push	{r7, lr}
 80058bc:	b082      	sub	sp, #8
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
 80058c2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80058c4:	f00c fce8 	bl	8012298 <__errno>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2216      	movs	r2, #22
 80058cc:	601a      	str	r2, [r3, #0]
	return -1;
 80058ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3708      	adds	r7, #8
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}

080058da <_exit>:

void _exit (int status)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b082      	sub	sp, #8
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80058e2:	f04f 31ff 	mov.w	r1, #4294967295
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7ff ffe7 	bl	80058ba <_kill>
	while (1) {}		/* Make sure we hang here */
 80058ec:	e7fe      	b.n	80058ec <_exit+0x12>

080058ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80058ee:	b580      	push	{r7, lr}
 80058f0:	b086      	sub	sp, #24
 80058f2:	af00      	add	r7, sp, #0
 80058f4:	60f8      	str	r0, [r7, #12]
 80058f6:	60b9      	str	r1, [r7, #8]
 80058f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058fa:	2300      	movs	r3, #0
 80058fc:	617b      	str	r3, [r7, #20]
 80058fe:	e00a      	b.n	8005916 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005900:	f3af 8000 	nop.w
 8005904:	4601      	mov	r1, r0
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	1c5a      	adds	r2, r3, #1
 800590a:	60ba      	str	r2, [r7, #8]
 800590c:	b2ca      	uxtb	r2, r1
 800590e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	3301      	adds	r3, #1
 8005914:	617b      	str	r3, [r7, #20]
 8005916:	697a      	ldr	r2, [r7, #20]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	429a      	cmp	r2, r3
 800591c:	dbf0      	blt.n	8005900 <_read+0x12>
	}

return len;
 800591e:	687b      	ldr	r3, [r7, #4]
}
 8005920:	4618      	mov	r0, r3
 8005922:	3718      	adds	r7, #24
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005934:	2300      	movs	r3, #0
 8005936:	617b      	str	r3, [r7, #20]
 8005938:	e009      	b.n	800594e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	60ba      	str	r2, [r7, #8]
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	4618      	mov	r0, r3
 8005944:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	3301      	adds	r3, #1
 800594c:	617b      	str	r3, [r7, #20]
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	429a      	cmp	r2, r3
 8005954:	dbf1      	blt.n	800593a <_write+0x12>
	}
	return len;
 8005956:	687b      	ldr	r3, [r7, #4]
}
 8005958:	4618      	mov	r0, r3
 800595a:	3718      	adds	r7, #24
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <_close>:

int _close(int file)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
	return -1;
 8005968:	f04f 33ff 	mov.w	r3, #4294967295
}
 800596c:	4618      	mov	r0, r3
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	bc80      	pop	{r7}
 8005974:	4770      	bx	lr

08005976 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005976:	b480      	push	{r7}
 8005978:	b083      	sub	sp, #12
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
 800597e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005986:	605a      	str	r2, [r3, #4]
	return 0;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	bc80      	pop	{r7}
 8005992:	4770      	bx	lr

08005994 <_isatty>:

int _isatty(int file)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
	return 1;
 800599c:	2301      	movs	r3, #1
}
 800599e:	4618      	mov	r0, r3
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bc80      	pop	{r7}
 80059a6:	4770      	bx	lr

080059a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	607a      	str	r2, [r7, #4]
	return 0;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3714      	adds	r7, #20
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bc80      	pop	{r7}
 80059be:	4770      	bx	lr

080059c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b086      	sub	sp, #24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80059c8:	4a14      	ldr	r2, [pc, #80]	; (8005a1c <_sbrk+0x5c>)
 80059ca:	4b15      	ldr	r3, [pc, #84]	; (8005a20 <_sbrk+0x60>)
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80059d4:	4b13      	ldr	r3, [pc, #76]	; (8005a24 <_sbrk+0x64>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d102      	bne.n	80059e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80059dc:	4b11      	ldr	r3, [pc, #68]	; (8005a24 <_sbrk+0x64>)
 80059de:	4a12      	ldr	r2, [pc, #72]	; (8005a28 <_sbrk+0x68>)
 80059e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80059e2:	4b10      	ldr	r3, [pc, #64]	; (8005a24 <_sbrk+0x64>)
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4413      	add	r3, r2
 80059ea:	693a      	ldr	r2, [r7, #16]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d207      	bcs.n	8005a00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80059f0:	f00c fc52 	bl	8012298 <__errno>
 80059f4:	4603      	mov	r3, r0
 80059f6:	220c      	movs	r2, #12
 80059f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80059fa:	f04f 33ff 	mov.w	r3, #4294967295
 80059fe:	e009      	b.n	8005a14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005a00:	4b08      	ldr	r3, [pc, #32]	; (8005a24 <_sbrk+0x64>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005a06:	4b07      	ldr	r3, [pc, #28]	; (8005a24 <_sbrk+0x64>)
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4413      	add	r3, r2
 8005a0e:	4a05      	ldr	r2, [pc, #20]	; (8005a24 <_sbrk+0x64>)
 8005a10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005a12:	68fb      	ldr	r3, [r7, #12]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3718      	adds	r7, #24
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	20005000 	.word	0x20005000
 8005a20:	00000400 	.word	0x00000400
 8005a24:	200017ac 	.word	0x200017ac
 8005a28:	200017d8 	.word	0x200017d8

08005a2c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005a30:	bf00      	nop
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bc80      	pop	{r7}
 8005a36:	4770      	bx	lr

08005a38 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005a38:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005a3a:	e003      	b.n	8005a44 <LoopCopyDataInit>

08005a3c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005a3c:	4b0b      	ldr	r3, [pc, #44]	; (8005a6c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005a3e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005a40:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005a42:	3104      	adds	r1, #4

08005a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005a44:	480a      	ldr	r0, [pc, #40]	; (8005a70 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8005a46:	4b0b      	ldr	r3, [pc, #44]	; (8005a74 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005a48:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005a4a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005a4c:	d3f6      	bcc.n	8005a3c <CopyDataInit>
  ldr r2, =_sbss
 8005a4e:	4a0a      	ldr	r2, [pc, #40]	; (8005a78 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005a50:	e002      	b.n	8005a58 <LoopFillZerobss>

08005a52 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005a52:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005a54:	f842 3b04 	str.w	r3, [r2], #4

08005a58 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005a58:	4b08      	ldr	r3, [pc, #32]	; (8005a7c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005a5a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005a5c:	d3f9      	bcc.n	8005a52 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005a5e:	f7ff ffe5 	bl	8005a2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005a62:	f00c fc1f 	bl	80122a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005a66:	f7fd f803 	bl	8002a70 <main>
  bx lr
 8005a6a:	4770      	bx	lr
  ldr r3, =_sidata
 8005a6c:	08013be0 	.word	0x08013be0
  ldr r0, =_sdata
 8005a70:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005a74:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8005a78:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8005a7c:	200017d8 	.word	0x200017d8

08005a80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005a80:	e7fe      	b.n	8005a80 <ADC1_2_IRQHandler>
	...

08005a84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005a88:	4b08      	ldr	r3, [pc, #32]	; (8005aac <HAL_Init+0x28>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a07      	ldr	r2, [pc, #28]	; (8005aac <HAL_Init+0x28>)
 8005a8e:	f043 0310 	orr.w	r3, r3, #16
 8005a92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a94:	2003      	movs	r0, #3
 8005a96:	f000 f96b 	bl	8005d70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	f000 f808 	bl	8005ab0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005aa0:	f7ff fbfa 	bl	8005298 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	40022000 	.word	0x40022000

08005ab0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005ab8:	4b12      	ldr	r3, [pc, #72]	; (8005b04 <HAL_InitTick+0x54>)
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	4b12      	ldr	r3, [pc, #72]	; (8005b08 <HAL_InitTick+0x58>)
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ac6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f000 f991 	bl	8005df6 <HAL_SYSTICK_Config>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d001      	beq.n	8005ade <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e00e      	b.n	8005afc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2b0f      	cmp	r3, #15
 8005ae2:	d80a      	bhi.n	8005afa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	6879      	ldr	r1, [r7, #4]
 8005ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aec:	f000 f94b 	bl	8005d86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005af0:	4a06      	ldr	r2, [pc, #24]	; (8005b0c <HAL_InitTick+0x5c>)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
 8005af8:	e000      	b.n	8005afc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3708      	adds	r7, #8
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	20000004 	.word	0x20000004
 8005b08:	2000000c 	.word	0x2000000c
 8005b0c:	20000008 	.word	0x20000008

08005b10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005b10:	b480      	push	{r7}
 8005b12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005b14:	4b05      	ldr	r3, [pc, #20]	; (8005b2c <HAL_IncTick+0x1c>)
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	461a      	mov	r2, r3
 8005b1a:	4b05      	ldr	r3, [pc, #20]	; (8005b30 <HAL_IncTick+0x20>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4413      	add	r3, r2
 8005b20:	4a03      	ldr	r2, [pc, #12]	; (8005b30 <HAL_IncTick+0x20>)
 8005b22:	6013      	str	r3, [r2, #0]
}
 8005b24:	bf00      	nop
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bc80      	pop	{r7}
 8005b2a:	4770      	bx	lr
 8005b2c:	2000000c 	.word	0x2000000c
 8005b30:	200017c4 	.word	0x200017c4

08005b34 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005b34:	b480      	push	{r7}
 8005b36:	af00      	add	r7, sp, #0
  return uwTick;
 8005b38:	4b02      	ldr	r3, [pc, #8]	; (8005b44 <HAL_GetTick+0x10>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bc80      	pop	{r7}
 8005b42:	4770      	bx	lr
 8005b44:	200017c4 	.word	0x200017c4

08005b48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005b50:	f7ff fff0 	bl	8005b34 <HAL_GetTick>
 8005b54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b60:	d005      	beq.n	8005b6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b62:	4b0a      	ldr	r3, [pc, #40]	; (8005b8c <HAL_Delay+0x44>)
 8005b64:	781b      	ldrb	r3, [r3, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005b6e:	bf00      	nop
 8005b70:	f7ff ffe0 	bl	8005b34 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d8f7      	bhi.n	8005b70 <HAL_Delay+0x28>
  {
  }
}
 8005b80:	bf00      	nop
 8005b82:	bf00      	nop
 8005b84:	3710      	adds	r7, #16
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	2000000c 	.word	0x2000000c

08005b90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b085      	sub	sp, #20
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f003 0307 	and.w	r3, r3, #7
 8005b9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ba0:	4b0c      	ldr	r3, [pc, #48]	; (8005bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005ba6:	68ba      	ldr	r2, [r7, #8]
 8005ba8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005bac:	4013      	ands	r3, r2
 8005bae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005bb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005bbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005bc2:	4a04      	ldr	r2, [pc, #16]	; (8005bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	60d3      	str	r3, [r2, #12]
}
 8005bc8:	bf00      	nop
 8005bca:	3714      	adds	r7, #20
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bc80      	pop	{r7}
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	e000ed00 	.word	0xe000ed00

08005bd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005bdc:	4b04      	ldr	r3, [pc, #16]	; (8005bf0 <__NVIC_GetPriorityGrouping+0x18>)
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	0a1b      	lsrs	r3, r3, #8
 8005be2:	f003 0307 	and.w	r3, r3, #7
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bc80      	pop	{r7}
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	e000ed00 	.word	0xe000ed00

08005bf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	db0b      	blt.n	8005c1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c06:	79fb      	ldrb	r3, [r7, #7]
 8005c08:	f003 021f 	and.w	r2, r3, #31
 8005c0c:	4906      	ldr	r1, [pc, #24]	; (8005c28 <__NVIC_EnableIRQ+0x34>)
 8005c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c12:	095b      	lsrs	r3, r3, #5
 8005c14:	2001      	movs	r0, #1
 8005c16:	fa00 f202 	lsl.w	r2, r0, r2
 8005c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005c1e:	bf00      	nop
 8005c20:	370c      	adds	r7, #12
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bc80      	pop	{r7}
 8005c26:	4770      	bx	lr
 8005c28:	e000e100 	.word	0xe000e100

08005c2c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	4603      	mov	r3, r0
 8005c34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	db12      	blt.n	8005c64 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c3e:	79fb      	ldrb	r3, [r7, #7]
 8005c40:	f003 021f 	and.w	r2, r3, #31
 8005c44:	490a      	ldr	r1, [pc, #40]	; (8005c70 <__NVIC_DisableIRQ+0x44>)
 8005c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c4a:	095b      	lsrs	r3, r3, #5
 8005c4c:	2001      	movs	r0, #1
 8005c4e:	fa00 f202 	lsl.w	r2, r0, r2
 8005c52:	3320      	adds	r3, #32
 8005c54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005c58:	f3bf 8f4f 	dsb	sy
}
 8005c5c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005c5e:	f3bf 8f6f 	isb	sy
}
 8005c62:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005c64:	bf00      	nop
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bc80      	pop	{r7}
 8005c6c:	4770      	bx	lr
 8005c6e:	bf00      	nop
 8005c70:	e000e100 	.word	0xe000e100

08005c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	6039      	str	r1, [r7, #0]
 8005c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	db0a      	blt.n	8005c9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	b2da      	uxtb	r2, r3
 8005c8c:	490c      	ldr	r1, [pc, #48]	; (8005cc0 <__NVIC_SetPriority+0x4c>)
 8005c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c92:	0112      	lsls	r2, r2, #4
 8005c94:	b2d2      	uxtb	r2, r2
 8005c96:	440b      	add	r3, r1
 8005c98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c9c:	e00a      	b.n	8005cb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	b2da      	uxtb	r2, r3
 8005ca2:	4908      	ldr	r1, [pc, #32]	; (8005cc4 <__NVIC_SetPriority+0x50>)
 8005ca4:	79fb      	ldrb	r3, [r7, #7]
 8005ca6:	f003 030f 	and.w	r3, r3, #15
 8005caa:	3b04      	subs	r3, #4
 8005cac:	0112      	lsls	r2, r2, #4
 8005cae:	b2d2      	uxtb	r2, r2
 8005cb0:	440b      	add	r3, r1
 8005cb2:	761a      	strb	r2, [r3, #24]
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bc80      	pop	{r7}
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop
 8005cc0:	e000e100 	.word	0xe000e100
 8005cc4:	e000ed00 	.word	0xe000ed00

08005cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b089      	sub	sp, #36	; 0x24
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f003 0307 	and.w	r3, r3, #7
 8005cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	f1c3 0307 	rsb	r3, r3, #7
 8005ce2:	2b04      	cmp	r3, #4
 8005ce4:	bf28      	it	cs
 8005ce6:	2304      	movcs	r3, #4
 8005ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	3304      	adds	r3, #4
 8005cee:	2b06      	cmp	r3, #6
 8005cf0:	d902      	bls.n	8005cf8 <NVIC_EncodePriority+0x30>
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	3b03      	subs	r3, #3
 8005cf6:	e000      	b.n	8005cfa <NVIC_EncodePriority+0x32>
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	fa02 f303 	lsl.w	r3, r2, r3
 8005d06:	43da      	mvns	r2, r3
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	401a      	ands	r2, r3
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d10:	f04f 31ff 	mov.w	r1, #4294967295
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	fa01 f303 	lsl.w	r3, r1, r3
 8005d1a:	43d9      	mvns	r1, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d20:	4313      	orrs	r3, r2
         );
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3724      	adds	r7, #36	; 0x24
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bc80      	pop	{r7}
 8005d2a:	4770      	bx	lr

08005d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	3b01      	subs	r3, #1
 8005d38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005d3c:	d301      	bcc.n	8005d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e00f      	b.n	8005d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005d42:	4a0a      	ldr	r2, [pc, #40]	; (8005d6c <SysTick_Config+0x40>)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	3b01      	subs	r3, #1
 8005d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d4a:	210f      	movs	r1, #15
 8005d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d50:	f7ff ff90 	bl	8005c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005d54:	4b05      	ldr	r3, [pc, #20]	; (8005d6c <SysTick_Config+0x40>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d5a:	4b04      	ldr	r3, [pc, #16]	; (8005d6c <SysTick_Config+0x40>)
 8005d5c:	2207      	movs	r2, #7
 8005d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3708      	adds	r7, #8
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	e000e010 	.word	0xe000e010

08005d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f7ff ff09 	bl	8005b90 <__NVIC_SetPriorityGrouping>
}
 8005d7e:	bf00      	nop
 8005d80:	3708      	adds	r7, #8
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b086      	sub	sp, #24
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	60b9      	str	r1, [r7, #8]
 8005d90:	607a      	str	r2, [r7, #4]
 8005d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005d94:	2300      	movs	r3, #0
 8005d96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005d98:	f7ff ff1e 	bl	8005bd8 <__NVIC_GetPriorityGrouping>
 8005d9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	6978      	ldr	r0, [r7, #20]
 8005da4:	f7ff ff90 	bl	8005cc8 <NVIC_EncodePriority>
 8005da8:	4602      	mov	r2, r0
 8005daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dae:	4611      	mov	r1, r2
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7ff ff5f 	bl	8005c74 <__NVIC_SetPriority>
}
 8005db6:	bf00      	nop
 8005db8:	3718      	adds	r7, #24
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}

08005dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005dbe:	b580      	push	{r7, lr}
 8005dc0:	b082      	sub	sp, #8
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7ff ff11 	bl	8005bf4 <__NVIC_EnableIRQ>
}
 8005dd2:	bf00      	nop
 8005dd4:	3708      	adds	r7, #8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b082      	sub	sp, #8
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	4603      	mov	r3, r0
 8005de2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005de8:	4618      	mov	r0, r3
 8005dea:	f7ff ff1f 	bl	8005c2c <__NVIC_DisableIRQ>
}
 8005dee:	bf00      	nop
 8005df0:	3708      	adds	r7, #8
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b082      	sub	sp, #8
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7ff ff94 	bl	8005d2c <SysTick_Config>
 8005e04:	4603      	mov	r3, r0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3708      	adds	r7, #8
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
	...

08005e10 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d101      	bne.n	8005e26 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e043      	b.n	8005eae <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	4b22      	ldr	r3, [pc, #136]	; (8005eb8 <HAL_DMA_Init+0xa8>)
 8005e2e:	4413      	add	r3, r2
 8005e30:	4a22      	ldr	r2, [pc, #136]	; (8005ebc <HAL_DMA_Init+0xac>)
 8005e32:	fba2 2303 	umull	r2, r3, r2, r3
 8005e36:	091b      	lsrs	r3, r3, #4
 8005e38:	009a      	lsls	r2, r3, #2
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a1f      	ldr	r2, [pc, #124]	; (8005ec0 <HAL_DMA_Init+0xb0>)
 8005e42:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2202      	movs	r2, #2
 8005e48:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005e5a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005e5e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005e68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	695b      	ldr	r3, [r3, #20]
 8005e7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	69db      	ldr	r3, [r3, #28]
 8005e86:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bc80      	pop	{r7}
 8005eb6:	4770      	bx	lr
 8005eb8:	bffdfff8 	.word	0xbffdfff8
 8005ebc:	cccccccd 	.word	0xcccccccd
 8005ec0:	40020000 	.word	0x40020000

08005ec4 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d101      	bne.n	8005ed6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e046      	b.n	8005f64 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f022 0201 	bic.w	r2, r2, #1
 8005ee4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2200      	movs	r2, #0
 8005eec:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2200      	movs	r2, #0
 8005efc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2200      	movs	r2, #0
 8005f04:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	4b18      	ldr	r3, [pc, #96]	; (8005f70 <HAL_DMA_DeInit+0xac>)
 8005f0e:	4413      	add	r3, r2
 8005f10:	4a18      	ldr	r2, [pc, #96]	; (8005f74 <HAL_DMA_DeInit+0xb0>)
 8005f12:	fba2 2303 	umull	r2, r3, r2, r3
 8005f16:	091b      	lsrs	r3, r3, #4
 8005f18:	009a      	lsls	r2, r3, #2
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a15      	ldr	r2, [pc, #84]	; (8005f78 <HAL_DMA_DeInit+0xb4>)
 8005f22:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f2c:	2101      	movs	r1, #1
 8005f2e:	fa01 f202 	lsl.w	r2, r1, r2
 8005f32:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bc80      	pop	{r7}
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	bffdfff8 	.word	0xbffdfff8
 8005f74:	cccccccd 	.word	0xcccccccd
 8005f78:	40020000 	.word	0x40020000

08005f7c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b086      	sub	sp, #24
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	60b9      	str	r1, [r7, #8]
 8005f86:	607a      	str	r2, [r7, #4]
 8005f88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d101      	bne.n	8005f9c <HAL_DMA_Start_IT+0x20>
 8005f98:	2302      	movs	r3, #2
 8005f9a:	e04a      	b.n	8006032 <HAL_DMA_Start_IT+0xb6>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d13a      	bne.n	8006024 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2202      	movs	r2, #2
 8005fb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f022 0201 	bic.w	r2, r2, #1
 8005fca:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	68b9      	ldr	r1, [r7, #8]
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f000 f9ae 	bl	8006334 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d008      	beq.n	8005ff2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 020e 	orr.w	r2, r2, #14
 8005fee:	601a      	str	r2, [r3, #0]
 8005ff0:	e00f      	b.n	8006012 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f022 0204 	bic.w	r2, r2, #4
 8006000:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f042 020a 	orr.w	r2, r2, #10
 8006010:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f042 0201 	orr.w	r2, r2, #1
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	e005      	b.n	8006030 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2200      	movs	r2, #0
 8006028:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800602c:	2302      	movs	r3, #2
 800602e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8006030:	7dfb      	ldrb	r3, [r7, #23]
}
 8006032:	4618      	mov	r0, r3
 8006034:	3718      	adds	r7, #24
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
	...

0800603c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006044:	2300      	movs	r3, #0
 8006046:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800604e:	2b02      	cmp	r3, #2
 8006050:	d005      	beq.n	800605e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2204      	movs	r2, #4
 8006056:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	73fb      	strb	r3, [r7, #15]
 800605c:	e051      	b.n	8006102 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f022 020e 	bic.w	r2, r2, #14
 800606c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f022 0201 	bic.w	r2, r2, #1
 800607c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a22      	ldr	r2, [pc, #136]	; (800610c <HAL_DMA_Abort_IT+0xd0>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d029      	beq.n	80060dc <HAL_DMA_Abort_IT+0xa0>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a20      	ldr	r2, [pc, #128]	; (8006110 <HAL_DMA_Abort_IT+0xd4>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d022      	beq.n	80060d8 <HAL_DMA_Abort_IT+0x9c>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a1f      	ldr	r2, [pc, #124]	; (8006114 <HAL_DMA_Abort_IT+0xd8>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d01a      	beq.n	80060d2 <HAL_DMA_Abort_IT+0x96>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a1d      	ldr	r2, [pc, #116]	; (8006118 <HAL_DMA_Abort_IT+0xdc>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d012      	beq.n	80060cc <HAL_DMA_Abort_IT+0x90>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a1c      	ldr	r2, [pc, #112]	; (800611c <HAL_DMA_Abort_IT+0xe0>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d00a      	beq.n	80060c6 <HAL_DMA_Abort_IT+0x8a>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a1a      	ldr	r2, [pc, #104]	; (8006120 <HAL_DMA_Abort_IT+0xe4>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d102      	bne.n	80060c0 <HAL_DMA_Abort_IT+0x84>
 80060ba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80060be:	e00e      	b.n	80060de <HAL_DMA_Abort_IT+0xa2>
 80060c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80060c4:	e00b      	b.n	80060de <HAL_DMA_Abort_IT+0xa2>
 80060c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80060ca:	e008      	b.n	80060de <HAL_DMA_Abort_IT+0xa2>
 80060cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060d0:	e005      	b.n	80060de <HAL_DMA_Abort_IT+0xa2>
 80060d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80060d6:	e002      	b.n	80060de <HAL_DMA_Abort_IT+0xa2>
 80060d8:	2310      	movs	r3, #16
 80060da:	e000      	b.n	80060de <HAL_DMA_Abort_IT+0xa2>
 80060dc:	2301      	movs	r3, #1
 80060de:	4a11      	ldr	r2, [pc, #68]	; (8006124 <HAL_DMA_Abort_IT+0xe8>)
 80060e0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	4798      	blx	r3
    } 
  }
  return status;
 8006102:	7bfb      	ldrb	r3, [r7, #15]
}
 8006104:	4618      	mov	r0, r3
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	40020008 	.word	0x40020008
 8006110:	4002001c 	.word	0x4002001c
 8006114:	40020030 	.word	0x40020030
 8006118:	40020044 	.word	0x40020044
 800611c:	40020058 	.word	0x40020058
 8006120:	4002006c 	.word	0x4002006c
 8006124:	40020000 	.word	0x40020000

08006128 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006144:	2204      	movs	r2, #4
 8006146:	409a      	lsls	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	4013      	ands	r3, r2
 800614c:	2b00      	cmp	r3, #0
 800614e:	d04f      	beq.n	80061f0 <HAL_DMA_IRQHandler+0xc8>
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	f003 0304 	and.w	r3, r3, #4
 8006156:	2b00      	cmp	r3, #0
 8006158:	d04a      	beq.n	80061f0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 0320 	and.w	r3, r3, #32
 8006164:	2b00      	cmp	r3, #0
 8006166:	d107      	bne.n	8006178 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f022 0204 	bic.w	r2, r2, #4
 8006176:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a66      	ldr	r2, [pc, #408]	; (8006318 <HAL_DMA_IRQHandler+0x1f0>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d029      	beq.n	80061d6 <HAL_DMA_IRQHandler+0xae>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a65      	ldr	r2, [pc, #404]	; (800631c <HAL_DMA_IRQHandler+0x1f4>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d022      	beq.n	80061d2 <HAL_DMA_IRQHandler+0xaa>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a63      	ldr	r2, [pc, #396]	; (8006320 <HAL_DMA_IRQHandler+0x1f8>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d01a      	beq.n	80061cc <HAL_DMA_IRQHandler+0xa4>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a62      	ldr	r2, [pc, #392]	; (8006324 <HAL_DMA_IRQHandler+0x1fc>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d012      	beq.n	80061c6 <HAL_DMA_IRQHandler+0x9e>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a60      	ldr	r2, [pc, #384]	; (8006328 <HAL_DMA_IRQHandler+0x200>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d00a      	beq.n	80061c0 <HAL_DMA_IRQHandler+0x98>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a5f      	ldr	r2, [pc, #380]	; (800632c <HAL_DMA_IRQHandler+0x204>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d102      	bne.n	80061ba <HAL_DMA_IRQHandler+0x92>
 80061b4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80061b8:	e00e      	b.n	80061d8 <HAL_DMA_IRQHandler+0xb0>
 80061ba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80061be:	e00b      	b.n	80061d8 <HAL_DMA_IRQHandler+0xb0>
 80061c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80061c4:	e008      	b.n	80061d8 <HAL_DMA_IRQHandler+0xb0>
 80061c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80061ca:	e005      	b.n	80061d8 <HAL_DMA_IRQHandler+0xb0>
 80061cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061d0:	e002      	b.n	80061d8 <HAL_DMA_IRQHandler+0xb0>
 80061d2:	2340      	movs	r3, #64	; 0x40
 80061d4:	e000      	b.n	80061d8 <HAL_DMA_IRQHandler+0xb0>
 80061d6:	2304      	movs	r3, #4
 80061d8:	4a55      	ldr	r2, [pc, #340]	; (8006330 <HAL_DMA_IRQHandler+0x208>)
 80061da:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 8094 	beq.w	800630e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80061ee:	e08e      	b.n	800630e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f4:	2202      	movs	r2, #2
 80061f6:	409a      	lsls	r2, r3
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	4013      	ands	r3, r2
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d056      	beq.n	80062ae <HAL_DMA_IRQHandler+0x186>
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	f003 0302 	and.w	r3, r3, #2
 8006206:	2b00      	cmp	r3, #0
 8006208:	d051      	beq.n	80062ae <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 0320 	and.w	r3, r3, #32
 8006214:	2b00      	cmp	r3, #0
 8006216:	d10b      	bne.n	8006230 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 020a 	bic.w	r2, r2, #10
 8006226:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a38      	ldr	r2, [pc, #224]	; (8006318 <HAL_DMA_IRQHandler+0x1f0>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d029      	beq.n	800628e <HAL_DMA_IRQHandler+0x166>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a37      	ldr	r2, [pc, #220]	; (800631c <HAL_DMA_IRQHandler+0x1f4>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d022      	beq.n	800628a <HAL_DMA_IRQHandler+0x162>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a35      	ldr	r2, [pc, #212]	; (8006320 <HAL_DMA_IRQHandler+0x1f8>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d01a      	beq.n	8006284 <HAL_DMA_IRQHandler+0x15c>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a34      	ldr	r2, [pc, #208]	; (8006324 <HAL_DMA_IRQHandler+0x1fc>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d012      	beq.n	800627e <HAL_DMA_IRQHandler+0x156>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a32      	ldr	r2, [pc, #200]	; (8006328 <HAL_DMA_IRQHandler+0x200>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d00a      	beq.n	8006278 <HAL_DMA_IRQHandler+0x150>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a31      	ldr	r2, [pc, #196]	; (800632c <HAL_DMA_IRQHandler+0x204>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d102      	bne.n	8006272 <HAL_DMA_IRQHandler+0x14a>
 800626c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006270:	e00e      	b.n	8006290 <HAL_DMA_IRQHandler+0x168>
 8006272:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006276:	e00b      	b.n	8006290 <HAL_DMA_IRQHandler+0x168>
 8006278:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800627c:	e008      	b.n	8006290 <HAL_DMA_IRQHandler+0x168>
 800627e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006282:	e005      	b.n	8006290 <HAL_DMA_IRQHandler+0x168>
 8006284:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006288:	e002      	b.n	8006290 <HAL_DMA_IRQHandler+0x168>
 800628a:	2320      	movs	r3, #32
 800628c:	e000      	b.n	8006290 <HAL_DMA_IRQHandler+0x168>
 800628e:	2302      	movs	r3, #2
 8006290:	4a27      	ldr	r2, [pc, #156]	; (8006330 <HAL_DMA_IRQHandler+0x208>)
 8006292:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d034      	beq.n	800630e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80062ac:	e02f      	b.n	800630e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b2:	2208      	movs	r2, #8
 80062b4:	409a      	lsls	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	4013      	ands	r3, r2
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d028      	beq.n	8006310 <HAL_DMA_IRQHandler+0x1e8>
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	f003 0308 	and.w	r3, r3, #8
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d023      	beq.n	8006310 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 020e 	bic.w	r2, r2, #14
 80062d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062e0:	2101      	movs	r1, #1
 80062e2:	fa01 f202 	lsl.w	r2, r1, r2
 80062e6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006302:	2b00      	cmp	r3, #0
 8006304:	d004      	beq.n	8006310 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	4798      	blx	r3
    }
  }
  return;
 800630e:	bf00      	nop
 8006310:	bf00      	nop
}
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	40020008 	.word	0x40020008
 800631c:	4002001c 	.word	0x4002001c
 8006320:	40020030 	.word	0x40020030
 8006324:	40020044 	.word	0x40020044
 8006328:	40020058 	.word	0x40020058
 800632c:	4002006c 	.word	0x4002006c
 8006330:	40020000 	.word	0x40020000

08006334 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	607a      	str	r2, [r7, #4]
 8006340:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800634a:	2101      	movs	r1, #1
 800634c:	fa01 f202 	lsl.w	r2, r1, r2
 8006350:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	683a      	ldr	r2, [r7, #0]
 8006358:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	2b10      	cmp	r3, #16
 8006360:	d108      	bne.n	8006374 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	68ba      	ldr	r2, [r7, #8]
 8006370:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006372:	e007      	b.n	8006384 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68ba      	ldr	r2, [r7, #8]
 800637a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	60da      	str	r2, [r3, #12]
}
 8006384:	bf00      	nop
 8006386:	3714      	adds	r7, #20
 8006388:	46bd      	mov	sp, r7
 800638a:	bc80      	pop	{r7}
 800638c:	4770      	bx	lr
	...

08006390 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006390:	b480      	push	{r7}
 8006392:	b08b      	sub	sp, #44	; 0x2c
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800639a:	2300      	movs	r3, #0
 800639c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800639e:	2300      	movs	r3, #0
 80063a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80063a2:	e169      	b.n	8006678 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80063a4:	2201      	movs	r2, #1
 80063a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a8:	fa02 f303 	lsl.w	r3, r2, r3
 80063ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	69fa      	ldr	r2, [r7, #28]
 80063b4:	4013      	ands	r3, r2
 80063b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80063b8:	69ba      	ldr	r2, [r7, #24]
 80063ba:	69fb      	ldr	r3, [r7, #28]
 80063bc:	429a      	cmp	r2, r3
 80063be:	f040 8158 	bne.w	8006672 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	4a9a      	ldr	r2, [pc, #616]	; (8006630 <HAL_GPIO_Init+0x2a0>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d05e      	beq.n	800648a <HAL_GPIO_Init+0xfa>
 80063cc:	4a98      	ldr	r2, [pc, #608]	; (8006630 <HAL_GPIO_Init+0x2a0>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d875      	bhi.n	80064be <HAL_GPIO_Init+0x12e>
 80063d2:	4a98      	ldr	r2, [pc, #608]	; (8006634 <HAL_GPIO_Init+0x2a4>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d058      	beq.n	800648a <HAL_GPIO_Init+0xfa>
 80063d8:	4a96      	ldr	r2, [pc, #600]	; (8006634 <HAL_GPIO_Init+0x2a4>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d86f      	bhi.n	80064be <HAL_GPIO_Init+0x12e>
 80063de:	4a96      	ldr	r2, [pc, #600]	; (8006638 <HAL_GPIO_Init+0x2a8>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d052      	beq.n	800648a <HAL_GPIO_Init+0xfa>
 80063e4:	4a94      	ldr	r2, [pc, #592]	; (8006638 <HAL_GPIO_Init+0x2a8>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d869      	bhi.n	80064be <HAL_GPIO_Init+0x12e>
 80063ea:	4a94      	ldr	r2, [pc, #592]	; (800663c <HAL_GPIO_Init+0x2ac>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d04c      	beq.n	800648a <HAL_GPIO_Init+0xfa>
 80063f0:	4a92      	ldr	r2, [pc, #584]	; (800663c <HAL_GPIO_Init+0x2ac>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d863      	bhi.n	80064be <HAL_GPIO_Init+0x12e>
 80063f6:	4a92      	ldr	r2, [pc, #584]	; (8006640 <HAL_GPIO_Init+0x2b0>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d046      	beq.n	800648a <HAL_GPIO_Init+0xfa>
 80063fc:	4a90      	ldr	r2, [pc, #576]	; (8006640 <HAL_GPIO_Init+0x2b0>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d85d      	bhi.n	80064be <HAL_GPIO_Init+0x12e>
 8006402:	2b12      	cmp	r3, #18
 8006404:	d82a      	bhi.n	800645c <HAL_GPIO_Init+0xcc>
 8006406:	2b12      	cmp	r3, #18
 8006408:	d859      	bhi.n	80064be <HAL_GPIO_Init+0x12e>
 800640a:	a201      	add	r2, pc, #4	; (adr r2, 8006410 <HAL_GPIO_Init+0x80>)
 800640c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006410:	0800648b 	.word	0x0800648b
 8006414:	08006465 	.word	0x08006465
 8006418:	08006477 	.word	0x08006477
 800641c:	080064b9 	.word	0x080064b9
 8006420:	080064bf 	.word	0x080064bf
 8006424:	080064bf 	.word	0x080064bf
 8006428:	080064bf 	.word	0x080064bf
 800642c:	080064bf 	.word	0x080064bf
 8006430:	080064bf 	.word	0x080064bf
 8006434:	080064bf 	.word	0x080064bf
 8006438:	080064bf 	.word	0x080064bf
 800643c:	080064bf 	.word	0x080064bf
 8006440:	080064bf 	.word	0x080064bf
 8006444:	080064bf 	.word	0x080064bf
 8006448:	080064bf 	.word	0x080064bf
 800644c:	080064bf 	.word	0x080064bf
 8006450:	080064bf 	.word	0x080064bf
 8006454:	0800646d 	.word	0x0800646d
 8006458:	08006481 	.word	0x08006481
 800645c:	4a79      	ldr	r2, [pc, #484]	; (8006644 <HAL_GPIO_Init+0x2b4>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d013      	beq.n	800648a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006462:	e02c      	b.n	80064be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	623b      	str	r3, [r7, #32]
          break;
 800646a:	e029      	b.n	80064c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	3304      	adds	r3, #4
 8006472:	623b      	str	r3, [r7, #32]
          break;
 8006474:	e024      	b.n	80064c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	3308      	adds	r3, #8
 800647c:	623b      	str	r3, [r7, #32]
          break;
 800647e:	e01f      	b.n	80064c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	330c      	adds	r3, #12
 8006486:	623b      	str	r3, [r7, #32]
          break;
 8006488:	e01a      	b.n	80064c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d102      	bne.n	8006498 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006492:	2304      	movs	r3, #4
 8006494:	623b      	str	r3, [r7, #32]
          break;
 8006496:	e013      	b.n	80064c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d105      	bne.n	80064ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80064a0:	2308      	movs	r3, #8
 80064a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	69fa      	ldr	r2, [r7, #28]
 80064a8:	611a      	str	r2, [r3, #16]
          break;
 80064aa:	e009      	b.n	80064c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80064ac:	2308      	movs	r3, #8
 80064ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	69fa      	ldr	r2, [r7, #28]
 80064b4:	615a      	str	r2, [r3, #20]
          break;
 80064b6:	e003      	b.n	80064c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80064b8:	2300      	movs	r3, #0
 80064ba:	623b      	str	r3, [r7, #32]
          break;
 80064bc:	e000      	b.n	80064c0 <HAL_GPIO_Init+0x130>
          break;
 80064be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	2bff      	cmp	r3, #255	; 0xff
 80064c4:	d801      	bhi.n	80064ca <HAL_GPIO_Init+0x13a>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	e001      	b.n	80064ce <HAL_GPIO_Init+0x13e>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	3304      	adds	r3, #4
 80064ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	2bff      	cmp	r3, #255	; 0xff
 80064d4:	d802      	bhi.n	80064dc <HAL_GPIO_Init+0x14c>
 80064d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	e002      	b.n	80064e2 <HAL_GPIO_Init+0x152>
 80064dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064de:	3b08      	subs	r3, #8
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	210f      	movs	r1, #15
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	fa01 f303 	lsl.w	r3, r1, r3
 80064f0:	43db      	mvns	r3, r3
 80064f2:	401a      	ands	r2, r3
 80064f4:	6a39      	ldr	r1, [r7, #32]
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	fa01 f303 	lsl.w	r3, r1, r3
 80064fc:	431a      	orrs	r2, r3
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800650a:	2b00      	cmp	r3, #0
 800650c:	f000 80b1 	beq.w	8006672 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006510:	4b4d      	ldr	r3, [pc, #308]	; (8006648 <HAL_GPIO_Init+0x2b8>)
 8006512:	699b      	ldr	r3, [r3, #24]
 8006514:	4a4c      	ldr	r2, [pc, #304]	; (8006648 <HAL_GPIO_Init+0x2b8>)
 8006516:	f043 0301 	orr.w	r3, r3, #1
 800651a:	6193      	str	r3, [r2, #24]
 800651c:	4b4a      	ldr	r3, [pc, #296]	; (8006648 <HAL_GPIO_Init+0x2b8>)
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	f003 0301 	and.w	r3, r3, #1
 8006524:	60bb      	str	r3, [r7, #8]
 8006526:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006528:	4a48      	ldr	r2, [pc, #288]	; (800664c <HAL_GPIO_Init+0x2bc>)
 800652a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652c:	089b      	lsrs	r3, r3, #2
 800652e:	3302      	adds	r3, #2
 8006530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006534:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006538:	f003 0303 	and.w	r3, r3, #3
 800653c:	009b      	lsls	r3, r3, #2
 800653e:	220f      	movs	r2, #15
 8006540:	fa02 f303 	lsl.w	r3, r2, r3
 8006544:	43db      	mvns	r3, r3
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	4013      	ands	r3, r2
 800654a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a40      	ldr	r2, [pc, #256]	; (8006650 <HAL_GPIO_Init+0x2c0>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d013      	beq.n	800657c <HAL_GPIO_Init+0x1ec>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4a3f      	ldr	r2, [pc, #252]	; (8006654 <HAL_GPIO_Init+0x2c4>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d00d      	beq.n	8006578 <HAL_GPIO_Init+0x1e8>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a3e      	ldr	r2, [pc, #248]	; (8006658 <HAL_GPIO_Init+0x2c8>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d007      	beq.n	8006574 <HAL_GPIO_Init+0x1e4>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a3d      	ldr	r2, [pc, #244]	; (800665c <HAL_GPIO_Init+0x2cc>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d101      	bne.n	8006570 <HAL_GPIO_Init+0x1e0>
 800656c:	2303      	movs	r3, #3
 800656e:	e006      	b.n	800657e <HAL_GPIO_Init+0x1ee>
 8006570:	2304      	movs	r3, #4
 8006572:	e004      	b.n	800657e <HAL_GPIO_Init+0x1ee>
 8006574:	2302      	movs	r3, #2
 8006576:	e002      	b.n	800657e <HAL_GPIO_Init+0x1ee>
 8006578:	2301      	movs	r3, #1
 800657a:	e000      	b.n	800657e <HAL_GPIO_Init+0x1ee>
 800657c:	2300      	movs	r3, #0
 800657e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006580:	f002 0203 	and.w	r2, r2, #3
 8006584:	0092      	lsls	r2, r2, #2
 8006586:	4093      	lsls	r3, r2
 8006588:	68fa      	ldr	r2, [r7, #12]
 800658a:	4313      	orrs	r3, r2
 800658c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800658e:	492f      	ldr	r1, [pc, #188]	; (800664c <HAL_GPIO_Init+0x2bc>)
 8006590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006592:	089b      	lsrs	r3, r3, #2
 8006594:	3302      	adds	r3, #2
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d006      	beq.n	80065b6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80065a8:	4b2d      	ldr	r3, [pc, #180]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	492c      	ldr	r1, [pc, #176]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	600b      	str	r3, [r1, #0]
 80065b4:	e006      	b.n	80065c4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80065b6:	4b2a      	ldr	r3, [pc, #168]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	43db      	mvns	r3, r3
 80065be:	4928      	ldr	r1, [pc, #160]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 80065c0:	4013      	ands	r3, r2
 80065c2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d006      	beq.n	80065de <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80065d0:	4b23      	ldr	r3, [pc, #140]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 80065d2:	685a      	ldr	r2, [r3, #4]
 80065d4:	4922      	ldr	r1, [pc, #136]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	4313      	orrs	r3, r2
 80065da:	604b      	str	r3, [r1, #4]
 80065dc:	e006      	b.n	80065ec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80065de:	4b20      	ldr	r3, [pc, #128]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 80065e0:	685a      	ldr	r2, [r3, #4]
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	43db      	mvns	r3, r3
 80065e6:	491e      	ldr	r1, [pc, #120]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 80065e8:	4013      	ands	r3, r2
 80065ea:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d006      	beq.n	8006606 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80065f8:	4b19      	ldr	r3, [pc, #100]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 80065fa:	689a      	ldr	r2, [r3, #8]
 80065fc:	4918      	ldr	r1, [pc, #96]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	4313      	orrs	r3, r2
 8006602:	608b      	str	r3, [r1, #8]
 8006604:	e006      	b.n	8006614 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006606:	4b16      	ldr	r3, [pc, #88]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 8006608:	689a      	ldr	r2, [r3, #8]
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	43db      	mvns	r3, r3
 800660e:	4914      	ldr	r1, [pc, #80]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 8006610:	4013      	ands	r3, r2
 8006612:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800661c:	2b00      	cmp	r3, #0
 800661e:	d021      	beq.n	8006664 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006620:	4b0f      	ldr	r3, [pc, #60]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 8006622:	68da      	ldr	r2, [r3, #12]
 8006624:	490e      	ldr	r1, [pc, #56]	; (8006660 <HAL_GPIO_Init+0x2d0>)
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	4313      	orrs	r3, r2
 800662a:	60cb      	str	r3, [r1, #12]
 800662c:	e021      	b.n	8006672 <HAL_GPIO_Init+0x2e2>
 800662e:	bf00      	nop
 8006630:	10320000 	.word	0x10320000
 8006634:	10310000 	.word	0x10310000
 8006638:	10220000 	.word	0x10220000
 800663c:	10210000 	.word	0x10210000
 8006640:	10120000 	.word	0x10120000
 8006644:	10110000 	.word	0x10110000
 8006648:	40021000 	.word	0x40021000
 800664c:	40010000 	.word	0x40010000
 8006650:	40010800 	.word	0x40010800
 8006654:	40010c00 	.word	0x40010c00
 8006658:	40011000 	.word	0x40011000
 800665c:	40011400 	.word	0x40011400
 8006660:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006664:	4b0b      	ldr	r3, [pc, #44]	; (8006694 <HAL_GPIO_Init+0x304>)
 8006666:	68da      	ldr	r2, [r3, #12]
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	43db      	mvns	r3, r3
 800666c:	4909      	ldr	r1, [pc, #36]	; (8006694 <HAL_GPIO_Init+0x304>)
 800666e:	4013      	ands	r3, r2
 8006670:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006674:	3301      	adds	r3, #1
 8006676:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667e:	fa22 f303 	lsr.w	r3, r2, r3
 8006682:	2b00      	cmp	r3, #0
 8006684:	f47f ae8e 	bne.w	80063a4 <HAL_GPIO_Init+0x14>
  }
}
 8006688:	bf00      	nop
 800668a:	bf00      	nop
 800668c:	372c      	adds	r7, #44	; 0x2c
 800668e:	46bd      	mov	sp, r7
 8006690:	bc80      	pop	{r7}
 8006692:	4770      	bx	lr
 8006694:	40010400 	.word	0x40010400

08006698 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006698:	b480      	push	{r7}
 800669a:	b089      	sub	sp, #36	; 0x24
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80066a2:	2300      	movs	r3, #0
 80066a4:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80066a6:	e09a      	b.n	80067de <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80066a8:	2201      	movs	r2, #1
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	fa02 f303 	lsl.w	r3, r2, r3
 80066b0:	683a      	ldr	r2, [r7, #0]
 80066b2:	4013      	ands	r3, r2
 80066b4:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f000 808d 	beq.w	80067d8 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 80066be:	4a4e      	ldr	r2, [pc, #312]	; (80067f8 <HAL_GPIO_DeInit+0x160>)
 80066c0:	69fb      	ldr	r3, [r7, #28]
 80066c2:	089b      	lsrs	r3, r3, #2
 80066c4:	3302      	adds	r3, #2
 80066c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066ca:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	f003 0303 	and.w	r3, r3, #3
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	220f      	movs	r2, #15
 80066d6:	fa02 f303 	lsl.w	r3, r2, r3
 80066da:	697a      	ldr	r2, [r7, #20]
 80066dc:	4013      	ands	r3, r2
 80066de:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a46      	ldr	r2, [pc, #280]	; (80067fc <HAL_GPIO_DeInit+0x164>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d013      	beq.n	8006710 <HAL_GPIO_DeInit+0x78>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4a45      	ldr	r2, [pc, #276]	; (8006800 <HAL_GPIO_DeInit+0x168>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d00d      	beq.n	800670c <HAL_GPIO_DeInit+0x74>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4a44      	ldr	r2, [pc, #272]	; (8006804 <HAL_GPIO_DeInit+0x16c>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d007      	beq.n	8006708 <HAL_GPIO_DeInit+0x70>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a43      	ldr	r2, [pc, #268]	; (8006808 <HAL_GPIO_DeInit+0x170>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d101      	bne.n	8006704 <HAL_GPIO_DeInit+0x6c>
 8006700:	2303      	movs	r3, #3
 8006702:	e006      	b.n	8006712 <HAL_GPIO_DeInit+0x7a>
 8006704:	2304      	movs	r3, #4
 8006706:	e004      	b.n	8006712 <HAL_GPIO_DeInit+0x7a>
 8006708:	2302      	movs	r3, #2
 800670a:	e002      	b.n	8006712 <HAL_GPIO_DeInit+0x7a>
 800670c:	2301      	movs	r3, #1
 800670e:	e000      	b.n	8006712 <HAL_GPIO_DeInit+0x7a>
 8006710:	2300      	movs	r3, #0
 8006712:	69fa      	ldr	r2, [r7, #28]
 8006714:	f002 0203 	and.w	r2, r2, #3
 8006718:	0092      	lsls	r2, r2, #2
 800671a:	4093      	lsls	r3, r2
 800671c:	697a      	ldr	r2, [r7, #20]
 800671e:	429a      	cmp	r2, r3
 8006720:	d132      	bne.n	8006788 <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8006722:	69fb      	ldr	r3, [r7, #28]
 8006724:	f003 0303 	and.w	r3, r3, #3
 8006728:	009b      	lsls	r3, r3, #2
 800672a:	220f      	movs	r2, #15
 800672c:	fa02 f303 	lsl.w	r3, r2, r3
 8006730:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8006732:	4a31      	ldr	r2, [pc, #196]	; (80067f8 <HAL_GPIO_DeInit+0x160>)
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	089b      	lsrs	r3, r3, #2
 8006738:	3302      	adds	r3, #2
 800673a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	43da      	mvns	r2, r3
 8006742:	482d      	ldr	r0, [pc, #180]	; (80067f8 <HAL_GPIO_DeInit+0x160>)
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	089b      	lsrs	r3, r3, #2
 8006748:	400a      	ands	r2, r1
 800674a:	3302      	adds	r3, #2
 800674c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8006750:	4b2e      	ldr	r3, [pc, #184]	; (800680c <HAL_GPIO_DeInit+0x174>)
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	43db      	mvns	r3, r3
 8006758:	492c      	ldr	r1, [pc, #176]	; (800680c <HAL_GPIO_DeInit+0x174>)
 800675a:	4013      	ands	r3, r2
 800675c:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 800675e:	4b2b      	ldr	r3, [pc, #172]	; (800680c <HAL_GPIO_DeInit+0x174>)
 8006760:	685a      	ldr	r2, [r3, #4]
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	43db      	mvns	r3, r3
 8006766:	4929      	ldr	r1, [pc, #164]	; (800680c <HAL_GPIO_DeInit+0x174>)
 8006768:	4013      	ands	r3, r2
 800676a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800676c:	4b27      	ldr	r3, [pc, #156]	; (800680c <HAL_GPIO_DeInit+0x174>)
 800676e:	689a      	ldr	r2, [r3, #8]
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	43db      	mvns	r3, r3
 8006774:	4925      	ldr	r1, [pc, #148]	; (800680c <HAL_GPIO_DeInit+0x174>)
 8006776:	4013      	ands	r3, r2
 8006778:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800677a:	4b24      	ldr	r3, [pc, #144]	; (800680c <HAL_GPIO_DeInit+0x174>)
 800677c:	68da      	ldr	r2, [r3, #12]
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	43db      	mvns	r3, r3
 8006782:	4922      	ldr	r1, [pc, #136]	; (800680c <HAL_GPIO_DeInit+0x174>)
 8006784:	4013      	ands	r3, r2
 8006786:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	2bff      	cmp	r3, #255	; 0xff
 800678c:	d801      	bhi.n	8006792 <HAL_GPIO_DeInit+0xfa>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	e001      	b.n	8006796 <HAL_GPIO_DeInit+0xfe>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	3304      	adds	r3, #4
 8006796:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	2bff      	cmp	r3, #255	; 0xff
 800679c:	d802      	bhi.n	80067a4 <HAL_GPIO_DeInit+0x10c>
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	e002      	b.n	80067aa <HAL_GPIO_DeInit+0x112>
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	3b08      	subs	r3, #8
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	210f      	movs	r1, #15
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	fa01 f303 	lsl.w	r3, r1, r3
 80067b8:	43db      	mvns	r3, r3
 80067ba:	401a      	ands	r2, r3
 80067bc:	2104      	movs	r1, #4
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	fa01 f303 	lsl.w	r3, r1, r3
 80067c4:	431a      	orrs	r2, r3
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	68da      	ldr	r2, [r3, #12]
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	43db      	mvns	r3, r3
 80067d2:	401a      	ands	r2, r3
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	60da      	str	r2, [r3, #12]
    }

    position++;
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	3301      	adds	r3, #1
 80067dc:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	fa22 f303 	lsr.w	r3, r2, r3
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f47f af5e 	bne.w	80066a8 <HAL_GPIO_DeInit+0x10>
  }
}
 80067ec:	bf00      	nop
 80067ee:	bf00      	nop
 80067f0:	3724      	adds	r7, #36	; 0x24
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bc80      	pop	{r7}
 80067f6:	4770      	bx	lr
 80067f8:	40010000 	.word	0x40010000
 80067fc:	40010800 	.word	0x40010800
 8006800:	40010c00 	.word	0x40010c00
 8006804:	40011000 	.word	0x40011000
 8006808:	40011400 	.word	0x40011400
 800680c:	40010400 	.word	0x40010400

08006810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	460b      	mov	r3, r1
 800681a:	807b      	strh	r3, [r7, #2]
 800681c:	4613      	mov	r3, r2
 800681e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006820:	787b      	ldrb	r3, [r7, #1]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d003      	beq.n	800682e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006826:	887a      	ldrh	r2, [r7, #2]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800682c:	e003      	b.n	8006836 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800682e:	887b      	ldrh	r3, [r7, #2]
 8006830:	041a      	lsls	r2, r3, #16
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	611a      	str	r2, [r3, #16]
}
 8006836:	bf00      	nop
 8006838:	370c      	adds	r7, #12
 800683a:	46bd      	mov	sp, r7
 800683c:	bc80      	pop	{r7}
 800683e:	4770      	bx	lr

08006840 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	e12b      	b.n	8006aaa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d106      	bne.n	800686c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f7fe fd48 	bl	80052fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2224      	movs	r2, #36	; 0x24
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f022 0201 	bic.w	r2, r2, #1
 8006882:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006892:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80068a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80068a4:	f002 f84e 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 80068a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	4a81      	ldr	r2, [pc, #516]	; (8006ab4 <HAL_I2C_Init+0x274>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d807      	bhi.n	80068c4 <HAL_I2C_Init+0x84>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	4a80      	ldr	r2, [pc, #512]	; (8006ab8 <HAL_I2C_Init+0x278>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	bf94      	ite	ls
 80068bc:	2301      	movls	r3, #1
 80068be:	2300      	movhi	r3, #0
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	e006      	b.n	80068d2 <HAL_I2C_Init+0x92>
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4a7d      	ldr	r2, [pc, #500]	; (8006abc <HAL_I2C_Init+0x27c>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	bf94      	ite	ls
 80068cc:	2301      	movls	r3, #1
 80068ce:	2300      	movhi	r3, #0
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d001      	beq.n	80068da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e0e7      	b.n	8006aaa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	4a78      	ldr	r2, [pc, #480]	; (8006ac0 <HAL_I2C_Init+0x280>)
 80068de:	fba2 2303 	umull	r2, r3, r2, r3
 80068e2:	0c9b      	lsrs	r3, r3, #18
 80068e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68ba      	ldr	r2, [r7, #8]
 80068f6:	430a      	orrs	r2, r1
 80068f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	6a1b      	ldr	r3, [r3, #32]
 8006900:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	4a6a      	ldr	r2, [pc, #424]	; (8006ab4 <HAL_I2C_Init+0x274>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d802      	bhi.n	8006914 <HAL_I2C_Init+0xd4>
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	3301      	adds	r3, #1
 8006912:	e009      	b.n	8006928 <HAL_I2C_Init+0xe8>
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800691a:	fb02 f303 	mul.w	r3, r2, r3
 800691e:	4a69      	ldr	r2, [pc, #420]	; (8006ac4 <HAL_I2C_Init+0x284>)
 8006920:	fba2 2303 	umull	r2, r3, r2, r3
 8006924:	099b      	lsrs	r3, r3, #6
 8006926:	3301      	adds	r3, #1
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	6812      	ldr	r2, [r2, #0]
 800692c:	430b      	orrs	r3, r1
 800692e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	69db      	ldr	r3, [r3, #28]
 8006936:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800693a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	495c      	ldr	r1, [pc, #368]	; (8006ab4 <HAL_I2C_Init+0x274>)
 8006944:	428b      	cmp	r3, r1
 8006946:	d819      	bhi.n	800697c <HAL_I2C_Init+0x13c>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	1e59      	subs	r1, r3, #1
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	005b      	lsls	r3, r3, #1
 8006952:	fbb1 f3f3 	udiv	r3, r1, r3
 8006956:	1c59      	adds	r1, r3, #1
 8006958:	f640 73fc 	movw	r3, #4092	; 0xffc
 800695c:	400b      	ands	r3, r1
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00a      	beq.n	8006978 <HAL_I2C_Init+0x138>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	1e59      	subs	r1, r3, #1
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	005b      	lsls	r3, r3, #1
 800696c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006970:	3301      	adds	r3, #1
 8006972:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006976:	e051      	b.n	8006a1c <HAL_I2C_Init+0x1dc>
 8006978:	2304      	movs	r3, #4
 800697a:	e04f      	b.n	8006a1c <HAL_I2C_Init+0x1dc>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d111      	bne.n	80069a8 <HAL_I2C_Init+0x168>
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	1e58      	subs	r0, r3, #1
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6859      	ldr	r1, [r3, #4]
 800698c:	460b      	mov	r3, r1
 800698e:	005b      	lsls	r3, r3, #1
 8006990:	440b      	add	r3, r1
 8006992:	fbb0 f3f3 	udiv	r3, r0, r3
 8006996:	3301      	adds	r3, #1
 8006998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800699c:	2b00      	cmp	r3, #0
 800699e:	bf0c      	ite	eq
 80069a0:	2301      	moveq	r3, #1
 80069a2:	2300      	movne	r3, #0
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	e012      	b.n	80069ce <HAL_I2C_Init+0x18e>
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	1e58      	subs	r0, r3, #1
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6859      	ldr	r1, [r3, #4]
 80069b0:	460b      	mov	r3, r1
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	440b      	add	r3, r1
 80069b6:	0099      	lsls	r1, r3, #2
 80069b8:	440b      	add	r3, r1
 80069ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80069be:	3301      	adds	r3, #1
 80069c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	bf0c      	ite	eq
 80069c8:	2301      	moveq	r3, #1
 80069ca:	2300      	movne	r3, #0
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d001      	beq.n	80069d6 <HAL_I2C_Init+0x196>
 80069d2:	2301      	movs	r3, #1
 80069d4:	e022      	b.n	8006a1c <HAL_I2C_Init+0x1dc>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d10e      	bne.n	80069fc <HAL_I2C_Init+0x1bc>
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	1e58      	subs	r0, r3, #1
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6859      	ldr	r1, [r3, #4]
 80069e6:	460b      	mov	r3, r1
 80069e8:	005b      	lsls	r3, r3, #1
 80069ea:	440b      	add	r3, r1
 80069ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80069f0:	3301      	adds	r3, #1
 80069f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069fa:	e00f      	b.n	8006a1c <HAL_I2C_Init+0x1dc>
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	1e58      	subs	r0, r3, #1
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6859      	ldr	r1, [r3, #4]
 8006a04:	460b      	mov	r3, r1
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	440b      	add	r3, r1
 8006a0a:	0099      	lsls	r1, r3, #2
 8006a0c:	440b      	add	r3, r1
 8006a0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a12:	3301      	adds	r3, #1
 8006a14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a1c:	6879      	ldr	r1, [r7, #4]
 8006a1e:	6809      	ldr	r1, [r1, #0]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	69da      	ldr	r2, [r3, #28]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a1b      	ldr	r3, [r3, #32]
 8006a36:	431a      	orrs	r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	430a      	orrs	r2, r1
 8006a3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006a4a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	6911      	ldr	r1, [r2, #16]
 8006a52:	687a      	ldr	r2, [r7, #4]
 8006a54:	68d2      	ldr	r2, [r2, #12]
 8006a56:	4311      	orrs	r1, r2
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	6812      	ldr	r2, [r2, #0]
 8006a5c:	430b      	orrs	r3, r1
 8006a5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	695a      	ldr	r2, [r3, #20]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	431a      	orrs	r2, r3
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	430a      	orrs	r2, r1
 8006a7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f042 0201 	orr.w	r2, r2, #1
 8006a8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2220      	movs	r2, #32
 8006a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	000186a0 	.word	0x000186a0
 8006ab8:	001e847f 	.word	0x001e847f
 8006abc:	003d08ff 	.word	0x003d08ff
 8006ac0:	431bde83 	.word	0x431bde83
 8006ac4:	10624dd3 	.word	0x10624dd3

08006ac8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b088      	sub	sp, #32
 8006acc:	af02      	add	r7, sp, #8
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	607a      	str	r2, [r7, #4]
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	817b      	strh	r3, [r7, #10]
 8006ad8:	4613      	mov	r3, r2
 8006ada:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006adc:	f7ff f82a 	bl	8005b34 <HAL_GetTick>
 8006ae0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	2b20      	cmp	r3, #32
 8006aec:	f040 80e0 	bne.w	8006cb0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	9300      	str	r3, [sp, #0]
 8006af4:	2319      	movs	r3, #25
 8006af6:	2201      	movs	r2, #1
 8006af8:	4970      	ldr	r1, [pc, #448]	; (8006cbc <HAL_I2C_Master_Transmit+0x1f4>)
 8006afa:	68f8      	ldr	r0, [r7, #12]
 8006afc:	f001 f972 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 8006b00:	4603      	mov	r3, r0
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d001      	beq.n	8006b0a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006b06:	2302      	movs	r3, #2
 8006b08:	e0d3      	b.n	8006cb2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d101      	bne.n	8006b18 <HAL_I2C_Master_Transmit+0x50>
 8006b14:	2302      	movs	r3, #2
 8006b16:	e0cc      	b.n	8006cb2 <HAL_I2C_Master_Transmit+0x1ea>
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d007      	beq.n	8006b3e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f042 0201 	orr.w	r2, r2, #1
 8006b3c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b4c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2221      	movs	r2, #33	; 0x21
 8006b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2210      	movs	r2, #16
 8006b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	893a      	ldrh	r2, [r7, #8]
 8006b6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b74:	b29a      	uxth	r2, r3
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	4a50      	ldr	r2, [pc, #320]	; (8006cc0 <HAL_I2C_Master_Transmit+0x1f8>)
 8006b7e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006b80:	8979      	ldrh	r1, [r7, #10]
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	6a3a      	ldr	r2, [r7, #32]
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	f000 fe5e 	bl	8007848 <I2C_MasterRequestWrite>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d001      	beq.n	8006b96 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e08d      	b.n	8006cb2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b96:	2300      	movs	r3, #0
 8006b98:	613b      	str	r3, [r7, #16]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	695b      	ldr	r3, [r3, #20]
 8006ba0:	613b      	str	r3, [r7, #16]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	613b      	str	r3, [r7, #16]
 8006baa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006bac:	e066      	b.n	8006c7c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bae:	697a      	ldr	r2, [r7, #20]
 8006bb0:	6a39      	ldr	r1, [r7, #32]
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	f001 f9ec 	bl	8007f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00d      	beq.n	8006bda <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	d107      	bne.n	8006bd6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bd4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e06b      	b.n	8006cb2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bde:	781a      	ldrb	r2, [r3, #0]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bea:	1c5a      	adds	r2, r3, #1
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c02:	3b01      	subs	r3, #1
 8006c04:	b29a      	uxth	r2, r3
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	695b      	ldr	r3, [r3, #20]
 8006c10:	f003 0304 	and.w	r3, r3, #4
 8006c14:	2b04      	cmp	r3, #4
 8006c16:	d11b      	bne.n	8006c50 <HAL_I2C_Master_Transmit+0x188>
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d017      	beq.n	8006c50 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c24:	781a      	ldrb	r2, [r3, #0]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c30:	1c5a      	adds	r2, r3, #1
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c48:	3b01      	subs	r3, #1
 8006c4a:	b29a      	uxth	r2, r3
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c50:	697a      	ldr	r2, [r7, #20]
 8006c52:	6a39      	ldr	r1, [r7, #32]
 8006c54:	68f8      	ldr	r0, [r7, #12]
 8006c56:	f001 f9dc 	bl	8008012 <I2C_WaitOnBTFFlagUntilTimeout>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00d      	beq.n	8006c7c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c64:	2b04      	cmp	r3, #4
 8006c66:	d107      	bne.n	8006c78 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c76:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e01a      	b.n	8006cb2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d194      	bne.n	8006bae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2220      	movs	r2, #32
 8006c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006cac:	2300      	movs	r3, #0
 8006cae:	e000      	b.n	8006cb2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006cb0:	2302      	movs	r3, #2
  }
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3718      	adds	r7, #24
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	00100002 	.word	0x00100002
 8006cc0:	ffff0000 	.word	0xffff0000

08006cc4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b08c      	sub	sp, #48	; 0x30
 8006cc8:	af02      	add	r7, sp, #8
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	607a      	str	r2, [r7, #4]
 8006cce:	461a      	mov	r2, r3
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	817b      	strh	r3, [r7, #10]
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006cdc:	f7fe ff2a 	bl	8005b34 <HAL_GetTick>
 8006ce0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	2b20      	cmp	r3, #32
 8006cec:	f040 823f 	bne.w	800716e <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf2:	9300      	str	r3, [sp, #0]
 8006cf4:	2319      	movs	r3, #25
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	497f      	ldr	r1, [pc, #508]	; (8006ef8 <HAL_I2C_Master_Receive+0x234>)
 8006cfa:	68f8      	ldr	r0, [r7, #12]
 8006cfc:	f001 f872 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d001      	beq.n	8006d0a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8006d06:	2302      	movs	r3, #2
 8006d08:	e232      	b.n	8007170 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d101      	bne.n	8006d18 <HAL_I2C_Master_Receive+0x54>
 8006d14:	2302      	movs	r3, #2
 8006d16:	e22b      	b.n	8007170 <HAL_I2C_Master_Receive+0x4ac>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f003 0301 	and.w	r3, r3, #1
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d007      	beq.n	8006d3e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f042 0201 	orr.w	r2, r2, #1
 8006d3c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d4c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2222      	movs	r2, #34	; 0x22
 8006d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2210      	movs	r2, #16
 8006d5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2200      	movs	r2, #0
 8006d62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	893a      	ldrh	r2, [r7, #8]
 8006d6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d74:	b29a      	uxth	r2, r3
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	4a5f      	ldr	r2, [pc, #380]	; (8006efc <HAL_I2C_Master_Receive+0x238>)
 8006d7e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006d80:	8979      	ldrh	r1, [r7, #10]
 8006d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f000 fde0 	bl	800794c <I2C_MasterRequestRead>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d001      	beq.n	8006d96 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e1ec      	b.n	8007170 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d113      	bne.n	8006dc6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d9e:	2300      	movs	r3, #0
 8006da0:	61fb      	str	r3, [r7, #28]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	695b      	ldr	r3, [r3, #20]
 8006da8:	61fb      	str	r3, [r7, #28]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	699b      	ldr	r3, [r3, #24]
 8006db0:	61fb      	str	r3, [r7, #28]
 8006db2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dc2:	601a      	str	r2, [r3, #0]
 8006dc4:	e1c0      	b.n	8007148 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d11e      	bne.n	8006e0c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ddc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006dde:	b672      	cpsid	i
}
 8006de0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006de2:	2300      	movs	r3, #0
 8006de4:	61bb      	str	r3, [r7, #24]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	61bb      	str	r3, [r7, #24]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	699b      	ldr	r3, [r3, #24]
 8006df4:	61bb      	str	r3, [r7, #24]
 8006df6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e06:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006e08:	b662      	cpsie	i
}
 8006e0a:	e035      	b.n	8006e78 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e10:	2b02      	cmp	r3, #2
 8006e12:	d11e      	bne.n	8006e52 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e22:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006e24:	b672      	cpsid	i
}
 8006e26:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e28:	2300      	movs	r3, #0
 8006e2a:	617b      	str	r3, [r7, #20]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	695b      	ldr	r3, [r3, #20]
 8006e32:	617b      	str	r3, [r7, #20]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	617b      	str	r3, [r7, #20]
 8006e3c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e4c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006e4e:	b662      	cpsie	i
}
 8006e50:	e012      	b.n	8006e78 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e62:	2300      	movs	r3, #0
 8006e64:	613b      	str	r3, [r7, #16]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	695b      	ldr	r3, [r3, #20]
 8006e6c:	613b      	str	r3, [r7, #16]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	699b      	ldr	r3, [r3, #24]
 8006e74:	613b      	str	r3, [r7, #16]
 8006e76:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8006e78:	e166      	b.n	8007148 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e7e:	2b03      	cmp	r3, #3
 8006e80:	f200 811f 	bhi.w	80070c2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d123      	bne.n	8006ed4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e8e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006e90:	68f8      	ldr	r0, [r7, #12]
 8006e92:	f001 f8ff 	bl	8008094 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d001      	beq.n	8006ea0 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e167      	b.n	8007170 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	691a      	ldr	r2, [r3, #16]
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eaa:	b2d2      	uxtb	r2, r2
 8006eac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb2:	1c5a      	adds	r2, r3, #1
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ebc:	3b01      	subs	r3, #1
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006ed2:	e139      	b.n	8007148 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	d152      	bne.n	8006f82 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ede:	9300      	str	r3, [sp, #0]
 8006ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	4906      	ldr	r1, [pc, #24]	; (8006f00 <HAL_I2C_Master_Receive+0x23c>)
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f000 ff7c 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d008      	beq.n	8006f04 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e13c      	b.n	8007170 <HAL_I2C_Master_Receive+0x4ac>
 8006ef6:	bf00      	nop
 8006ef8:	00100002 	.word	0x00100002
 8006efc:	ffff0000 	.word	0xffff0000
 8006f00:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006f04:	b672      	cpsid	i
}
 8006f06:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	691a      	ldr	r2, [r3, #16]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f22:	b2d2      	uxtb	r2, r2
 8006f24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2a:	1c5a      	adds	r2, r3, #1
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	3b01      	subs	r3, #1
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006f4a:	b662      	cpsie	i
}
 8006f4c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	691a      	ldr	r2, [r3, #16]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f58:	b2d2      	uxtb	r2, r2
 8006f5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f60:	1c5a      	adds	r2, r3, #1
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	b29a      	uxth	r2, r3
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	3b01      	subs	r3, #1
 8006f7a:	b29a      	uxth	r2, r3
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006f80:	e0e2      	b.n	8007148 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f84:	9300      	str	r3, [sp, #0]
 8006f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f88:	2200      	movs	r2, #0
 8006f8a:	497b      	ldr	r1, [pc, #492]	; (8007178 <HAL_I2C_Master_Receive+0x4b4>)
 8006f8c:	68f8      	ldr	r0, [r7, #12]
 8006f8e:	f000 ff29 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 8006f92:	4603      	mov	r3, r0
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d001      	beq.n	8006f9c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e0e9      	b.n	8007170 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006faa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006fac:	b672      	cpsid	i
}
 8006fae:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	691a      	ldr	r2, [r3, #16]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fba:	b2d2      	uxtb	r2, r2
 8006fbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc2:	1c5a      	adds	r2, r3, #1
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	b29a      	uxth	r2, r3
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006fe2:	4b66      	ldr	r3, [pc, #408]	; (800717c <HAL_I2C_Master_Receive+0x4b8>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	08db      	lsrs	r3, r3, #3
 8006fe8:	4a65      	ldr	r2, [pc, #404]	; (8007180 <HAL_I2C_Master_Receive+0x4bc>)
 8006fea:	fba2 2303 	umull	r2, r3, r2, r3
 8006fee:	0a1a      	lsrs	r2, r3, #8
 8006ff0:	4613      	mov	r3, r2
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	4413      	add	r3, r2
 8006ff6:	00da      	lsls	r2, r3, #3
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006ffc:	6a3b      	ldr	r3, [r7, #32]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8007002:	6a3b      	ldr	r3, [r7, #32]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d118      	bne.n	800703a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2200      	movs	r2, #0
 800700c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2220      	movs	r2, #32
 8007012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2200      	movs	r2, #0
 800701a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007022:	f043 0220 	orr.w	r2, r3, #32
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800702a:	b662      	cpsie	i
}
 800702c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2200      	movs	r2, #0
 8007032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e09a      	b.n	8007170 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	695b      	ldr	r3, [r3, #20]
 8007040:	f003 0304 	and.w	r3, r3, #4
 8007044:	2b04      	cmp	r3, #4
 8007046:	d1d9      	bne.n	8006ffc <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007056:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	691a      	ldr	r2, [r3, #16]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007062:	b2d2      	uxtb	r2, r2
 8007064:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800706a:	1c5a      	adds	r2, r3, #1
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007074:	3b01      	subs	r3, #1
 8007076:	b29a      	uxth	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007080:	b29b      	uxth	r3, r3
 8007082:	3b01      	subs	r3, #1
 8007084:	b29a      	uxth	r2, r3
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800708a:	b662      	cpsie	i
}
 800708c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	691a      	ldr	r2, [r3, #16]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007098:	b2d2      	uxtb	r2, r2
 800709a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a0:	1c5a      	adds	r2, r3, #1
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070aa:	3b01      	subs	r3, #1
 80070ac:	b29a      	uxth	r2, r3
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070b6:	b29b      	uxth	r3, r3
 80070b8:	3b01      	subs	r3, #1
 80070ba:	b29a      	uxth	r2, r3
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80070c0:	e042      	b.n	8007148 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f000 ffe4 	bl	8008094 <I2C_WaitOnRXNEFlagUntilTimeout>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d001      	beq.n	80070d6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e04c      	b.n	8007170 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	691a      	ldr	r2, [r3, #16]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e0:	b2d2      	uxtb	r2, r2
 80070e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e8:	1c5a      	adds	r2, r3, #1
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070f2:	3b01      	subs	r3, #1
 80070f4:	b29a      	uxth	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070fe:	b29b      	uxth	r3, r3
 8007100:	3b01      	subs	r3, #1
 8007102:	b29a      	uxth	r2, r3
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	695b      	ldr	r3, [r3, #20]
 800710e:	f003 0304 	and.w	r3, r3, #4
 8007112:	2b04      	cmp	r3, #4
 8007114:	d118      	bne.n	8007148 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	691a      	ldr	r2, [r3, #16]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007120:	b2d2      	uxtb	r2, r2
 8007122:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007128:	1c5a      	adds	r2, r3, #1
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007132:	3b01      	subs	r3, #1
 8007134:	b29a      	uxth	r2, r3
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800713e:	b29b      	uxth	r3, r3
 8007140:	3b01      	subs	r3, #1
 8007142:	b29a      	uxth	r2, r3
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800714c:	2b00      	cmp	r3, #0
 800714e:	f47f ae94 	bne.w	8006e7a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2220      	movs	r2, #32
 8007156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2200      	movs	r2, #0
 800715e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2200      	movs	r2, #0
 8007166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800716a:	2300      	movs	r3, #0
 800716c:	e000      	b.n	8007170 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 800716e:	2302      	movs	r3, #2
  }
}
 8007170:	4618      	mov	r0, r3
 8007172:	3728      	adds	r7, #40	; 0x28
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	00010004 	.word	0x00010004
 800717c:	20000004 	.word	0x20000004
 8007180:	14f8b589 	.word	0x14f8b589

08007184 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b088      	sub	sp, #32
 8007188:	af02      	add	r7, sp, #8
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	4608      	mov	r0, r1
 800718e:	4611      	mov	r1, r2
 8007190:	461a      	mov	r2, r3
 8007192:	4603      	mov	r3, r0
 8007194:	817b      	strh	r3, [r7, #10]
 8007196:	460b      	mov	r3, r1
 8007198:	813b      	strh	r3, [r7, #8]
 800719a:	4613      	mov	r3, r2
 800719c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800719e:	f7fe fcc9 	bl	8005b34 <HAL_GetTick>
 80071a2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	2b20      	cmp	r3, #32
 80071ae:	f040 80d9 	bne.w	8007364 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	9300      	str	r3, [sp, #0]
 80071b6:	2319      	movs	r3, #25
 80071b8:	2201      	movs	r2, #1
 80071ba:	496d      	ldr	r1, [pc, #436]	; (8007370 <HAL_I2C_Mem_Write+0x1ec>)
 80071bc:	68f8      	ldr	r0, [r7, #12]
 80071be:	f000 fe11 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d001      	beq.n	80071cc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80071c8:	2302      	movs	r3, #2
 80071ca:	e0cc      	b.n	8007366 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d101      	bne.n	80071da <HAL_I2C_Mem_Write+0x56>
 80071d6:	2302      	movs	r3, #2
 80071d8:	e0c5      	b.n	8007366 <HAL_I2C_Mem_Write+0x1e2>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2201      	movs	r2, #1
 80071de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0301 	and.w	r3, r3, #1
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d007      	beq.n	8007200 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f042 0201 	orr.w	r2, r2, #1
 80071fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800720e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2221      	movs	r2, #33	; 0x21
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2240      	movs	r2, #64	; 0x40
 800721c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6a3a      	ldr	r2, [r7, #32]
 800722a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007230:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007236:	b29a      	uxth	r2, r3
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	4a4d      	ldr	r2, [pc, #308]	; (8007374 <HAL_I2C_Mem_Write+0x1f0>)
 8007240:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007242:	88f8      	ldrh	r0, [r7, #6]
 8007244:	893a      	ldrh	r2, [r7, #8]
 8007246:	8979      	ldrh	r1, [r7, #10]
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	9301      	str	r3, [sp, #4]
 800724c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800724e:	9300      	str	r3, [sp, #0]
 8007250:	4603      	mov	r3, r0
 8007252:	68f8      	ldr	r0, [r7, #12]
 8007254:	f000 fc48 	bl	8007ae8 <I2C_RequestMemoryWrite>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	d052      	beq.n	8007304 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e081      	b.n	8007366 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007262:	697a      	ldr	r2, [r7, #20]
 8007264:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f000 fe92 	bl	8007f90 <I2C_WaitOnTXEFlagUntilTimeout>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d00d      	beq.n	800728e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007276:	2b04      	cmp	r3, #4
 8007278:	d107      	bne.n	800728a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007288:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e06b      	b.n	8007366 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007292:	781a      	ldrb	r2, [r3, #0]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800729e:	1c5a      	adds	r2, r3, #1
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072a8:	3b01      	subs	r3, #1
 80072aa:	b29a      	uxth	r2, r3
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	3b01      	subs	r3, #1
 80072b8:	b29a      	uxth	r2, r3
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	695b      	ldr	r3, [r3, #20]
 80072c4:	f003 0304 	and.w	r3, r3, #4
 80072c8:	2b04      	cmp	r3, #4
 80072ca:	d11b      	bne.n	8007304 <HAL_I2C_Mem_Write+0x180>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d017      	beq.n	8007304 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d8:	781a      	ldrb	r2, [r3, #0]
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e4:	1c5a      	adds	r2, r3, #1
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072ee:	3b01      	subs	r3, #1
 80072f0:	b29a      	uxth	r2, r3
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	3b01      	subs	r3, #1
 80072fe:	b29a      	uxth	r2, r3
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007308:	2b00      	cmp	r3, #0
 800730a:	d1aa      	bne.n	8007262 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007310:	68f8      	ldr	r0, [r7, #12]
 8007312:	f000 fe7e 	bl	8008012 <I2C_WaitOnBTFFlagUntilTimeout>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00d      	beq.n	8007338 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007320:	2b04      	cmp	r3, #4
 8007322:	d107      	bne.n	8007334 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007332:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e016      	b.n	8007366 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007346:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2220      	movs	r2, #32
 800734c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007360:	2300      	movs	r3, #0
 8007362:	e000      	b.n	8007366 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007364:	2302      	movs	r3, #2
  }
}
 8007366:	4618      	mov	r0, r3
 8007368:	3718      	adds	r7, #24
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	00100002 	.word	0x00100002
 8007374:	ffff0000 	.word	0xffff0000

08007378 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b08c      	sub	sp, #48	; 0x30
 800737c:	af02      	add	r7, sp, #8
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	4608      	mov	r0, r1
 8007382:	4611      	mov	r1, r2
 8007384:	461a      	mov	r2, r3
 8007386:	4603      	mov	r3, r0
 8007388:	817b      	strh	r3, [r7, #10]
 800738a:	460b      	mov	r3, r1
 800738c:	813b      	strh	r3, [r7, #8]
 800738e:	4613      	mov	r3, r2
 8007390:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007392:	2300      	movs	r3, #0
 8007394:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007396:	f7fe fbcd 	bl	8005b34 <HAL_GetTick>
 800739a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	2b20      	cmp	r3, #32
 80073a6:	f040 8244 	bne.w	8007832 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80073aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ac:	9300      	str	r3, [sp, #0]
 80073ae:	2319      	movs	r3, #25
 80073b0:	2201      	movs	r2, #1
 80073b2:	4982      	ldr	r1, [pc, #520]	; (80075bc <HAL_I2C_Mem_Read+0x244>)
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f000 fd15 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d001      	beq.n	80073c4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80073c0:	2302      	movs	r3, #2
 80073c2:	e237      	b.n	8007834 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d101      	bne.n	80073d2 <HAL_I2C_Mem_Read+0x5a>
 80073ce:	2302      	movs	r3, #2
 80073d0:	e230      	b.n	8007834 <HAL_I2C_Mem_Read+0x4bc>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f003 0301 	and.w	r3, r3, #1
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d007      	beq.n	80073f8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f042 0201 	orr.w	r2, r2, #1
 80073f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007406:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2222      	movs	r2, #34	; 0x22
 800740c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2240      	movs	r2, #64	; 0x40
 8007414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007422:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007428:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800742e:	b29a      	uxth	r2, r3
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	4a62      	ldr	r2, [pc, #392]	; (80075c0 <HAL_I2C_Mem_Read+0x248>)
 8007438:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800743a:	88f8      	ldrh	r0, [r7, #6]
 800743c:	893a      	ldrh	r2, [r7, #8]
 800743e:	8979      	ldrh	r1, [r7, #10]
 8007440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007442:	9301      	str	r3, [sp, #4]
 8007444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007446:	9300      	str	r3, [sp, #0]
 8007448:	4603      	mov	r3, r0
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f000 fbe2 	bl	8007c14 <I2C_RequestMemoryRead>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e1ec      	b.n	8007834 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800745e:	2b00      	cmp	r3, #0
 8007460:	d113      	bne.n	800748a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007462:	2300      	movs	r3, #0
 8007464:	61fb      	str	r3, [r7, #28]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	695b      	ldr	r3, [r3, #20]
 800746c:	61fb      	str	r3, [r7, #28]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	61fb      	str	r3, [r7, #28]
 8007476:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007486:	601a      	str	r2, [r3, #0]
 8007488:	e1c0      	b.n	800780c <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800748e:	2b01      	cmp	r3, #1
 8007490:	d11e      	bne.n	80074d0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80074a2:	b672      	cpsid	i
}
 80074a4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074a6:	2300      	movs	r3, #0
 80074a8:	61bb      	str	r3, [r7, #24]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	695b      	ldr	r3, [r3, #20]
 80074b0:	61bb      	str	r3, [r7, #24]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	699b      	ldr	r3, [r3, #24]
 80074b8:	61bb      	str	r3, [r7, #24]
 80074ba:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074ca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80074cc:	b662      	cpsie	i
}
 80074ce:	e035      	b.n	800753c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	d11e      	bne.n	8007516 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80074e8:	b672      	cpsid	i
}
 80074ea:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074ec:	2300      	movs	r3, #0
 80074ee:	617b      	str	r3, [r7, #20]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	617b      	str	r3, [r7, #20]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	617b      	str	r3, [r7, #20]
 8007500:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	681a      	ldr	r2, [r3, #0]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007510:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007512:	b662      	cpsie	i
}
 8007514:	e012      	b.n	800753c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	681a      	ldr	r2, [r3, #0]
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007524:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007526:	2300      	movs	r3, #0
 8007528:	613b      	str	r3, [r7, #16]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	695b      	ldr	r3, [r3, #20]
 8007530:	613b      	str	r3, [r7, #16]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	699b      	ldr	r3, [r3, #24]
 8007538:	613b      	str	r3, [r7, #16]
 800753a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800753c:	e166      	b.n	800780c <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007542:	2b03      	cmp	r3, #3
 8007544:	f200 811f 	bhi.w	8007786 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800754c:	2b01      	cmp	r3, #1
 800754e:	d123      	bne.n	8007598 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007550:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007552:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f000 fd9d 	bl	8008094 <I2C_WaitOnRXNEFlagUntilTimeout>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d001      	beq.n	8007564 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	e167      	b.n	8007834 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	691a      	ldr	r2, [r3, #16]
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800756e:	b2d2      	uxtb	r2, r2
 8007570:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007576:	1c5a      	adds	r2, r3, #1
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007580:	3b01      	subs	r3, #1
 8007582:	b29a      	uxth	r2, r3
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800758c:	b29b      	uxth	r3, r3
 800758e:	3b01      	subs	r3, #1
 8007590:	b29a      	uxth	r2, r3
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007596:	e139      	b.n	800780c <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800759c:	2b02      	cmp	r3, #2
 800759e:	d152      	bne.n	8007646 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80075a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a2:	9300      	str	r3, [sp, #0]
 80075a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a6:	2200      	movs	r2, #0
 80075a8:	4906      	ldr	r1, [pc, #24]	; (80075c4 <HAL_I2C_Mem_Read+0x24c>)
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	f000 fc1a 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d008      	beq.n	80075c8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e13c      	b.n	8007834 <HAL_I2C_Mem_Read+0x4bc>
 80075ba:	bf00      	nop
 80075bc:	00100002 	.word	0x00100002
 80075c0:	ffff0000 	.word	0xffff0000
 80075c4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80075c8:	b672      	cpsid	i
}
 80075ca:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	691a      	ldr	r2, [r3, #16]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e6:	b2d2      	uxtb	r2, r2
 80075e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ee:	1c5a      	adds	r2, r3, #1
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075f8:	3b01      	subs	r3, #1
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007604:	b29b      	uxth	r3, r3
 8007606:	3b01      	subs	r3, #1
 8007608:	b29a      	uxth	r2, r3
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800760e:	b662      	cpsie	i
}
 8007610:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	691a      	ldr	r2, [r3, #16]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800761c:	b2d2      	uxtb	r2, r2
 800761e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007624:	1c5a      	adds	r2, r3, #1
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800762e:	3b01      	subs	r3, #1
 8007630:	b29a      	uxth	r2, r3
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800763a:	b29b      	uxth	r3, r3
 800763c:	3b01      	subs	r3, #1
 800763e:	b29a      	uxth	r2, r3
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007644:	e0e2      	b.n	800780c <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007648:	9300      	str	r3, [sp, #0]
 800764a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800764c:	2200      	movs	r2, #0
 800764e:	497b      	ldr	r1, [pc, #492]	; (800783c <HAL_I2C_Mem_Read+0x4c4>)
 8007650:	68f8      	ldr	r0, [r7, #12]
 8007652:	f000 fbc7 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d001      	beq.n	8007660 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	e0e9      	b.n	8007834 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800766e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007670:	b672      	cpsid	i
}
 8007672:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	691a      	ldr	r2, [r3, #16]
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767e:	b2d2      	uxtb	r2, r2
 8007680:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007686:	1c5a      	adds	r2, r3, #1
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007690:	3b01      	subs	r3, #1
 8007692:	b29a      	uxth	r2, r3
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800769c:	b29b      	uxth	r3, r3
 800769e:	3b01      	subs	r3, #1
 80076a0:	b29a      	uxth	r2, r3
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80076a6:	4b66      	ldr	r3, [pc, #408]	; (8007840 <HAL_I2C_Mem_Read+0x4c8>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	08db      	lsrs	r3, r3, #3
 80076ac:	4a65      	ldr	r2, [pc, #404]	; (8007844 <HAL_I2C_Mem_Read+0x4cc>)
 80076ae:	fba2 2303 	umull	r2, r3, r2, r3
 80076b2:	0a1a      	lsrs	r2, r3, #8
 80076b4:	4613      	mov	r3, r2
 80076b6:	009b      	lsls	r3, r3, #2
 80076b8:	4413      	add	r3, r2
 80076ba:	00da      	lsls	r2, r3, #3
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80076c0:	6a3b      	ldr	r3, [r7, #32]
 80076c2:	3b01      	subs	r3, #1
 80076c4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d118      	bne.n	80076fe <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2200      	movs	r2, #0
 80076d0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2220      	movs	r2, #32
 80076d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e6:	f043 0220 	orr.w	r2, r3, #32
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80076ee:	b662      	cpsie	i
}
 80076f0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	e09a      	b.n	8007834 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	695b      	ldr	r3, [r3, #20]
 8007704:	f003 0304 	and.w	r3, r3, #4
 8007708:	2b04      	cmp	r3, #4
 800770a:	d1d9      	bne.n	80076c0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800771a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	691a      	ldr	r2, [r3, #16]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007726:	b2d2      	uxtb	r2, r2
 8007728:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772e:	1c5a      	adds	r2, r3, #1
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007738:	3b01      	subs	r3, #1
 800773a:	b29a      	uxth	r2, r3
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007744:	b29b      	uxth	r3, r3
 8007746:	3b01      	subs	r3, #1
 8007748:	b29a      	uxth	r2, r3
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800774e:	b662      	cpsie	i
}
 8007750:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	691a      	ldr	r2, [r3, #16]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775c:	b2d2      	uxtb	r2, r2
 800775e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007764:	1c5a      	adds	r2, r3, #1
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800776e:	3b01      	subs	r3, #1
 8007770:	b29a      	uxth	r2, r3
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800777a:	b29b      	uxth	r3, r3
 800777c:	3b01      	subs	r3, #1
 800777e:	b29a      	uxth	r2, r3
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007784:	e042      	b.n	800780c <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007786:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007788:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800778a:	68f8      	ldr	r0, [r7, #12]
 800778c:	f000 fc82 	bl	8008094 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007790:	4603      	mov	r3, r0
 8007792:	2b00      	cmp	r3, #0
 8007794:	d001      	beq.n	800779a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8007796:	2301      	movs	r3, #1
 8007798:	e04c      	b.n	8007834 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	691a      	ldr	r2, [r3, #16]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a4:	b2d2      	uxtb	r2, r2
 80077a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ac:	1c5a      	adds	r2, r3, #1
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077b6:	3b01      	subs	r3, #1
 80077b8:	b29a      	uxth	r2, r3
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	3b01      	subs	r3, #1
 80077c6:	b29a      	uxth	r2, r3
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	f003 0304 	and.w	r3, r3, #4
 80077d6:	2b04      	cmp	r3, #4
 80077d8:	d118      	bne.n	800780c <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	691a      	ldr	r2, [r3, #16]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e4:	b2d2      	uxtb	r2, r2
 80077e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ec:	1c5a      	adds	r2, r3, #1
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077f6:	3b01      	subs	r3, #1
 80077f8:	b29a      	uxth	r2, r3
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007802:	b29b      	uxth	r3, r3
 8007804:	3b01      	subs	r3, #1
 8007806:	b29a      	uxth	r2, r3
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007810:	2b00      	cmp	r3, #0
 8007812:	f47f ae94 	bne.w	800753e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2220      	movs	r2, #32
 800781a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2200      	movs	r2, #0
 8007822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2200      	movs	r2, #0
 800782a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800782e:	2300      	movs	r3, #0
 8007830:	e000      	b.n	8007834 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8007832:	2302      	movs	r3, #2
  }
}
 8007834:	4618      	mov	r0, r3
 8007836:	3728      	adds	r7, #40	; 0x28
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}
 800783c:	00010004 	.word	0x00010004
 8007840:	20000004 	.word	0x20000004
 8007844:	14f8b589 	.word	0x14f8b589

08007848 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b088      	sub	sp, #32
 800784c:	af02      	add	r7, sp, #8
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	607a      	str	r2, [r7, #4]
 8007852:	603b      	str	r3, [r7, #0]
 8007854:	460b      	mov	r3, r1
 8007856:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800785c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	2b08      	cmp	r3, #8
 8007862:	d006      	beq.n	8007872 <I2C_MasterRequestWrite+0x2a>
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	2b01      	cmp	r3, #1
 8007868:	d003      	beq.n	8007872 <I2C_MasterRequestWrite+0x2a>
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007870:	d108      	bne.n	8007884 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007880:	601a      	str	r2, [r3, #0]
 8007882:	e00b      	b.n	800789c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007888:	2b12      	cmp	r3, #18
 800788a:	d107      	bne.n	800789c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800789a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	9300      	str	r3, [sp, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2200      	movs	r2, #0
 80078a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f000 fa9b 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d00d      	beq.n	80078d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078c2:	d103      	bne.n	80078cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80078ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80078cc:	2303      	movs	r3, #3
 80078ce:	e035      	b.n	800793c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078d8:	d108      	bne.n	80078ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80078da:	897b      	ldrh	r3, [r7, #10]
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	461a      	mov	r2, r3
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80078e8:	611a      	str	r2, [r3, #16]
 80078ea:	e01b      	b.n	8007924 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80078ec:	897b      	ldrh	r3, [r7, #10]
 80078ee:	11db      	asrs	r3, r3, #7
 80078f0:	b2db      	uxtb	r3, r3
 80078f2:	f003 0306 	and.w	r3, r3, #6
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	f063 030f 	orn	r3, r3, #15
 80078fc:	b2da      	uxtb	r2, r3
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	490e      	ldr	r1, [pc, #56]	; (8007944 <I2C_MasterRequestWrite+0xfc>)
 800790a:	68f8      	ldr	r0, [r7, #12]
 800790c:	f000 fac1 	bl	8007e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	d001      	beq.n	800791a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e010      	b.n	800793c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800791a:	897b      	ldrh	r3, [r7, #10]
 800791c:	b2da      	uxtb	r2, r3
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	687a      	ldr	r2, [r7, #4]
 8007928:	4907      	ldr	r1, [pc, #28]	; (8007948 <I2C_MasterRequestWrite+0x100>)
 800792a:	68f8      	ldr	r0, [r7, #12]
 800792c:	f000 fab1 	bl	8007e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d001      	beq.n	800793a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	e000      	b.n	800793c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800793a:	2300      	movs	r3, #0
}
 800793c:	4618      	mov	r0, r3
 800793e:	3718      	adds	r7, #24
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}
 8007944:	00010008 	.word	0x00010008
 8007948:	00010002 	.word	0x00010002

0800794c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b088      	sub	sp, #32
 8007950:	af02      	add	r7, sp, #8
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	607a      	str	r2, [r7, #4]
 8007956:	603b      	str	r3, [r7, #0]
 8007958:	460b      	mov	r3, r1
 800795a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007960:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007970:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	2b08      	cmp	r3, #8
 8007976:	d006      	beq.n	8007986 <I2C_MasterRequestRead+0x3a>
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d003      	beq.n	8007986 <I2C_MasterRequestRead+0x3a>
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007984:	d108      	bne.n	8007998 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007994:	601a      	str	r2, [r3, #0]
 8007996:	e00b      	b.n	80079b0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800799c:	2b11      	cmp	r3, #17
 800799e:	d107      	bne.n	80079b0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80079ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	9300      	str	r3, [sp, #0]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80079bc:	68f8      	ldr	r0, [r7, #12]
 80079be:	f000 fa11 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 80079c2:	4603      	mov	r3, r0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d00d      	beq.n	80079e4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079d6:	d103      	bne.n	80079e0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80079e0:	2303      	movs	r3, #3
 80079e2:	e079      	b.n	8007ad8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	691b      	ldr	r3, [r3, #16]
 80079e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079ec:	d108      	bne.n	8007a00 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80079ee:	897b      	ldrh	r3, [r7, #10]
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	f043 0301 	orr.w	r3, r3, #1
 80079f6:	b2da      	uxtb	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	611a      	str	r2, [r3, #16]
 80079fe:	e05f      	b.n	8007ac0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007a00:	897b      	ldrh	r3, [r7, #10]
 8007a02:	11db      	asrs	r3, r3, #7
 8007a04:	b2db      	uxtb	r3, r3
 8007a06:	f003 0306 	and.w	r3, r3, #6
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	f063 030f 	orn	r3, r3, #15
 8007a10:	b2da      	uxtb	r2, r3
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	687a      	ldr	r2, [r7, #4]
 8007a1c:	4930      	ldr	r1, [pc, #192]	; (8007ae0 <I2C_MasterRequestRead+0x194>)
 8007a1e:	68f8      	ldr	r0, [r7, #12]
 8007a20:	f000 fa37 	bl	8007e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d001      	beq.n	8007a2e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e054      	b.n	8007ad8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007a2e:	897b      	ldrh	r3, [r7, #10]
 8007a30:	b2da      	uxtb	r2, r3
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	4929      	ldr	r1, [pc, #164]	; (8007ae4 <I2C_MasterRequestRead+0x198>)
 8007a3e:	68f8      	ldr	r0, [r7, #12]
 8007a40:	f000 fa27 	bl	8007e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d001      	beq.n	8007a4e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e044      	b.n	8007ad8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a4e:	2300      	movs	r3, #0
 8007a50:	613b      	str	r3, [r7, #16]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	695b      	ldr	r3, [r3, #20]
 8007a58:	613b      	str	r3, [r7, #16]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	613b      	str	r3, [r7, #16]
 8007a62:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a72:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	9300      	str	r3, [sp, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007a80:	68f8      	ldr	r0, [r7, #12]
 8007a82:	f000 f9af 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d00d      	beq.n	8007aa8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a9a:	d103      	bne.n	8007aa4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007aa2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8007aa4:	2303      	movs	r3, #3
 8007aa6:	e017      	b.n	8007ad8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007aa8:	897b      	ldrh	r3, [r7, #10]
 8007aaa:	11db      	asrs	r3, r3, #7
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	f003 0306 	and.w	r3, r3, #6
 8007ab2:	b2db      	uxtb	r3, r3
 8007ab4:	f063 030e 	orn	r3, r3, #14
 8007ab8:	b2da      	uxtb	r2, r3
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	4907      	ldr	r1, [pc, #28]	; (8007ae4 <I2C_MasterRequestRead+0x198>)
 8007ac6:	68f8      	ldr	r0, [r7, #12]
 8007ac8:	f000 f9e3 	bl	8007e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d001      	beq.n	8007ad6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e000      	b.n	8007ad8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007ad6:	2300      	movs	r3, #0
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3718      	adds	r7, #24
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}
 8007ae0:	00010008 	.word	0x00010008
 8007ae4:	00010002 	.word	0x00010002

08007ae8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b088      	sub	sp, #32
 8007aec:	af02      	add	r7, sp, #8
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	4608      	mov	r0, r1
 8007af2:	4611      	mov	r1, r2
 8007af4:	461a      	mov	r2, r3
 8007af6:	4603      	mov	r3, r0
 8007af8:	817b      	strh	r3, [r7, #10]
 8007afa:	460b      	mov	r3, r1
 8007afc:	813b      	strh	r3, [r7, #8]
 8007afe:	4613      	mov	r3, r2
 8007b00:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b10:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b14:	9300      	str	r3, [sp, #0]
 8007b16:	6a3b      	ldr	r3, [r7, #32]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007b1e:	68f8      	ldr	r0, [r7, #12]
 8007b20:	f000 f960 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 8007b24:	4603      	mov	r3, r0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00d      	beq.n	8007b46 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b38:	d103      	bne.n	8007b42 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b40:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007b42:	2303      	movs	r3, #3
 8007b44:	e05f      	b.n	8007c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007b46:	897b      	ldrh	r3, [r7, #10]
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007b54:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b58:	6a3a      	ldr	r2, [r7, #32]
 8007b5a:	492d      	ldr	r1, [pc, #180]	; (8007c10 <I2C_RequestMemoryWrite+0x128>)
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	f000 f998 	bl	8007e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d001      	beq.n	8007b6c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e04c      	b.n	8007c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	617b      	str	r3, [r7, #20]
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	695b      	ldr	r3, [r3, #20]
 8007b76:	617b      	str	r3, [r7, #20]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	699b      	ldr	r3, [r3, #24]
 8007b7e:	617b      	str	r3, [r7, #20]
 8007b80:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b84:	6a39      	ldr	r1, [r7, #32]
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f000 fa02 	bl	8007f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d00d      	beq.n	8007bae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b96:	2b04      	cmp	r3, #4
 8007b98:	d107      	bne.n	8007baa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ba8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e02b      	b.n	8007c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007bae:	88fb      	ldrh	r3, [r7, #6]
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d105      	bne.n	8007bc0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007bb4:	893b      	ldrh	r3, [r7, #8]
 8007bb6:	b2da      	uxtb	r2, r3
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	611a      	str	r2, [r3, #16]
 8007bbe:	e021      	b.n	8007c04 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007bc0:	893b      	ldrh	r3, [r7, #8]
 8007bc2:	0a1b      	lsrs	r3, r3, #8
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	b2da      	uxtb	r2, r3
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bd0:	6a39      	ldr	r1, [r7, #32]
 8007bd2:	68f8      	ldr	r0, [r7, #12]
 8007bd4:	f000 f9dc 	bl	8007f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00d      	beq.n	8007bfa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be2:	2b04      	cmp	r3, #4
 8007be4:	d107      	bne.n	8007bf6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bf4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	e005      	b.n	8007c06 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007bfa:	893b      	ldrh	r3, [r7, #8]
 8007bfc:	b2da      	uxtb	r2, r3
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3718      	adds	r7, #24
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	00010002 	.word	0x00010002

08007c14 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b088      	sub	sp, #32
 8007c18:	af02      	add	r7, sp, #8
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	4608      	mov	r0, r1
 8007c1e:	4611      	mov	r1, r2
 8007c20:	461a      	mov	r2, r3
 8007c22:	4603      	mov	r3, r0
 8007c24:	817b      	strh	r3, [r7, #10]
 8007c26:	460b      	mov	r3, r1
 8007c28:	813b      	strh	r3, [r7, #8]
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007c3c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c50:	9300      	str	r3, [sp, #0]
 8007c52:	6a3b      	ldr	r3, [r7, #32]
 8007c54:	2200      	movs	r2, #0
 8007c56:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f000 f8c2 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d00d      	beq.n	8007c82 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c74:	d103      	bne.n	8007c7e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e0aa      	b.n	8007dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007c82:	897b      	ldrh	r3, [r7, #10]
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	461a      	mov	r2, r3
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007c90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c94:	6a3a      	ldr	r2, [r7, #32]
 8007c96:	4952      	ldr	r1, [pc, #328]	; (8007de0 <I2C_RequestMemoryRead+0x1cc>)
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	f000 f8fa 	bl	8007e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d001      	beq.n	8007ca8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e097      	b.n	8007dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ca8:	2300      	movs	r3, #0
 8007caa:	617b      	str	r3, [r7, #20]
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	695b      	ldr	r3, [r3, #20]
 8007cb2:	617b      	str	r3, [r7, #20]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	699b      	ldr	r3, [r3, #24]
 8007cba:	617b      	str	r3, [r7, #20]
 8007cbc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cc0:	6a39      	ldr	r1, [r7, #32]
 8007cc2:	68f8      	ldr	r0, [r7, #12]
 8007cc4:	f000 f964 	bl	8007f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d00d      	beq.n	8007cea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd2:	2b04      	cmp	r3, #4
 8007cd4:	d107      	bne.n	8007ce6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ce4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e076      	b.n	8007dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007cea:	88fb      	ldrh	r3, [r7, #6]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d105      	bne.n	8007cfc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007cf0:	893b      	ldrh	r3, [r7, #8]
 8007cf2:	b2da      	uxtb	r2, r3
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	611a      	str	r2, [r3, #16]
 8007cfa:	e021      	b.n	8007d40 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007cfc:	893b      	ldrh	r3, [r7, #8]
 8007cfe:	0a1b      	lsrs	r3, r3, #8
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	b2da      	uxtb	r2, r3
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d0c:	6a39      	ldr	r1, [r7, #32]
 8007d0e:	68f8      	ldr	r0, [r7, #12]
 8007d10:	f000 f93e 	bl	8007f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8007d14:	4603      	mov	r3, r0
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d00d      	beq.n	8007d36 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d1e:	2b04      	cmp	r3, #4
 8007d20:	d107      	bne.n	8007d32 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e050      	b.n	8007dd8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007d36:	893b      	ldrh	r3, [r7, #8]
 8007d38:	b2da      	uxtb	r2, r3
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d42:	6a39      	ldr	r1, [r7, #32]
 8007d44:	68f8      	ldr	r0, [r7, #12]
 8007d46:	f000 f923 	bl	8007f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d00d      	beq.n	8007d6c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d54:	2b04      	cmp	r3, #4
 8007d56:	d107      	bne.n	8007d68 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	681a      	ldr	r2, [r3, #0]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d66:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	e035      	b.n	8007dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681a      	ldr	r2, [r3, #0]
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d7a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d7e:	9300      	str	r3, [sp, #0]
 8007d80:	6a3b      	ldr	r3, [r7, #32]
 8007d82:	2200      	movs	r2, #0
 8007d84:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f000 f82b 	bl	8007de4 <I2C_WaitOnFlagUntilTimeout>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00d      	beq.n	8007db0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007da2:	d103      	bne.n	8007dac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007daa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007dac:	2303      	movs	r3, #3
 8007dae:	e013      	b.n	8007dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007db0:	897b      	ldrh	r3, [r7, #10]
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	f043 0301 	orr.w	r3, r3, #1
 8007db8:	b2da      	uxtb	r2, r3
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc2:	6a3a      	ldr	r2, [r7, #32]
 8007dc4:	4906      	ldr	r1, [pc, #24]	; (8007de0 <I2C_RequestMemoryRead+0x1cc>)
 8007dc6:	68f8      	ldr	r0, [r7, #12]
 8007dc8:	f000 f863 	bl	8007e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d001      	beq.n	8007dd6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	e000      	b.n	8007dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007dd6:	2300      	movs	r3, #0
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3718      	adds	r7, #24
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}
 8007de0:	00010002 	.word	0x00010002

08007de4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	603b      	str	r3, [r7, #0]
 8007df0:	4613      	mov	r3, r2
 8007df2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007df4:	e025      	b.n	8007e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dfc:	d021      	beq.n	8007e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dfe:	f7fd fe99 	bl	8005b34 <HAL_GetTick>
 8007e02:	4602      	mov	r2, r0
 8007e04:	69bb      	ldr	r3, [r7, #24]
 8007e06:	1ad3      	subs	r3, r2, r3
 8007e08:	683a      	ldr	r2, [r7, #0]
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	d302      	bcc.n	8007e14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d116      	bne.n	8007e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2220      	movs	r2, #32
 8007e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2e:	f043 0220 	orr.w	r2, r3, #32
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e023      	b.n	8007e8a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	0c1b      	lsrs	r3, r3, #16
 8007e46:	b2db      	uxtb	r3, r3
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d10d      	bne.n	8007e68 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	695b      	ldr	r3, [r3, #20]
 8007e52:	43da      	mvns	r2, r3
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	4013      	ands	r3, r2
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	bf0c      	ite	eq
 8007e5e:	2301      	moveq	r3, #1
 8007e60:	2300      	movne	r3, #0
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	461a      	mov	r2, r3
 8007e66:	e00c      	b.n	8007e82 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	699b      	ldr	r3, [r3, #24]
 8007e6e:	43da      	mvns	r2, r3
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	4013      	ands	r3, r2
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	bf0c      	ite	eq
 8007e7a:	2301      	moveq	r3, #1
 8007e7c:	2300      	movne	r3, #0
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	461a      	mov	r2, r3
 8007e82:	79fb      	ldrb	r3, [r7, #7]
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d0b6      	beq.n	8007df6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007e88:	2300      	movs	r3, #0
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3710      	adds	r7, #16
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}

08007e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007e92:	b580      	push	{r7, lr}
 8007e94:	b084      	sub	sp, #16
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	60f8      	str	r0, [r7, #12]
 8007e9a:	60b9      	str	r1, [r7, #8]
 8007e9c:	607a      	str	r2, [r7, #4]
 8007e9e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007ea0:	e051      	b.n	8007f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	695b      	ldr	r3, [r3, #20]
 8007ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007eac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007eb0:	d123      	bne.n	8007efa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ec0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007eca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2220      	movs	r2, #32
 8007ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee6:	f043 0204 	orr.w	r2, r3, #4
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e046      	b.n	8007f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f00:	d021      	beq.n	8007f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f02:	f7fd fe17 	bl	8005b34 <HAL_GetTick>
 8007f06:	4602      	mov	r2, r0
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	1ad3      	subs	r3, r2, r3
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d302      	bcc.n	8007f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d116      	bne.n	8007f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2220      	movs	r2, #32
 8007f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f32:	f043 0220 	orr.w	r2, r3, #32
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e020      	b.n	8007f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	0c1b      	lsrs	r3, r3, #16
 8007f4a:	b2db      	uxtb	r3, r3
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d10c      	bne.n	8007f6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	695b      	ldr	r3, [r3, #20]
 8007f56:	43da      	mvns	r2, r3
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	4013      	ands	r3, r2
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	bf14      	ite	ne
 8007f62:	2301      	movne	r3, #1
 8007f64:	2300      	moveq	r3, #0
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	e00b      	b.n	8007f82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	699b      	ldr	r3, [r3, #24]
 8007f70:	43da      	mvns	r2, r3
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	4013      	ands	r3, r2
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	bf14      	ite	ne
 8007f7c:	2301      	movne	r3, #1
 8007f7e:	2300      	moveq	r3, #0
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d18d      	bne.n	8007ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007f86:	2300      	movs	r3, #0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3710      	adds	r7, #16
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b084      	sub	sp, #16
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	60f8      	str	r0, [r7, #12]
 8007f98:	60b9      	str	r1, [r7, #8]
 8007f9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007f9c:	e02d      	b.n	8007ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007f9e:	68f8      	ldr	r0, [r7, #12]
 8007fa0:	f000 f8ce 	bl	8008140 <I2C_IsAcknowledgeFailed>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d001      	beq.n	8007fae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	e02d      	b.n	800800a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fb4:	d021      	beq.n	8007ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fb6:	f7fd fdbd 	bl	8005b34 <HAL_GetTick>
 8007fba:	4602      	mov	r2, r0
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	1ad3      	subs	r3, r2, r3
 8007fc0:	68ba      	ldr	r2, [r7, #8]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d302      	bcc.n	8007fcc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d116      	bne.n	8007ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2220      	movs	r2, #32
 8007fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe6:	f043 0220 	orr.w	r2, r3, #32
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e007      	b.n	800800a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	695b      	ldr	r3, [r3, #20]
 8008000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008004:	2b80      	cmp	r3, #128	; 0x80
 8008006:	d1ca      	bne.n	8007f9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008008:	2300      	movs	r3, #0
}
 800800a:	4618      	mov	r0, r3
 800800c:	3710      	adds	r7, #16
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}

08008012 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b084      	sub	sp, #16
 8008016:	af00      	add	r7, sp, #0
 8008018:	60f8      	str	r0, [r7, #12]
 800801a:	60b9      	str	r1, [r7, #8]
 800801c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800801e:	e02d      	b.n	800807c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008020:	68f8      	ldr	r0, [r7, #12]
 8008022:	f000 f88d 	bl	8008140 <I2C_IsAcknowledgeFailed>
 8008026:	4603      	mov	r3, r0
 8008028:	2b00      	cmp	r3, #0
 800802a:	d001      	beq.n	8008030 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800802c:	2301      	movs	r3, #1
 800802e:	e02d      	b.n	800808c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008036:	d021      	beq.n	800807c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008038:	f7fd fd7c 	bl	8005b34 <HAL_GetTick>
 800803c:	4602      	mov	r2, r0
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	1ad3      	subs	r3, r2, r3
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	429a      	cmp	r2, r3
 8008046:	d302      	bcc.n	800804e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d116      	bne.n	800807c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2200      	movs	r2, #0
 8008052:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2220      	movs	r2, #32
 8008058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2200      	movs	r2, #0
 8008060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008068:	f043 0220 	orr.w	r2, r3, #32
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008078:	2301      	movs	r3, #1
 800807a:	e007      	b.n	800808c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	695b      	ldr	r3, [r3, #20]
 8008082:	f003 0304 	and.w	r3, r3, #4
 8008086:	2b04      	cmp	r3, #4
 8008088:	d1ca      	bne.n	8008020 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800808a:	2300      	movs	r3, #0
}
 800808c:	4618      	mov	r0, r3
 800808e:	3710      	adds	r7, #16
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80080a0:	e042      	b.n	8008128 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	695b      	ldr	r3, [r3, #20]
 80080a8:	f003 0310 	and.w	r3, r3, #16
 80080ac:	2b10      	cmp	r3, #16
 80080ae:	d119      	bne.n	80080e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f06f 0210 	mvn.w	r2, #16
 80080b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2200      	movs	r2, #0
 80080be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2220      	movs	r2, #32
 80080c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2200      	movs	r2, #0
 80080cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e029      	b.n	8008138 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080e4:	f7fd fd26 	bl	8005b34 <HAL_GetTick>
 80080e8:	4602      	mov	r2, r0
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	1ad3      	subs	r3, r2, r3
 80080ee:	68ba      	ldr	r2, [r7, #8]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d302      	bcc.n	80080fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d116      	bne.n	8008128 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2200      	movs	r2, #0
 80080fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2220      	movs	r2, #32
 8008104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2200      	movs	r2, #0
 800810c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008114:	f043 0220 	orr.w	r2, r3, #32
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2200      	movs	r2, #0
 8008120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	e007      	b.n	8008138 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	695b      	ldr	r3, [r3, #20]
 800812e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008132:	2b40      	cmp	r3, #64	; 0x40
 8008134:	d1b5      	bne.n	80080a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008136:	2300      	movs	r3, #0
}
 8008138:	4618      	mov	r0, r3
 800813a:	3710      	adds	r7, #16
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	695b      	ldr	r3, [r3, #20]
 800814e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008152:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008156:	d11b      	bne.n	8008190 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008160:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2220      	movs	r2, #32
 800816c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800817c:	f043 0204 	orr.w	r2, r3, #4
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	e000      	b.n	8008192 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008190:	2300      	movs	r3, #0
}
 8008192:	4618      	mov	r0, r3
 8008194:	370c      	adds	r7, #12
 8008196:	46bd      	mov	sp, r7
 8008198:	bc80      	pop	{r7}
 800819a:	4770      	bx	lr

0800819c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b086      	sub	sp, #24
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d101      	bne.n	80081ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80081aa:	2301      	movs	r3, #1
 80081ac:	e26c      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f003 0301 	and.w	r3, r3, #1
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f000 8087 	beq.w	80082ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80081bc:	4b92      	ldr	r3, [pc, #584]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	f003 030c 	and.w	r3, r3, #12
 80081c4:	2b04      	cmp	r3, #4
 80081c6:	d00c      	beq.n	80081e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80081c8:	4b8f      	ldr	r3, [pc, #572]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	f003 030c 	and.w	r3, r3, #12
 80081d0:	2b08      	cmp	r3, #8
 80081d2:	d112      	bne.n	80081fa <HAL_RCC_OscConfig+0x5e>
 80081d4:	4b8c      	ldr	r3, [pc, #560]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081e0:	d10b      	bne.n	80081fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081e2:	4b89      	ldr	r3, [pc, #548]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d06c      	beq.n	80082c8 <HAL_RCC_OscConfig+0x12c>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d168      	bne.n	80082c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	e246      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008202:	d106      	bne.n	8008212 <HAL_RCC_OscConfig+0x76>
 8008204:	4b80      	ldr	r3, [pc, #512]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a7f      	ldr	r2, [pc, #508]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 800820a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800820e:	6013      	str	r3, [r2, #0]
 8008210:	e02e      	b.n	8008270 <HAL_RCC_OscConfig+0xd4>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d10c      	bne.n	8008234 <HAL_RCC_OscConfig+0x98>
 800821a:	4b7b      	ldr	r3, [pc, #492]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a7a      	ldr	r2, [pc, #488]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008220:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008224:	6013      	str	r3, [r2, #0]
 8008226:	4b78      	ldr	r3, [pc, #480]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a77      	ldr	r2, [pc, #476]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 800822c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008230:	6013      	str	r3, [r2, #0]
 8008232:	e01d      	b.n	8008270 <HAL_RCC_OscConfig+0xd4>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800823c:	d10c      	bne.n	8008258 <HAL_RCC_OscConfig+0xbc>
 800823e:	4b72      	ldr	r3, [pc, #456]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a71      	ldr	r2, [pc, #452]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008244:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008248:	6013      	str	r3, [r2, #0]
 800824a:	4b6f      	ldr	r3, [pc, #444]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a6e      	ldr	r2, [pc, #440]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008250:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008254:	6013      	str	r3, [r2, #0]
 8008256:	e00b      	b.n	8008270 <HAL_RCC_OscConfig+0xd4>
 8008258:	4b6b      	ldr	r3, [pc, #428]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a6a      	ldr	r2, [pc, #424]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 800825e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008262:	6013      	str	r3, [r2, #0]
 8008264:	4b68      	ldr	r3, [pc, #416]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a67      	ldr	r2, [pc, #412]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 800826a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800826e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d013      	beq.n	80082a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008278:	f7fd fc5c 	bl	8005b34 <HAL_GetTick>
 800827c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800827e:	e008      	b.n	8008292 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008280:	f7fd fc58 	bl	8005b34 <HAL_GetTick>
 8008284:	4602      	mov	r2, r0
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	1ad3      	subs	r3, r2, r3
 800828a:	2b64      	cmp	r3, #100	; 0x64
 800828c:	d901      	bls.n	8008292 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800828e:	2303      	movs	r3, #3
 8008290:	e1fa      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008292:	4b5d      	ldr	r3, [pc, #372]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800829a:	2b00      	cmp	r3, #0
 800829c:	d0f0      	beq.n	8008280 <HAL_RCC_OscConfig+0xe4>
 800829e:	e014      	b.n	80082ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80082a0:	f7fd fc48 	bl	8005b34 <HAL_GetTick>
 80082a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80082a6:	e008      	b.n	80082ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80082a8:	f7fd fc44 	bl	8005b34 <HAL_GetTick>
 80082ac:	4602      	mov	r2, r0
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	1ad3      	subs	r3, r2, r3
 80082b2:	2b64      	cmp	r3, #100	; 0x64
 80082b4:	d901      	bls.n	80082ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80082b6:	2303      	movs	r3, #3
 80082b8:	e1e6      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80082ba:	4b53      	ldr	r3, [pc, #332]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d1f0      	bne.n	80082a8 <HAL_RCC_OscConfig+0x10c>
 80082c6:	e000      	b.n	80082ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f003 0302 	and.w	r3, r3, #2
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d063      	beq.n	800839e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80082d6:	4b4c      	ldr	r3, [pc, #304]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	f003 030c 	and.w	r3, r3, #12
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00b      	beq.n	80082fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80082e2:	4b49      	ldr	r3, [pc, #292]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	f003 030c 	and.w	r3, r3, #12
 80082ea:	2b08      	cmp	r3, #8
 80082ec:	d11c      	bne.n	8008328 <HAL_RCC_OscConfig+0x18c>
 80082ee:	4b46      	ldr	r3, [pc, #280]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d116      	bne.n	8008328 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082fa:	4b43      	ldr	r3, [pc, #268]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f003 0302 	and.w	r3, r3, #2
 8008302:	2b00      	cmp	r3, #0
 8008304:	d005      	beq.n	8008312 <HAL_RCC_OscConfig+0x176>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	691b      	ldr	r3, [r3, #16]
 800830a:	2b01      	cmp	r3, #1
 800830c:	d001      	beq.n	8008312 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800830e:	2301      	movs	r3, #1
 8008310:	e1ba      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008312:	4b3d      	ldr	r3, [pc, #244]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	695b      	ldr	r3, [r3, #20]
 800831e:	00db      	lsls	r3, r3, #3
 8008320:	4939      	ldr	r1, [pc, #228]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008322:	4313      	orrs	r3, r2
 8008324:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008326:	e03a      	b.n	800839e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d020      	beq.n	8008372 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008330:	4b36      	ldr	r3, [pc, #216]	; (800840c <HAL_RCC_OscConfig+0x270>)
 8008332:	2201      	movs	r2, #1
 8008334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008336:	f7fd fbfd 	bl	8005b34 <HAL_GetTick>
 800833a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800833c:	e008      	b.n	8008350 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800833e:	f7fd fbf9 	bl	8005b34 <HAL_GetTick>
 8008342:	4602      	mov	r2, r0
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	1ad3      	subs	r3, r2, r3
 8008348:	2b02      	cmp	r3, #2
 800834a:	d901      	bls.n	8008350 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800834c:	2303      	movs	r3, #3
 800834e:	e19b      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008350:	4b2d      	ldr	r3, [pc, #180]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 0302 	and.w	r3, r3, #2
 8008358:	2b00      	cmp	r3, #0
 800835a:	d0f0      	beq.n	800833e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800835c:	4b2a      	ldr	r3, [pc, #168]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	695b      	ldr	r3, [r3, #20]
 8008368:	00db      	lsls	r3, r3, #3
 800836a:	4927      	ldr	r1, [pc, #156]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 800836c:	4313      	orrs	r3, r2
 800836e:	600b      	str	r3, [r1, #0]
 8008370:	e015      	b.n	800839e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008372:	4b26      	ldr	r3, [pc, #152]	; (800840c <HAL_RCC_OscConfig+0x270>)
 8008374:	2200      	movs	r2, #0
 8008376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008378:	f7fd fbdc 	bl	8005b34 <HAL_GetTick>
 800837c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800837e:	e008      	b.n	8008392 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008380:	f7fd fbd8 	bl	8005b34 <HAL_GetTick>
 8008384:	4602      	mov	r2, r0
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	1ad3      	subs	r3, r2, r3
 800838a:	2b02      	cmp	r3, #2
 800838c:	d901      	bls.n	8008392 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800838e:	2303      	movs	r3, #3
 8008390:	e17a      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008392:	4b1d      	ldr	r3, [pc, #116]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f003 0302 	and.w	r3, r3, #2
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1f0      	bne.n	8008380 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f003 0308 	and.w	r3, r3, #8
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d03a      	beq.n	8008420 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	699b      	ldr	r3, [r3, #24]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d019      	beq.n	80083e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80083b2:	4b17      	ldr	r3, [pc, #92]	; (8008410 <HAL_RCC_OscConfig+0x274>)
 80083b4:	2201      	movs	r2, #1
 80083b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80083b8:	f7fd fbbc 	bl	8005b34 <HAL_GetTick>
 80083bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083be:	e008      	b.n	80083d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083c0:	f7fd fbb8 	bl	8005b34 <HAL_GetTick>
 80083c4:	4602      	mov	r2, r0
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	1ad3      	subs	r3, r2, r3
 80083ca:	2b02      	cmp	r3, #2
 80083cc:	d901      	bls.n	80083d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80083ce:	2303      	movs	r3, #3
 80083d0:	e15a      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083d2:	4b0d      	ldr	r3, [pc, #52]	; (8008408 <HAL_RCC_OscConfig+0x26c>)
 80083d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d6:	f003 0302 	and.w	r3, r3, #2
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d0f0      	beq.n	80083c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80083de:	2001      	movs	r0, #1
 80083e0:	f000 fad8 	bl	8008994 <RCC_Delay>
 80083e4:	e01c      	b.n	8008420 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083e6:	4b0a      	ldr	r3, [pc, #40]	; (8008410 <HAL_RCC_OscConfig+0x274>)
 80083e8:	2200      	movs	r2, #0
 80083ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80083ec:	f7fd fba2 	bl	8005b34 <HAL_GetTick>
 80083f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083f2:	e00f      	b.n	8008414 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083f4:	f7fd fb9e 	bl	8005b34 <HAL_GetTick>
 80083f8:	4602      	mov	r2, r0
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	1ad3      	subs	r3, r2, r3
 80083fe:	2b02      	cmp	r3, #2
 8008400:	d908      	bls.n	8008414 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008402:	2303      	movs	r3, #3
 8008404:	e140      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
 8008406:	bf00      	nop
 8008408:	40021000 	.word	0x40021000
 800840c:	42420000 	.word	0x42420000
 8008410:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008414:	4b9e      	ldr	r3, [pc, #632]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008418:	f003 0302 	and.w	r3, r3, #2
 800841c:	2b00      	cmp	r3, #0
 800841e:	d1e9      	bne.n	80083f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f003 0304 	and.w	r3, r3, #4
 8008428:	2b00      	cmp	r3, #0
 800842a:	f000 80a6 	beq.w	800857a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800842e:	2300      	movs	r3, #0
 8008430:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008432:	4b97      	ldr	r3, [pc, #604]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008434:	69db      	ldr	r3, [r3, #28]
 8008436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800843a:	2b00      	cmp	r3, #0
 800843c:	d10d      	bne.n	800845a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800843e:	4b94      	ldr	r3, [pc, #592]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008440:	69db      	ldr	r3, [r3, #28]
 8008442:	4a93      	ldr	r2, [pc, #588]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008448:	61d3      	str	r3, [r2, #28]
 800844a:	4b91      	ldr	r3, [pc, #580]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 800844c:	69db      	ldr	r3, [r3, #28]
 800844e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008452:	60bb      	str	r3, [r7, #8]
 8008454:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008456:	2301      	movs	r3, #1
 8008458:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800845a:	4b8e      	ldr	r3, [pc, #568]	; (8008694 <HAL_RCC_OscConfig+0x4f8>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008462:	2b00      	cmp	r3, #0
 8008464:	d118      	bne.n	8008498 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008466:	4b8b      	ldr	r3, [pc, #556]	; (8008694 <HAL_RCC_OscConfig+0x4f8>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a8a      	ldr	r2, [pc, #552]	; (8008694 <HAL_RCC_OscConfig+0x4f8>)
 800846c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008470:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008472:	f7fd fb5f 	bl	8005b34 <HAL_GetTick>
 8008476:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008478:	e008      	b.n	800848c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800847a:	f7fd fb5b 	bl	8005b34 <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	2b64      	cmp	r3, #100	; 0x64
 8008486:	d901      	bls.n	800848c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008488:	2303      	movs	r3, #3
 800848a:	e0fd      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800848c:	4b81      	ldr	r3, [pc, #516]	; (8008694 <HAL_RCC_OscConfig+0x4f8>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008494:	2b00      	cmp	r3, #0
 8008496:	d0f0      	beq.n	800847a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	2b01      	cmp	r3, #1
 800849e:	d106      	bne.n	80084ae <HAL_RCC_OscConfig+0x312>
 80084a0:	4b7b      	ldr	r3, [pc, #492]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084a2:	6a1b      	ldr	r3, [r3, #32]
 80084a4:	4a7a      	ldr	r2, [pc, #488]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084a6:	f043 0301 	orr.w	r3, r3, #1
 80084aa:	6213      	str	r3, [r2, #32]
 80084ac:	e02d      	b.n	800850a <HAL_RCC_OscConfig+0x36e>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	68db      	ldr	r3, [r3, #12]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d10c      	bne.n	80084d0 <HAL_RCC_OscConfig+0x334>
 80084b6:	4b76      	ldr	r3, [pc, #472]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084b8:	6a1b      	ldr	r3, [r3, #32]
 80084ba:	4a75      	ldr	r2, [pc, #468]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084bc:	f023 0301 	bic.w	r3, r3, #1
 80084c0:	6213      	str	r3, [r2, #32]
 80084c2:	4b73      	ldr	r3, [pc, #460]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084c4:	6a1b      	ldr	r3, [r3, #32]
 80084c6:	4a72      	ldr	r2, [pc, #456]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084c8:	f023 0304 	bic.w	r3, r3, #4
 80084cc:	6213      	str	r3, [r2, #32]
 80084ce:	e01c      	b.n	800850a <HAL_RCC_OscConfig+0x36e>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	2b05      	cmp	r3, #5
 80084d6:	d10c      	bne.n	80084f2 <HAL_RCC_OscConfig+0x356>
 80084d8:	4b6d      	ldr	r3, [pc, #436]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084da:	6a1b      	ldr	r3, [r3, #32]
 80084dc:	4a6c      	ldr	r2, [pc, #432]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084de:	f043 0304 	orr.w	r3, r3, #4
 80084e2:	6213      	str	r3, [r2, #32]
 80084e4:	4b6a      	ldr	r3, [pc, #424]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084e6:	6a1b      	ldr	r3, [r3, #32]
 80084e8:	4a69      	ldr	r2, [pc, #420]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084ea:	f043 0301 	orr.w	r3, r3, #1
 80084ee:	6213      	str	r3, [r2, #32]
 80084f0:	e00b      	b.n	800850a <HAL_RCC_OscConfig+0x36e>
 80084f2:	4b67      	ldr	r3, [pc, #412]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084f4:	6a1b      	ldr	r3, [r3, #32]
 80084f6:	4a66      	ldr	r2, [pc, #408]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80084f8:	f023 0301 	bic.w	r3, r3, #1
 80084fc:	6213      	str	r3, [r2, #32]
 80084fe:	4b64      	ldr	r3, [pc, #400]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	4a63      	ldr	r2, [pc, #396]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008504:	f023 0304 	bic.w	r3, r3, #4
 8008508:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	68db      	ldr	r3, [r3, #12]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d015      	beq.n	800853e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008512:	f7fd fb0f 	bl	8005b34 <HAL_GetTick>
 8008516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008518:	e00a      	b.n	8008530 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800851a:	f7fd fb0b 	bl	8005b34 <HAL_GetTick>
 800851e:	4602      	mov	r2, r0
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	1ad3      	subs	r3, r2, r3
 8008524:	f241 3288 	movw	r2, #5000	; 0x1388
 8008528:	4293      	cmp	r3, r2
 800852a:	d901      	bls.n	8008530 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800852c:	2303      	movs	r3, #3
 800852e:	e0ab      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008530:	4b57      	ldr	r3, [pc, #348]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008532:	6a1b      	ldr	r3, [r3, #32]
 8008534:	f003 0302 	and.w	r3, r3, #2
 8008538:	2b00      	cmp	r3, #0
 800853a:	d0ee      	beq.n	800851a <HAL_RCC_OscConfig+0x37e>
 800853c:	e014      	b.n	8008568 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800853e:	f7fd faf9 	bl	8005b34 <HAL_GetTick>
 8008542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008544:	e00a      	b.n	800855c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008546:	f7fd faf5 	bl	8005b34 <HAL_GetTick>
 800854a:	4602      	mov	r2, r0
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	f241 3288 	movw	r2, #5000	; 0x1388
 8008554:	4293      	cmp	r3, r2
 8008556:	d901      	bls.n	800855c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008558:	2303      	movs	r3, #3
 800855a:	e095      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800855c:	4b4c      	ldr	r3, [pc, #304]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 800855e:	6a1b      	ldr	r3, [r3, #32]
 8008560:	f003 0302 	and.w	r3, r3, #2
 8008564:	2b00      	cmp	r3, #0
 8008566:	d1ee      	bne.n	8008546 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008568:	7dfb      	ldrb	r3, [r7, #23]
 800856a:	2b01      	cmp	r3, #1
 800856c:	d105      	bne.n	800857a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800856e:	4b48      	ldr	r3, [pc, #288]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008570:	69db      	ldr	r3, [r3, #28]
 8008572:	4a47      	ldr	r2, [pc, #284]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008574:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008578:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	69db      	ldr	r3, [r3, #28]
 800857e:	2b00      	cmp	r3, #0
 8008580:	f000 8081 	beq.w	8008686 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008584:	4b42      	ldr	r3, [pc, #264]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	f003 030c 	and.w	r3, r3, #12
 800858c:	2b08      	cmp	r3, #8
 800858e:	d061      	beq.n	8008654 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	69db      	ldr	r3, [r3, #28]
 8008594:	2b02      	cmp	r3, #2
 8008596:	d146      	bne.n	8008626 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008598:	4b3f      	ldr	r3, [pc, #252]	; (8008698 <HAL_RCC_OscConfig+0x4fc>)
 800859a:	2200      	movs	r2, #0
 800859c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800859e:	f7fd fac9 	bl	8005b34 <HAL_GetTick>
 80085a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80085a4:	e008      	b.n	80085b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085a6:	f7fd fac5 	bl	8005b34 <HAL_GetTick>
 80085aa:	4602      	mov	r2, r0
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	1ad3      	subs	r3, r2, r3
 80085b0:	2b02      	cmp	r3, #2
 80085b2:	d901      	bls.n	80085b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80085b4:	2303      	movs	r3, #3
 80085b6:	e067      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80085b8:	4b35      	ldr	r3, [pc, #212]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d1f0      	bne.n	80085a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6a1b      	ldr	r3, [r3, #32]
 80085c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085cc:	d108      	bne.n	80085e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80085ce:	4b30      	ldr	r3, [pc, #192]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	689b      	ldr	r3, [r3, #8]
 80085da:	492d      	ldr	r1, [pc, #180]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80085dc:	4313      	orrs	r3, r2
 80085de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085e0:	4b2b      	ldr	r3, [pc, #172]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80085e2:	685b      	ldr	r3, [r3, #4]
 80085e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6a19      	ldr	r1, [r3, #32]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f0:	430b      	orrs	r3, r1
 80085f2:	4927      	ldr	r1, [pc, #156]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 80085f4:	4313      	orrs	r3, r2
 80085f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80085f8:	4b27      	ldr	r3, [pc, #156]	; (8008698 <HAL_RCC_OscConfig+0x4fc>)
 80085fa:	2201      	movs	r2, #1
 80085fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085fe:	f7fd fa99 	bl	8005b34 <HAL_GetTick>
 8008602:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008604:	e008      	b.n	8008618 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008606:	f7fd fa95 	bl	8005b34 <HAL_GetTick>
 800860a:	4602      	mov	r2, r0
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	1ad3      	subs	r3, r2, r3
 8008610:	2b02      	cmp	r3, #2
 8008612:	d901      	bls.n	8008618 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008614:	2303      	movs	r3, #3
 8008616:	e037      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008618:	4b1d      	ldr	r3, [pc, #116]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008620:	2b00      	cmp	r3, #0
 8008622:	d0f0      	beq.n	8008606 <HAL_RCC_OscConfig+0x46a>
 8008624:	e02f      	b.n	8008686 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008626:	4b1c      	ldr	r3, [pc, #112]	; (8008698 <HAL_RCC_OscConfig+0x4fc>)
 8008628:	2200      	movs	r2, #0
 800862a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800862c:	f7fd fa82 	bl	8005b34 <HAL_GetTick>
 8008630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008632:	e008      	b.n	8008646 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008634:	f7fd fa7e 	bl	8005b34 <HAL_GetTick>
 8008638:	4602      	mov	r2, r0
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	1ad3      	subs	r3, r2, r3
 800863e:	2b02      	cmp	r3, #2
 8008640:	d901      	bls.n	8008646 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008642:	2303      	movs	r3, #3
 8008644:	e020      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008646:	4b12      	ldr	r3, [pc, #72]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800864e:	2b00      	cmp	r3, #0
 8008650:	d1f0      	bne.n	8008634 <HAL_RCC_OscConfig+0x498>
 8008652:	e018      	b.n	8008686 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	69db      	ldr	r3, [r3, #28]
 8008658:	2b01      	cmp	r3, #1
 800865a:	d101      	bne.n	8008660 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800865c:	2301      	movs	r3, #1
 800865e:	e013      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008660:	4b0b      	ldr	r3, [pc, #44]	; (8008690 <HAL_RCC_OscConfig+0x4f4>)
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6a1b      	ldr	r3, [r3, #32]
 8008670:	429a      	cmp	r2, r3
 8008672:	d106      	bne.n	8008682 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800867e:	429a      	cmp	r2, r3
 8008680:	d001      	beq.n	8008686 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e000      	b.n	8008688 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8008686:	2300      	movs	r3, #0
}
 8008688:	4618      	mov	r0, r3
 800868a:	3718      	adds	r7, #24
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	40021000 	.word	0x40021000
 8008694:	40007000 	.word	0x40007000
 8008698:	42420060 	.word	0x42420060

0800869c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d101      	bne.n	80086b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	e0d0      	b.n	8008852 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80086b0:	4b6a      	ldr	r3, [pc, #424]	; (800885c <HAL_RCC_ClockConfig+0x1c0>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f003 0307 	and.w	r3, r3, #7
 80086b8:	683a      	ldr	r2, [r7, #0]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d910      	bls.n	80086e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086be:	4b67      	ldr	r3, [pc, #412]	; (800885c <HAL_RCC_ClockConfig+0x1c0>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f023 0207 	bic.w	r2, r3, #7
 80086c6:	4965      	ldr	r1, [pc, #404]	; (800885c <HAL_RCC_ClockConfig+0x1c0>)
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	4313      	orrs	r3, r2
 80086cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80086ce:	4b63      	ldr	r3, [pc, #396]	; (800885c <HAL_RCC_ClockConfig+0x1c0>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 0307 	and.w	r3, r3, #7
 80086d6:	683a      	ldr	r2, [r7, #0]
 80086d8:	429a      	cmp	r2, r3
 80086da:	d001      	beq.n	80086e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80086dc:	2301      	movs	r3, #1
 80086de:	e0b8      	b.n	8008852 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0302 	and.w	r3, r3, #2
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d020      	beq.n	800872e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f003 0304 	and.w	r3, r3, #4
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d005      	beq.n	8008704 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80086f8:	4b59      	ldr	r3, [pc, #356]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	4a58      	ldr	r2, [pc, #352]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 80086fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008702:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f003 0308 	and.w	r3, r3, #8
 800870c:	2b00      	cmp	r3, #0
 800870e:	d005      	beq.n	800871c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008710:	4b53      	ldr	r3, [pc, #332]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	4a52      	ldr	r2, [pc, #328]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 8008716:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800871a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800871c:	4b50      	ldr	r3, [pc, #320]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	494d      	ldr	r1, [pc, #308]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 800872a:	4313      	orrs	r3, r2
 800872c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f003 0301 	and.w	r3, r3, #1
 8008736:	2b00      	cmp	r3, #0
 8008738:	d040      	beq.n	80087bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	2b01      	cmp	r3, #1
 8008740:	d107      	bne.n	8008752 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008742:	4b47      	ldr	r3, [pc, #284]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800874a:	2b00      	cmp	r3, #0
 800874c:	d115      	bne.n	800877a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	e07f      	b.n	8008852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	2b02      	cmp	r3, #2
 8008758:	d107      	bne.n	800876a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800875a:	4b41      	ldr	r3, [pc, #260]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008762:	2b00      	cmp	r3, #0
 8008764:	d109      	bne.n	800877a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e073      	b.n	8008852 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800876a:	4b3d      	ldr	r3, [pc, #244]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f003 0302 	and.w	r3, r3, #2
 8008772:	2b00      	cmp	r3, #0
 8008774:	d101      	bne.n	800877a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e06b      	b.n	8008852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800877a:	4b39      	ldr	r3, [pc, #228]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	f023 0203 	bic.w	r2, r3, #3
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	4936      	ldr	r1, [pc, #216]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 8008788:	4313      	orrs	r3, r2
 800878a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800878c:	f7fd f9d2 	bl	8005b34 <HAL_GetTick>
 8008790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008792:	e00a      	b.n	80087aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008794:	f7fd f9ce 	bl	8005b34 <HAL_GetTick>
 8008798:	4602      	mov	r2, r0
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	f241 3288 	movw	r2, #5000	; 0x1388
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d901      	bls.n	80087aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80087a6:	2303      	movs	r3, #3
 80087a8:	e053      	b.n	8008852 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80087aa:	4b2d      	ldr	r3, [pc, #180]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	f003 020c 	and.w	r2, r3, #12
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	009b      	lsls	r3, r3, #2
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d1eb      	bne.n	8008794 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80087bc:	4b27      	ldr	r3, [pc, #156]	; (800885c <HAL_RCC_ClockConfig+0x1c0>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f003 0307 	and.w	r3, r3, #7
 80087c4:	683a      	ldr	r2, [r7, #0]
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d210      	bcs.n	80087ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087ca:	4b24      	ldr	r3, [pc, #144]	; (800885c <HAL_RCC_ClockConfig+0x1c0>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f023 0207 	bic.w	r2, r3, #7
 80087d2:	4922      	ldr	r1, [pc, #136]	; (800885c <HAL_RCC_ClockConfig+0x1c0>)
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087da:	4b20      	ldr	r3, [pc, #128]	; (800885c <HAL_RCC_ClockConfig+0x1c0>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f003 0307 	and.w	r3, r3, #7
 80087e2:	683a      	ldr	r2, [r7, #0]
 80087e4:	429a      	cmp	r2, r3
 80087e6:	d001      	beq.n	80087ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	e032      	b.n	8008852 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f003 0304 	and.w	r3, r3, #4
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d008      	beq.n	800880a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80087f8:	4b19      	ldr	r3, [pc, #100]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	4916      	ldr	r1, [pc, #88]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 8008806:	4313      	orrs	r3, r2
 8008808:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f003 0308 	and.w	r3, r3, #8
 8008812:	2b00      	cmp	r3, #0
 8008814:	d009      	beq.n	800882a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008816:	4b12      	ldr	r3, [pc, #72]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	691b      	ldr	r3, [r3, #16]
 8008822:	00db      	lsls	r3, r3, #3
 8008824:	490e      	ldr	r1, [pc, #56]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 8008826:	4313      	orrs	r3, r2
 8008828:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800882a:	f000 f821 	bl	8008870 <HAL_RCC_GetSysClockFreq>
 800882e:	4602      	mov	r2, r0
 8008830:	4b0b      	ldr	r3, [pc, #44]	; (8008860 <HAL_RCC_ClockConfig+0x1c4>)
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	091b      	lsrs	r3, r3, #4
 8008836:	f003 030f 	and.w	r3, r3, #15
 800883a:	490a      	ldr	r1, [pc, #40]	; (8008864 <HAL_RCC_ClockConfig+0x1c8>)
 800883c:	5ccb      	ldrb	r3, [r1, r3]
 800883e:	fa22 f303 	lsr.w	r3, r2, r3
 8008842:	4a09      	ldr	r2, [pc, #36]	; (8008868 <HAL_RCC_ClockConfig+0x1cc>)
 8008844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008846:	4b09      	ldr	r3, [pc, #36]	; (800886c <HAL_RCC_ClockConfig+0x1d0>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4618      	mov	r0, r3
 800884c:	f7fd f930 	bl	8005ab0 <HAL_InitTick>

  return HAL_OK;
 8008850:	2300      	movs	r3, #0
}
 8008852:	4618      	mov	r0, r3
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop
 800885c:	40022000 	.word	0x40022000
 8008860:	40021000 	.word	0x40021000
 8008864:	0801351c 	.word	0x0801351c
 8008868:	20000004 	.word	0x20000004
 800886c:	20000008 	.word	0x20000008

08008870 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008870:	b490      	push	{r4, r7}
 8008872:	b08a      	sub	sp, #40	; 0x28
 8008874:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008876:	4b2a      	ldr	r3, [pc, #168]	; (8008920 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008878:	1d3c      	adds	r4, r7, #4
 800887a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800887c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008880:	f240 2301 	movw	r3, #513	; 0x201
 8008884:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008886:	2300      	movs	r3, #0
 8008888:	61fb      	str	r3, [r7, #28]
 800888a:	2300      	movs	r3, #0
 800888c:	61bb      	str	r3, [r7, #24]
 800888e:	2300      	movs	r3, #0
 8008890:	627b      	str	r3, [r7, #36]	; 0x24
 8008892:	2300      	movs	r3, #0
 8008894:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008896:	2300      	movs	r3, #0
 8008898:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800889a:	4b22      	ldr	r3, [pc, #136]	; (8008924 <HAL_RCC_GetSysClockFreq+0xb4>)
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80088a0:	69fb      	ldr	r3, [r7, #28]
 80088a2:	f003 030c 	and.w	r3, r3, #12
 80088a6:	2b04      	cmp	r3, #4
 80088a8:	d002      	beq.n	80088b0 <HAL_RCC_GetSysClockFreq+0x40>
 80088aa:	2b08      	cmp	r3, #8
 80088ac:	d003      	beq.n	80088b6 <HAL_RCC_GetSysClockFreq+0x46>
 80088ae:	e02d      	b.n	800890c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80088b0:	4b1d      	ldr	r3, [pc, #116]	; (8008928 <HAL_RCC_GetSysClockFreq+0xb8>)
 80088b2:	623b      	str	r3, [r7, #32]
      break;
 80088b4:	e02d      	b.n	8008912 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80088b6:	69fb      	ldr	r3, [r7, #28]
 80088b8:	0c9b      	lsrs	r3, r3, #18
 80088ba:	f003 030f 	and.w	r3, r3, #15
 80088be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80088c2:	4413      	add	r3, r2
 80088c4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80088c8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80088ca:	69fb      	ldr	r3, [r7, #28]
 80088cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d013      	beq.n	80088fc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80088d4:	4b13      	ldr	r3, [pc, #76]	; (8008924 <HAL_RCC_GetSysClockFreq+0xb4>)
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	0c5b      	lsrs	r3, r3, #17
 80088da:	f003 0301 	and.w	r3, r3, #1
 80088de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80088e2:	4413      	add	r3, r2
 80088e4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80088e8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	4a0e      	ldr	r2, [pc, #56]	; (8008928 <HAL_RCC_GetSysClockFreq+0xb8>)
 80088ee:	fb02 f203 	mul.w	r2, r2, r3
 80088f2:	69bb      	ldr	r3, [r7, #24]
 80088f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80088f8:	627b      	str	r3, [r7, #36]	; 0x24
 80088fa:	e004      	b.n	8008906 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	4a0b      	ldr	r2, [pc, #44]	; (800892c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008900:	fb02 f303 	mul.w	r3, r2, r3
 8008904:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8008906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008908:	623b      	str	r3, [r7, #32]
      break;
 800890a:	e002      	b.n	8008912 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800890c:	4b06      	ldr	r3, [pc, #24]	; (8008928 <HAL_RCC_GetSysClockFreq+0xb8>)
 800890e:	623b      	str	r3, [r7, #32]
      break;
 8008910:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008912:	6a3b      	ldr	r3, [r7, #32]
}
 8008914:	4618      	mov	r0, r3
 8008916:	3728      	adds	r7, #40	; 0x28
 8008918:	46bd      	mov	sp, r7
 800891a:	bc90      	pop	{r4, r7}
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	0801350c 	.word	0x0801350c
 8008924:	40021000 	.word	0x40021000
 8008928:	007a1200 	.word	0x007a1200
 800892c:	003d0900 	.word	0x003d0900

08008930 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008930:	b480      	push	{r7}
 8008932:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008934:	4b02      	ldr	r3, [pc, #8]	; (8008940 <HAL_RCC_GetHCLKFreq+0x10>)
 8008936:	681b      	ldr	r3, [r3, #0]
}
 8008938:	4618      	mov	r0, r3
 800893a:	46bd      	mov	sp, r7
 800893c:	bc80      	pop	{r7}
 800893e:	4770      	bx	lr
 8008940:	20000004 	.word	0x20000004

08008944 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008948:	f7ff fff2 	bl	8008930 <HAL_RCC_GetHCLKFreq>
 800894c:	4602      	mov	r2, r0
 800894e:	4b05      	ldr	r3, [pc, #20]	; (8008964 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	0a1b      	lsrs	r3, r3, #8
 8008954:	f003 0307 	and.w	r3, r3, #7
 8008958:	4903      	ldr	r1, [pc, #12]	; (8008968 <HAL_RCC_GetPCLK1Freq+0x24>)
 800895a:	5ccb      	ldrb	r3, [r1, r3]
 800895c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008960:	4618      	mov	r0, r3
 8008962:	bd80      	pop	{r7, pc}
 8008964:	40021000 	.word	0x40021000
 8008968:	0801352c 	.word	0x0801352c

0800896c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008970:	f7ff ffde 	bl	8008930 <HAL_RCC_GetHCLKFreq>
 8008974:	4602      	mov	r2, r0
 8008976:	4b05      	ldr	r3, [pc, #20]	; (800898c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008978:	685b      	ldr	r3, [r3, #4]
 800897a:	0adb      	lsrs	r3, r3, #11
 800897c:	f003 0307 	and.w	r3, r3, #7
 8008980:	4903      	ldr	r1, [pc, #12]	; (8008990 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008982:	5ccb      	ldrb	r3, [r1, r3]
 8008984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008988:	4618      	mov	r0, r3
 800898a:	bd80      	pop	{r7, pc}
 800898c:	40021000 	.word	0x40021000
 8008990:	0801352c 	.word	0x0801352c

08008994 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800899c:	4b0a      	ldr	r3, [pc, #40]	; (80089c8 <RCC_Delay+0x34>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a0a      	ldr	r2, [pc, #40]	; (80089cc <RCC_Delay+0x38>)
 80089a2:	fba2 2303 	umull	r2, r3, r2, r3
 80089a6:	0a5b      	lsrs	r3, r3, #9
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	fb02 f303 	mul.w	r3, r2, r3
 80089ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80089b0:	bf00      	nop
  }
  while (Delay --);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	1e5a      	subs	r2, r3, #1
 80089b6:	60fa      	str	r2, [r7, #12]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d1f9      	bne.n	80089b0 <RCC_Delay+0x1c>
}
 80089bc:	bf00      	nop
 80089be:	bf00      	nop
 80089c0:	3714      	adds	r7, #20
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bc80      	pop	{r7}
 80089c6:	4770      	bx	lr
 80089c8:	20000004 	.word	0x20000004
 80089cc:	10624dd3 	.word	0x10624dd3

080089d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b082      	sub	sp, #8
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d101      	bne.n	80089e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80089de:	2301      	movs	r3, #1
 80089e0:	e041      	b.n	8008a66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d106      	bne.n	80089fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2200      	movs	r2, #0
 80089f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f7fc fcdc 	bl	80053b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2202      	movs	r2, #2
 8008a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	3304      	adds	r3, #4
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	4610      	mov	r0, r2
 8008a10:	f000 fe98 	bl	8009744 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2201      	movs	r2, #1
 8008a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2201      	movs	r2, #1
 8008a38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2201      	movs	r2, #1
 8008a58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2201      	movs	r2, #1
 8008a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a64:	2300      	movs	r3, #0
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3708      	adds	r7, #8
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b085      	sub	sp, #20
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d001      	beq.n	8008a88 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008a84:	2301      	movs	r3, #1
 8008a86:	e032      	b.n	8008aee <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2202      	movs	r2, #2
 8008a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a18      	ldr	r2, [pc, #96]	; (8008af8 <HAL_TIM_Base_Start+0x88>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d00e      	beq.n	8008ab8 <HAL_TIM_Base_Start+0x48>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008aa2:	d009      	beq.n	8008ab8 <HAL_TIM_Base_Start+0x48>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a14      	ldr	r2, [pc, #80]	; (8008afc <HAL_TIM_Base_Start+0x8c>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d004      	beq.n	8008ab8 <HAL_TIM_Base_Start+0x48>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a13      	ldr	r2, [pc, #76]	; (8008b00 <HAL_TIM_Base_Start+0x90>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d111      	bne.n	8008adc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	f003 0307 	and.w	r3, r3, #7
 8008ac2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2b06      	cmp	r3, #6
 8008ac8:	d010      	beq.n	8008aec <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	681a      	ldr	r2, [r3, #0]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f042 0201 	orr.w	r2, r2, #1
 8008ad8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ada:	e007      	b.n	8008aec <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	681a      	ldr	r2, [r3, #0]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f042 0201 	orr.w	r2, r2, #1
 8008aea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3714      	adds	r7, #20
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bc80      	pop	{r7}
 8008af6:	4770      	bx	lr
 8008af8:	40012c00 	.word	0x40012c00
 8008afc:	40000400 	.word	0x40000400
 8008b00:	40000800 	.word	0x40000800

08008b04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b085      	sub	sp, #20
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	d001      	beq.n	8008b1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	e03a      	b.n	8008b92 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2202      	movs	r2, #2
 8008b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68da      	ldr	r2, [r3, #12]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f042 0201 	orr.w	r2, r2, #1
 8008b32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a18      	ldr	r2, [pc, #96]	; (8008b9c <HAL_TIM_Base_Start_IT+0x98>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d00e      	beq.n	8008b5c <HAL_TIM_Base_Start_IT+0x58>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b46:	d009      	beq.n	8008b5c <HAL_TIM_Base_Start_IT+0x58>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a14      	ldr	r2, [pc, #80]	; (8008ba0 <HAL_TIM_Base_Start_IT+0x9c>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d004      	beq.n	8008b5c <HAL_TIM_Base_Start_IT+0x58>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a13      	ldr	r2, [pc, #76]	; (8008ba4 <HAL_TIM_Base_Start_IT+0xa0>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d111      	bne.n	8008b80 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	689b      	ldr	r3, [r3, #8]
 8008b62:	f003 0307 	and.w	r3, r3, #7
 8008b66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2b06      	cmp	r3, #6
 8008b6c:	d010      	beq.n	8008b90 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f042 0201 	orr.w	r2, r2, #1
 8008b7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b7e:	e007      	b.n	8008b90 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	681a      	ldr	r2, [r3, #0]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f042 0201 	orr.w	r2, r2, #1
 8008b8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008b90:	2300      	movs	r3, #0
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3714      	adds	r7, #20
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bc80      	pop	{r7}
 8008b9a:	4770      	bx	lr
 8008b9c:	40012c00 	.word	0x40012c00
 8008ba0:	40000400 	.word	0x40000400
 8008ba4:	40000800 	.word	0x40000800

08008ba8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b082      	sub	sp, #8
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d101      	bne.n	8008bba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e041      	b.n	8008c3e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d106      	bne.n	8008bd4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f7fc fbd2 	bl	8005378 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2202      	movs	r2, #2
 8008bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	3304      	adds	r3, #4
 8008be4:	4619      	mov	r1, r3
 8008be6:	4610      	mov	r0, r2
 8008be8:	f000 fdac 	bl	8009744 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2201      	movs	r2, #1
 8008c18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2201      	movs	r2, #1
 8008c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c3c:	2300      	movs	r3, #0
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3708      	adds	r7, #8
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}
	...

08008c48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d109      	bne.n	8008c6c <HAL_TIM_PWM_Start+0x24>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c5e:	b2db      	uxtb	r3, r3
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	bf14      	ite	ne
 8008c64:	2301      	movne	r3, #1
 8008c66:	2300      	moveq	r3, #0
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	e022      	b.n	8008cb2 <HAL_TIM_PWM_Start+0x6a>
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	2b04      	cmp	r3, #4
 8008c70:	d109      	bne.n	8008c86 <HAL_TIM_PWM_Start+0x3e>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	bf14      	ite	ne
 8008c7e:	2301      	movne	r3, #1
 8008c80:	2300      	moveq	r3, #0
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	e015      	b.n	8008cb2 <HAL_TIM_PWM_Start+0x6a>
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	2b08      	cmp	r3, #8
 8008c8a:	d109      	bne.n	8008ca0 <HAL_TIM_PWM_Start+0x58>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	bf14      	ite	ne
 8008c98:	2301      	movne	r3, #1
 8008c9a:	2300      	moveq	r3, #0
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	e008      	b.n	8008cb2 <HAL_TIM_PWM_Start+0x6a>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ca6:	b2db      	uxtb	r3, r3
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	bf14      	ite	ne
 8008cac:	2301      	movne	r3, #1
 8008cae:	2300      	moveq	r3, #0
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d001      	beq.n	8008cba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	e05e      	b.n	8008d78 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d104      	bne.n	8008cca <HAL_TIM_PWM_Start+0x82>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2202      	movs	r2, #2
 8008cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008cc8:	e013      	b.n	8008cf2 <HAL_TIM_PWM_Start+0xaa>
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	2b04      	cmp	r3, #4
 8008cce:	d104      	bne.n	8008cda <HAL_TIM_PWM_Start+0x92>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008cd8:	e00b      	b.n	8008cf2 <HAL_TIM_PWM_Start+0xaa>
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	2b08      	cmp	r3, #8
 8008cde:	d104      	bne.n	8008cea <HAL_TIM_PWM_Start+0xa2>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2202      	movs	r2, #2
 8008ce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ce8:	e003      	b.n	8008cf2 <HAL_TIM_PWM_Start+0xaa>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2202      	movs	r2, #2
 8008cee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	6839      	ldr	r1, [r7, #0]
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f001 f8af 	bl	8009e5e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a1e      	ldr	r2, [pc, #120]	; (8008d80 <HAL_TIM_PWM_Start+0x138>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d107      	bne.n	8008d1a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008d18:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4a18      	ldr	r2, [pc, #96]	; (8008d80 <HAL_TIM_PWM_Start+0x138>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d00e      	beq.n	8008d42 <HAL_TIM_PWM_Start+0xfa>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d2c:	d009      	beq.n	8008d42 <HAL_TIM_PWM_Start+0xfa>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	4a14      	ldr	r2, [pc, #80]	; (8008d84 <HAL_TIM_PWM_Start+0x13c>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d004      	beq.n	8008d42 <HAL_TIM_PWM_Start+0xfa>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4a12      	ldr	r2, [pc, #72]	; (8008d88 <HAL_TIM_PWM_Start+0x140>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d111      	bne.n	8008d66 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	689b      	ldr	r3, [r3, #8]
 8008d48:	f003 0307 	and.w	r3, r3, #7
 8008d4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	2b06      	cmp	r3, #6
 8008d52:	d010      	beq.n	8008d76 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f042 0201 	orr.w	r2, r2, #1
 8008d62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d64:	e007      	b.n	8008d76 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f042 0201 	orr.w	r2, r2, #1
 8008d74:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008d76:	2300      	movs	r3, #0
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3710      	adds	r7, #16
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	40012c00 	.word	0x40012c00
 8008d84:	40000400 	.word	0x40000400
 8008d88:	40000800 	.word	0x40000800

08008d8c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d101      	bne.n	8008d9e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e041      	b.n	8008e22 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d106      	bne.n	8008db8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2200      	movs	r2, #0
 8008dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 f839 	bl	8008e2a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2202      	movs	r2, #2
 8008dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	3304      	adds	r3, #4
 8008dc8:	4619      	mov	r1, r3
 8008dca:	4610      	mov	r0, r2
 8008dcc:	f000 fcba 	bl	8009744 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2201      	movs	r2, #1
 8008de4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2201      	movs	r2, #1
 8008dec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2201      	movs	r2, #1
 8008dfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2201      	movs	r2, #1
 8008e04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e20:	2300      	movs	r3, #0
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	3708      	adds	r7, #8
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}

08008e2a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008e2a:	b480      	push	{r7}
 8008e2c:	b083      	sub	sp, #12
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008e32:	bf00      	nop
 8008e34:	370c      	adds	r7, #12
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bc80      	pop	{r7}
 8008e3a:	4770      	bx	lr

08008e3c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d104      	bne.n	8008e56 <HAL_TIM_IC_Start_IT+0x1a>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	e013      	b.n	8008e7e <HAL_TIM_IC_Start_IT+0x42>
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	2b04      	cmp	r3, #4
 8008e5a:	d104      	bne.n	8008e66 <HAL_TIM_IC_Start_IT+0x2a>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	e00b      	b.n	8008e7e <HAL_TIM_IC_Start_IT+0x42>
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	2b08      	cmp	r3, #8
 8008e6a:	d104      	bne.n	8008e76 <HAL_TIM_IC_Start_IT+0x3a>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	e003      	b.n	8008e7e <HAL_TIM_IC_Start_IT+0x42>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e7c:	b2db      	uxtb	r3, r3
 8008e7e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d104      	bne.n	8008e90 <HAL_TIM_IC_Start_IT+0x54>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	e013      	b.n	8008eb8 <HAL_TIM_IC_Start_IT+0x7c>
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	2b04      	cmp	r3, #4
 8008e94:	d104      	bne.n	8008ea0 <HAL_TIM_IC_Start_IT+0x64>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008e9c:	b2db      	uxtb	r3, r3
 8008e9e:	e00b      	b.n	8008eb8 <HAL_TIM_IC_Start_IT+0x7c>
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	2b08      	cmp	r3, #8
 8008ea4:	d104      	bne.n	8008eb0 <HAL_TIM_IC_Start_IT+0x74>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008eac:	b2db      	uxtb	r3, r3
 8008eae:	e003      	b.n	8008eb8 <HAL_TIM_IC_Start_IT+0x7c>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008eb6:	b2db      	uxtb	r3, r3
 8008eb8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008eba:	7bfb      	ldrb	r3, [r7, #15]
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d102      	bne.n	8008ec6 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ec0:	7bbb      	ldrb	r3, [r7, #14]
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d001      	beq.n	8008eca <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e0b3      	b.n	8009032 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d104      	bne.n	8008eda <HAL_TIM_IC_Start_IT+0x9e>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2202      	movs	r2, #2
 8008ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ed8:	e013      	b.n	8008f02 <HAL_TIM_IC_Start_IT+0xc6>
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	2b04      	cmp	r3, #4
 8008ede:	d104      	bne.n	8008eea <HAL_TIM_IC_Start_IT+0xae>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2202      	movs	r2, #2
 8008ee4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ee8:	e00b      	b.n	8008f02 <HAL_TIM_IC_Start_IT+0xc6>
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	2b08      	cmp	r3, #8
 8008eee:	d104      	bne.n	8008efa <HAL_TIM_IC_Start_IT+0xbe>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2202      	movs	r2, #2
 8008ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ef8:	e003      	b.n	8008f02 <HAL_TIM_IC_Start_IT+0xc6>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2202      	movs	r2, #2
 8008efe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d104      	bne.n	8008f12 <HAL_TIM_IC_Start_IT+0xd6>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008f10:	e013      	b.n	8008f3a <HAL_TIM_IC_Start_IT+0xfe>
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	2b04      	cmp	r3, #4
 8008f16:	d104      	bne.n	8008f22 <HAL_TIM_IC_Start_IT+0xe6>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2202      	movs	r2, #2
 8008f1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008f20:	e00b      	b.n	8008f3a <HAL_TIM_IC_Start_IT+0xfe>
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	2b08      	cmp	r3, #8
 8008f26:	d104      	bne.n	8008f32 <HAL_TIM_IC_Start_IT+0xf6>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2202      	movs	r2, #2
 8008f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f30:	e003      	b.n	8008f3a <HAL_TIM_IC_Start_IT+0xfe>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2202      	movs	r2, #2
 8008f36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	2b0c      	cmp	r3, #12
 8008f3e:	d841      	bhi.n	8008fc4 <HAL_TIM_IC_Start_IT+0x188>
 8008f40:	a201      	add	r2, pc, #4	; (adr r2, 8008f48 <HAL_TIM_IC_Start_IT+0x10c>)
 8008f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f46:	bf00      	nop
 8008f48:	08008f7d 	.word	0x08008f7d
 8008f4c:	08008fc5 	.word	0x08008fc5
 8008f50:	08008fc5 	.word	0x08008fc5
 8008f54:	08008fc5 	.word	0x08008fc5
 8008f58:	08008f8f 	.word	0x08008f8f
 8008f5c:	08008fc5 	.word	0x08008fc5
 8008f60:	08008fc5 	.word	0x08008fc5
 8008f64:	08008fc5 	.word	0x08008fc5
 8008f68:	08008fa1 	.word	0x08008fa1
 8008f6c:	08008fc5 	.word	0x08008fc5
 8008f70:	08008fc5 	.word	0x08008fc5
 8008f74:	08008fc5 	.word	0x08008fc5
 8008f78:	08008fb3 	.word	0x08008fb3
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68da      	ldr	r2, [r3, #12]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f042 0202 	orr.w	r2, r2, #2
 8008f8a:	60da      	str	r2, [r3, #12]
      break;
 8008f8c:	e01b      	b.n	8008fc6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	68da      	ldr	r2, [r3, #12]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f042 0204 	orr.w	r2, r2, #4
 8008f9c:	60da      	str	r2, [r3, #12]
      break;
 8008f9e:	e012      	b.n	8008fc6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	68da      	ldr	r2, [r3, #12]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f042 0208 	orr.w	r2, r2, #8
 8008fae:	60da      	str	r2, [r3, #12]
      break;
 8008fb0:	e009      	b.n	8008fc6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	68da      	ldr	r2, [r3, #12]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f042 0210 	orr.w	r2, r2, #16
 8008fc0:	60da      	str	r2, [r3, #12]
      break;
 8008fc2:	e000      	b.n	8008fc6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8008fc4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	6839      	ldr	r1, [r7, #0]
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f000 ff45 	bl	8009e5e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4a18      	ldr	r2, [pc, #96]	; (800903c <HAL_TIM_IC_Start_IT+0x200>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d00e      	beq.n	8008ffc <HAL_TIM_IC_Start_IT+0x1c0>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fe6:	d009      	beq.n	8008ffc <HAL_TIM_IC_Start_IT+0x1c0>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a14      	ldr	r2, [pc, #80]	; (8009040 <HAL_TIM_IC_Start_IT+0x204>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d004      	beq.n	8008ffc <HAL_TIM_IC_Start_IT+0x1c0>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a13      	ldr	r2, [pc, #76]	; (8009044 <HAL_TIM_IC_Start_IT+0x208>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d111      	bne.n	8009020 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	689b      	ldr	r3, [r3, #8]
 8009002:	f003 0307 	and.w	r3, r3, #7
 8009006:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	2b06      	cmp	r3, #6
 800900c:	d010      	beq.n	8009030 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	681a      	ldr	r2, [r3, #0]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f042 0201 	orr.w	r2, r2, #1
 800901c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800901e:	e007      	b.n	8009030 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f042 0201 	orr.w	r2, r2, #1
 800902e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009030:	2300      	movs	r3, #0
}
 8009032:	4618      	mov	r0, r3
 8009034:	3710      	adds	r7, #16
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
 800903a:	bf00      	nop
 800903c:	40012c00 	.word	0x40012c00
 8009040:	40000400 	.word	0x40000400
 8009044:	40000800 	.word	0x40000800

08009048 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	691b      	ldr	r3, [r3, #16]
 8009056:	f003 0302 	and.w	r3, r3, #2
 800905a:	2b02      	cmp	r3, #2
 800905c:	d122      	bne.n	80090a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	68db      	ldr	r3, [r3, #12]
 8009064:	f003 0302 	and.w	r3, r3, #2
 8009068:	2b02      	cmp	r3, #2
 800906a:	d11b      	bne.n	80090a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f06f 0202 	mvn.w	r2, #2
 8009074:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2201      	movs	r2, #1
 800907a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	699b      	ldr	r3, [r3, #24]
 8009082:	f003 0303 	and.w	r3, r3, #3
 8009086:	2b00      	cmp	r3, #0
 8009088:	d003      	beq.n	8009092 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f7fc f800 	bl	8005090 <HAL_TIM_IC_CaptureCallback>
 8009090:	e005      	b.n	800909e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 fb3a 	bl	800970c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	f000 fb40 	bl	800971e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2200      	movs	r2, #0
 80090a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	f003 0304 	and.w	r3, r3, #4
 80090ae:	2b04      	cmp	r3, #4
 80090b0:	d122      	bne.n	80090f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	68db      	ldr	r3, [r3, #12]
 80090b8:	f003 0304 	and.w	r3, r3, #4
 80090bc:	2b04      	cmp	r3, #4
 80090be:	d11b      	bne.n	80090f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f06f 0204 	mvn.w	r2, #4
 80090c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2202      	movs	r2, #2
 80090ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	699b      	ldr	r3, [r3, #24]
 80090d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d003      	beq.n	80090e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f7fb ffd6 	bl	8005090 <HAL_TIM_IC_CaptureCallback>
 80090e4:	e005      	b.n	80090f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 fb10 	bl	800970c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 fb16 	bl	800971e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2200      	movs	r2, #0
 80090f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	691b      	ldr	r3, [r3, #16]
 80090fe:	f003 0308 	and.w	r3, r3, #8
 8009102:	2b08      	cmp	r3, #8
 8009104:	d122      	bne.n	800914c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	68db      	ldr	r3, [r3, #12]
 800910c:	f003 0308 	and.w	r3, r3, #8
 8009110:	2b08      	cmp	r3, #8
 8009112:	d11b      	bne.n	800914c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f06f 0208 	mvn.w	r2, #8
 800911c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2204      	movs	r2, #4
 8009122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	69db      	ldr	r3, [r3, #28]
 800912a:	f003 0303 	and.w	r3, r3, #3
 800912e:	2b00      	cmp	r3, #0
 8009130:	d003      	beq.n	800913a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f7fb ffac 	bl	8005090 <HAL_TIM_IC_CaptureCallback>
 8009138:	e005      	b.n	8009146 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 fae6 	bl	800970c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 faec 	bl	800971e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	691b      	ldr	r3, [r3, #16]
 8009152:	f003 0310 	and.w	r3, r3, #16
 8009156:	2b10      	cmp	r3, #16
 8009158:	d122      	bne.n	80091a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	68db      	ldr	r3, [r3, #12]
 8009160:	f003 0310 	and.w	r3, r3, #16
 8009164:	2b10      	cmp	r3, #16
 8009166:	d11b      	bne.n	80091a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f06f 0210 	mvn.w	r2, #16
 8009170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2208      	movs	r2, #8
 8009176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	69db      	ldr	r3, [r3, #28]
 800917e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009182:	2b00      	cmp	r3, #0
 8009184:	d003      	beq.n	800918e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f7fb ff82 	bl	8005090 <HAL_TIM_IC_CaptureCallback>
 800918c:	e005      	b.n	800919a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f000 fabc 	bl	800970c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f000 fac2 	bl	800971e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2200      	movs	r2, #0
 800919e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	691b      	ldr	r3, [r3, #16]
 80091a6:	f003 0301 	and.w	r3, r3, #1
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	d10e      	bne.n	80091cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	f003 0301 	and.w	r3, r3, #1
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d107      	bne.n	80091cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f06f 0201 	mvn.w	r2, #1
 80091c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f7fb f996 	bl	80044f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	691b      	ldr	r3, [r3, #16]
 80091d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091d6:	2b80      	cmp	r3, #128	; 0x80
 80091d8:	d10e      	bne.n	80091f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68db      	ldr	r3, [r3, #12]
 80091e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091e4:	2b80      	cmp	r3, #128	; 0x80
 80091e6:	d107      	bne.n	80091f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80091f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f000 ffae 	bl	800a154 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	691b      	ldr	r3, [r3, #16]
 80091fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009202:	2b40      	cmp	r3, #64	; 0x40
 8009204:	d10e      	bne.n	8009224 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	68db      	ldr	r3, [r3, #12]
 800920c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009210:	2b40      	cmp	r3, #64	; 0x40
 8009212:	d107      	bne.n	8009224 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800921c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f000 fa86 	bl	8009730 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	691b      	ldr	r3, [r3, #16]
 800922a:	f003 0320 	and.w	r3, r3, #32
 800922e:	2b20      	cmp	r3, #32
 8009230:	d10e      	bne.n	8009250 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	68db      	ldr	r3, [r3, #12]
 8009238:	f003 0320 	and.w	r3, r3, #32
 800923c:	2b20      	cmp	r3, #32
 800923e:	d107      	bne.n	8009250 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f06f 0220 	mvn.w	r2, #32
 8009248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f000 ff79 	bl	800a142 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009250:	bf00      	nop
 8009252:	3708      	adds	r7, #8
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}

08009258 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b084      	sub	sp, #16
 800925c:	af00      	add	r7, sp, #0
 800925e:	60f8      	str	r0, [r7, #12]
 8009260:	60b9      	str	r1, [r7, #8]
 8009262:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800926a:	2b01      	cmp	r3, #1
 800926c:	d101      	bne.n	8009272 <HAL_TIM_IC_ConfigChannel+0x1a>
 800926e:	2302      	movs	r3, #2
 8009270:	e082      	b.n	8009378 <HAL_TIM_IC_ConfigChannel+0x120>
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2201      	movs	r2, #1
 8009276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d11b      	bne.n	80092b8 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	6818      	ldr	r0, [r3, #0]
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	6819      	ldr	r1, [r3, #0]
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	685a      	ldr	r2, [r3, #4]
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	68db      	ldr	r3, [r3, #12]
 8009290:	f000 fc42 	bl	8009b18 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	699a      	ldr	r2, [r3, #24]
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f022 020c 	bic.w	r2, r2, #12
 80092a2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	6999      	ldr	r1, [r3, #24]
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	689a      	ldr	r2, [r3, #8]
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	430a      	orrs	r2, r1
 80092b4:	619a      	str	r2, [r3, #24]
 80092b6:	e05a      	b.n	800936e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2b04      	cmp	r3, #4
 80092bc:	d11c      	bne.n	80092f8 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6818      	ldr	r0, [r3, #0]
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	6819      	ldr	r1, [r3, #0]
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	685a      	ldr	r2, [r3, #4]
 80092ca:	68bb      	ldr	r3, [r7, #8]
 80092cc:	68db      	ldr	r3, [r3, #12]
 80092ce:	f000 fcab 	bl	8009c28 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	699a      	ldr	r2, [r3, #24]
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80092e0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	6999      	ldr	r1, [r3, #24]
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	689b      	ldr	r3, [r3, #8]
 80092ec:	021a      	lsls	r2, r3, #8
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	430a      	orrs	r2, r1
 80092f4:	619a      	str	r2, [r3, #24]
 80092f6:	e03a      	b.n	800936e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2b08      	cmp	r3, #8
 80092fc:	d11b      	bne.n	8009336 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	6818      	ldr	r0, [r3, #0]
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	6819      	ldr	r1, [r3, #0]
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	685a      	ldr	r2, [r3, #4]
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	68db      	ldr	r3, [r3, #12]
 800930e:	f000 fcf6 	bl	8009cfe <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	69da      	ldr	r2, [r3, #28]
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f022 020c 	bic.w	r2, r2, #12
 8009320:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	69d9      	ldr	r1, [r3, #28]
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	689a      	ldr	r2, [r3, #8]
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	430a      	orrs	r2, r1
 8009332:	61da      	str	r2, [r3, #28]
 8009334:	e01b      	b.n	800936e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	6818      	ldr	r0, [r3, #0]
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	6819      	ldr	r1, [r3, #0]
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	685a      	ldr	r2, [r3, #4]
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	68db      	ldr	r3, [r3, #12]
 8009346:	f000 fd15 	bl	8009d74 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	69da      	ldr	r2, [r3, #28]
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009358:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	69d9      	ldr	r1, [r3, #28]
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	689b      	ldr	r3, [r3, #8]
 8009364:	021a      	lsls	r2, r3, #8
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	430a      	orrs	r2, r1
 800936c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2200      	movs	r2, #0
 8009372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009376:	2300      	movs	r3, #0
}
 8009378:	4618      	mov	r0, r3
 800937a:	3710      	adds	r7, #16
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}

08009380 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b084      	sub	sp, #16
 8009384:	af00      	add	r7, sp, #0
 8009386:	60f8      	str	r0, [r7, #12]
 8009388:	60b9      	str	r1, [r7, #8]
 800938a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009392:	2b01      	cmp	r3, #1
 8009394:	d101      	bne.n	800939a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009396:	2302      	movs	r3, #2
 8009398:	e0ac      	b.n	80094f4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2201      	movs	r2, #1
 800939e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2b0c      	cmp	r3, #12
 80093a6:	f200 809f 	bhi.w	80094e8 <HAL_TIM_PWM_ConfigChannel+0x168>
 80093aa:	a201      	add	r2, pc, #4	; (adr r2, 80093b0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80093ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093b0:	080093e5 	.word	0x080093e5
 80093b4:	080094e9 	.word	0x080094e9
 80093b8:	080094e9 	.word	0x080094e9
 80093bc:	080094e9 	.word	0x080094e9
 80093c0:	08009425 	.word	0x08009425
 80093c4:	080094e9 	.word	0x080094e9
 80093c8:	080094e9 	.word	0x080094e9
 80093cc:	080094e9 	.word	0x080094e9
 80093d0:	08009467 	.word	0x08009467
 80093d4:	080094e9 	.word	0x080094e9
 80093d8:	080094e9 	.word	0x080094e9
 80093dc:	080094e9 	.word	0x080094e9
 80093e0:	080094a7 	.word	0x080094a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	68b9      	ldr	r1, [r7, #8]
 80093ea:	4618      	mov	r0, r3
 80093ec:	f000 fa0c 	bl	8009808 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	699a      	ldr	r2, [r3, #24]
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f042 0208 	orr.w	r2, r2, #8
 80093fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	699a      	ldr	r2, [r3, #24]
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f022 0204 	bic.w	r2, r2, #4
 800940e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	6999      	ldr	r1, [r3, #24]
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	691a      	ldr	r2, [r3, #16]
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	430a      	orrs	r2, r1
 8009420:	619a      	str	r2, [r3, #24]
      break;
 8009422:	e062      	b.n	80094ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	68b9      	ldr	r1, [r7, #8]
 800942a:	4618      	mov	r0, r3
 800942c:	f000 fa52 	bl	80098d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	699a      	ldr	r2, [r3, #24]
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800943e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	699a      	ldr	r2, [r3, #24]
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800944e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	6999      	ldr	r1, [r3, #24]
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	021a      	lsls	r2, r3, #8
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	430a      	orrs	r2, r1
 8009462:	619a      	str	r2, [r3, #24]
      break;
 8009464:	e041      	b.n	80094ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	68b9      	ldr	r1, [r7, #8]
 800946c:	4618      	mov	r0, r3
 800946e:	f000 fa9b 	bl	80099a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	69da      	ldr	r2, [r3, #28]
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f042 0208 	orr.w	r2, r2, #8
 8009480:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	69da      	ldr	r2, [r3, #28]
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f022 0204 	bic.w	r2, r2, #4
 8009490:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	69d9      	ldr	r1, [r3, #28]
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	691a      	ldr	r2, [r3, #16]
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	430a      	orrs	r2, r1
 80094a2:	61da      	str	r2, [r3, #28]
      break;
 80094a4:	e021      	b.n	80094ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	68b9      	ldr	r1, [r7, #8]
 80094ac:	4618      	mov	r0, r3
 80094ae:	f000 fae5 	bl	8009a7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	69da      	ldr	r2, [r3, #28]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80094c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	69da      	ldr	r2, [r3, #28]
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80094d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	69d9      	ldr	r1, [r3, #28]
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	691b      	ldr	r3, [r3, #16]
 80094dc:	021a      	lsls	r2, r3, #8
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	430a      	orrs	r2, r1
 80094e4:	61da      	str	r2, [r3, #28]
      break;
 80094e6:	e000      	b.n	80094ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80094e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2200      	movs	r2, #0
 80094ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80094f2:	2300      	movs	r3, #0
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3710      	adds	r7, #16
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}

080094fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
 8009504:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800950c:	2b01      	cmp	r3, #1
 800950e:	d101      	bne.n	8009514 <HAL_TIM_ConfigClockSource+0x18>
 8009510:	2302      	movs	r3, #2
 8009512:	e0b3      	b.n	800967c <HAL_TIM_ConfigClockSource+0x180>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2201      	movs	r2, #1
 8009518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2202      	movs	r2, #2
 8009520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009532:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800953a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800954c:	d03e      	beq.n	80095cc <HAL_TIM_ConfigClockSource+0xd0>
 800954e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009552:	f200 8087 	bhi.w	8009664 <HAL_TIM_ConfigClockSource+0x168>
 8009556:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800955a:	f000 8085 	beq.w	8009668 <HAL_TIM_ConfigClockSource+0x16c>
 800955e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009562:	d87f      	bhi.n	8009664 <HAL_TIM_ConfigClockSource+0x168>
 8009564:	2b70      	cmp	r3, #112	; 0x70
 8009566:	d01a      	beq.n	800959e <HAL_TIM_ConfigClockSource+0xa2>
 8009568:	2b70      	cmp	r3, #112	; 0x70
 800956a:	d87b      	bhi.n	8009664 <HAL_TIM_ConfigClockSource+0x168>
 800956c:	2b60      	cmp	r3, #96	; 0x60
 800956e:	d050      	beq.n	8009612 <HAL_TIM_ConfigClockSource+0x116>
 8009570:	2b60      	cmp	r3, #96	; 0x60
 8009572:	d877      	bhi.n	8009664 <HAL_TIM_ConfigClockSource+0x168>
 8009574:	2b50      	cmp	r3, #80	; 0x50
 8009576:	d03c      	beq.n	80095f2 <HAL_TIM_ConfigClockSource+0xf6>
 8009578:	2b50      	cmp	r3, #80	; 0x50
 800957a:	d873      	bhi.n	8009664 <HAL_TIM_ConfigClockSource+0x168>
 800957c:	2b40      	cmp	r3, #64	; 0x40
 800957e:	d058      	beq.n	8009632 <HAL_TIM_ConfigClockSource+0x136>
 8009580:	2b40      	cmp	r3, #64	; 0x40
 8009582:	d86f      	bhi.n	8009664 <HAL_TIM_ConfigClockSource+0x168>
 8009584:	2b30      	cmp	r3, #48	; 0x30
 8009586:	d064      	beq.n	8009652 <HAL_TIM_ConfigClockSource+0x156>
 8009588:	2b30      	cmp	r3, #48	; 0x30
 800958a:	d86b      	bhi.n	8009664 <HAL_TIM_ConfigClockSource+0x168>
 800958c:	2b20      	cmp	r3, #32
 800958e:	d060      	beq.n	8009652 <HAL_TIM_ConfigClockSource+0x156>
 8009590:	2b20      	cmp	r3, #32
 8009592:	d867      	bhi.n	8009664 <HAL_TIM_ConfigClockSource+0x168>
 8009594:	2b00      	cmp	r3, #0
 8009596:	d05c      	beq.n	8009652 <HAL_TIM_ConfigClockSource+0x156>
 8009598:	2b10      	cmp	r3, #16
 800959a:	d05a      	beq.n	8009652 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800959c:	e062      	b.n	8009664 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6818      	ldr	r0, [r3, #0]
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	6899      	ldr	r1, [r3, #8]
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	685a      	ldr	r2, [r3, #4]
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	68db      	ldr	r3, [r3, #12]
 80095ae:	f000 fc37 	bl	8009e20 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80095c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	68fa      	ldr	r2, [r7, #12]
 80095c8:	609a      	str	r2, [r3, #8]
      break;
 80095ca:	e04e      	b.n	800966a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6818      	ldr	r0, [r3, #0]
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	6899      	ldr	r1, [r3, #8]
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	685a      	ldr	r2, [r3, #4]
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	f000 fc20 	bl	8009e20 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	689a      	ldr	r2, [r3, #8]
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80095ee:	609a      	str	r2, [r3, #8]
      break;
 80095f0:	e03b      	b.n	800966a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6818      	ldr	r0, [r3, #0]
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	6859      	ldr	r1, [r3, #4]
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	461a      	mov	r2, r3
 8009600:	f000 fae4 	bl	8009bcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	2150      	movs	r1, #80	; 0x50
 800960a:	4618      	mov	r0, r3
 800960c:	f000 fbee 	bl	8009dec <TIM_ITRx_SetConfig>
      break;
 8009610:	e02b      	b.n	800966a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6818      	ldr	r0, [r3, #0]
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	6859      	ldr	r1, [r3, #4]
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	68db      	ldr	r3, [r3, #12]
 800961e:	461a      	mov	r2, r3
 8009620:	f000 fb3e 	bl	8009ca0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	2160      	movs	r1, #96	; 0x60
 800962a:	4618      	mov	r0, r3
 800962c:	f000 fbde 	bl	8009dec <TIM_ITRx_SetConfig>
      break;
 8009630:	e01b      	b.n	800966a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6818      	ldr	r0, [r3, #0]
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	6859      	ldr	r1, [r3, #4]
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	68db      	ldr	r3, [r3, #12]
 800963e:	461a      	mov	r2, r3
 8009640:	f000 fac4 	bl	8009bcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	2140      	movs	r1, #64	; 0x40
 800964a:	4618      	mov	r0, r3
 800964c:	f000 fbce 	bl	8009dec <TIM_ITRx_SetConfig>
      break;
 8009650:	e00b      	b.n	800966a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681a      	ldr	r2, [r3, #0]
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4619      	mov	r1, r3
 800965c:	4610      	mov	r0, r2
 800965e:	f000 fbc5 	bl	8009dec <TIM_ITRx_SetConfig>
        break;
 8009662:	e002      	b.n	800966a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009664:	bf00      	nop
 8009666:	e000      	b.n	800966a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009668:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2201      	movs	r2, #1
 800966e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2200      	movs	r2, #0
 8009676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800967a:	2300      	movs	r3, #0
}
 800967c:	4618      	mov	r0, r3
 800967e:	3710      	adds	r7, #16
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}

08009684 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009684:	b480      	push	{r7}
 8009686:	b085      	sub	sp, #20
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800968e:	2300      	movs	r3, #0
 8009690:	60fb      	str	r3, [r7, #12]
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	2b0c      	cmp	r3, #12
 8009696:	d831      	bhi.n	80096fc <HAL_TIM_ReadCapturedValue+0x78>
 8009698:	a201      	add	r2, pc, #4	; (adr r2, 80096a0 <HAL_TIM_ReadCapturedValue+0x1c>)
 800969a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800969e:	bf00      	nop
 80096a0:	080096d5 	.word	0x080096d5
 80096a4:	080096fd 	.word	0x080096fd
 80096a8:	080096fd 	.word	0x080096fd
 80096ac:	080096fd 	.word	0x080096fd
 80096b0:	080096df 	.word	0x080096df
 80096b4:	080096fd 	.word	0x080096fd
 80096b8:	080096fd 	.word	0x080096fd
 80096bc:	080096fd 	.word	0x080096fd
 80096c0:	080096e9 	.word	0x080096e9
 80096c4:	080096fd 	.word	0x080096fd
 80096c8:	080096fd 	.word	0x080096fd
 80096cc:	080096fd 	.word	0x080096fd
 80096d0:	080096f3 	.word	0x080096f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096da:	60fb      	str	r3, [r7, #12]

      break;
 80096dc:	e00f      	b.n	80096fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096e4:	60fb      	str	r3, [r7, #12]

      break;
 80096e6:	e00a      	b.n	80096fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096ee:	60fb      	str	r3, [r7, #12]

      break;
 80096f0:	e005      	b.n	80096fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f8:	60fb      	str	r3, [r7, #12]

      break;
 80096fa:	e000      	b.n	80096fe <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80096fc:	bf00      	nop
  }

  return tmpreg;
 80096fe:	68fb      	ldr	r3, [r7, #12]
}
 8009700:	4618      	mov	r0, r3
 8009702:	3714      	adds	r7, #20
 8009704:	46bd      	mov	sp, r7
 8009706:	bc80      	pop	{r7}
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop

0800970c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009714:	bf00      	nop
 8009716:	370c      	adds	r7, #12
 8009718:	46bd      	mov	sp, r7
 800971a:	bc80      	pop	{r7}
 800971c:	4770      	bx	lr

0800971e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800971e:	b480      	push	{r7}
 8009720:	b083      	sub	sp, #12
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009726:	bf00      	nop
 8009728:	370c      	adds	r7, #12
 800972a:	46bd      	mov	sp, r7
 800972c:	bc80      	pop	{r7}
 800972e:	4770      	bx	lr

08009730 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009730:	b480      	push	{r7}
 8009732:	b083      	sub	sp, #12
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009738:	bf00      	nop
 800973a:	370c      	adds	r7, #12
 800973c:	46bd      	mov	sp, r7
 800973e:	bc80      	pop	{r7}
 8009740:	4770      	bx	lr
	...

08009744 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009744:	b480      	push	{r7}
 8009746:	b085      	sub	sp, #20
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	4a29      	ldr	r2, [pc, #164]	; (80097fc <TIM_Base_SetConfig+0xb8>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d00b      	beq.n	8009774 <TIM_Base_SetConfig+0x30>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009762:	d007      	beq.n	8009774 <TIM_Base_SetConfig+0x30>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	4a26      	ldr	r2, [pc, #152]	; (8009800 <TIM_Base_SetConfig+0xbc>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d003      	beq.n	8009774 <TIM_Base_SetConfig+0x30>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4a25      	ldr	r2, [pc, #148]	; (8009804 <TIM_Base_SetConfig+0xc0>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d108      	bne.n	8009786 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800977a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	68fa      	ldr	r2, [r7, #12]
 8009782:	4313      	orrs	r3, r2
 8009784:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	4a1c      	ldr	r2, [pc, #112]	; (80097fc <TIM_Base_SetConfig+0xb8>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d00b      	beq.n	80097a6 <TIM_Base_SetConfig+0x62>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009794:	d007      	beq.n	80097a6 <TIM_Base_SetConfig+0x62>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	4a19      	ldr	r2, [pc, #100]	; (8009800 <TIM_Base_SetConfig+0xbc>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d003      	beq.n	80097a6 <TIM_Base_SetConfig+0x62>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a18      	ldr	r2, [pc, #96]	; (8009804 <TIM_Base_SetConfig+0xc0>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d108      	bne.n	80097b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	68db      	ldr	r3, [r3, #12]
 80097b2:	68fa      	ldr	r2, [r7, #12]
 80097b4:	4313      	orrs	r3, r2
 80097b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	695b      	ldr	r3, [r3, #20]
 80097c2:	4313      	orrs	r3, r2
 80097c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	68fa      	ldr	r2, [r7, #12]
 80097ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	689a      	ldr	r2, [r3, #8]
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	681a      	ldr	r2, [r3, #0]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	4a07      	ldr	r2, [pc, #28]	; (80097fc <TIM_Base_SetConfig+0xb8>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d103      	bne.n	80097ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	691a      	ldr	r2, [r3, #16]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2201      	movs	r2, #1
 80097f0:	615a      	str	r2, [r3, #20]
}
 80097f2:	bf00      	nop
 80097f4:	3714      	adds	r7, #20
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bc80      	pop	{r7}
 80097fa:	4770      	bx	lr
 80097fc:	40012c00 	.word	0x40012c00
 8009800:	40000400 	.word	0x40000400
 8009804:	40000800 	.word	0x40000800

08009808 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009808:	b480      	push	{r7}
 800980a:	b087      	sub	sp, #28
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
 8009810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6a1b      	ldr	r3, [r3, #32]
 8009816:	f023 0201 	bic.w	r2, r3, #1
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6a1b      	ldr	r3, [r3, #32]
 8009822:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	699b      	ldr	r3, [r3, #24]
 800982e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f023 0303 	bic.w	r3, r3, #3
 800983e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	68fa      	ldr	r2, [r7, #12]
 8009846:	4313      	orrs	r3, r2
 8009848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	f023 0302 	bic.w	r3, r3, #2
 8009850:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	697a      	ldr	r2, [r7, #20]
 8009858:	4313      	orrs	r3, r2
 800985a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	4a1c      	ldr	r2, [pc, #112]	; (80098d0 <TIM_OC1_SetConfig+0xc8>)
 8009860:	4293      	cmp	r3, r2
 8009862:	d10c      	bne.n	800987e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	f023 0308 	bic.w	r3, r3, #8
 800986a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	68db      	ldr	r3, [r3, #12]
 8009870:	697a      	ldr	r2, [r7, #20]
 8009872:	4313      	orrs	r3, r2
 8009874:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	f023 0304 	bic.w	r3, r3, #4
 800987c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	4a13      	ldr	r2, [pc, #76]	; (80098d0 <TIM_OC1_SetConfig+0xc8>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d111      	bne.n	80098aa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800988c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009894:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	695b      	ldr	r3, [r3, #20]
 800989a:	693a      	ldr	r2, [r7, #16]
 800989c:	4313      	orrs	r3, r2
 800989e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	699b      	ldr	r3, [r3, #24]
 80098a4:	693a      	ldr	r2, [r7, #16]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	693a      	ldr	r2, [r7, #16]
 80098ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	68fa      	ldr	r2, [r7, #12]
 80098b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	685a      	ldr	r2, [r3, #4]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	697a      	ldr	r2, [r7, #20]
 80098c2:	621a      	str	r2, [r3, #32]
}
 80098c4:	bf00      	nop
 80098c6:	371c      	adds	r7, #28
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bc80      	pop	{r7}
 80098cc:	4770      	bx	lr
 80098ce:	bf00      	nop
 80098d0:	40012c00 	.word	0x40012c00

080098d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b087      	sub	sp, #28
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6a1b      	ldr	r3, [r3, #32]
 80098e2:	f023 0210 	bic.w	r2, r3, #16
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6a1b      	ldr	r3, [r3, #32]
 80098ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	699b      	ldr	r3, [r3, #24]
 80098fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800990a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	021b      	lsls	r3, r3, #8
 8009912:	68fa      	ldr	r2, [r7, #12]
 8009914:	4313      	orrs	r3, r2
 8009916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	f023 0320 	bic.w	r3, r3, #32
 800991e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	689b      	ldr	r3, [r3, #8]
 8009924:	011b      	lsls	r3, r3, #4
 8009926:	697a      	ldr	r2, [r7, #20]
 8009928:	4313      	orrs	r3, r2
 800992a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	4a1d      	ldr	r2, [pc, #116]	; (80099a4 <TIM_OC2_SetConfig+0xd0>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d10d      	bne.n	8009950 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800993a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	68db      	ldr	r3, [r3, #12]
 8009940:	011b      	lsls	r3, r3, #4
 8009942:	697a      	ldr	r2, [r7, #20]
 8009944:	4313      	orrs	r3, r2
 8009946:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800994e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	4a14      	ldr	r2, [pc, #80]	; (80099a4 <TIM_OC2_SetConfig+0xd0>)
 8009954:	4293      	cmp	r3, r2
 8009956:	d113      	bne.n	8009980 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800995e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009966:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	695b      	ldr	r3, [r3, #20]
 800996c:	009b      	lsls	r3, r3, #2
 800996e:	693a      	ldr	r2, [r7, #16]
 8009970:	4313      	orrs	r3, r2
 8009972:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	699b      	ldr	r3, [r3, #24]
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	693a      	ldr	r2, [r7, #16]
 800997c:	4313      	orrs	r3, r2
 800997e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	693a      	ldr	r2, [r7, #16]
 8009984:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	68fa      	ldr	r2, [r7, #12]
 800998a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	685a      	ldr	r2, [r3, #4]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	697a      	ldr	r2, [r7, #20]
 8009998:	621a      	str	r2, [r3, #32]
}
 800999a:	bf00      	nop
 800999c:	371c      	adds	r7, #28
 800999e:	46bd      	mov	sp, r7
 80099a0:	bc80      	pop	{r7}
 80099a2:	4770      	bx	lr
 80099a4:	40012c00 	.word	0x40012c00

080099a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b087      	sub	sp, #28
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6a1b      	ldr	r3, [r3, #32]
 80099b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6a1b      	ldr	r3, [r3, #32]
 80099c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	685b      	ldr	r3, [r3, #4]
 80099c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	69db      	ldr	r3, [r3, #28]
 80099ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	f023 0303 	bic.w	r3, r3, #3
 80099de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	68fa      	ldr	r2, [r7, #12]
 80099e6:	4313      	orrs	r3, r2
 80099e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80099f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	689b      	ldr	r3, [r3, #8]
 80099f6:	021b      	lsls	r3, r3, #8
 80099f8:	697a      	ldr	r2, [r7, #20]
 80099fa:	4313      	orrs	r3, r2
 80099fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	4a1d      	ldr	r2, [pc, #116]	; (8009a78 <TIM_OC3_SetConfig+0xd0>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d10d      	bne.n	8009a22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	68db      	ldr	r3, [r3, #12]
 8009a12:	021b      	lsls	r3, r3, #8
 8009a14:	697a      	ldr	r2, [r7, #20]
 8009a16:	4313      	orrs	r3, r2
 8009a18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	4a14      	ldr	r2, [pc, #80]	; (8009a78 <TIM_OC3_SetConfig+0xd0>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d113      	bne.n	8009a52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009a38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	695b      	ldr	r3, [r3, #20]
 8009a3e:	011b      	lsls	r3, r3, #4
 8009a40:	693a      	ldr	r2, [r7, #16]
 8009a42:	4313      	orrs	r3, r2
 8009a44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	699b      	ldr	r3, [r3, #24]
 8009a4a:	011b      	lsls	r3, r3, #4
 8009a4c:	693a      	ldr	r2, [r7, #16]
 8009a4e:	4313      	orrs	r3, r2
 8009a50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	693a      	ldr	r2, [r7, #16]
 8009a56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	68fa      	ldr	r2, [r7, #12]
 8009a5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	685a      	ldr	r2, [r3, #4]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	697a      	ldr	r2, [r7, #20]
 8009a6a:	621a      	str	r2, [r3, #32]
}
 8009a6c:	bf00      	nop
 8009a6e:	371c      	adds	r7, #28
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bc80      	pop	{r7}
 8009a74:	4770      	bx	lr
 8009a76:	bf00      	nop
 8009a78:	40012c00 	.word	0x40012c00

08009a7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b087      	sub	sp, #28
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
 8009a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a1b      	ldr	r3, [r3, #32]
 8009a8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6a1b      	ldr	r3, [r3, #32]
 8009a96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ab2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	021b      	lsls	r3, r3, #8
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	4313      	orrs	r3, r2
 8009abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009ac6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	689b      	ldr	r3, [r3, #8]
 8009acc:	031b      	lsls	r3, r3, #12
 8009ace:	693a      	ldr	r2, [r7, #16]
 8009ad0:	4313      	orrs	r3, r2
 8009ad2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4a0f      	ldr	r2, [pc, #60]	; (8009b14 <TIM_OC4_SetConfig+0x98>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d109      	bne.n	8009af0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009ae2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	695b      	ldr	r3, [r3, #20]
 8009ae8:	019b      	lsls	r3, r3, #6
 8009aea:	697a      	ldr	r2, [r7, #20]
 8009aec:	4313      	orrs	r3, r2
 8009aee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	697a      	ldr	r2, [r7, #20]
 8009af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	68fa      	ldr	r2, [r7, #12]
 8009afa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	685a      	ldr	r2, [r3, #4]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	693a      	ldr	r2, [r7, #16]
 8009b08:	621a      	str	r2, [r3, #32]
}
 8009b0a:	bf00      	nop
 8009b0c:	371c      	adds	r7, #28
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bc80      	pop	{r7}
 8009b12:	4770      	bx	lr
 8009b14:	40012c00 	.word	0x40012c00

08009b18 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b087      	sub	sp, #28
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	60f8      	str	r0, [r7, #12]
 8009b20:	60b9      	str	r1, [r7, #8]
 8009b22:	607a      	str	r2, [r7, #4]
 8009b24:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	6a1b      	ldr	r3, [r3, #32]
 8009b2a:	f023 0201 	bic.w	r2, r3, #1
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	699b      	ldr	r3, [r3, #24]
 8009b36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	6a1b      	ldr	r3, [r3, #32]
 8009b3c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	4a1f      	ldr	r2, [pc, #124]	; (8009bc0 <TIM_TI1_SetConfig+0xa8>)
 8009b42:	4293      	cmp	r3, r2
 8009b44:	d00b      	beq.n	8009b5e <TIM_TI1_SetConfig+0x46>
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b4c:	d007      	beq.n	8009b5e <TIM_TI1_SetConfig+0x46>
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	4a1c      	ldr	r2, [pc, #112]	; (8009bc4 <TIM_TI1_SetConfig+0xac>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d003      	beq.n	8009b5e <TIM_TI1_SetConfig+0x46>
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	4a1b      	ldr	r2, [pc, #108]	; (8009bc8 <TIM_TI1_SetConfig+0xb0>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d101      	bne.n	8009b62 <TIM_TI1_SetConfig+0x4a>
 8009b5e:	2301      	movs	r3, #1
 8009b60:	e000      	b.n	8009b64 <TIM_TI1_SetConfig+0x4c>
 8009b62:	2300      	movs	r3, #0
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d008      	beq.n	8009b7a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	f023 0303 	bic.w	r3, r3, #3
 8009b6e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009b70:	697a      	ldr	r2, [r7, #20]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	4313      	orrs	r3, r2
 8009b76:	617b      	str	r3, [r7, #20]
 8009b78:	e003      	b.n	8009b82 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	f043 0301 	orr.w	r3, r3, #1
 8009b80:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009b82:	697b      	ldr	r3, [r7, #20]
 8009b84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009b88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	011b      	lsls	r3, r3, #4
 8009b8e:	b2db      	uxtb	r3, r3
 8009b90:	697a      	ldr	r2, [r7, #20]
 8009b92:	4313      	orrs	r3, r2
 8009b94:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	f023 030a 	bic.w	r3, r3, #10
 8009b9c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	f003 030a 	and.w	r3, r3, #10
 8009ba4:	693a      	ldr	r2, [r7, #16]
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	697a      	ldr	r2, [r7, #20]
 8009bae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	693a      	ldr	r2, [r7, #16]
 8009bb4:	621a      	str	r2, [r3, #32]
}
 8009bb6:	bf00      	nop
 8009bb8:	371c      	adds	r7, #28
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bc80      	pop	{r7}
 8009bbe:	4770      	bx	lr
 8009bc0:	40012c00 	.word	0x40012c00
 8009bc4:	40000400 	.word	0x40000400
 8009bc8:	40000800 	.word	0x40000800

08009bcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b087      	sub	sp, #28
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6a1b      	ldr	r3, [r3, #32]
 8009bdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6a1b      	ldr	r3, [r3, #32]
 8009be2:	f023 0201 	bic.w	r2, r3, #1
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	699b      	ldr	r3, [r3, #24]
 8009bee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009bf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	011b      	lsls	r3, r3, #4
 8009bfc:	693a      	ldr	r2, [r7, #16]
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	f023 030a 	bic.w	r3, r3, #10
 8009c08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c0a:	697a      	ldr	r2, [r7, #20]
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	693a      	ldr	r2, [r7, #16]
 8009c16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	697a      	ldr	r2, [r7, #20]
 8009c1c:	621a      	str	r2, [r3, #32]
}
 8009c1e:	bf00      	nop
 8009c20:	371c      	adds	r7, #28
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bc80      	pop	{r7}
 8009c26:	4770      	bx	lr

08009c28 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b087      	sub	sp, #28
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	60f8      	str	r0, [r7, #12]
 8009c30:	60b9      	str	r1, [r7, #8]
 8009c32:	607a      	str	r2, [r7, #4]
 8009c34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	6a1b      	ldr	r3, [r3, #32]
 8009c3a:	f023 0210 	bic.w	r2, r3, #16
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	699b      	ldr	r3, [r3, #24]
 8009c46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6a1b      	ldr	r3, [r3, #32]
 8009c4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	021b      	lsls	r3, r3, #8
 8009c5a:	697a      	ldr	r2, [r7, #20]
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c60:	697b      	ldr	r3, [r7, #20]
 8009c62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009c66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	031b      	lsls	r3, r3, #12
 8009c6c:	b29b      	uxth	r3, r3
 8009c6e:	697a      	ldr	r2, [r7, #20]
 8009c70:	4313      	orrs	r3, r2
 8009c72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009c7a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	011b      	lsls	r3, r3, #4
 8009c80:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009c84:	693a      	ldr	r2, [r7, #16]
 8009c86:	4313      	orrs	r3, r2
 8009c88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	697a      	ldr	r2, [r7, #20]
 8009c8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	693a      	ldr	r2, [r7, #16]
 8009c94:	621a      	str	r2, [r3, #32]
}
 8009c96:	bf00      	nop
 8009c98:	371c      	adds	r7, #28
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bc80      	pop	{r7}
 8009c9e:	4770      	bx	lr

08009ca0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b087      	sub	sp, #28
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6a1b      	ldr	r3, [r3, #32]
 8009cb0:	f023 0210 	bic.w	r2, r3, #16
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	699b      	ldr	r3, [r3, #24]
 8009cbc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	6a1b      	ldr	r3, [r3, #32]
 8009cc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009cca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	031b      	lsls	r3, r3, #12
 8009cd0:	697a      	ldr	r2, [r7, #20]
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009cdc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	011b      	lsls	r3, r3, #4
 8009ce2:	693a      	ldr	r2, [r7, #16]
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	697a      	ldr	r2, [r7, #20]
 8009cec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	693a      	ldr	r2, [r7, #16]
 8009cf2:	621a      	str	r2, [r3, #32]
}
 8009cf4:	bf00      	nop
 8009cf6:	371c      	adds	r7, #28
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bc80      	pop	{r7}
 8009cfc:	4770      	bx	lr

08009cfe <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009cfe:	b480      	push	{r7}
 8009d00:	b087      	sub	sp, #28
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	60f8      	str	r0, [r7, #12]
 8009d06:	60b9      	str	r1, [r7, #8]
 8009d08:	607a      	str	r2, [r7, #4]
 8009d0a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	6a1b      	ldr	r3, [r3, #32]
 8009d10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	69db      	ldr	r3, [r3, #28]
 8009d1c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	6a1b      	ldr	r3, [r3, #32]
 8009d22:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	f023 0303 	bic.w	r3, r3, #3
 8009d2a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8009d2c:	697a      	ldr	r2, [r7, #20]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	4313      	orrs	r3, r2
 8009d32:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d3a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	011b      	lsls	r3, r3, #4
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	697a      	ldr	r2, [r7, #20]
 8009d44:	4313      	orrs	r3, r2
 8009d46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8009d48:	693b      	ldr	r3, [r7, #16]
 8009d4a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009d4e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	021b      	lsls	r3, r3, #8
 8009d54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009d58:	693a      	ldr	r2, [r7, #16]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	697a      	ldr	r2, [r7, #20]
 8009d62:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	693a      	ldr	r2, [r7, #16]
 8009d68:	621a      	str	r2, [r3, #32]
}
 8009d6a:	bf00      	nop
 8009d6c:	371c      	adds	r7, #28
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bc80      	pop	{r7}
 8009d72:	4770      	bx	lr

08009d74 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b087      	sub	sp, #28
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
 8009d80:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	6a1b      	ldr	r3, [r3, #32]
 8009d86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	69db      	ldr	r3, [r3, #28]
 8009d92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6a1b      	ldr	r3, [r3, #32]
 8009d98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009da0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	021b      	lsls	r3, r3, #8
 8009da6:	697a      	ldr	r2, [r7, #20]
 8009da8:	4313      	orrs	r3, r2
 8009daa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009db2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	031b      	lsls	r3, r3, #12
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	697a      	ldr	r2, [r7, #20]
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009dc6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	031b      	lsls	r3, r3, #12
 8009dcc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009dd0:	693a      	ldr	r2, [r7, #16]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	697a      	ldr	r2, [r7, #20]
 8009dda:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	693a      	ldr	r2, [r7, #16]
 8009de0:	621a      	str	r2, [r3, #32]
}
 8009de2:	bf00      	nop
 8009de4:	371c      	adds	r7, #28
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bc80      	pop	{r7}
 8009dea:	4770      	bx	lr

08009dec <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b085      	sub	sp, #20
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	689b      	ldr	r3, [r3, #8]
 8009dfa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e02:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009e04:	683a      	ldr	r2, [r7, #0]
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	f043 0307 	orr.w	r3, r3, #7
 8009e0e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	68fa      	ldr	r2, [r7, #12]
 8009e14:	609a      	str	r2, [r3, #8]
}
 8009e16:	bf00      	nop
 8009e18:	3714      	adds	r7, #20
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bc80      	pop	{r7}
 8009e1e:	4770      	bx	lr

08009e20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b087      	sub	sp, #28
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	60f8      	str	r0, [r7, #12]
 8009e28:	60b9      	str	r1, [r7, #8]
 8009e2a:	607a      	str	r2, [r7, #4]
 8009e2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	689b      	ldr	r3, [r3, #8]
 8009e32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e34:	697b      	ldr	r3, [r7, #20]
 8009e36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	021a      	lsls	r2, r3, #8
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	431a      	orrs	r2, r3
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	4313      	orrs	r3, r2
 8009e48:	697a      	ldr	r2, [r7, #20]
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	697a      	ldr	r2, [r7, #20]
 8009e52:	609a      	str	r2, [r3, #8]
}
 8009e54:	bf00      	nop
 8009e56:	371c      	adds	r7, #28
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bc80      	pop	{r7}
 8009e5c:	4770      	bx	lr

08009e5e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009e5e:	b480      	push	{r7}
 8009e60:	b087      	sub	sp, #28
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	60f8      	str	r0, [r7, #12]
 8009e66:	60b9      	str	r1, [r7, #8]
 8009e68:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	f003 031f 	and.w	r3, r3, #31
 8009e70:	2201      	movs	r2, #1
 8009e72:	fa02 f303 	lsl.w	r3, r2, r3
 8009e76:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	6a1a      	ldr	r2, [r3, #32]
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	43db      	mvns	r3, r3
 8009e80:	401a      	ands	r2, r3
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	6a1a      	ldr	r2, [r3, #32]
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	f003 031f 	and.w	r3, r3, #31
 8009e90:	6879      	ldr	r1, [r7, #4]
 8009e92:	fa01 f303 	lsl.w	r3, r1, r3
 8009e96:	431a      	orrs	r2, r3
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	621a      	str	r2, [r3, #32]
}
 8009e9c:	bf00      	nop
 8009e9e:	371c      	adds	r7, #28
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bc80      	pop	{r7}
 8009ea4:	4770      	bx	lr
	...

08009ea8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b084      	sub	sp, #16
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
 8009eb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d109      	bne.n	8009ecc <HAL_TIMEx_PWMN_Start+0x24>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009ebe:	b2db      	uxtb	r3, r3
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	bf14      	ite	ne
 8009ec4:	2301      	movne	r3, #1
 8009ec6:	2300      	moveq	r3, #0
 8009ec8:	b2db      	uxtb	r3, r3
 8009eca:	e022      	b.n	8009f12 <HAL_TIMEx_PWMN_Start+0x6a>
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	2b04      	cmp	r3, #4
 8009ed0:	d109      	bne.n	8009ee6 <HAL_TIMEx_PWMN_Start+0x3e>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009ed8:	b2db      	uxtb	r3, r3
 8009eda:	2b01      	cmp	r3, #1
 8009edc:	bf14      	ite	ne
 8009ede:	2301      	movne	r3, #1
 8009ee0:	2300      	moveq	r3, #0
 8009ee2:	b2db      	uxtb	r3, r3
 8009ee4:	e015      	b.n	8009f12 <HAL_TIMEx_PWMN_Start+0x6a>
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	2b08      	cmp	r3, #8
 8009eea:	d109      	bne.n	8009f00 <HAL_TIMEx_PWMN_Start+0x58>
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	2b01      	cmp	r3, #1
 8009ef6:	bf14      	ite	ne
 8009ef8:	2301      	movne	r3, #1
 8009efa:	2300      	moveq	r3, #0
 8009efc:	b2db      	uxtb	r3, r3
 8009efe:	e008      	b.n	8009f12 <HAL_TIMEx_PWMN_Start+0x6a>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f06:	b2db      	uxtb	r3, r3
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	bf14      	ite	ne
 8009f0c:	2301      	movne	r3, #1
 8009f0e:	2300      	moveq	r3, #0
 8009f10:	b2db      	uxtb	r3, r3
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d001      	beq.n	8009f1a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009f16:	2301      	movs	r3, #1
 8009f18:	e059      	b.n	8009fce <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d104      	bne.n	8009f2a <HAL_TIMEx_PWMN_Start+0x82>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2202      	movs	r2, #2
 8009f24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009f28:	e013      	b.n	8009f52 <HAL_TIMEx_PWMN_Start+0xaa>
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	2b04      	cmp	r3, #4
 8009f2e:	d104      	bne.n	8009f3a <HAL_TIMEx_PWMN_Start+0x92>
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2202      	movs	r2, #2
 8009f34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009f38:	e00b      	b.n	8009f52 <HAL_TIMEx_PWMN_Start+0xaa>
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	2b08      	cmp	r3, #8
 8009f3e:	d104      	bne.n	8009f4a <HAL_TIMEx_PWMN_Start+0xa2>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2202      	movs	r2, #2
 8009f44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009f48:	e003      	b.n	8009f52 <HAL_TIMEx_PWMN_Start+0xaa>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2202      	movs	r2, #2
 8009f4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2204      	movs	r2, #4
 8009f58:	6839      	ldr	r1, [r7, #0]
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f000 f903 	bl	800a166 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009f6e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	4a18      	ldr	r2, [pc, #96]	; (8009fd8 <HAL_TIMEx_PWMN_Start+0x130>)
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d00e      	beq.n	8009f98 <HAL_TIMEx_PWMN_Start+0xf0>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f82:	d009      	beq.n	8009f98 <HAL_TIMEx_PWMN_Start+0xf0>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	4a14      	ldr	r2, [pc, #80]	; (8009fdc <HAL_TIMEx_PWMN_Start+0x134>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d004      	beq.n	8009f98 <HAL_TIMEx_PWMN_Start+0xf0>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	4a13      	ldr	r2, [pc, #76]	; (8009fe0 <HAL_TIMEx_PWMN_Start+0x138>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d111      	bne.n	8009fbc <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	f003 0307 	and.w	r3, r3, #7
 8009fa2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	2b06      	cmp	r3, #6
 8009fa8:	d010      	beq.n	8009fcc <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f042 0201 	orr.w	r2, r2, #1
 8009fb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fba:	e007      	b.n	8009fcc <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	681a      	ldr	r2, [r3, #0]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f042 0201 	orr.w	r2, r2, #1
 8009fca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009fcc:	2300      	movs	r3, #0
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3710      	adds	r7, #16
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	40012c00 	.word	0x40012c00
 8009fdc:	40000400 	.word	0x40000400
 8009fe0:	40000800 	.word	0x40000800

08009fe4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b085      	sub	sp, #20
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
 8009fec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	d101      	bne.n	8009ffc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009ff8:	2302      	movs	r3, #2
 8009ffa:	e046      	b.n	800a08a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2201      	movs	r2, #1
 800a000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2202      	movs	r2, #2
 800a008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	689b      	ldr	r3, [r3, #8]
 800a01a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a022:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	68fa      	ldr	r2, [r7, #12]
 800a034:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	4a16      	ldr	r2, [pc, #88]	; (800a094 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d00e      	beq.n	800a05e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a048:	d009      	beq.n	800a05e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a12      	ldr	r2, [pc, #72]	; (800a098 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d004      	beq.n	800a05e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a10      	ldr	r2, [pc, #64]	; (800a09c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d10c      	bne.n	800a078 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a064:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	68ba      	ldr	r2, [r7, #8]
 800a06c:	4313      	orrs	r3, r2
 800a06e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	68ba      	ldr	r2, [r7, #8]
 800a076:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2201      	movs	r2, #1
 800a07c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2200      	movs	r2, #0
 800a084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a088:	2300      	movs	r3, #0
}
 800a08a:	4618      	mov	r0, r3
 800a08c:	3714      	adds	r7, #20
 800a08e:	46bd      	mov	sp, r7
 800a090:	bc80      	pop	{r7}
 800a092:	4770      	bx	lr
 800a094:	40012c00 	.word	0x40012c00
 800a098:	40000400 	.word	0x40000400
 800a09c:	40000800 	.word	0x40000800

0800a0a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b085      	sub	sp, #20
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
 800a0a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d101      	bne.n	800a0bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a0b8:	2302      	movs	r3, #2
 800a0ba:	e03d      	b.n	800a138 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2201      	movs	r2, #1
 800a0c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	68db      	ldr	r3, [r3, #12]
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	4313      	orrs	r3, r2
 800a0de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	691b      	ldr	r3, [r3, #16]
 800a106:	4313      	orrs	r3, r2
 800a108:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	695b      	ldr	r3, [r3, #20]
 800a114:	4313      	orrs	r3, r2
 800a116:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	69db      	ldr	r3, [r3, #28]
 800a122:	4313      	orrs	r3, r2
 800a124:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2200      	movs	r2, #0
 800a132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a136:	2300      	movs	r3, #0
}
 800a138:	4618      	mov	r0, r3
 800a13a:	3714      	adds	r7, #20
 800a13c:	46bd      	mov	sp, r7
 800a13e:	bc80      	pop	{r7}
 800a140:	4770      	bx	lr

0800a142 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a142:	b480      	push	{r7}
 800a144:	b083      	sub	sp, #12
 800a146:	af00      	add	r7, sp, #0
 800a148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a14a:	bf00      	nop
 800a14c:	370c      	adds	r7, #12
 800a14e:	46bd      	mov	sp, r7
 800a150:	bc80      	pop	{r7}
 800a152:	4770      	bx	lr

0800a154 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a154:	b480      	push	{r7}
 800a156:	b083      	sub	sp, #12
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a15c:	bf00      	nop
 800a15e:	370c      	adds	r7, #12
 800a160:	46bd      	mov	sp, r7
 800a162:	bc80      	pop	{r7}
 800a164:	4770      	bx	lr

0800a166 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800a166:	b480      	push	{r7}
 800a168:	b087      	sub	sp, #28
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	60f8      	str	r0, [r7, #12]
 800a16e:	60b9      	str	r1, [r7, #8]
 800a170:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	f003 031f 	and.w	r3, r3, #31
 800a178:	2204      	movs	r2, #4
 800a17a:	fa02 f303 	lsl.w	r3, r2, r3
 800a17e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6a1a      	ldr	r2, [r3, #32]
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	43db      	mvns	r3, r3
 800a188:	401a      	ands	r2, r3
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	6a1a      	ldr	r2, [r3, #32]
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	f003 031f 	and.w	r3, r3, #31
 800a198:	6879      	ldr	r1, [r7, #4]
 800a19a:	fa01 f303 	lsl.w	r3, r1, r3
 800a19e:	431a      	orrs	r2, r3
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	621a      	str	r2, [r3, #32]
}
 800a1a4:	bf00      	nop
 800a1a6:	371c      	adds	r7, #28
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bc80      	pop	{r7}
 800a1ac:	4770      	bx	lr

0800a1ae <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a1ae:	b580      	push	{r7, lr}
 800a1b0:	b082      	sub	sp, #8
 800a1b2:	af00      	add	r7, sp, #0
 800a1b4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d101      	bne.n	800a1c0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a1bc:	2301      	movs	r3, #1
 800a1be:	e03f      	b.n	800a240 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a1c6:	b2db      	uxtb	r3, r3
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d106      	bne.n	800a1da <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f7fb f9af 	bl	8005538 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2224      	movs	r2, #36	; 0x24
 800a1de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	68da      	ldr	r2, [r3, #12]
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a1f0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f000 fd94 	bl	800ad20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	691a      	ldr	r2, [r3, #16]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a206:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	695a      	ldr	r2, [r3, #20]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a216:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	68da      	ldr	r2, [r3, #12]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a226:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2200      	movs	r2, #0
 800a22c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2220      	movs	r2, #32
 800a232:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2220      	movs	r2, #32
 800a23a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a23e:	2300      	movs	r3, #0
}
 800a240:	4618      	mov	r0, r3
 800a242:	3708      	adds	r7, #8
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}

0800a248 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d101      	bne.n	800a25a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800a256:	2301      	movs	r3, #1
 800a258:	e01e      	b.n	800a298 <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2224      	movs	r2, #36	; 0x24
 800a25e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	68da      	ldr	r2, [r3, #12]
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a270:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f7fb fa54 	bl	8005720 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2200      	movs	r2, #0
 800a27c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2200      	movs	r2, #0
 800a282:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2200      	movs	r2, #0
 800a28a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800a296:	2300      	movs	r3, #0
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3708      	adds	r7, #8
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b08a      	sub	sp, #40	; 0x28
 800a2a4:	af02      	add	r7, sp, #8
 800a2a6:	60f8      	str	r0, [r7, #12]
 800a2a8:	60b9      	str	r1, [r7, #8]
 800a2aa:	603b      	str	r3, [r7, #0]
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a2ba:	b2db      	uxtb	r3, r3
 800a2bc:	2b20      	cmp	r3, #32
 800a2be:	d17c      	bne.n	800a3ba <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d002      	beq.n	800a2cc <HAL_UART_Transmit+0x2c>
 800a2c6:	88fb      	ldrh	r3, [r7, #6]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d101      	bne.n	800a2d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	e075      	b.n	800a3bc <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a2d6:	2b01      	cmp	r3, #1
 800a2d8:	d101      	bne.n	800a2de <HAL_UART_Transmit+0x3e>
 800a2da:	2302      	movs	r3, #2
 800a2dc:	e06e      	b.n	800a3bc <HAL_UART_Transmit+0x11c>
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	2201      	movs	r2, #1
 800a2e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	2221      	movs	r2, #33	; 0x21
 800a2f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a2f4:	f7fb fc1e 	bl	8005b34 <HAL_GetTick>
 800a2f8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	88fa      	ldrh	r2, [r7, #6]
 800a2fe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	88fa      	ldrh	r2, [r7, #6]
 800a304:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	689b      	ldr	r3, [r3, #8]
 800a30a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a30e:	d108      	bne.n	800a322 <HAL_UART_Transmit+0x82>
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	691b      	ldr	r3, [r3, #16]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d104      	bne.n	800a322 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a318:	2300      	movs	r3, #0
 800a31a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	61bb      	str	r3, [r7, #24]
 800a320:	e003      	b.n	800a32a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a326:	2300      	movs	r3, #0
 800a328:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	2200      	movs	r2, #0
 800a32e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800a332:	e02a      	b.n	800a38a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	9300      	str	r3, [sp, #0]
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	2200      	movs	r2, #0
 800a33c:	2180      	movs	r1, #128	; 0x80
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f000 fb1d 	bl	800a97e <UART_WaitOnFlagUntilTimeout>
 800a344:	4603      	mov	r3, r0
 800a346:	2b00      	cmp	r3, #0
 800a348:	d001      	beq.n	800a34e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a34a:	2303      	movs	r3, #3
 800a34c:	e036      	b.n	800a3bc <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a34e:	69fb      	ldr	r3, [r7, #28]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d10b      	bne.n	800a36c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a354:	69bb      	ldr	r3, [r7, #24]
 800a356:	881b      	ldrh	r3, [r3, #0]
 800a358:	461a      	mov	r2, r3
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a362:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a364:	69bb      	ldr	r3, [r7, #24]
 800a366:	3302      	adds	r3, #2
 800a368:	61bb      	str	r3, [r7, #24]
 800a36a:	e007      	b.n	800a37c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a36c:	69fb      	ldr	r3, [r7, #28]
 800a36e:	781a      	ldrb	r2, [r3, #0]
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a376:	69fb      	ldr	r3, [r7, #28]
 800a378:	3301      	adds	r3, #1
 800a37a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a380:	b29b      	uxth	r3, r3
 800a382:	3b01      	subs	r3, #1
 800a384:	b29a      	uxth	r2, r3
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a38e:	b29b      	uxth	r3, r3
 800a390:	2b00      	cmp	r3, #0
 800a392:	d1cf      	bne.n	800a334 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	9300      	str	r3, [sp, #0]
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	2200      	movs	r2, #0
 800a39c:	2140      	movs	r1, #64	; 0x40
 800a39e:	68f8      	ldr	r0, [r7, #12]
 800a3a0:	f000 faed 	bl	800a97e <UART_WaitOnFlagUntilTimeout>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d001      	beq.n	800a3ae <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a3aa:	2303      	movs	r3, #3
 800a3ac:	e006      	b.n	800a3bc <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2220      	movs	r2, #32
 800a3b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	e000      	b.n	800a3bc <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a3ba:	2302      	movs	r3, #2
  }
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	3720      	adds	r7, #32
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}

0800a3c4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b086      	sub	sp, #24
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	60f8      	str	r0, [r7, #12]
 800a3cc:	60b9      	str	r1, [r7, #8]
 800a3ce:	4613      	mov	r3, r2
 800a3d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a3d8:	b2db      	uxtb	r3, r3
 800a3da:	2b20      	cmp	r3, #32
 800a3dc:	d166      	bne.n	800a4ac <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a3de:	68bb      	ldr	r3, [r7, #8]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d002      	beq.n	800a3ea <HAL_UART_Receive_DMA+0x26>
 800a3e4:	88fb      	ldrh	r3, [r7, #6]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d101      	bne.n	800a3ee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	e05f      	b.n	800a4ae <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a3f4:	2b01      	cmp	r3, #1
 800a3f6:	d101      	bne.n	800a3fc <HAL_UART_Receive_DMA+0x38>
 800a3f8:	2302      	movs	r3, #2
 800a3fa:	e058      	b.n	800a4ae <HAL_UART_Receive_DMA+0xea>
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	2201      	movs	r2, #1
 800a400:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800a404:	68ba      	ldr	r2, [r7, #8]
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	88fa      	ldrh	r2, [r7, #6]
 800a40e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	2200      	movs	r2, #0
 800a414:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	2222      	movs	r2, #34	; 0x22
 800a41a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a422:	4a25      	ldr	r2, [pc, #148]	; (800a4b8 <HAL_UART_Receive_DMA+0xf4>)
 800a424:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a42a:	4a24      	ldr	r2, [pc, #144]	; (800a4bc <HAL_UART_Receive_DMA+0xf8>)
 800a42c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a432:	4a23      	ldr	r2, [pc, #140]	; (800a4c0 <HAL_UART_Receive_DMA+0xfc>)
 800a434:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a43a:	2200      	movs	r2, #0
 800a43c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800a43e:	f107 0308 	add.w	r3, r7, #8
 800a442:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	3304      	adds	r3, #4
 800a44e:	4619      	mov	r1, r3
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	681a      	ldr	r2, [r3, #0]
 800a454:	88fb      	ldrh	r3, [r7, #6]
 800a456:	f7fb fd91 	bl	8005f7c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800a45a:	2300      	movs	r3, #0
 800a45c:	613b      	str	r3, [r7, #16]
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	613b      	str	r3, [r7, #16]
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	613b      	str	r3, [r7, #16]
 800a46e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	2200      	movs	r2, #0
 800a474:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	68da      	ldr	r2, [r3, #12]
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a486:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	695a      	ldr	r2, [r3, #20]
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f042 0201 	orr.w	r2, r2, #1
 800a496:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	695a      	ldr	r2, [r3, #20]
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a4a6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	e000      	b.n	800a4ae <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a4ac:	2302      	movs	r3, #2
  }
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	3718      	adds	r7, #24
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bd80      	pop	{r7, pc}
 800a4b6:	bf00      	nop
 800a4b8:	0800a867 	.word	0x0800a867
 800a4bc:	0800a8cf 	.word	0x0800a8cf
 800a4c0:	0800a8eb 	.word	0x0800a8eb

0800a4c4 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b084      	sub	sp, #16
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68da      	ldr	r2, [r3, #12]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 800a4de:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	695a      	ldr	r2, [r3, #20]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f022 0201 	bic.w	r2, r2, #1
 800a4ee:	615a      	str	r2, [r3, #20]

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d00f      	beq.n	800a518 <HAL_UART_Abort_IT+0x54>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	695b      	ldr	r3, [r3, #20]
 800a4fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a502:	2b00      	cmp	r3, #0
 800a504:	d004      	beq.n	800a510 <HAL_UART_Abort_IT+0x4c>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a50a:	4a3e      	ldr	r2, [pc, #248]	; (800a604 <HAL_UART_Abort_IT+0x140>)
 800a50c:	635a      	str	r2, [r3, #52]	; 0x34
 800a50e:	e003      	b.n	800a518 <HAL_UART_Abort_IT+0x54>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a514:	2200      	movs	r2, #0
 800a516:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d00f      	beq.n	800a540 <HAL_UART_Abort_IT+0x7c>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	695b      	ldr	r3, [r3, #20]
 800a526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d004      	beq.n	800a538 <HAL_UART_Abort_IT+0x74>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a532:	4a35      	ldr	r2, [pc, #212]	; (800a608 <HAL_UART_Abort_IT+0x144>)
 800a534:	635a      	str	r2, [r3, #52]	; 0x34
 800a536:	e003      	b.n	800a540 <HAL_UART_Abort_IT+0x7c>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a53c:	2200      	movs	r2, #0
 800a53e:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	695b      	ldr	r3, [r3, #20]
 800a546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d01a      	beq.n	800a584 <HAL_UART_Abort_IT+0xc0>
  {
    /* Disable DMA Tx at UART level */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	695a      	ldr	r2, [r3, #20]
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a55c:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a562:	2b00      	cmp	r3, #0
 800a564:	d00e      	beq.n	800a584 <HAL_UART_Abort_IT+0xc0>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a56a:	4618      	mov	r0, r3
 800a56c:	f7fb fd66 	bl	800603c <HAL_DMA_Abort_IT>
 800a570:	4603      	mov	r3, r0
 800a572:	2b00      	cmp	r3, #0
 800a574:	d004      	beq.n	800a580 <HAL_UART_Abort_IT+0xbc>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a57a:	2200      	movs	r2, #0
 800a57c:	635a      	str	r2, [r3, #52]	; 0x34
 800a57e:	e001      	b.n	800a584 <HAL_UART_Abort_IT+0xc0>
      }
      else
      {
        AbortCplt = 0x00U;
 800a580:	2300      	movs	r3, #0
 800a582:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	695b      	ldr	r3, [r3, #20]
 800a58a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d01c      	beq.n	800a5cc <HAL_UART_Abort_IT+0x108>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	695a      	ldr	r2, [r3, #20]
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a5a0:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d010      	beq.n	800a5cc <HAL_UART_Abort_IT+0x108>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f7fb fd44 	bl	800603c <HAL_DMA_Abort_IT>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d006      	beq.n	800a5c8 <HAL_UART_Abort_IT+0x104>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5be:	2200      	movs	r2, #0
 800a5c0:	635a      	str	r2, [r3, #52]	; 0x34
        AbortCplt = 0x01U;
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	60fb      	str	r3, [r7, #12]
 800a5c6:	e001      	b.n	800a5cc <HAL_UART_Abort_IT+0x108>
      }
      else
      {
        AbortCplt = 0x00U;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	2b01      	cmp	r3, #1
 800a5d0:	d113      	bne.n	800a5fa <HAL_UART_Abort_IT+0x136>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2220      	movs	r2, #32
 800a5e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    huart->RxState = HAL_UART_STATE_READY;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2220      	movs	r2, #32
 800a5f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f000 f92d 	bl	800a854 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800a5fa:	2300      	movs	r3, #0
}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	3710      	adds	r7, #16
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}
 800a604:	0800aa9f 	.word	0x0800aa9f
 800a608:	0800aaf9 	.word	0x0800aaf9

0800a60c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b088      	sub	sp, #32
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	695b      	ldr	r3, [r3, #20]
 800a62a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800a62c:	2300      	movs	r3, #0
 800a62e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800a630:	2300      	movs	r3, #0
 800a632:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a634:	69fb      	ldr	r3, [r7, #28]
 800a636:	f003 030f 	and.w	r3, r3, #15
 800a63a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800a63c:	693b      	ldr	r3, [r7, #16]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d10d      	bne.n	800a65e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a642:	69fb      	ldr	r3, [r7, #28]
 800a644:	f003 0320 	and.w	r3, r3, #32
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d008      	beq.n	800a65e <HAL_UART_IRQHandler+0x52>
 800a64c:	69bb      	ldr	r3, [r7, #24]
 800a64e:	f003 0320 	and.w	r3, r3, #32
 800a652:	2b00      	cmp	r3, #0
 800a654:	d003      	beq.n	800a65e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 fae2 	bl	800ac20 <UART_Receive_IT>
      return;
 800a65c:	e0d0      	b.n	800a800 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	2b00      	cmp	r3, #0
 800a662:	f000 80b0 	beq.w	800a7c6 <HAL_UART_IRQHandler+0x1ba>
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	f003 0301 	and.w	r3, r3, #1
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d105      	bne.n	800a67c <HAL_UART_IRQHandler+0x70>
 800a670:	69bb      	ldr	r3, [r7, #24]
 800a672:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a676:	2b00      	cmp	r3, #0
 800a678:	f000 80a5 	beq.w	800a7c6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a67c:	69fb      	ldr	r3, [r7, #28]
 800a67e:	f003 0301 	and.w	r3, r3, #1
 800a682:	2b00      	cmp	r3, #0
 800a684:	d00a      	beq.n	800a69c <HAL_UART_IRQHandler+0x90>
 800a686:	69bb      	ldr	r3, [r7, #24]
 800a688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d005      	beq.n	800a69c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a694:	f043 0201 	orr.w	r2, r3, #1
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a69c:	69fb      	ldr	r3, [r7, #28]
 800a69e:	f003 0304 	and.w	r3, r3, #4
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d00a      	beq.n	800a6bc <HAL_UART_IRQHandler+0xb0>
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	f003 0301 	and.w	r3, r3, #1
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d005      	beq.n	800a6bc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6b4:	f043 0202 	orr.w	r2, r3, #2
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a6bc:	69fb      	ldr	r3, [r7, #28]
 800a6be:	f003 0302 	and.w	r3, r3, #2
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d00a      	beq.n	800a6dc <HAL_UART_IRQHandler+0xd0>
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	f003 0301 	and.w	r3, r3, #1
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d005      	beq.n	800a6dc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6d4:	f043 0204 	orr.w	r2, r3, #4
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a6dc:	69fb      	ldr	r3, [r7, #28]
 800a6de:	f003 0308 	and.w	r3, r3, #8
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00f      	beq.n	800a706 <HAL_UART_IRQHandler+0xfa>
 800a6e6:	69bb      	ldr	r3, [r7, #24]
 800a6e8:	f003 0320 	and.w	r3, r3, #32
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d104      	bne.n	800a6fa <HAL_UART_IRQHandler+0xee>
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	f003 0301 	and.w	r3, r3, #1
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d005      	beq.n	800a706 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6fe:	f043 0208 	orr.w	r2, r3, #8
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d077      	beq.n	800a7fe <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a70e:	69fb      	ldr	r3, [r7, #28]
 800a710:	f003 0320 	and.w	r3, r3, #32
 800a714:	2b00      	cmp	r3, #0
 800a716:	d007      	beq.n	800a728 <HAL_UART_IRQHandler+0x11c>
 800a718:	69bb      	ldr	r3, [r7, #24]
 800a71a:	f003 0320 	and.w	r3, r3, #32
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d002      	beq.n	800a728 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f000 fa7c 	bl	800ac20 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	695b      	ldr	r3, [r3, #20]
 800a72e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a732:	2b00      	cmp	r3, #0
 800a734:	bf14      	ite	ne
 800a736:	2301      	movne	r3, #1
 800a738:	2300      	moveq	r3, #0
 800a73a:	b2db      	uxtb	r3, r3
 800a73c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a742:	f003 0308 	and.w	r3, r3, #8
 800a746:	2b00      	cmp	r3, #0
 800a748:	d102      	bne.n	800a750 <HAL_UART_IRQHandler+0x144>
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d031      	beq.n	800a7b4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a750:	6878      	ldr	r0, [r7, #4]
 800a752:	f000 f973 	bl	800aa3c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	695b      	ldr	r3, [r3, #20]
 800a75c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a760:	2b00      	cmp	r3, #0
 800a762:	d023      	beq.n	800a7ac <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	695a      	ldr	r2, [r3, #20]
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a772:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d013      	beq.n	800a7a4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a780:	4a21      	ldr	r2, [pc, #132]	; (800a808 <HAL_UART_IRQHandler+0x1fc>)
 800a782:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a788:	4618      	mov	r0, r3
 800a78a:	f7fb fc57 	bl	800603c <HAL_DMA_Abort_IT>
 800a78e:	4603      	mov	r3, r0
 800a790:	2b00      	cmp	r3, #0
 800a792:	d016      	beq.n	800a7c2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a79a:	687a      	ldr	r2, [r7, #4]
 800a79c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a79e:	4610      	mov	r0, r2
 800a7a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7a2:	e00e      	b.n	800a7c2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a7a4:	6878      	ldr	r0, [r7, #4]
 800a7a6:	f000 f84c 	bl	800a842 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7aa:	e00a      	b.n	800a7c2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	f000 f848 	bl	800a842 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7b2:	e006      	b.n	800a7c2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f000 f844 	bl	800a842 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2200      	movs	r2, #0
 800a7be:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800a7c0:	e01d      	b.n	800a7fe <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7c2:	bf00      	nop
    return;
 800a7c4:	e01b      	b.n	800a7fe <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a7c6:	69fb      	ldr	r3, [r7, #28]
 800a7c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d008      	beq.n	800a7e2 <HAL_UART_IRQHandler+0x1d6>
 800a7d0:	69bb      	ldr	r3, [r7, #24]
 800a7d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d003      	beq.n	800a7e2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f000 f9b9 	bl	800ab52 <UART_Transmit_IT>
    return;
 800a7e0:	e00e      	b.n	800a800 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a7e2:	69fb      	ldr	r3, [r7, #28]
 800a7e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d009      	beq.n	800a800 <HAL_UART_IRQHandler+0x1f4>
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d004      	beq.n	800a800 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f000 f9fa 	bl	800abf0 <UART_EndTransmit_IT>
    return;
 800a7fc:	e000      	b.n	800a800 <HAL_UART_IRQHandler+0x1f4>
    return;
 800a7fe:	bf00      	nop
  }
}
 800a800:	3720      	adds	r7, #32
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
 800a806:	bf00      	nop
 800a808:	0800aa77 	.word	0x0800aa77

0800a80c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b083      	sub	sp, #12
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a814:	bf00      	nop
 800a816:	370c      	adds	r7, #12
 800a818:	46bd      	mov	sp, r7
 800a81a:	bc80      	pop	{r7}
 800a81c:	4770      	bx	lr

0800a81e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a81e:	b480      	push	{r7}
 800a820:	b083      	sub	sp, #12
 800a822:	af00      	add	r7, sp, #0
 800a824:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a826:	bf00      	nop
 800a828:	370c      	adds	r7, #12
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bc80      	pop	{r7}
 800a82e:	4770      	bx	lr

0800a830 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a830:	b480      	push	{r7}
 800a832:	b083      	sub	sp, #12
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a838:	bf00      	nop
 800a83a:	370c      	adds	r7, #12
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bc80      	pop	{r7}
 800a840:	4770      	bx	lr

0800a842 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a842:	b480      	push	{r7}
 800a844:	b083      	sub	sp, #12
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a84a:	bf00      	nop
 800a84c:	370c      	adds	r7, #12
 800a84e:	46bd      	mov	sp, r7
 800a850:	bc80      	pop	{r7}
 800a852:	4770      	bx	lr

0800a854 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a854:	b480      	push	{r7}
 800a856:	b083      	sub	sp, #12
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a85c:	bf00      	nop
 800a85e:	370c      	adds	r7, #12
 800a860:	46bd      	mov	sp, r7
 800a862:	bc80      	pop	{r7}
 800a864:	4770      	bx	lr

0800a866 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a866:	b580      	push	{r7, lr}
 800a868:	b084      	sub	sp, #16
 800a86a:	af00      	add	r7, sp, #0
 800a86c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a872:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f003 0320 	and.w	r3, r3, #32
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d11e      	bne.n	800a8c0 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	2200      	movs	r2, #0
 800a886:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	68da      	ldr	r2, [r3, #12]
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a896:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	695a      	ldr	r2, [r3, #20]
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f022 0201 	bic.w	r2, r2, #1
 800a8a6:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	695a      	ldr	r2, [r3, #20]
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a8b6:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2220      	movs	r2, #32
 800a8bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800a8c0:	68f8      	ldr	r0, [r7, #12]
 800a8c2:	f7ff ffac 	bl	800a81e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8c6:	bf00      	nop
 800a8c8:	3710      	adds	r7, #16
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}

0800a8ce <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a8ce:	b580      	push	{r7, lr}
 800a8d0:	b084      	sub	sp, #16
 800a8d2:	af00      	add	r7, sp, #0
 800a8d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8da:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800a8dc:	68f8      	ldr	r0, [r7, #12]
 800a8de:	f7ff ffa7 	bl	800a830 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8e2:	bf00      	nop
 800a8e4:	3710      	adds	r7, #16
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bd80      	pop	{r7, pc}

0800a8ea <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a8ea:	b580      	push	{r7, lr}
 800a8ec:	b084      	sub	sp, #16
 800a8ee:	af00      	add	r7, sp, #0
 800a8f0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8fa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	695b      	ldr	r3, [r3, #20]
 800a902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a906:	2b00      	cmp	r3, #0
 800a908:	bf14      	ite	ne
 800a90a:	2301      	movne	r3, #1
 800a90c:	2300      	moveq	r3, #0
 800a90e:	b2db      	uxtb	r3, r3
 800a910:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a918:	b2db      	uxtb	r3, r3
 800a91a:	2b21      	cmp	r3, #33	; 0x21
 800a91c:	d108      	bne.n	800a930 <UART_DMAError+0x46>
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d005      	beq.n	800a930 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	2200      	movs	r2, #0
 800a928:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a92a:	68b8      	ldr	r0, [r7, #8]
 800a92c:	f000 f871 	bl	800aa12 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	695b      	ldr	r3, [r3, #20]
 800a936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	bf14      	ite	ne
 800a93e:	2301      	movne	r3, #1
 800a940:	2300      	moveq	r3, #0
 800a942:	b2db      	uxtb	r3, r3
 800a944:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a94c:	b2db      	uxtb	r3, r3
 800a94e:	2b22      	cmp	r3, #34	; 0x22
 800a950:	d108      	bne.n	800a964 <UART_DMAError+0x7a>
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d005      	beq.n	800a964 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	2200      	movs	r2, #0
 800a95c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a95e:	68b8      	ldr	r0, [r7, #8]
 800a960:	f000 f86c 	bl	800aa3c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a968:	f043 0210 	orr.w	r2, r3, #16
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a970:	68b8      	ldr	r0, [r7, #8]
 800a972:	f7ff ff66 	bl	800a842 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a976:	bf00      	nop
 800a978:	3710      	adds	r7, #16
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}

0800a97e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a97e:	b580      	push	{r7, lr}
 800a980:	b084      	sub	sp, #16
 800a982:	af00      	add	r7, sp, #0
 800a984:	60f8      	str	r0, [r7, #12]
 800a986:	60b9      	str	r1, [r7, #8]
 800a988:	603b      	str	r3, [r7, #0]
 800a98a:	4613      	mov	r3, r2
 800a98c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a98e:	e02c      	b.n	800a9ea <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a990:	69bb      	ldr	r3, [r7, #24]
 800a992:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a996:	d028      	beq.n	800a9ea <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a998:	69bb      	ldr	r3, [r7, #24]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d007      	beq.n	800a9ae <UART_WaitOnFlagUntilTimeout+0x30>
 800a99e:	f7fb f8c9 	bl	8005b34 <HAL_GetTick>
 800a9a2:	4602      	mov	r2, r0
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	1ad3      	subs	r3, r2, r3
 800a9a8:	69ba      	ldr	r2, [r7, #24]
 800a9aa:	429a      	cmp	r2, r3
 800a9ac:	d21d      	bcs.n	800a9ea <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	68da      	ldr	r2, [r3, #12]
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a9bc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	695a      	ldr	r2, [r3, #20]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f022 0201 	bic.w	r2, r2, #1
 800a9cc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	2220      	movs	r2, #32
 800a9d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2220      	movs	r2, #32
 800a9da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a9e6:	2303      	movs	r3, #3
 800a9e8:	e00f      	b.n	800aa0a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	681a      	ldr	r2, [r3, #0]
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	4013      	ands	r3, r2
 800a9f4:	68ba      	ldr	r2, [r7, #8]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	bf0c      	ite	eq
 800a9fa:	2301      	moveq	r3, #1
 800a9fc:	2300      	movne	r3, #0
 800a9fe:	b2db      	uxtb	r3, r3
 800aa00:	461a      	mov	r2, r3
 800aa02:	79fb      	ldrb	r3, [r7, #7]
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d0c3      	beq.n	800a990 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800aa08:	2300      	movs	r3, #0
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	3710      	adds	r7, #16
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}

0800aa12 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800aa12:	b480      	push	{r7}
 800aa14:	b083      	sub	sp, #12
 800aa16:	af00      	add	r7, sp, #0
 800aa18:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	68da      	ldr	r2, [r3, #12]
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800aa28:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2220      	movs	r2, #32
 800aa2e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800aa32:	bf00      	nop
 800aa34:	370c      	adds	r7, #12
 800aa36:	46bd      	mov	sp, r7
 800aa38:	bc80      	pop	{r7}
 800aa3a:	4770      	bx	lr

0800aa3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b083      	sub	sp, #12
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	68da      	ldr	r2, [r3, #12]
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800aa52:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	695a      	ldr	r2, [r3, #20]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f022 0201 	bic.w	r2, r2, #1
 800aa62:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2220      	movs	r2, #32
 800aa68:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800aa6c:	bf00      	nop
 800aa6e:	370c      	adds	r7, #12
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bc80      	pop	{r7}
 800aa74:	4770      	bx	lr

0800aa76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aa76:	b580      	push	{r7, lr}
 800aa78:	b084      	sub	sp, #16
 800aa7a:	af00      	add	r7, sp, #0
 800aa7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2200      	movs	r2, #0
 800aa88:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aa90:	68f8      	ldr	r0, [r7, #12]
 800aa92:	f7ff fed6 	bl	800a842 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aa96:	bf00      	nop
 800aa98:	3710      	adds	r7, #16
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}

0800aa9e <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800aa9e:	b580      	push	{r7, lr}
 800aaa0:	b084      	sub	sp, #16
 800aaa2:	af00      	add	r7, sp, #0
 800aaa4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaaa:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aab0:	2200      	movs	r2, #0
 800aab2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d004      	beq.n	800aac6 <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d114      	bne.n	800aaf0 <UART_DMATxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2200      	movs	r2, #0
 800aaca:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	2200      	movs	r2, #0
 800aad0:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2200      	movs	r2, #0
 800aad6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2220      	movs	r2, #32
 800aadc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	2220      	movs	r2, #32
 800aae4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800aae8:	68f8      	ldr	r0, [r7, #12]
 800aaea:	f7ff feb3 	bl	800a854 <HAL_UART_AbortCpltCallback>
 800aaee:	e000      	b.n	800aaf2 <UART_DMATxAbortCallback+0x54>
      return;
 800aaf0:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aaf2:	3710      	adds	r7, #16
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b084      	sub	sp, #16
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab04:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d004      	beq.n	800ab20 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d114      	bne.n	800ab4a <UART_DMARxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2200      	movs	r2, #0
 800ab24:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2200      	movs	r2, #0
 800ab30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	2220      	movs	r2, #32
 800ab36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	2220      	movs	r2, #32
 800ab3e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800ab42:	68f8      	ldr	r0, [r7, #12]
 800ab44:	f7ff fe86 	bl	800a854 <HAL_UART_AbortCpltCallback>
 800ab48:	e000      	b.n	800ab4c <UART_DMARxAbortCallback+0x54>
      return;
 800ab4a:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab4c:	3710      	adds	r7, #16
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}

0800ab52 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ab52:	b480      	push	{r7}
 800ab54:	b085      	sub	sp, #20
 800ab56:	af00      	add	r7, sp, #0
 800ab58:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ab60:	b2db      	uxtb	r3, r3
 800ab62:	2b21      	cmp	r3, #33	; 0x21
 800ab64:	d13e      	bne.n	800abe4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	689b      	ldr	r3, [r3, #8]
 800ab6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab6e:	d114      	bne.n	800ab9a <UART_Transmit_IT+0x48>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	691b      	ldr	r3, [r3, #16]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d110      	bne.n	800ab9a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6a1b      	ldr	r3, [r3, #32]
 800ab7c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	881b      	ldrh	r3, [r3, #0]
 800ab82:	461a      	mov	r2, r3
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ab8c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6a1b      	ldr	r3, [r3, #32]
 800ab92:	1c9a      	adds	r2, r3, #2
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	621a      	str	r2, [r3, #32]
 800ab98:	e008      	b.n	800abac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6a1b      	ldr	r3, [r3, #32]
 800ab9e:	1c59      	adds	r1, r3, #1
 800aba0:	687a      	ldr	r2, [r7, #4]
 800aba2:	6211      	str	r1, [r2, #32]
 800aba4:	781a      	ldrb	r2, [r3, #0]
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800abb0:	b29b      	uxth	r3, r3
 800abb2:	3b01      	subs	r3, #1
 800abb4:	b29b      	uxth	r3, r3
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	4619      	mov	r1, r3
 800abba:	84d1      	strh	r1, [r2, #38]	; 0x26
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d10f      	bne.n	800abe0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	68da      	ldr	r2, [r3, #12]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800abce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	68da      	ldr	r2, [r3, #12]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800abde:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800abe0:	2300      	movs	r3, #0
 800abe2:	e000      	b.n	800abe6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800abe4:	2302      	movs	r3, #2
  }
}
 800abe6:	4618      	mov	r0, r3
 800abe8:	3714      	adds	r7, #20
 800abea:	46bd      	mov	sp, r7
 800abec:	bc80      	pop	{r7}
 800abee:	4770      	bx	lr

0800abf0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	68da      	ldr	r2, [r3, #12]
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac06:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2220      	movs	r2, #32
 800ac0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f7ff fdfb 	bl	800a80c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ac16:	2300      	movs	r3, #0
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3708      	adds	r7, #8
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b084      	sub	sp, #16
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ac2e:	b2db      	uxtb	r3, r3
 800ac30:	2b22      	cmp	r3, #34	; 0x22
 800ac32:	d170      	bne.n	800ad16 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	689b      	ldr	r3, [r3, #8]
 800ac38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac3c:	d117      	bne.n	800ac6e <UART_Receive_IT+0x4e>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	691b      	ldr	r3, [r3, #16]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d113      	bne.n	800ac6e <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800ac46:	2300      	movs	r3, #0
 800ac48:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac4e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	685b      	ldr	r3, [r3, #4]
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac5c:	b29a      	uxth	r2, r3
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac66:	1c9a      	adds	r2, r3, #2
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	629a      	str	r2, [r3, #40]	; 0x28
 800ac6c:	e026      	b.n	800acbc <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac72:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800ac74:	2300      	movs	r3, #0
 800ac76:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	689b      	ldr	r3, [r3, #8]
 800ac7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac80:	d007      	beq.n	800ac92 <UART_Receive_IT+0x72>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	689b      	ldr	r3, [r3, #8]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d10a      	bne.n	800aca0 <UART_Receive_IT+0x80>
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	691b      	ldr	r3, [r3, #16]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d106      	bne.n	800aca0 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	685b      	ldr	r3, [r3, #4]
 800ac98:	b2da      	uxtb	r2, r3
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	701a      	strb	r2, [r3, #0]
 800ac9e:	e008      	b.n	800acb2 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	685b      	ldr	r3, [r3, #4]
 800aca6:	b2db      	uxtb	r3, r3
 800aca8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acac:	b2da      	uxtb	r2, r3
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acb6:	1c5a      	adds	r2, r3, #1
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	3b01      	subs	r3, #1
 800acc4:	b29b      	uxth	r3, r3
 800acc6:	687a      	ldr	r2, [r7, #4]
 800acc8:	4619      	mov	r1, r3
 800acca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800accc:	2b00      	cmp	r3, #0
 800acce:	d120      	bne.n	800ad12 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	68da      	ldr	r2, [r3, #12]
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f022 0220 	bic.w	r2, r2, #32
 800acde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	68da      	ldr	r2, [r3, #12]
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800acee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	695a      	ldr	r2, [r3, #20]
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f022 0201 	bic.w	r2, r2, #1
 800acfe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2220      	movs	r2, #32
 800ad04:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f7ff fd88 	bl	800a81e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	e002      	b.n	800ad18 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800ad12:	2300      	movs	r3, #0
 800ad14:	e000      	b.n	800ad18 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800ad16:	2302      	movs	r3, #2
  }
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3710      	adds	r7, #16
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}

0800ad20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b084      	sub	sp, #16
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	691b      	ldr	r3, [r3, #16]
 800ad2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	68da      	ldr	r2, [r3, #12]
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	430a      	orrs	r2, r1
 800ad3c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	689a      	ldr	r2, [r3, #8]
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	691b      	ldr	r3, [r3, #16]
 800ad46:	431a      	orrs	r2, r3
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	695b      	ldr	r3, [r3, #20]
 800ad4c:	4313      	orrs	r3, r2
 800ad4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	68db      	ldr	r3, [r3, #12]
 800ad56:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800ad5a:	f023 030c 	bic.w	r3, r3, #12
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	6812      	ldr	r2, [r2, #0]
 800ad62:	68b9      	ldr	r1, [r7, #8]
 800ad64:	430b      	orrs	r3, r1
 800ad66:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	695b      	ldr	r3, [r3, #20]
 800ad6e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	699a      	ldr	r2, [r3, #24]
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	430a      	orrs	r2, r1
 800ad7c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	4a2c      	ldr	r2, [pc, #176]	; (800ae34 <UART_SetConfig+0x114>)
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d103      	bne.n	800ad90 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800ad88:	f7fd fdf0 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800ad8c:	60f8      	str	r0, [r7, #12]
 800ad8e:	e002      	b.n	800ad96 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800ad90:	f7fd fdd8 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800ad94:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ad96:	68fa      	ldr	r2, [r7, #12]
 800ad98:	4613      	mov	r3, r2
 800ad9a:	009b      	lsls	r3, r3, #2
 800ad9c:	4413      	add	r3, r2
 800ad9e:	009a      	lsls	r2, r3, #2
 800ada0:	441a      	add	r2, r3
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	685b      	ldr	r3, [r3, #4]
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	fbb2 f3f3 	udiv	r3, r2, r3
 800adac:	4a22      	ldr	r2, [pc, #136]	; (800ae38 <UART_SetConfig+0x118>)
 800adae:	fba2 2303 	umull	r2, r3, r2, r3
 800adb2:	095b      	lsrs	r3, r3, #5
 800adb4:	0119      	lsls	r1, r3, #4
 800adb6:	68fa      	ldr	r2, [r7, #12]
 800adb8:	4613      	mov	r3, r2
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	4413      	add	r3, r2
 800adbe:	009a      	lsls	r2, r3, #2
 800adc0:	441a      	add	r2, r3
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	685b      	ldr	r3, [r3, #4]
 800adc6:	009b      	lsls	r3, r3, #2
 800adc8:	fbb2 f2f3 	udiv	r2, r2, r3
 800adcc:	4b1a      	ldr	r3, [pc, #104]	; (800ae38 <UART_SetConfig+0x118>)
 800adce:	fba3 0302 	umull	r0, r3, r3, r2
 800add2:	095b      	lsrs	r3, r3, #5
 800add4:	2064      	movs	r0, #100	; 0x64
 800add6:	fb00 f303 	mul.w	r3, r0, r3
 800adda:	1ad3      	subs	r3, r2, r3
 800addc:	011b      	lsls	r3, r3, #4
 800adde:	3332      	adds	r3, #50	; 0x32
 800ade0:	4a15      	ldr	r2, [pc, #84]	; (800ae38 <UART_SetConfig+0x118>)
 800ade2:	fba2 2303 	umull	r2, r3, r2, r3
 800ade6:	095b      	lsrs	r3, r3, #5
 800ade8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800adec:	4419      	add	r1, r3
 800adee:	68fa      	ldr	r2, [r7, #12]
 800adf0:	4613      	mov	r3, r2
 800adf2:	009b      	lsls	r3, r3, #2
 800adf4:	4413      	add	r3, r2
 800adf6:	009a      	lsls	r2, r3, #2
 800adf8:	441a      	add	r2, r3
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	009b      	lsls	r3, r3, #2
 800ae00:	fbb2 f2f3 	udiv	r2, r2, r3
 800ae04:	4b0c      	ldr	r3, [pc, #48]	; (800ae38 <UART_SetConfig+0x118>)
 800ae06:	fba3 0302 	umull	r0, r3, r3, r2
 800ae0a:	095b      	lsrs	r3, r3, #5
 800ae0c:	2064      	movs	r0, #100	; 0x64
 800ae0e:	fb00 f303 	mul.w	r3, r0, r3
 800ae12:	1ad3      	subs	r3, r2, r3
 800ae14:	011b      	lsls	r3, r3, #4
 800ae16:	3332      	adds	r3, #50	; 0x32
 800ae18:	4a07      	ldr	r2, [pc, #28]	; (800ae38 <UART_SetConfig+0x118>)
 800ae1a:	fba2 2303 	umull	r2, r3, r2, r3
 800ae1e:	095b      	lsrs	r3, r3, #5
 800ae20:	f003 020f 	and.w	r2, r3, #15
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	440a      	add	r2, r1
 800ae2a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800ae2c:	bf00      	nop
 800ae2e:	3710      	adds	r7, #16
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}
 800ae34:	40013800 	.word	0x40013800
 800ae38:	51eb851f 	.word	0x51eb851f
 800ae3c:	00000000 	.word	0x00000000

0800ae40 <_ZN10ControllerC1Ev>:
#include "Controller.hpp"




Controller::Controller() {}
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b086      	sub	sp, #24
 800ae44:	af04      	add	r7, sp, #16
 800ae46:	6078      	str	r0, [r7, #4]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	4a5f      	ldr	r2, [pc, #380]	; (800afc8 <_ZN10ControllerC1Ev+0x188>)
 800ae4c:	635a      	str	r2, [r3, #52]	; 0x34
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	4a5e      	ldr	r2, [pc, #376]	; (800afcc <_ZN10ControllerC1Ev+0x18c>)
 800ae52:	639a      	str	r2, [r3, #56]	; 0x38
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	22c8      	movs	r2, #200	; 0xc8
 800ae58:	63da      	str	r2, [r3, #60]	; 0x3c
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f7f5 ff1c 	bl	8000c9c <__aeabi_i2f>
 800ae64:	4603      	mov	r3, r0
 800ae66:	4619      	mov	r1, r3
 800ae68:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ae6c:	f7f6 f81e 	bl	8000eac <__aeabi_fdiv>
 800ae70:	4603      	mov	r3, r0
 800ae72:	461a      	mov	r2, r3
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	641a      	str	r2, [r3, #64]	; 0x40
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	4a55      	ldr	r2, [pc, #340]	; (800afd0 <_ZN10ControllerC1Ev+0x190>)
 800ae7c:	645a      	str	r2, [r3, #68]	; 0x44
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	4a54      	ldr	r2, [pc, #336]	; (800afd4 <_ZN10ControllerC1Ev+0x194>)
 800ae82:	649a      	str	r2, [r3, #72]	; 0x48
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	4a54      	ldr	r2, [pc, #336]	; (800afd8 <_ZN10ControllerC1Ev+0x198>)
 800ae88:	64da      	str	r2, [r3, #76]	; 0x4c
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	f04f 0200 	mov.w	r2, #0
 800ae90:	651a      	str	r2, [r3, #80]	; 0x50
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	4a51      	ldr	r2, [pc, #324]	; (800afdc <_ZN10ControllerC1Ev+0x19c>)
 800ae96:	655a      	str	r2, [r3, #84]	; 0x54
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	4a51      	ldr	r2, [pc, #324]	; (800afe0 <_ZN10ControllerC1Ev+0x1a0>)
 800ae9c:	659a      	str	r2, [r3, #88]	; 0x58
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	4a50      	ldr	r2, [pc, #320]	; (800afe4 <_ZN10ControllerC1Ev+0x1a4>)
 800aea2:	65da      	str	r2, [r3, #92]	; 0x5c
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	661a      	str	r2, [r3, #96]	; 0x60
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	665a      	str	r2, [r3, #100]	; 0x64
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	669a      	str	r2, [r3, #104]	; 0x68
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a4a      	ldr	r2, [pc, #296]	; (800afe8 <_ZN10ControllerC1Ev+0x1a8>)
 800aec0:	66da      	str	r2, [r3, #108]	; 0x6c
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	4a49      	ldr	r2, [pc, #292]	; (800afec <_ZN10ControllerC1Ev+0x1ac>)
 800aec6:	671a      	str	r2, [r3, #112]	; 0x70
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	4a48      	ldr	r2, [pc, #288]	; (800afec <_ZN10ControllerC1Ev+0x1ac>)
 800aecc:	675a      	str	r2, [r3, #116]	; 0x74
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	4a47      	ldr	r2, [pc, #284]	; (800aff0 <_ZN10ControllerC1Ev+0x1b0>)
 800aed2:	679a      	str	r2, [r3, #120]	; 0x78
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	4a47      	ldr	r2, [pc, #284]	; (800aff4 <_ZN10ControllerC1Ev+0x1b4>)
 800aed8:	67da      	str	r2, [r3, #124]	; 0x7c
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	4a46      	ldr	r2, [pc, #280]	; (800aff8 <_ZN10ControllerC1Ev+0x1b8>)
 800aede:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	4a45      	ldr	r2, [pc, #276]	; (800affc <_ZN10ControllerC1Ev+0x1bc>)
 800aee6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	4a43      	ldr	r2, [pc, #268]	; (800affc <_ZN10ControllerC1Ev+0x1bc>)
 800aeee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f103 0190 	add.w	r1, r3, #144	; 0x90
 800aef8:	a32f      	add	r3, pc, #188	; (adr r3, 800afb8 <_ZN10ControllerC1Ev+0x178>)
 800aefa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aefe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af02:	a32d      	add	r3, pc, #180	; (adr r3, 800afb8 <_ZN10ControllerC1Ev+0x178>)
 800af04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af08:	e9cd 2300 	strd	r2, r3, [sp]
 800af0c:	a32c      	add	r3, pc, #176	; (adr r3, 800afc0 <_ZN10ControllerC1Ev+0x180>)
 800af0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af12:	4608      	mov	r0, r1
 800af14:	f005 f806 	bl	800ff24 <_ZN3lpfC1Eddd>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 800af1e:	a326      	add	r3, pc, #152	; (adr r3, 800afb8 <_ZN10ControllerC1Ev+0x178>)
 800af20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af28:	a323      	add	r3, pc, #140	; (adr r3, 800afb8 <_ZN10ControllerC1Ev+0x178>)
 800af2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2e:	e9cd 2300 	strd	r2, r3, [sp]
 800af32:	a323      	add	r3, pc, #140	; (adr r3, 800afc0 <_ZN10ControllerC1Ev+0x180>)
 800af34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af38:	4608      	mov	r0, r1
 800af3a:	f004 fff3 	bl	800ff24 <_ZN3lpfC1Eddd>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	f103 01e0 	add.w	r1, r3, #224	; 0xe0
 800af44:	a31c      	add	r3, pc, #112	; (adr r3, 800afb8 <_ZN10ControllerC1Ev+0x178>)
 800af46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af4e:	a31a      	add	r3, pc, #104	; (adr r3, 800afb8 <_ZN10ControllerC1Ev+0x178>)
 800af50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af54:	e9cd 2300 	strd	r2, r3, [sp]
 800af58:	a319      	add	r3, pc, #100	; (adr r3, 800afc0 <_ZN10ControllerC1Ev+0x180>)
 800af5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af5e:	4608      	mov	r0, r1
 800af60:	f004 ffe0 	bl	800ff24 <_ZN3lpfC1Eddd>
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800af6a:	4618      	mov	r0, r3
 800af6c:	f004 fc24 	bl	800f7b8 <_ZN3PIDC1Ev>
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f503 7314 	add.w	r3, r3, #592	; 0x250
 800af76:	4618      	mov	r0, r3
 800af78:	f004 fc1e 	bl	800f7b8 <_ZN3PIDC1Ev>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 800af82:	4618      	mov	r0, r3
 800af84:	f004 fc18 	bl	800f7b8 <_ZN3PIDC1Ev>
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 800af8e:	4618      	mov	r0, r3
 800af90:	f004 fc12 	bl	800f7b8 <_ZN3PIDC1Ev>
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 800af9a:	4618      	mov	r0, r3
 800af9c:	f004 fc0c 	bl	800f7b8 <_ZN3PIDC1Ev>
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 800afa6:	4618      	mov	r0, r3
 800afa8:	f004 fc06 	bl	800f7b8 <_ZN3PIDC1Ev>
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	4618      	mov	r0, r3
 800afb0:	3708      	adds	r7, #8
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}
 800afb6:	bf00      	nop
 800afb8:	fc3b4f61 	.word	0xfc3b4f61
 800afbc:	3fa35935 	.word	0x3fa35935
 800afc0:	4f0d844d 	.word	0x4f0d844d
 800afc4:	3fed94af 	.word	0x3fed94af
 800afc8:	44c1c000 	.word	0x44c1c000
 800afcc:	42654ca3 	.word	0x42654ca3
 800afd0:	3fb33333 	.word	0x3fb33333
 800afd4:	411cf5c3 	.word	0x411cf5c3
 800afd8:	41f9d70a 	.word	0x41f9d70a
 800afdc:	3e75c28f 	.word	0x3e75c28f
 800afe0:	3d8f5c29 	.word	0x3d8f5c29
 800afe4:	3cf5c28f 	.word	0x3cf5c28f
 800afe8:	40a00000 	.word	0x40a00000
 800afec:	41100000 	.word	0x41100000
 800aff0:	40400000 	.word	0x40400000
 800aff4:	41200000 	.word	0x41200000
 800aff8:	41700000 	.word	0x41700000
 800affc:	bf800000 	.word	0xbf800000

0800b000 <_ZN10Controller3RunEv>:

void Controller::Run (void) {
 800b000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b004:	b092      	sub	sp, #72	; 0x48
 800b006:	af04      	add	r7, sp, #16
 800b008:	6078      	str	r0, [r7, #4]
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
        
        roll  = state.angles[0];
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	60da      	str	r2, [r3, #12]
        pitch = state.angles[1];
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	611a      	str	r2, [r3, #16]
        yaw    = state.angles[2];
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	f8d3 2138 	ldr.w	r2, [r3, #312]	; 0x138
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	615a      	str	r2, [r3, #20]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	619a      	str	r2, [r3, #24]
        pitch_rate = state.rates[1];
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	61da      	str	r2, [r3, #28]
        yaw_rate   = state.rates[2];
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	621a      	str	r2, [r3, #32]

        roll_bias = state.bias[0];
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	609a      	str	r2, [r3, #8]
        


    int thr;

    switch(mod) {
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f893 3198 	ldrb.w	r3, [r3, #408]	; 0x198
 800b06a:	2b02      	cmp	r3, #2
 800b06c:	f000 8146 	beq.w	800b2fc <_ZN10Controller3RunEv+0x2fc>
 800b070:	2b02      	cmp	r3, #2
 800b072:	f300 8168 	bgt.w	800b346 <_ZN10Controller3RunEv+0x346>
 800b076:	2b00      	cmp	r3, #0
 800b078:	d002      	beq.n	800b080 <_ZN10Controller3RunEv+0x80>
 800b07a:	2b01      	cmp	r3, #1
 800b07c:	d04f      	beq.n	800b11e <_ZN10Controller3RunEv+0x11e>
 800b07e:	e162      	b.n	800b346 <_ZN10Controller3RunEv+0x346>
    	case STABILIZE:
    	{
    	    thr = pid_roll.Sat(ch3, 1800, 1000);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 800b08c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b090:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800b094:	f004 fed0 	bl	800fe38 <_ZN3PID3SatEfii>
 800b098:	4603      	mov	r3, r0
 800b09a:	4618      	mov	r0, r3
 800b09c:	f7f6 f82e 	bl	80010fc <__aeabi_f2iz>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	637b      	str	r3, [r7, #52]	; 0x34
            roll_des     = state_des.angles[0];
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 	 = state_des.angles[1];
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des = state_des.rates[2];
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f103 0290 	add.w	r2, r3, #144	; 0x90
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800b0d4:	4619      	mov	r1, r3
 800b0d6:	4610      	mov	r0, r2
 800b0d8:	f004 ff3f 	bl	800ff5a <_ZN3lpf3RunEf>
 800b0dc:	4602      	mov	r2, r0
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800b0f0:	4619      	mov	r1, r3
 800b0f2:	4610      	mov	r0, r2
 800b0f4:	f004 ff31 	bl	800ff5a <_ZN3lpf3RunEf>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800b10c:	4619      	mov	r1, r3
 800b10e:	4610      	mov	r0, r2
 800b110:	f004 ff23 	bl	800ff5a <_ZN3lpf3RunEf>
 800b114:	4602      	mov	r2, r0
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
    	    break;
 800b11c:	e113      	b.n	800b346 <_ZN10Controller3RunEv+0x346>
    	}

    	case ALT_HOLD:
    	{
    		F = p_alt.PI_Vel(z0, z, z_vel, Kp_alt, Ki_alt, ch3) + m*g;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f503 7668 	add.w	r6, r3, #928	; 0x3a0
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f8d3 817c 	ldr.w	r8, [r3, #380]	; 0x17c
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	f8d3 9180 	ldr.w	r9, [r3, #384]	; 0x180
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f8d3 a178 	ldr.w	sl, [r3, #376]	; 0x178
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800b146:	4618      	mov	r0, r3
 800b148:	f7f5 fffe 	bl	8001148 <__aeabi_f2uiz>
 800b14c:	4603      	mov	r3, r0
 800b14e:	9302      	str	r3, [sp, #8]
 800b150:	9501      	str	r5, [sp, #4]
 800b152:	9400      	str	r4, [sp, #0]
 800b154:	4653      	mov	r3, sl
 800b156:	464a      	mov	r2, r9
 800b158:	4641      	mov	r1, r8
 800b15a:	4630      	mov	r0, r6
 800b15c:	f004 fbc0 	bl	800f8e0 <_ZN3PID6PI_VelEfffffj>
 800b160:	4604      	mov	r4, r0
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b16a:	4619      	mov	r1, r3
 800b16c:	4610      	mov	r0, r2
 800b16e:	f7f5 fde9 	bl	8000d44 <__aeabi_fmul>
 800b172:	4603      	mov	r3, r0
 800b174:	4619      	mov	r1, r3
 800b176:	4620      	mov	r0, r4
 800b178:	f7f5 fcdc 	bl	8000b34 <__addsf3>
 800b17c:	4603      	mov	r3, r0
 800b17e:	461a      	mov	r2, r3
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			float deg2rad = 0.0175;
 800b186:	4b5c      	ldr	r3, [pc, #368]	; (800b2f8 <_ZN10Controller3RunEv+0x2f8>)
 800b188:	633b      	str	r3, [r7, #48]	; 0x30
			float roll_r = roll * deg2rad;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	68db      	ldr	r3, [r3, #12]
 800b18e:	4619      	mov	r1, r3
 800b190:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b192:	f7f5 fdd7 	bl	8000d44 <__aeabi_fmul>
 800b196:	4603      	mov	r3, r0
 800b198:	62fb      	str	r3, [r7, #44]	; 0x2c
			float pitch_r = pitch * deg2rad;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	691b      	ldr	r3, [r3, #16]
 800b19e:	4619      	mov	r1, r3
 800b1a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b1a2:	f7f5 fdcf 	bl	8000d44 <__aeabi_fmul>
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	62bb      	str	r3, [r7, #40]	; 0x28
			float b2e = 1 / cos(roll_r) / cos(pitch_r);
 800b1aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b1ac:	f7f7 fa58 	bl	8002660 <_ZSt3cosf>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	4619      	mov	r1, r3
 800b1b4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800b1b8:	f7f5 fe78 	bl	8000eac <__aeabi_fdiv>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	461c      	mov	r4, r3
 800b1c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1c2:	f7f7 fa4d 	bl	8002660 <_ZSt3cosf>
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	4619      	mov	r1, r3
 800b1ca:	4620      	mov	r0, r4
 800b1cc:	f7f5 fe6e 	bl	8000eac <__aeabi_fdiv>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	627b      	str	r3, [r7, #36]	; 0x24

			F = F * b2e ; // Body to Earth
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800b1da:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b1dc:	4618      	mov	r0, r3
 800b1de:	f7f5 fdb1 	bl	8000d44 <__aeabi_fmul>
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	461a      	mov	r2, r3
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			F = p_alt.Sat(F, F_max, F_min);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f503 7468 	add.w	r4, r3, #928	; 0x3a0
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f8d3 512c 	ldr.w	r5, [r3, #300]	; 0x12c
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f7f5 ff7d 	bl	80010fc <__aeabi_f2iz>
 800b202:	4606      	mov	r6, r0
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b208:	4618      	mov	r0, r3
 800b20a:	f7f5 ff77 	bl	80010fc <__aeabi_f2iz>
 800b20e:	4603      	mov	r3, r0
 800b210:	4632      	mov	r2, r6
 800b212:	4629      	mov	r1, r5
 800b214:	4620      	mov	r0, r4
 800b216:	f004 fe0f 	bl	800fe38 <_ZN3PID3SatEfii>
 800b21a:	4602      	mov	r2, r0
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			thr = p_alt.F2thr(F);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f503 7268 	add.w	r2, r3, #928	; 0x3a0
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800b22e:	4619      	mov	r1, r3
 800b230:	4610      	mov	r0, r2
 800b232:	f004 fe31 	bl	800fe98 <_ZN3PID5F2thrEf>
 800b236:	4603      	mov	r3, r0
 800b238:	637b      	str	r3, [r7, #52]	; 0x34
			thr = p_alt.Sat(thr, 1800, 1100);
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	f503 7468 	add.w	r4, r3, #928	; 0x3a0
 800b240:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b242:	f7f5 fd2b 	bl	8000c9c <__aeabi_i2f>
 800b246:	4601      	mov	r1, r0
 800b248:	f240 434c 	movw	r3, #1100	; 0x44c
 800b24c:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800b250:	4620      	mov	r0, r4
 800b252:	f004 fdf1 	bl	800fe38 <_ZN3PID3SatEfii>
 800b256:	4603      	mov	r3, r0
 800b258:	4618      	mov	r0, r3
 800b25a:	f7f5 ff4f 	bl	80010fc <__aeabi_f2iz>
 800b25e:	4603      	mov	r3, r0
 800b260:	637b      	str	r3, [r7, #52]	; 0x34
			alt_thr = thr;
 800b262:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b264:	f7f5 fd1a 	bl	8000c9c <__aeabi_i2f>
 800b268:	4602      	mov	r2, r0
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f8c3 2598 	str.w	r2, [r3, #1432]	; 0x598
			z0 = p_alt.zi;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f8d3 243c 	ldr.w	r2, [r3, #1084]	; 0x43c
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c

            roll_des     = state_des.angles[0];
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 	 = state_des.angles[1];
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des = state_des.rates[2];
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f103 0290 	add.w	r2, r3, #144	; 0x90
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800b2ac:	4619      	mov	r1, r3
 800b2ae:	4610      	mov	r0, r2
 800b2b0:	f004 fe53 	bl	800ff5a <_ZN3lpf3RunEf>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	4610      	mov	r0, r2
 800b2cc:	f004 fe45 	bl	800ff5a <_ZN3lpf3RunEf>
 800b2d0:	4602      	mov	r2, r0
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800b2e4:	4619      	mov	r1, r3
 800b2e6:	4610      	mov	r0, r2
 800b2e8:	f004 fe37 	bl	800ff5a <_ZN3lpf3RunEf>
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
			break;
 800b2f4:	e027      	b.n	800b346 <_ZN10Controller3RunEv+0x346>
 800b2f6:	bf00      	nop
 800b2f8:	3c8f5c29 	.word	0x3c8f5c29
    	}

    	case LOITER:
    	{
    		//roll_des  = p_velx.PI_Vel(0, y, vy, Kp_vel, Ki_vel, ch1);
    		pitch_des = p_velx.PI_Vel(0, x, vx, Kp_vel, Ki_vel, ch2);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f503 6689 	add.w	r6, r3, #1096	; 0x448
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f8d3 8190 	ldr.w	r8, [r3, #400]	; 0x190
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	f8d3 9188 	ldr.w	r9, [r3, #392]	; 0x188
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800b320:	4618      	mov	r0, r3
 800b322:	f7f5 ff11 	bl	8001148 <__aeabi_f2uiz>
 800b326:	4603      	mov	r3, r0
 800b328:	9302      	str	r3, [sp, #8]
 800b32a:	9501      	str	r5, [sp, #4]
 800b32c:	9400      	str	r4, [sp, #0]
 800b32e:	464b      	mov	r3, r9
 800b330:	4642      	mov	r2, r8
 800b332:	f04f 0100 	mov.w	r1, #0
 800b336:	4630      	mov	r0, r6
 800b338:	f004 fad2 	bl	800f8e0 <_ZN3PID6PI_VelEfffffj>
 800b33c:	4602      	mov	r2, r0
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
    		break;
 800b344:	bf00      	nop
    	}

    }

	roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle,Ki_angle) + roll_des;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f8d3 119c 	ldr.w	r1, [r3, #412]	; 0x19c
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	68da      	ldr	r2, [r3, #12]
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b35e:	9300      	str	r3, [sp, #0]
 800b360:	4623      	mov	r3, r4
 800b362:	f004 fa7f 	bl	800f864 <_ZN3PID7P_AngleEffff>
 800b366:	4602      	mov	r2, r0
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800b36e:	4619      	mov	r1, r3
 800b370:	4610      	mov	r0, r2
 800b372:	f7f5 fbdf 	bl	8000b34 <__addsf3>
 800b376:	4603      	mov	r3, r0
 800b378:	461a      	mov	r2, r3
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle,Ki_angle) + pitch_des;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f503 7014 	add.w	r0, r3, #592	; 0x250
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	691a      	ldr	r2, [r3, #16]
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b398:	9300      	str	r3, [sp, #0]
 800b39a:	4623      	mov	r3, r4
 800b39c:	f004 fa62 	bl	800f864 <_ZN3PID7P_AngleEffff>
 800b3a0:	4602      	mov	r2, r0
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800b3a8:	4619      	mov	r1, r3
 800b3aa:	4610      	mov	r0, r2
 800b3ac:	f7f5 fbc2 	bl	8000b34 <__addsf3>
 800b3b0:	4603      	mov	r3, r0
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128

	float pd_roll_ff  = pid_roll.RateFF(roll_rate_des);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800b3c6:	4619      	mov	r1, r3
 800b3c8:	4610      	mov	r0, r2
 800b3ca:	f004 fae5 	bl	800f998 <_ZN3PID6RateFFEf>
 800b3ce:	6238      	str	r0, [r7, #32]
	float pd_pitch_ff = pid_roll.RateFF(pitch_rate_des);
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800b3dc:	4619      	mov	r1, r3
 800b3de:	4610      	mov	r0, r2
 800b3e0:	f004 fada 	bl	800f998 <_ZN3PID6RateFFEf>
 800b3e4:	61f8      	str	r0, [r7, #28]

	pd_roll  = pid_roll.PID_Rate2(roll_rate_des,roll_rate, roll, Kp_roll, Ki_roll, Kd_roll, Kp_angle);// + pd_roll_ff;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f8d3 5124 	ldr.w	r5, [r3, #292]	; 0x124
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	699e      	ldr	r6, [r3, #24]
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b404:	6879      	ldr	r1, [r7, #4]
 800b406:	6dc9      	ldr	r1, [r1, #92]	; 0x5c
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800b40c:	9003      	str	r0, [sp, #12]
 800b40e:	9102      	str	r1, [sp, #8]
 800b410:	9201      	str	r2, [sp, #4]
 800b412:	9300      	str	r3, [sp, #0]
 800b414:	4663      	mov	r3, ip
 800b416:	4632      	mov	r2, r6
 800b418:	4629      	mov	r1, r5
 800b41a:	4620      	mov	r0, r4
 800b41c:	f004 fb0c 	bl	800fa38 <_ZN3PID9PID_Rate2Efffffff>
 800b420:	4602      	mov	r2, r0
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	pd_pitch = pid_pitch.PID_Rate2(pitch_rate_des,pitch_rate, pitch, Kp_pitch,Ki_pitch,Kd_pitch, Kp_angle);// + pd_pitch_ff;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f503 7414 	add.w	r4, r3, #592	; 0x250
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f8d3 5128 	ldr.w	r5, [r3, #296]	; 0x128
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	69de      	ldr	r6, [r3, #28]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800b446:	6879      	ldr	r1, [r7, #4]
 800b448:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800b44e:	9003      	str	r0, [sp, #12]
 800b450:	9102      	str	r1, [sp, #8]
 800b452:	9201      	str	r2, [sp, #4]
 800b454:	9300      	str	r3, [sp, #0]
 800b456:	4663      	mov	r3, ip
 800b458:	4632      	mov	r2, r6
 800b45a:	4629      	mov	r1, r5
 800b45c:	4620      	mov	r0, r4
 800b45e:	f004 faeb 	bl	800fa38 <_ZN3PID9PID_Rate2Efffffff>
 800b462:	4602      	mov	r2, r0
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	p_yaw    = pid_yaw.PD_Rate(yaw_rate_des,yaw_rate,Kp_yaw,Ki_yaw,0);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	f503 703e 	add.w	r0, r3, #760	; 0x2f8
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6a1a      	ldr	r2, [r3, #32]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b482:	f04f 0500 	mov.w	r5, #0
 800b486:	9501      	str	r5, [sp, #4]
 800b488:	9300      	str	r3, [sp, #0]
 800b48a:	4623      	mov	r3, r4
 800b48c:	f004 fb78 	bl	800fb80 <_ZN3PID7PD_RateEfffff>
 800b490:	4602      	mov	r2, r0
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120



    int pwm1 = thr + pd_pitch - pd_roll  - p_yaw + PITCH_TRIM - ROLL_TRIM;
 800b498:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b49a:	f7f5 fbff 	bl	8000c9c <__aeabi_i2f>
 800b49e:	4602      	mov	r2, r0
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b4a6:	4619      	mov	r1, r3
 800b4a8:	4610      	mov	r0, r2
 800b4aa:	f7f5 fb43 	bl	8000b34 <__addsf3>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	461a      	mov	r2, r3
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b4b8:	4619      	mov	r1, r3
 800b4ba:	4610      	mov	r0, r2
 800b4bc:	f7f5 fb38 	bl	8000b30 <__aeabi_fsub>
 800b4c0:	4603      	mov	r3, r0
 800b4c2:	461a      	mov	r2, r3
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800b4ca:	4619      	mov	r1, r3
 800b4cc:	4610      	mov	r0, r2
 800b4ce:	f7f5 fb2f 	bl	8000b30 <__aeabi_fsub>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	4981      	ldr	r1, [pc, #516]	; (800b6dc <_ZN10Controller3RunEv+0x6dc>)
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	f7f5 fb2c 	bl	8000b34 <__addsf3>
 800b4dc:	4603      	mov	r3, r0
 800b4de:	4980      	ldr	r1, [pc, #512]	; (800b6e0 <_ZN10Controller3RunEv+0x6e0>)
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f7f5 fb27 	bl	8000b34 <__addsf3>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	f7f5 fe07 	bl	80010fc <__aeabi_f2iz>
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	61bb      	str	r3, [r7, #24]
    int pwm2 = thr - pd_pitch + pd_roll  - p_yaw - PITCH_TRIM + ROLL_TRIM;
 800b4f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b4f4:	f7f5 fbd2 	bl	8000c9c <__aeabi_i2f>
 800b4f8:	4602      	mov	r2, r0
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b500:	4619      	mov	r1, r3
 800b502:	4610      	mov	r0, r2
 800b504:	f7f5 fb14 	bl	8000b30 <__aeabi_fsub>
 800b508:	4603      	mov	r3, r0
 800b50a:	461a      	mov	r2, r3
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b512:	4619      	mov	r1, r3
 800b514:	4610      	mov	r0, r2
 800b516:	f7f5 fb0d 	bl	8000b34 <__addsf3>
 800b51a:	4603      	mov	r3, r0
 800b51c:	461a      	mov	r2, r3
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800b524:	4619      	mov	r1, r3
 800b526:	4610      	mov	r0, r2
 800b528:	f7f5 fb02 	bl	8000b30 <__aeabi_fsub>
 800b52c:	4603      	mov	r3, r0
 800b52e:	496b      	ldr	r1, [pc, #428]	; (800b6dc <_ZN10Controller3RunEv+0x6dc>)
 800b530:	4618      	mov	r0, r3
 800b532:	f7f5 fafd 	bl	8000b30 <__aeabi_fsub>
 800b536:	4603      	mov	r3, r0
 800b538:	4969      	ldr	r1, [pc, #420]	; (800b6e0 <_ZN10Controller3RunEv+0x6e0>)
 800b53a:	4618      	mov	r0, r3
 800b53c:	f7f5 faf8 	bl	8000b30 <__aeabi_fsub>
 800b540:	4603      	mov	r3, r0
 800b542:	4618      	mov	r0, r3
 800b544:	f7f5 fdda 	bl	80010fc <__aeabi_f2iz>
 800b548:	4603      	mov	r3, r0
 800b54a:	617b      	str	r3, [r7, #20]
    int pwm3 = thr + pd_pitch + pd_roll  + p_yaw + PITCH_TRIM + ROLL_TRIM;
 800b54c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b54e:	f7f5 fba5 	bl	8000c9c <__aeabi_i2f>
 800b552:	4602      	mov	r2, r0
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b55a:	4619      	mov	r1, r3
 800b55c:	4610      	mov	r0, r2
 800b55e:	f7f5 fae9 	bl	8000b34 <__addsf3>
 800b562:	4603      	mov	r3, r0
 800b564:	461a      	mov	r2, r3
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b56c:	4619      	mov	r1, r3
 800b56e:	4610      	mov	r0, r2
 800b570:	f7f5 fae0 	bl	8000b34 <__addsf3>
 800b574:	4603      	mov	r3, r0
 800b576:	461a      	mov	r2, r3
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800b57e:	4619      	mov	r1, r3
 800b580:	4610      	mov	r0, r2
 800b582:	f7f5 fad7 	bl	8000b34 <__addsf3>
 800b586:	4603      	mov	r3, r0
 800b588:	4954      	ldr	r1, [pc, #336]	; (800b6dc <_ZN10Controller3RunEv+0x6dc>)
 800b58a:	4618      	mov	r0, r3
 800b58c:	f7f5 fad2 	bl	8000b34 <__addsf3>
 800b590:	4603      	mov	r3, r0
 800b592:	4953      	ldr	r1, [pc, #332]	; (800b6e0 <_ZN10Controller3RunEv+0x6e0>)
 800b594:	4618      	mov	r0, r3
 800b596:	f7f5 facb 	bl	8000b30 <__aeabi_fsub>
 800b59a:	4603      	mov	r3, r0
 800b59c:	4618      	mov	r0, r3
 800b59e:	f7f5 fdad 	bl	80010fc <__aeabi_f2iz>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	613b      	str	r3, [r7, #16]
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;
 800b5a6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b5a8:	f7f5 fb78 	bl	8000c9c <__aeabi_i2f>
 800b5ac:	4602      	mov	r2, r0
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b5b4:	4619      	mov	r1, r3
 800b5b6:	4610      	mov	r0, r2
 800b5b8:	f7f5 faba 	bl	8000b30 <__aeabi_fsub>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	461a      	mov	r2, r3
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b5c6:	4619      	mov	r1, r3
 800b5c8:	4610      	mov	r0, r2
 800b5ca:	f7f5 fab1 	bl	8000b30 <__aeabi_fsub>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	461a      	mov	r2, r3
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800b5d8:	4619      	mov	r1, r3
 800b5da:	4610      	mov	r0, r2
 800b5dc:	f7f5 faaa 	bl	8000b34 <__addsf3>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	493e      	ldr	r1, [pc, #248]	; (800b6dc <_ZN10Controller3RunEv+0x6dc>)
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f7f5 faa3 	bl	8000b30 <__aeabi_fsub>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	493c      	ldr	r1, [pc, #240]	; (800b6e0 <_ZN10Controller3RunEv+0x6e0>)
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f7f5 faa0 	bl	8000b34 <__addsf3>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f7f5 fd80 	bl	80010fc <__aeabi_f2iz>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	60fb      	str	r3, [r7, #12]


    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800b606:	69b8      	ldr	r0, [r7, #24]
 800b608:	f7f5 fb48 	bl	8000c9c <__aeabi_i2f>
 800b60c:	4601      	mov	r1, r0
 800b60e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b610:	9300      	str	r3, [sp, #0]
 800b612:	f240 434c 	movw	r3, #1100	; 0x44c
 800b616:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b61a:	4620      	mov	r0, r4
 800b61c:	f004 fbd2 	bl	800fdc4 <_ZN3PID3SatEfiii>
 800b620:	4603      	mov	r3, r0
 800b622:	4618      	mov	r0, r3
 800b624:	f7f5 fd6a 	bl	80010fc <__aeabi_f2iz>
 800b628:	4603      	mov	r3, r0
 800b62a:	61bb      	str	r3, [r7, #24]
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800b632:	6978      	ldr	r0, [r7, #20]
 800b634:	f7f5 fb32 	bl	8000c9c <__aeabi_i2f>
 800b638:	4601      	mov	r1, r0
 800b63a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b63c:	9300      	str	r3, [sp, #0]
 800b63e:	f240 434c 	movw	r3, #1100	; 0x44c
 800b642:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b646:	4620      	mov	r0, r4
 800b648:	f004 fbbc 	bl	800fdc4 <_ZN3PID3SatEfiii>
 800b64c:	4603      	mov	r3, r0
 800b64e:	4618      	mov	r0, r3
 800b650:	f7f5 fd54 	bl	80010fc <__aeabi_f2iz>
 800b654:	4603      	mov	r3, r0
 800b656:	617b      	str	r3, [r7, #20]
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800b65e:	6938      	ldr	r0, [r7, #16]
 800b660:	f7f5 fb1c 	bl	8000c9c <__aeabi_i2f>
 800b664:	4601      	mov	r1, r0
 800b666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b668:	9300      	str	r3, [sp, #0]
 800b66a:	f240 434c 	movw	r3, #1100	; 0x44c
 800b66e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b672:	4620      	mov	r0, r4
 800b674:	f004 fba6 	bl	800fdc4 <_ZN3PID3SatEfiii>
 800b678:	4603      	mov	r3, r0
 800b67a:	4618      	mov	r0, r3
 800b67c:	f7f5 fd3e 	bl	80010fc <__aeabi_f2iz>
 800b680:	4603      	mov	r3, r0
 800b682:	613b      	str	r3, [r7, #16]
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800b68a:	68f8      	ldr	r0, [r7, #12]
 800b68c:	f7f5 fb06 	bl	8000c9c <__aeabi_i2f>
 800b690:	4601      	mov	r1, r0
 800b692:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b694:	9300      	str	r3, [sp, #0]
 800b696:	f240 434c 	movw	r3, #1100	; 0x44c
 800b69a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b69e:	4620      	mov	r0, r4
 800b6a0:	f004 fb90 	bl	800fdc4 <_ZN3PID3SatEfiii>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f7f5 fd28 	bl	80010fc <__aeabi_f2iz>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	60fb      	str	r3, [r7, #12]
    w3 = pid_roll.pwm2mot(pwm3,-1);
    w4 = pid_roll.pwm2mot(pwm4,-1);
*/

   // std::vector<float> controller_output = 	{w1,w2,w3,w4};
    controller_output_pwm[0] = pwm1;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	69ba      	ldr	r2, [r7, #24]
 800b6b4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    controller_output_pwm[1] = pwm2;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	697a      	ldr	r2, [r7, #20]
 800b6bc:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    controller_output_pwm[2] = pwm3;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	693a      	ldr	r2, [r7, #16]
 800b6c4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    controller_output_pwm[3] = pwm4;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	68fa      	ldr	r2, [r7, #12]
 800b6cc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  //  return controller_output;
}
 800b6d0:	bf00      	nop
 800b6d2:	3738      	adds	r7, #56	; 0x38
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6da:	bf00      	nop
 800b6dc:	41880000 	.word	0x41880000
 800b6e0:	40e00000 	.word	0x40e00000

0800b6e4 <_ZN10ControllerD1Ev>:

Controller::~Controller() {}
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b082      	sub	sp, #8
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f004 fc08 	bl	800ff08 <_ZN3PIDD1Ev>
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 800b6fe:	4618      	mov	r0, r3
 800b700:	f004 fc02 	bl	800ff08 <_ZN3PIDD1Ev>
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 800b70a:	4618      	mov	r0, r3
 800b70c:	f004 fbfc 	bl	800ff08 <_ZN3PIDD1Ev>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 800b716:	4618      	mov	r0, r3
 800b718:	f004 fbf6 	bl	800ff08 <_ZN3PIDD1Ev>
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f503 7314 	add.w	r3, r3, #592	; 0x250
 800b722:	4618      	mov	r0, r3
 800b724:	f004 fbf0 	bl	800ff08 <_ZN3PIDD1Ev>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800b72e:	4618      	mov	r0, r3
 800b730:	f004 fbea 	bl	800ff08 <_ZN3PIDD1Ev>
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	33e0      	adds	r3, #224	; 0xe0
 800b738:	4618      	mov	r0, r3
 800b73a:	f004 fc64 	bl	8010006 <_ZN3lpfD1Ev>
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	33b8      	adds	r3, #184	; 0xb8
 800b742:	4618      	mov	r0, r3
 800b744:	f004 fc5f 	bl	8010006 <_ZN3lpfD1Ev>
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	3390      	adds	r3, #144	; 0x90
 800b74c:	4618      	mov	r0, r3
 800b74e:	f004 fc5a 	bl	8010006 <_ZN3lpfD1Ev>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	4618      	mov	r0, r3
 800b756:	3708      	adds	r7, #8
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}
 800b75c:	0000      	movs	r0, r0
	...

0800b760 <_ZN15Kalman_FiltresiC1Ev>:
#include "Kalman.hpp"
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi()  {
 800b760:	b580      	push	{r7, lr}
 800b762:	b086      	sub	sp, #24
 800b764:	af04      	add	r7, sp, #16
 800b766:	6078      	str	r0, [r7, #4]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f04f 0200 	mov.w	r2, #0
 800b76e:	60da      	str	r2, [r3, #12]
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	4a75      	ldr	r2, [pc, #468]	; (800b948 <_ZN15Kalman_FiltresiC1Ev+0x1e8>)
 800b774:	611a      	str	r2, [r3, #16]
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	f04f 0200 	mov.w	r2, #0
 800b77c:	62da      	str	r2, [r3, #44]	; 0x2c
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	f04f 0200 	mov.w	r2, #0
 800b784:	631a      	str	r2, [r3, #48]	; 0x30
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	f04f 0200 	mov.w	r2, #0
 800b78c:	635a      	str	r2, [r3, #52]	; 0x34
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	4a6e      	ldr	r2, [pc, #440]	; (800b94c <_ZN15Kalman_FiltresiC1Ev+0x1ec>)
 800b792:	651a      	str	r2, [r3, #80]	; 0x50
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	4a6e      	ldr	r2, [pc, #440]	; (800b950 <_ZN15Kalman_FiltresiC1Ev+0x1f0>)
 800b798:	655a      	str	r2, [r3, #84]	; 0x54
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	f04f 0200 	mov.w	r2, #0
 800b7a0:	659a      	str	r2, [r3, #88]	; 0x58
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f04f 0200 	mov.w	r2, #0
 800b7a8:	65da      	str	r2, [r3, #92]	; 0x5c
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f04f 0200 	mov.w	r2, #0
 800b7b0:	661a      	str	r2, [r3, #96]	; 0x60
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	4a67      	ldr	r2, [pc, #412]	; (800b954 <_ZN15Kalman_FiltresiC1Ev+0x1f4>)
 800b7b6:	67da      	str	r2, [r3, #124]	; 0x7c
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	f04f 0200 	mov.w	r2, #0
 800b7be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	f04f 0200 	mov.w	r2, #0
 800b7c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	4a62      	ldr	r2, [pc, #392]	; (800b958 <_ZN15Kalman_FiltresiC1Ev+0x1f8>)
 800b7d0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	4a61      	ldr	r2, [pc, #388]	; (800b95c <_ZN15Kalman_FiltresiC1Ev+0x1fc>)
 800b7d8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	4a5f      	ldr	r2, [pc, #380]	; (800b95c <_ZN15Kalman_FiltresiC1Ev+0x1fc>)
 800b7e0:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	4a5e      	ldr	r2, [pc, #376]	; (800b960 <_ZN15Kalman_FiltresiC1Ev+0x200>)
 800b7e8:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	4a5d      	ldr	r2, [pc, #372]	; (800b964 <_ZN15Kalman_FiltresiC1Ev+0x204>)
 800b7f0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b7fa:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	4a59      	ldr	r2, [pc, #356]	; (800b968 <_ZN15Kalman_FiltresiC1Ev+0x208>)
 800b802:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	4a58      	ldr	r2, [pc, #352]	; (800b96c <_ZN15Kalman_FiltresiC1Ev+0x20c>)
 800b80a:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b814:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	4a55      	ldr	r2, [pc, #340]	; (800b970 <_ZN15Kalman_FiltresiC1Ev+0x210>)
 800b81c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	22c8      	movs	r2, #200	; 0xc8
 800b824:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800b82e:	4618      	mov	r0, r3
 800b830:	f7f5 fa34 	bl	8000c9c <__aeabi_i2f>
 800b834:	4603      	mov	r3, r0
 800b836:	4619      	mov	r1, r3
 800b838:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800b83c:	f7f5 fb36 	bl	8000eac <__aeabi_fdiv>
 800b840:	4603      	mov	r3, r0
 800b842:	4618      	mov	r0, r3
 800b844:	f7f4 fdf0 	bl	8000428 <__aeabi_f2d>
 800b848:	4602      	mov	r2, r0
 800b84a:	460b      	mov	r3, r1
 800b84c:	6879      	ldr	r1, [r7, #4]
 800b84e:	e9c1 235e 	strd	r2, r3, [r1, #376]	; 0x178
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	4a47      	ldr	r2, [pc, #284]	; (800b974 <_ZN15Kalman_FiltresiC1Ev+0x214>)
 800b856:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	4a46      	ldr	r2, [pc, #280]	; (800b978 <_ZN15Kalman_FiltresiC1Ev+0x218>)
 800b85e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	4a44      	ldr	r2, [pc, #272]	; (800b978 <_ZN15Kalman_FiltresiC1Ev+0x218>)
 800b866:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	4a43      	ldr	r2, [pc, #268]	; (800b97c <_ZN15Kalman_FiltresiC1Ev+0x21c>)
 800b86e:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800b878:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	4a40      	ldr	r2, [pc, #256]	; (800b980 <_ZN15Kalman_FiltresiC1Ev+0x220>)
 800b880:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b88a:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	4a3c      	ldr	r2, [pc, #240]	; (800b984 <_ZN15Kalman_FiltresiC1Ev+0x224>)
 800b892:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	4a3a      	ldr	r2, [pc, #232]	; (800b984 <_ZN15Kalman_FiltresiC1Ev+0x224>)
 800b89a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b8a4:	f8c3 2254 	str.w	r2, [r3, #596]	; 0x254
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b8ae:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b8b8:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 800b8c2:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	4a2f      	ldr	r2, [pc, #188]	; (800b988 <_ZN15Kalman_FiltresiC1Ev+0x228>)
 800b8ca:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f503 712e 	add.w	r1, r3, #696	; 0x2b8
 800b8d4:	a314      	add	r3, pc, #80	; (adr r3, 800b928 <_ZN15Kalman_FiltresiC1Ev+0x1c8>)
 800b8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8da:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b8de:	a312      	add	r3, pc, #72	; (adr r3, 800b928 <_ZN15Kalman_FiltresiC1Ev+0x1c8>)
 800b8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e4:	e9cd 2300 	strd	r2, r3, [sp]
 800b8e8:	a311      	add	r3, pc, #68	; (adr r3, 800b930 <_ZN15Kalman_FiltresiC1Ev+0x1d0>)
 800b8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ee:	4608      	mov	r0, r1
 800b8f0:	f004 fb18 	bl	800ff24 <_ZN3lpfC1Eddd>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	f503 7138 	add.w	r1, r3, #736	; 0x2e0
 800b8fa:	a30f      	add	r3, pc, #60	; (adr r3, 800b938 <_ZN15Kalman_FiltresiC1Ev+0x1d8>)
 800b8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b900:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b904:	a30c      	add	r3, pc, #48	; (adr r3, 800b938 <_ZN15Kalman_FiltresiC1Ev+0x1d8>)
 800b906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90a:	e9cd 2300 	strd	r2, r3, [sp]
 800b90e:	a30c      	add	r3, pc, #48	; (adr r3, 800b940 <_ZN15Kalman_FiltresiC1Ev+0x1e0>)
 800b910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b914:	4608      	mov	r0, r1
 800b916:	f004 fb05 	bl	800ff24 <_ZN3lpfC1Eddd>

}
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	4618      	mov	r0, r3
 800b91e:	3708      	adds	r7, #8
 800b920:	46bd      	mov	sp, r7
 800b922:	bd80      	pop	{r7, pc}
 800b924:	f3af 8000 	nop.w
 800b928:	de7ea5f8 	.word	0xde7ea5f8
 800b92c:	3fb2a454 	.word	0x3fb2a454
 800b930:	ab367a10 	.word	0xab367a10
 800b934:	3feb573e 	.word	0x3feb573e
 800b938:	fc3b4f61 	.word	0xfc3b4f61
 800b93c:	3fa35935 	.word	0x3fa35935
 800b940:	4f0d844d 	.word	0x4f0d844d
 800b944:	3fed94af 	.word	0x3fed94af
 800b948:	3ca3d70a 	.word	0x3ca3d70a
 800b94c:	358637bd 	.word	0x358637bd
 800b950:	3f333333 	.word	0x3f333333
 800b954:	47c35000 	.word	0x47c35000
 800b958:	461c4000 	.word	0x461c4000
 800b95c:	4e6e6b28 	.word	0x4e6e6b28
 800b960:	41200000 	.word	0x41200000
 800b964:	4b189680 	.word	0x4b189680
 800b968:	40a00000 	.word	0x40a00000
 800b96c:	42480000 	.word	0x42480000
 800b970:	42654ca3 	.word	0x42654ca3
 800b974:	38d1b717 	.word	0x38d1b717
 800b978:	40400000 	.word	0x40400000
 800b97c:	41a00000 	.word	0x41a00000
 800b980:	3cdd2f1b 	.word	0x3cdd2f1b
 800b984:	3727c5ac 	.word	0x3727c5ac
 800b988:	c0900000 	.word	0xc0900000

0800b98c <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis>:
void Kalman_Filtresi::PredictUpdatePos(pos_axis axis) {
 800b98c:	b5b0      	push	{r4, r5, r7, lr}
 800b98e:	b0a6      	sub	sp, #152	; 0x98
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
 800b994:	460b      	mov	r3, r1
 800b996:	70fb      	strb	r3, [r7, #3]
	float pos,vel,a,b,accm,pos_gps,vgps,S1_1,S1_2,S1_3,S1_4,S2_1,S2_2,S2_3,S2_4,S3_1,S3_2,S3_3,S3_4,S4_1, S4_2, S4_3, S4_4;
	switch (axis) {
 800b998:	78fb      	ldrb	r3, [r7, #3]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d002      	beq.n	800b9a4 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x18>
 800b99e:	2b01      	cmp	r3, #1
 800b9a0:	d063      	beq.n	800ba6a <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0xde>
 800b9a2:	e0c5      	b.n	800bb30 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x1a4>
		case x_axis:
			pos = x;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800b9aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			a = apx;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800b9b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			vel = vx;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800b9be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			b = bax;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800b9c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

			pos_gps = xgps;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f8d3 3284 	ldr.w	r3, [r3, #644]	; 0x284
 800b9d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			vgps   = vgpsx;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800b9dc:	67fb      	str	r3, [r7, #124]	; 0x7c
			accm		= accx;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800b9e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

			S1_1 = Sp1_1x;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800b9ee:	67bb      	str	r3, [r7, #120]	; 0x78
			S1_2 = Sp1_2x;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800b9f6:	677b      	str	r3, [r7, #116]	; 0x74
			S1_3 = Sp1_3x;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800b9fe:	673b      	str	r3, [r7, #112]	; 0x70
			S1_4 = Sp1_4x;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ba06:	66fb      	str	r3, [r7, #108]	; 0x6c
			S2_1 = Sp2_1x;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800ba0e:	66bb      	str	r3, [r7, #104]	; 0x68
			S2_2 = Sp2_2x;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ba16:	667b      	str	r3, [r7, #100]	; 0x64
			S2_3 = Sp2_3x;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800ba1e:	663b      	str	r3, [r7, #96]	; 0x60
			S2_4 = Sp2_4x;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ba26:	65fb      	str	r3, [r7, #92]	; 0x5c
			S3_1 = Sp3_1x;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ba2e:	65bb      	str	r3, [r7, #88]	; 0x58
			S3_2 = Sp3_2x;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800ba36:	657b      	str	r3, [r7, #84]	; 0x54
			S3_3 = Sp3_3x;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800ba3e:	653b      	str	r3, [r7, #80]	; 0x50
			S3_4 = Sp3_4x;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800ba46:	64fb      	str	r3, [r7, #76]	; 0x4c
			S4_1 = Sp4_1x;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800ba4e:	64bb      	str	r3, [r7, #72]	; 0x48
			S4_2 = Sp4_2x;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800ba56:	647b      	str	r3, [r7, #68]	; 0x44
			S4_3 = Sp4_3x;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800ba5e:	643b      	str	r3, [r7, #64]	; 0x40
			S4_4 = Sp4_4x;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800ba66:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800ba68:	e062      	b.n	800bb30 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x1a4>

		case y_axis:
			pos = y;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800ba70:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			a = apy;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 800ba7a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			vel = vy;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 800ba84:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			b = bay;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 800ba8e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

			pos_gps = ygps;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800ba98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			vgps   = vgpsy;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800baa2:	67fb      	str	r3, [r7, #124]	; 0x7c
			accm		= accy;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800baaa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

			S1_1 = Sp1_1y;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800bab4:	67bb      	str	r3, [r7, #120]	; 0x78
			S1_2 = Sp1_2y;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800babc:	677b      	str	r3, [r7, #116]	; 0x74
			S1_3 = Sp1_3y;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800bac4:	673b      	str	r3, [r7, #112]	; 0x70
			S1_4 = Sp1_4y;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800bacc:	66fb      	str	r3, [r7, #108]	; 0x6c
			S2_1 = Sp2_1y;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800bad4:	66bb      	str	r3, [r7, #104]	; 0x68
			S2_2 = Sp2_2y;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800badc:	667b      	str	r3, [r7, #100]	; 0x64
			S2_3 = Sp2_3y;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800bae4:	663b      	str	r3, [r7, #96]	; 0x60
			S2_4 = Sp2_4y;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800baec:	65fb      	str	r3, [r7, #92]	; 0x5c
			S3_1 = Sp3_1y;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800baf4:	65bb      	str	r3, [r7, #88]	; 0x58
			S3_2 = Sp3_2y;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800bafc:	657b      	str	r3, [r7, #84]	; 0x54
			S3_3 = Sp3_3y;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800bb04:	653b      	str	r3, [r7, #80]	; 0x50
			S3_4 = Sp3_4y;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800bb0c:	64fb      	str	r3, [r7, #76]	; 0x4c
			S4_1 = Sp4_1y;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800bb14:	64bb      	str	r3, [r7, #72]	; 0x48
			S4_2 = Sp4_2y;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800bb1c:	647b      	str	r3, [r7, #68]	; 0x44
			S4_3 = Sp4_3y;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800bb24:	643b      	str	r3, [r7, #64]	; 0x40
			S4_4 = Sp4_4y;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800bb2c:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800bb2e:	bf00      	nop

	}
	//float deg2rad = M_PI/180.0;
	pos =(a*pos_st*pos_st)/2 + (vel)*pos_st + (pos);
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	691b      	ldr	r3, [r3, #16]
 800bb34:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f7f5 f903 	bl	8000d44 <__aeabi_fmul>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	461a      	mov	r2, r3
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	691b      	ldr	r3, [r3, #16]
 800bb46:	4619      	mov	r1, r3
 800bb48:	4610      	mov	r0, r2
 800bb4a:	f7f5 f8fb 	bl	8000d44 <__aeabi_fmul>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bb54:	4618      	mov	r0, r3
 800bb56:	f7f5 f9a9 	bl	8000eac <__aeabi_fdiv>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	461c      	mov	r4, r3
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	691b      	ldr	r3, [r3, #16]
 800bb62:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bb66:	4618      	mov	r0, r3
 800bb68:	f7f5 f8ec 	bl	8000d44 <__aeabi_fmul>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	4619      	mov	r1, r3
 800bb70:	4620      	mov	r0, r4
 800bb72:	f7f4 ffdf 	bl	8000b34 <__addsf3>
 800bb76:	4603      	mov	r3, r0
 800bb78:	4619      	mov	r1, r3
 800bb7a:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800bb7e:	f7f4 ffd9 	bl	8000b34 <__addsf3>
 800bb82:	4603      	mov	r3, r0
 800bb84:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	vel =                   (vel) + pos_st*a;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	691b      	ldr	r3, [r3, #16]
 800bb8c:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800bb90:	4618      	mov	r0, r3
 800bb92:	f7f5 f8d7 	bl	8000d44 <__aeabi_fmul>
 800bb96:	4603      	mov	r3, r0
 800bb98:	4619      	mov	r1, r3
 800bb9a:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800bb9e:	f7f4 ffc9 	bl	8000b34 <__addsf3>
 800bba2:	4603      	mov	r3, r0
 800bba4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	//float g = 9.81;
	//ap = -g*deg2rad*pitch_ekf;
	//b =                                (b);

	S1_1=S1_1 + sx + S1_2*pos_st + S2_1*pos_st + (S1_3*pos_st*pos_st)/2 + S2_2*pos_st*pos_st + (S2_3*pos_st*pos_st*pos_st)/2 + (S3_1*pos_st*pos_st)/2 + (S3_2*pos_st*pos_st*pos_st)/2 + (S3_3*pos_st*pos_st*pos_st*pos_st)/4;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800bbae:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	f7f4 ffbf 	bl	8000b34 <__addsf3>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	461c      	mov	r4, r3
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	691b      	ldr	r3, [r3, #16]
 800bbbe:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	f7f5 f8bf 	bl	8000d44 <__aeabi_fmul>
 800bbc6:	4603      	mov	r3, r0
 800bbc8:	4619      	mov	r1, r3
 800bbca:	4620      	mov	r0, r4
 800bbcc:	f7f4 ffb2 	bl	8000b34 <__addsf3>
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	461c      	mov	r4, r3
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	691b      	ldr	r3, [r3, #16]
 800bbd8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f7f5 f8b2 	bl	8000d44 <__aeabi_fmul>
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	4620      	mov	r0, r4
 800bbe6:	f7f4 ffa5 	bl	8000b34 <__addsf3>
 800bbea:	4603      	mov	r3, r0
 800bbec:	461c      	mov	r4, r3
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	691b      	ldr	r3, [r3, #16]
 800bbf2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f7f5 f8a5 	bl	8000d44 <__aeabi_fmul>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	691b      	ldr	r3, [r3, #16]
 800bc02:	4619      	mov	r1, r3
 800bc04:	4610      	mov	r0, r2
 800bc06:	f7f5 f89d 	bl	8000d44 <__aeabi_fmul>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bc10:	4618      	mov	r0, r3
 800bc12:	f7f5 f94b 	bl	8000eac <__aeabi_fdiv>
 800bc16:	4603      	mov	r3, r0
 800bc18:	4619      	mov	r1, r3
 800bc1a:	4620      	mov	r0, r4
 800bc1c:	f7f4 ff8a 	bl	8000b34 <__addsf3>
 800bc20:	4603      	mov	r3, r0
 800bc22:	461c      	mov	r4, r3
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	691b      	ldr	r3, [r3, #16]
 800bc28:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f7f5 f88a 	bl	8000d44 <__aeabi_fmul>
 800bc30:	4603      	mov	r3, r0
 800bc32:	461a      	mov	r2, r3
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	691b      	ldr	r3, [r3, #16]
 800bc38:	4619      	mov	r1, r3
 800bc3a:	4610      	mov	r0, r2
 800bc3c:	f7f5 f882 	bl	8000d44 <__aeabi_fmul>
 800bc40:	4603      	mov	r3, r0
 800bc42:	4619      	mov	r1, r3
 800bc44:	4620      	mov	r0, r4
 800bc46:	f7f4 ff75 	bl	8000b34 <__addsf3>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	461c      	mov	r4, r3
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	691b      	ldr	r3, [r3, #16]
 800bc52:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bc54:	4618      	mov	r0, r3
 800bc56:	f7f5 f875 	bl	8000d44 <__aeabi_fmul>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	461a      	mov	r2, r3
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	691b      	ldr	r3, [r3, #16]
 800bc62:	4619      	mov	r1, r3
 800bc64:	4610      	mov	r0, r2
 800bc66:	f7f5 f86d 	bl	8000d44 <__aeabi_fmul>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	691b      	ldr	r3, [r3, #16]
 800bc72:	4619      	mov	r1, r3
 800bc74:	4610      	mov	r0, r2
 800bc76:	f7f5 f865 	bl	8000d44 <__aeabi_fmul>
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bc80:	4618      	mov	r0, r3
 800bc82:	f7f5 f913 	bl	8000eac <__aeabi_fdiv>
 800bc86:	4603      	mov	r3, r0
 800bc88:	4619      	mov	r1, r3
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	f7f4 ff52 	bl	8000b34 <__addsf3>
 800bc90:	4603      	mov	r3, r0
 800bc92:	461c      	mov	r4, r3
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	691b      	ldr	r3, [r3, #16]
 800bc98:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f7f5 f852 	bl	8000d44 <__aeabi_fmul>
 800bca0:	4603      	mov	r3, r0
 800bca2:	461a      	mov	r2, r3
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	691b      	ldr	r3, [r3, #16]
 800bca8:	4619      	mov	r1, r3
 800bcaa:	4610      	mov	r0, r2
 800bcac:	f7f5 f84a 	bl	8000d44 <__aeabi_fmul>
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f7f5 f8f8 	bl	8000eac <__aeabi_fdiv>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	4619      	mov	r1, r3
 800bcc0:	4620      	mov	r0, r4
 800bcc2:	f7f4 ff37 	bl	8000b34 <__addsf3>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	461c      	mov	r4, r3
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	691b      	ldr	r3, [r3, #16]
 800bcce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f7f5 f837 	bl	8000d44 <__aeabi_fmul>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	461a      	mov	r2, r3
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	691b      	ldr	r3, [r3, #16]
 800bcde:	4619      	mov	r1, r3
 800bce0:	4610      	mov	r0, r2
 800bce2:	f7f5 f82f 	bl	8000d44 <__aeabi_fmul>
 800bce6:	4603      	mov	r3, r0
 800bce8:	461a      	mov	r2, r3
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	691b      	ldr	r3, [r3, #16]
 800bcee:	4619      	mov	r1, r3
 800bcf0:	4610      	mov	r0, r2
 800bcf2:	f7f5 f827 	bl	8000d44 <__aeabi_fmul>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f7f5 f8d5 	bl	8000eac <__aeabi_fdiv>
 800bd02:	4603      	mov	r3, r0
 800bd04:	4619      	mov	r1, r3
 800bd06:	4620      	mov	r0, r4
 800bd08:	f7f4 ff14 	bl	8000b34 <__addsf3>
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	461c      	mov	r4, r3
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	691b      	ldr	r3, [r3, #16]
 800bd14:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bd16:	4618      	mov	r0, r3
 800bd18:	f7f5 f814 	bl	8000d44 <__aeabi_fmul>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	461a      	mov	r2, r3
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	691b      	ldr	r3, [r3, #16]
 800bd24:	4619      	mov	r1, r3
 800bd26:	4610      	mov	r0, r2
 800bd28:	f7f5 f80c 	bl	8000d44 <__aeabi_fmul>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	461a      	mov	r2, r3
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	691b      	ldr	r3, [r3, #16]
 800bd34:	4619      	mov	r1, r3
 800bd36:	4610      	mov	r0, r2
 800bd38:	f7f5 f804 	bl	8000d44 <__aeabi_fmul>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	461a      	mov	r2, r3
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	691b      	ldr	r3, [r3, #16]
 800bd44:	4619      	mov	r1, r3
 800bd46:	4610      	mov	r0, r2
 800bd48:	f7f4 fffc 	bl	8000d44 <__aeabi_fmul>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800bd52:	4618      	mov	r0, r3
 800bd54:	f7f5 f8aa 	bl	8000eac <__aeabi_fdiv>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	4619      	mov	r1, r3
 800bd5c:	4620      	mov	r0, r4
 800bd5e:	f7f4 fee9 	bl	8000b34 <__addsf3>
 800bd62:	4603      	mov	r3, r0
 800bd64:	67bb      	str	r3, [r7, #120]	; 0x78
	S1_2=S1_2 + S1_3*pos_st + S2_2*pos_st + S2_3*pos_st*pos_st + (S3_2*pos_st*pos_st)/2 + (S3_3*pos_st*pos_st*pos_st)/2;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	691b      	ldr	r3, [r3, #16]
 800bd6a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f7f4 ffe9 	bl	8000d44 <__aeabi_fmul>
 800bd72:	4603      	mov	r3, r0
 800bd74:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800bd76:	4618      	mov	r0, r3
 800bd78:	f7f4 fedc 	bl	8000b34 <__addsf3>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	461c      	mov	r4, r3
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	691b      	ldr	r3, [r3, #16]
 800bd84:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800bd86:	4618      	mov	r0, r3
 800bd88:	f7f4 ffdc 	bl	8000d44 <__aeabi_fmul>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	4619      	mov	r1, r3
 800bd90:	4620      	mov	r0, r4
 800bd92:	f7f4 fecf 	bl	8000b34 <__addsf3>
 800bd96:	4603      	mov	r3, r0
 800bd98:	461c      	mov	r4, r3
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	691b      	ldr	r3, [r3, #16]
 800bd9e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bda0:	4618      	mov	r0, r3
 800bda2:	f7f4 ffcf 	bl	8000d44 <__aeabi_fmul>
 800bda6:	4603      	mov	r3, r0
 800bda8:	461a      	mov	r2, r3
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	691b      	ldr	r3, [r3, #16]
 800bdae:	4619      	mov	r1, r3
 800bdb0:	4610      	mov	r0, r2
 800bdb2:	f7f4 ffc7 	bl	8000d44 <__aeabi_fmul>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	4619      	mov	r1, r3
 800bdba:	4620      	mov	r0, r4
 800bdbc:	f7f4 feba 	bl	8000b34 <__addsf3>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	461c      	mov	r4, r3
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	691b      	ldr	r3, [r3, #16]
 800bdc8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f7f4 ffba 	bl	8000d44 <__aeabi_fmul>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	461a      	mov	r2, r3
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	691b      	ldr	r3, [r3, #16]
 800bdd8:	4619      	mov	r1, r3
 800bdda:	4610      	mov	r0, r2
 800bddc:	f7f4 ffb2 	bl	8000d44 <__aeabi_fmul>
 800bde0:	4603      	mov	r3, r0
 800bde2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bde6:	4618      	mov	r0, r3
 800bde8:	f7f5 f860 	bl	8000eac <__aeabi_fdiv>
 800bdec:	4603      	mov	r3, r0
 800bdee:	4619      	mov	r1, r3
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	f7f4 fe9f 	bl	8000b34 <__addsf3>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	461c      	mov	r4, r3
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	691b      	ldr	r3, [r3, #16]
 800bdfe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800be00:	4618      	mov	r0, r3
 800be02:	f7f4 ff9f 	bl	8000d44 <__aeabi_fmul>
 800be06:	4603      	mov	r3, r0
 800be08:	461a      	mov	r2, r3
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	691b      	ldr	r3, [r3, #16]
 800be0e:	4619      	mov	r1, r3
 800be10:	4610      	mov	r0, r2
 800be12:	f7f4 ff97 	bl	8000d44 <__aeabi_fmul>
 800be16:	4603      	mov	r3, r0
 800be18:	461a      	mov	r2, r3
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	691b      	ldr	r3, [r3, #16]
 800be1e:	4619      	mov	r1, r3
 800be20:	4610      	mov	r0, r2
 800be22:	f7f4 ff8f 	bl	8000d44 <__aeabi_fmul>
 800be26:	4603      	mov	r3, r0
 800be28:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800be2c:	4618      	mov	r0, r3
 800be2e:	f7f5 f83d 	bl	8000eac <__aeabi_fdiv>
 800be32:	4603      	mov	r3, r0
 800be34:	4619      	mov	r1, r3
 800be36:	4620      	mov	r0, r4
 800be38:	f7f4 fe7c 	bl	8000b34 <__addsf3>
 800be3c:	4603      	mov	r3, r0
 800be3e:	677b      	str	r3, [r7, #116]	; 0x74
	S1_3=0;
 800be40:	f04f 0300 	mov.w	r3, #0
 800be44:	673b      	str	r3, [r7, #112]	; 0x70
	S1_4=S1_4 + S2_4*pos_st + (S3_4*pos_st*pos_st)/2;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	691b      	ldr	r3, [r3, #16]
 800be4a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800be4c:	4618      	mov	r0, r3
 800be4e:	f7f4 ff79 	bl	8000d44 <__aeabi_fmul>
 800be52:	4603      	mov	r3, r0
 800be54:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800be56:	4618      	mov	r0, r3
 800be58:	f7f4 fe6c 	bl	8000b34 <__addsf3>
 800be5c:	4603      	mov	r3, r0
 800be5e:	461c      	mov	r4, r3
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	691b      	ldr	r3, [r3, #16]
 800be64:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800be66:	4618      	mov	r0, r3
 800be68:	f7f4 ff6c 	bl	8000d44 <__aeabi_fmul>
 800be6c:	4603      	mov	r3, r0
 800be6e:	461a      	mov	r2, r3
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	691b      	ldr	r3, [r3, #16]
 800be74:	4619      	mov	r1, r3
 800be76:	4610      	mov	r0, r2
 800be78:	f7f4 ff64 	bl	8000d44 <__aeabi_fmul>
 800be7c:	4603      	mov	r3, r0
 800be7e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800be82:	4618      	mov	r0, r3
 800be84:	f7f5 f812 	bl	8000eac <__aeabi_fdiv>
 800be88:	4603      	mov	r3, r0
 800be8a:	4619      	mov	r1, r3
 800be8c:	4620      	mov	r0, r4
 800be8e:	f7f4 fe51 	bl	8000b34 <__addsf3>
 800be92:	4603      	mov	r3, r0
 800be94:	66fb      	str	r3, [r7, #108]	; 0x6c
	S2_1=S2_1 + (pos_st*pos_st*(S2_3 + S3_3*pos_st))/2 + S3_1*pos_st + pos_st*(S2_2 + S3_2*pos_st);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	691a      	ldr	r2, [r3, #16]
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	691b      	ldr	r3, [r3, #16]
 800be9e:	4619      	mov	r1, r3
 800bea0:	4610      	mov	r0, r2
 800bea2:	f7f4 ff4f 	bl	8000d44 <__aeabi_fmul>
 800bea6:	4603      	mov	r3, r0
 800bea8:	461c      	mov	r4, r3
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	691b      	ldr	r3, [r3, #16]
 800beae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800beb0:	4618      	mov	r0, r3
 800beb2:	f7f4 ff47 	bl	8000d44 <__aeabi_fmul>
 800beb6:	4603      	mov	r3, r0
 800beb8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800beba:	4618      	mov	r0, r3
 800bebc:	f7f4 fe3a 	bl	8000b34 <__addsf3>
 800bec0:	4603      	mov	r3, r0
 800bec2:	4619      	mov	r1, r3
 800bec4:	4620      	mov	r0, r4
 800bec6:	f7f4 ff3d 	bl	8000d44 <__aeabi_fmul>
 800beca:	4603      	mov	r3, r0
 800becc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bed0:	4618      	mov	r0, r3
 800bed2:	f7f4 ffeb 	bl	8000eac <__aeabi_fdiv>
 800bed6:	4603      	mov	r3, r0
 800bed8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800beda:	4618      	mov	r0, r3
 800bedc:	f7f4 fe2a 	bl	8000b34 <__addsf3>
 800bee0:	4603      	mov	r3, r0
 800bee2:	461c      	mov	r4, r3
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	691b      	ldr	r3, [r3, #16]
 800bee8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800beea:	4618      	mov	r0, r3
 800beec:	f7f4 ff2a 	bl	8000d44 <__aeabi_fmul>
 800bef0:	4603      	mov	r3, r0
 800bef2:	4619      	mov	r1, r3
 800bef4:	4620      	mov	r0, r4
 800bef6:	f7f4 fe1d 	bl	8000b34 <__addsf3>
 800befa:	4603      	mov	r3, r0
 800befc:	461d      	mov	r5, r3
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	691c      	ldr	r4, [r3, #16]
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	691b      	ldr	r3, [r3, #16]
 800bf06:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f7f4 ff1b 	bl	8000d44 <__aeabi_fmul>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800bf12:	4618      	mov	r0, r3
 800bf14:	f7f4 fe0e 	bl	8000b34 <__addsf3>
 800bf18:	4603      	mov	r3, r0
 800bf1a:	4619      	mov	r1, r3
 800bf1c:	4620      	mov	r0, r4
 800bf1e:	f7f4 ff11 	bl	8000d44 <__aeabi_fmul>
 800bf22:	4603      	mov	r3, r0
 800bf24:	4619      	mov	r1, r3
 800bf26:	4628      	mov	r0, r5
 800bf28:	f7f4 fe04 	bl	8000b34 <__addsf3>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	66bb      	str	r3, [r7, #104]	; 0x68
	S2_2=S2_2 + sv + S3_2*pos_st + pos_st*(S2_3 + S3_3*pos_st);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f8d3 324c 	ldr.w	r3, [r3, #588]	; 0x24c
 800bf36:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800bf38:	4618      	mov	r0, r3
 800bf3a:	f7f4 fdfb 	bl	8000b34 <__addsf3>
 800bf3e:	4603      	mov	r3, r0
 800bf40:	461c      	mov	r4, r3
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	691b      	ldr	r3, [r3, #16]
 800bf46:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bf48:	4618      	mov	r0, r3
 800bf4a:	f7f4 fefb 	bl	8000d44 <__aeabi_fmul>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	4619      	mov	r1, r3
 800bf52:	4620      	mov	r0, r4
 800bf54:	f7f4 fdee 	bl	8000b34 <__addsf3>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	461d      	mov	r5, r3
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	691c      	ldr	r4, [r3, #16]
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	691b      	ldr	r3, [r3, #16]
 800bf64:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bf66:	4618      	mov	r0, r3
 800bf68:	f7f4 feec 	bl	8000d44 <__aeabi_fmul>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bf70:	4618      	mov	r0, r3
 800bf72:	f7f4 fddf 	bl	8000b34 <__addsf3>
 800bf76:	4603      	mov	r3, r0
 800bf78:	4619      	mov	r1, r3
 800bf7a:	4620      	mov	r0, r4
 800bf7c:	f7f4 fee2 	bl	8000d44 <__aeabi_fmul>
 800bf80:	4603      	mov	r3, r0
 800bf82:	4619      	mov	r1, r3
 800bf84:	4628      	mov	r0, r5
 800bf86:	f7f4 fdd5 	bl	8000b34 <__addsf3>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	667b      	str	r3, [r7, #100]	; 0x64
	S2_3=0;
 800bf8e:	f04f 0300 	mov.w	r3, #0
 800bf92:	663b      	str	r3, [r7, #96]	; 0x60
	S2_4=S2_4 + S3_4*pos_st;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	691b      	ldr	r3, [r3, #16]
 800bf98:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f7f4 fed2 	bl	8000d44 <__aeabi_fmul>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	4619      	mov	r1, r3
 800bfa4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800bfa6:	f7f4 fdc5 	bl	8000b34 <__addsf3>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	65fb      	str	r3, [r7, #92]	; 0x5c
	S3_1=0;
 800bfae:	f04f 0300 	mov.w	r3, #0
 800bfb2:	65bb      	str	r3, [r7, #88]	; 0x58
	S3_2=0;
 800bfb4:	f04f 0300 	mov.w	r3, #0
 800bfb8:	657b      	str	r3, [r7, #84]	; 0x54
	S3_3=sa;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfbe:	653b      	str	r3, [r7, #80]	; 0x50
	S3_4=0;
 800bfc0:	f04f 0300 	mov.w	r3, #0
 800bfc4:	64fb      	str	r3, [r7, #76]	; 0x4c
	S4_1=S4_1 + S4_2*pos_st + (S4_3*pos_st*pos_st)/2;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	691b      	ldr	r3, [r3, #16]
 800bfca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f7f4 feb9 	bl	8000d44 <__aeabi_fmul>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f7f4 fdac 	bl	8000b34 <__addsf3>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	461c      	mov	r4, r3
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	691b      	ldr	r3, [r3, #16]
 800bfe4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f7f4 feac 	bl	8000d44 <__aeabi_fmul>
 800bfec:	4603      	mov	r3, r0
 800bfee:	461a      	mov	r2, r3
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	691b      	ldr	r3, [r3, #16]
 800bff4:	4619      	mov	r1, r3
 800bff6:	4610      	mov	r0, r2
 800bff8:	f7f4 fea4 	bl	8000d44 <__aeabi_fmul>
 800bffc:	4603      	mov	r3, r0
 800bffe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c002:	4618      	mov	r0, r3
 800c004:	f7f4 ff52 	bl	8000eac <__aeabi_fdiv>
 800c008:	4603      	mov	r3, r0
 800c00a:	4619      	mov	r1, r3
 800c00c:	4620      	mov	r0, r4
 800c00e:	f7f4 fd91 	bl	8000b34 <__addsf3>
 800c012:	4603      	mov	r3, r0
 800c014:	64bb      	str	r3, [r7, #72]	; 0x48
	S4_2=S4_2 + S4_3*pos_st;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	691b      	ldr	r3, [r3, #16]
 800c01a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c01c:	4618      	mov	r0, r3
 800c01e:	f7f4 fe91 	bl	8000d44 <__aeabi_fmul>
 800c022:	4603      	mov	r3, r0
 800c024:	4619      	mov	r1, r3
 800c026:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800c028:	f7f4 fd84 	bl	8000b34 <__addsf3>
 800c02c:	4603      	mov	r3, r0
 800c02e:	647b      	str	r3, [r7, #68]	; 0x44
	S4_3=0;
 800c030:	f04f 0300 	mov.w	r3, #0
 800c034:	643b      	str	r3, [r7, #64]	; 0x40
	S4_4=S4_4 + sb;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800c03c:	4619      	mov	r1, r3
 800c03e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800c040:	f7f4 fd78 	bl	8000b34 <__addsf3>
 800c044:	4603      	mov	r3, r0
 800c046:	63fb      	str	r3, [r7, #60]	; 0x3c

	float A = (Qap*Qgps*Qgps_v + Qap*Qgps*S2_2 + Qap*Qgps_v*S1_1 + Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qap*S1_1*S2_2 - Qap*S1_2*S2_1 + Qgps*S2_2*S3_3 - Qgps*S2_3*S3_2 + Qgps*S2_2*S3_4 - Qgps*S2_4*S3_2 + Qgps*S2_2*S4_3 - Qgps*S2_3*S4_2 + Qgps*S2_2*S4_4 - Qgps*S2_4*S4_2 + Qgps_v*S1_1*S3_3 - Qgps_v*S1_3*S3_1 + Qgps_v*S1_1*S3_4 - Qgps_v*S1_4*S3_1 + Qgps_v*S1_1*S4_3 - Qgps_v*S1_3*S4_1 + Qgps_v*S1_1*S4_4 - Qgps_v*S1_4*S4_1 + S1_1*S2_2*S3_3 - S1_1*S2_3*S3_2 - S1_2*S2_1*S3_3 + S1_2*S2_3*S3_1 + S1_3*S2_1*S3_2 - S1_3*S2_2*S3_1 + S1_1*S2_2*S3_4 - S1_1*S2_4*S3_2 - S1_2*S2_1*S3_4 + S1_2*S2_4*S3_1 + S1_4*S2_1*S3_2 - S1_4*S2_2*S3_1 + S1_1*S2_2*S4_3 - S1_1*S2_3*S4_2 - S1_2*S2_1*S4_3 + S1_2*S2_3*S4_1 + S1_3*S2_1*S4_2 - S1_3*S2_2*S4_1 + S1_1*S2_2*S4_4 - S1_1*S2_4*S4_2 - S1_2*S2_1*S4_4 + S1_2*S2_4*S4_1 + S1_4*S2_1*S4_2 - S1_4*S2_2*S4_1);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c054:	4619      	mov	r1, r3
 800c056:	4610      	mov	r0, r2
 800c058:	f7f4 fe74 	bl	8000d44 <__aeabi_fmul>
 800c05c:	4603      	mov	r3, r0
 800c05e:	461a      	mov	r2, r3
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	68db      	ldr	r3, [r3, #12]
 800c064:	4619      	mov	r1, r3
 800c066:	4610      	mov	r0, r2
 800c068:	f7f4 fe6c 	bl	8000d44 <__aeabi_fmul>
 800c06c:	4603      	mov	r3, r0
 800c06e:	461c      	mov	r4, r3
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c07c:	4619      	mov	r1, r3
 800c07e:	4610      	mov	r0, r2
 800c080:	f7f4 fe60 	bl	8000d44 <__aeabi_fmul>
 800c084:	4603      	mov	r3, r0
 800c086:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c088:	4618      	mov	r0, r3
 800c08a:	f7f4 fe5b 	bl	8000d44 <__aeabi_fmul>
 800c08e:	4603      	mov	r3, r0
 800c090:	4619      	mov	r1, r3
 800c092:	4620      	mov	r0, r4
 800c094:	f7f4 fd4e 	bl	8000b34 <__addsf3>
 800c098:	4603      	mov	r3, r0
 800c09a:	461c      	mov	r4, r3
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	68db      	ldr	r3, [r3, #12]
 800c0a6:	4619      	mov	r1, r3
 800c0a8:	4610      	mov	r0, r2
 800c0aa:	f7f4 fe4b 	bl	8000d44 <__aeabi_fmul>
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f7f4 fe46 	bl	8000d44 <__aeabi_fmul>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	4620      	mov	r0, r4
 800c0be:	f7f4 fd39 	bl	8000b34 <__addsf3>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	461c      	mov	r4, r3
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	68db      	ldr	r3, [r3, #12]
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	4610      	mov	r0, r2
 800c0d4:	f7f4 fe36 	bl	8000d44 <__aeabi_fmul>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f7f4 fe31 	bl	8000d44 <__aeabi_fmul>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	4619      	mov	r1, r3
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	f7f4 fd24 	bl	8000b34 <__addsf3>
 800c0ec:	4603      	mov	r3, r0
 800c0ee:	461c      	mov	r4, r3
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	68db      	ldr	r3, [r3, #12]
 800c0fa:	4619      	mov	r1, r3
 800c0fc:	4610      	mov	r0, r2
 800c0fe:	f7f4 fe21 	bl	8000d44 <__aeabi_fmul>
 800c102:	4603      	mov	r3, r0
 800c104:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c106:	4618      	mov	r0, r3
 800c108:	f7f4 fe1c 	bl	8000d44 <__aeabi_fmul>
 800c10c:	4603      	mov	r3, r0
 800c10e:	4619      	mov	r1, r3
 800c110:	4620      	mov	r0, r4
 800c112:	f7f4 fd0f 	bl	8000b34 <__addsf3>
 800c116:	4603      	mov	r3, r0
 800c118:	461c      	mov	r4, r3
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	68db      	ldr	r3, [r3, #12]
 800c124:	4619      	mov	r1, r3
 800c126:	4610      	mov	r0, r2
 800c128:	f7f4 fe0c 	bl	8000d44 <__aeabi_fmul>
 800c12c:	4603      	mov	r3, r0
 800c12e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c130:	4618      	mov	r0, r3
 800c132:	f7f4 fe07 	bl	8000d44 <__aeabi_fmul>
 800c136:	4603      	mov	r3, r0
 800c138:	4619      	mov	r1, r3
 800c13a:	4620      	mov	r0, r4
 800c13c:	f7f4 fcfa 	bl	8000b34 <__addsf3>
 800c140:	4603      	mov	r3, r0
 800c142:	461c      	mov	r4, r3
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	68db      	ldr	r3, [r3, #12]
 800c14e:	4619      	mov	r1, r3
 800c150:	4610      	mov	r0, r2
 800c152:	f7f4 fdf7 	bl	8000d44 <__aeabi_fmul>
 800c156:	4603      	mov	r3, r0
 800c158:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c15a:	4618      	mov	r0, r3
 800c15c:	f7f4 fdf2 	bl	8000d44 <__aeabi_fmul>
 800c160:	4603      	mov	r3, r0
 800c162:	4619      	mov	r1, r3
 800c164:	4620      	mov	r0, r4
 800c166:	f7f4 fce5 	bl	8000b34 <__addsf3>
 800c16a:	4603      	mov	r3, r0
 800c16c:	461c      	mov	r4, r3
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800c174:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c176:	4618      	mov	r0, r3
 800c178:	f7f4 fde4 	bl	8000d44 <__aeabi_fmul>
 800c17c:	4603      	mov	r3, r0
 800c17e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c180:	4618      	mov	r0, r3
 800c182:	f7f4 fddf 	bl	8000d44 <__aeabi_fmul>
 800c186:	4603      	mov	r3, r0
 800c188:	4619      	mov	r1, r3
 800c18a:	4620      	mov	r0, r4
 800c18c:	f7f4 fcd2 	bl	8000b34 <__addsf3>
 800c190:	4603      	mov	r3, r0
 800c192:	461c      	mov	r4, r3
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800c19a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800c19c:	4618      	mov	r0, r3
 800c19e:	f7f4 fdd1 	bl	8000d44 <__aeabi_fmul>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	f7f4 fdcc 	bl	8000d44 <__aeabi_fmul>
 800c1ac:	4603      	mov	r3, r0
 800c1ae:	4619      	mov	r1, r3
 800c1b0:	4620      	mov	r0, r4
 800c1b2:	f7f4 fcbd 	bl	8000b30 <__aeabi_fsub>
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	461c      	mov	r4, r3
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c1c0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	f7f4 fdbe 	bl	8000d44 <__aeabi_fmul>
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	f7f4 fdb9 	bl	8000d44 <__aeabi_fmul>
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	4619      	mov	r1, r3
 800c1d6:	4620      	mov	r0, r4
 800c1d8:	f7f4 fcac 	bl	8000b34 <__addsf3>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	461c      	mov	r4, r3
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c1e6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	f7f4 fdab 	bl	8000d44 <__aeabi_fmul>
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f7f4 fda6 	bl	8000d44 <__aeabi_fmul>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	4619      	mov	r1, r3
 800c1fc:	4620      	mov	r0, r4
 800c1fe:	f7f4 fc97 	bl	8000b30 <__aeabi_fsub>
 800c202:	4603      	mov	r3, r0
 800c204:	461c      	mov	r4, r3
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c20c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c20e:	4618      	mov	r0, r3
 800c210:	f7f4 fd98 	bl	8000d44 <__aeabi_fmul>
 800c214:	4603      	mov	r3, r0
 800c216:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c218:	4618      	mov	r0, r3
 800c21a:	f7f4 fd93 	bl	8000d44 <__aeabi_fmul>
 800c21e:	4603      	mov	r3, r0
 800c220:	4619      	mov	r1, r3
 800c222:	4620      	mov	r0, r4
 800c224:	f7f4 fc86 	bl	8000b34 <__addsf3>
 800c228:	4603      	mov	r3, r0
 800c22a:	461c      	mov	r4, r3
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c232:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c234:	4618      	mov	r0, r3
 800c236:	f7f4 fd85 	bl	8000d44 <__aeabi_fmul>
 800c23a:	4603      	mov	r3, r0
 800c23c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c23e:	4618      	mov	r0, r3
 800c240:	f7f4 fd80 	bl	8000d44 <__aeabi_fmul>
 800c244:	4603      	mov	r3, r0
 800c246:	4619      	mov	r1, r3
 800c248:	4620      	mov	r0, r4
 800c24a:	f7f4 fc71 	bl	8000b30 <__aeabi_fsub>
 800c24e:	4603      	mov	r3, r0
 800c250:	461c      	mov	r4, r3
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c258:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c25a:	4618      	mov	r0, r3
 800c25c:	f7f4 fd72 	bl	8000d44 <__aeabi_fmul>
 800c260:	4603      	mov	r3, r0
 800c262:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c264:	4618      	mov	r0, r3
 800c266:	f7f4 fd6d 	bl	8000d44 <__aeabi_fmul>
 800c26a:	4603      	mov	r3, r0
 800c26c:	4619      	mov	r1, r3
 800c26e:	4620      	mov	r0, r4
 800c270:	f7f4 fc60 	bl	8000b34 <__addsf3>
 800c274:	4603      	mov	r3, r0
 800c276:	461c      	mov	r4, r3
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c27e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c280:	4618      	mov	r0, r3
 800c282:	f7f4 fd5f 	bl	8000d44 <__aeabi_fmul>
 800c286:	4603      	mov	r3, r0
 800c288:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c28a:	4618      	mov	r0, r3
 800c28c:	f7f4 fd5a 	bl	8000d44 <__aeabi_fmul>
 800c290:	4603      	mov	r3, r0
 800c292:	4619      	mov	r1, r3
 800c294:	4620      	mov	r0, r4
 800c296:	f7f4 fc4b 	bl	8000b30 <__aeabi_fsub>
 800c29a:	4603      	mov	r3, r0
 800c29c:	461c      	mov	r4, r3
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c2a4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	f7f4 fd4c 	bl	8000d44 <__aeabi_fmul>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f7f4 fd47 	bl	8000d44 <__aeabi_fmul>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	4619      	mov	r1, r3
 800c2ba:	4620      	mov	r0, r4
 800c2bc:	f7f4 fc3a 	bl	8000b34 <__addsf3>
 800c2c0:	4603      	mov	r3, r0
 800c2c2:	461c      	mov	r4, r3
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c2ca:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	f7f4 fd39 	bl	8000d44 <__aeabi_fmul>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f7f4 fd34 	bl	8000d44 <__aeabi_fmul>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	4619      	mov	r1, r3
 800c2e0:	4620      	mov	r0, r4
 800c2e2:	f7f4 fc25 	bl	8000b30 <__aeabi_fsub>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	461c      	mov	r4, r3
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	68db      	ldr	r3, [r3, #12]
 800c2ee:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f7f4 fd27 	bl	8000d44 <__aeabi_fmul>
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f7f4 fd22 	bl	8000d44 <__aeabi_fmul>
 800c300:	4603      	mov	r3, r0
 800c302:	4619      	mov	r1, r3
 800c304:	4620      	mov	r0, r4
 800c306:	f7f4 fc15 	bl	8000b34 <__addsf3>
 800c30a:	4603      	mov	r3, r0
 800c30c:	461c      	mov	r4, r3
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	68db      	ldr	r3, [r3, #12]
 800c312:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c314:	4618      	mov	r0, r3
 800c316:	f7f4 fd15 	bl	8000d44 <__aeabi_fmul>
 800c31a:	4603      	mov	r3, r0
 800c31c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c31e:	4618      	mov	r0, r3
 800c320:	f7f4 fd10 	bl	8000d44 <__aeabi_fmul>
 800c324:	4603      	mov	r3, r0
 800c326:	4619      	mov	r1, r3
 800c328:	4620      	mov	r0, r4
 800c32a:	f7f4 fc01 	bl	8000b30 <__aeabi_fsub>
 800c32e:	4603      	mov	r3, r0
 800c330:	461c      	mov	r4, r3
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	68db      	ldr	r3, [r3, #12]
 800c336:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c338:	4618      	mov	r0, r3
 800c33a:	f7f4 fd03 	bl	8000d44 <__aeabi_fmul>
 800c33e:	4603      	mov	r3, r0
 800c340:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c342:	4618      	mov	r0, r3
 800c344:	f7f4 fcfe 	bl	8000d44 <__aeabi_fmul>
 800c348:	4603      	mov	r3, r0
 800c34a:	4619      	mov	r1, r3
 800c34c:	4620      	mov	r0, r4
 800c34e:	f7f4 fbf1 	bl	8000b34 <__addsf3>
 800c352:	4603      	mov	r3, r0
 800c354:	461c      	mov	r4, r3
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	68db      	ldr	r3, [r3, #12]
 800c35a:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c35c:	4618      	mov	r0, r3
 800c35e:	f7f4 fcf1 	bl	8000d44 <__aeabi_fmul>
 800c362:	4603      	mov	r3, r0
 800c364:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c366:	4618      	mov	r0, r3
 800c368:	f7f4 fcec 	bl	8000d44 <__aeabi_fmul>
 800c36c:	4603      	mov	r3, r0
 800c36e:	4619      	mov	r1, r3
 800c370:	4620      	mov	r0, r4
 800c372:	f7f4 fbdd 	bl	8000b30 <__aeabi_fsub>
 800c376:	4603      	mov	r3, r0
 800c378:	461c      	mov	r4, r3
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	68db      	ldr	r3, [r3, #12]
 800c37e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c380:	4618      	mov	r0, r3
 800c382:	f7f4 fcdf 	bl	8000d44 <__aeabi_fmul>
 800c386:	4603      	mov	r3, r0
 800c388:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c38a:	4618      	mov	r0, r3
 800c38c:	f7f4 fcda 	bl	8000d44 <__aeabi_fmul>
 800c390:	4603      	mov	r3, r0
 800c392:	4619      	mov	r1, r3
 800c394:	4620      	mov	r0, r4
 800c396:	f7f4 fbcd 	bl	8000b34 <__addsf3>
 800c39a:	4603      	mov	r3, r0
 800c39c:	461c      	mov	r4, r3
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	68db      	ldr	r3, [r3, #12]
 800c3a2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f7f4 fccd 	bl	8000d44 <__aeabi_fmul>
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	f7f4 fcc8 	bl	8000d44 <__aeabi_fmul>
 800c3b4:	4603      	mov	r3, r0
 800c3b6:	4619      	mov	r1, r3
 800c3b8:	4620      	mov	r0, r4
 800c3ba:	f7f4 fbb9 	bl	8000b30 <__aeabi_fsub>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	461c      	mov	r4, r3
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	68db      	ldr	r3, [r3, #12]
 800c3c6:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	f7f4 fcbb 	bl	8000d44 <__aeabi_fmul>
 800c3ce:	4603      	mov	r3, r0
 800c3d0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	f7f4 fcb6 	bl	8000d44 <__aeabi_fmul>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	4619      	mov	r1, r3
 800c3dc:	4620      	mov	r0, r4
 800c3de:	f7f4 fba9 	bl	8000b34 <__addsf3>
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	461c      	mov	r4, r3
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	68db      	ldr	r3, [r3, #12]
 800c3ea:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	f7f4 fca9 	bl	8000d44 <__aeabi_fmul>
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	f7f4 fca4 	bl	8000d44 <__aeabi_fmul>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	4619      	mov	r1, r3
 800c400:	4620      	mov	r0, r4
 800c402:	f7f4 fb95 	bl	8000b30 <__aeabi_fsub>
 800c406:	4603      	mov	r3, r0
 800c408:	461c      	mov	r4, r3
 800c40a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c40c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c40e:	f7f4 fc99 	bl	8000d44 <__aeabi_fmul>
 800c412:	4603      	mov	r3, r0
 800c414:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c416:	4618      	mov	r0, r3
 800c418:	f7f4 fc94 	bl	8000d44 <__aeabi_fmul>
 800c41c:	4603      	mov	r3, r0
 800c41e:	4619      	mov	r1, r3
 800c420:	4620      	mov	r0, r4
 800c422:	f7f4 fb87 	bl	8000b34 <__addsf3>
 800c426:	4603      	mov	r3, r0
 800c428:	461c      	mov	r4, r3
 800c42a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c42c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c42e:	f7f4 fc89 	bl	8000d44 <__aeabi_fmul>
 800c432:	4603      	mov	r3, r0
 800c434:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c436:	4618      	mov	r0, r3
 800c438:	f7f4 fc84 	bl	8000d44 <__aeabi_fmul>
 800c43c:	4603      	mov	r3, r0
 800c43e:	4619      	mov	r1, r3
 800c440:	4620      	mov	r0, r4
 800c442:	f7f4 fb75 	bl	8000b30 <__aeabi_fsub>
 800c446:	4603      	mov	r3, r0
 800c448:	461c      	mov	r4, r3
 800c44a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c44c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c44e:	f7f4 fc79 	bl	8000d44 <__aeabi_fmul>
 800c452:	4603      	mov	r3, r0
 800c454:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c456:	4618      	mov	r0, r3
 800c458:	f7f4 fc74 	bl	8000d44 <__aeabi_fmul>
 800c45c:	4603      	mov	r3, r0
 800c45e:	4619      	mov	r1, r3
 800c460:	4620      	mov	r0, r4
 800c462:	f7f4 fb65 	bl	8000b30 <__aeabi_fsub>
 800c466:	4603      	mov	r3, r0
 800c468:	461c      	mov	r4, r3
 800c46a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c46c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c46e:	f7f4 fc69 	bl	8000d44 <__aeabi_fmul>
 800c472:	4603      	mov	r3, r0
 800c474:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c476:	4618      	mov	r0, r3
 800c478:	f7f4 fc64 	bl	8000d44 <__aeabi_fmul>
 800c47c:	4603      	mov	r3, r0
 800c47e:	4619      	mov	r1, r3
 800c480:	4620      	mov	r0, r4
 800c482:	f7f4 fb57 	bl	8000b34 <__addsf3>
 800c486:	4603      	mov	r3, r0
 800c488:	461c      	mov	r4, r3
 800c48a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c48c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c48e:	f7f4 fc59 	bl	8000d44 <__aeabi_fmul>
 800c492:	4603      	mov	r3, r0
 800c494:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c496:	4618      	mov	r0, r3
 800c498:	f7f4 fc54 	bl	8000d44 <__aeabi_fmul>
 800c49c:	4603      	mov	r3, r0
 800c49e:	4619      	mov	r1, r3
 800c4a0:	4620      	mov	r0, r4
 800c4a2:	f7f4 fb47 	bl	8000b34 <__addsf3>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	461c      	mov	r4, r3
 800c4aa:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c4ac:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c4ae:	f7f4 fc49 	bl	8000d44 <__aeabi_fmul>
 800c4b2:	4603      	mov	r3, r0
 800c4b4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f7f4 fc44 	bl	8000d44 <__aeabi_fmul>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	4619      	mov	r1, r3
 800c4c0:	4620      	mov	r0, r4
 800c4c2:	f7f4 fb35 	bl	8000b30 <__aeabi_fsub>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	461c      	mov	r4, r3
 800c4ca:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c4cc:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c4ce:	f7f4 fc39 	bl	8000d44 <__aeabi_fmul>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	f7f4 fc34 	bl	8000d44 <__aeabi_fmul>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	4619      	mov	r1, r3
 800c4e0:	4620      	mov	r0, r4
 800c4e2:	f7f4 fb27 	bl	8000b34 <__addsf3>
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	461c      	mov	r4, r3
 800c4ea:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c4ec:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c4ee:	f7f4 fc29 	bl	8000d44 <__aeabi_fmul>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	f7f4 fc24 	bl	8000d44 <__aeabi_fmul>
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	4619      	mov	r1, r3
 800c500:	4620      	mov	r0, r4
 800c502:	f7f4 fb15 	bl	8000b30 <__aeabi_fsub>
 800c506:	4603      	mov	r3, r0
 800c508:	461c      	mov	r4, r3
 800c50a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c50c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c50e:	f7f4 fc19 	bl	8000d44 <__aeabi_fmul>
 800c512:	4603      	mov	r3, r0
 800c514:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c516:	4618      	mov	r0, r3
 800c518:	f7f4 fc14 	bl	8000d44 <__aeabi_fmul>
 800c51c:	4603      	mov	r3, r0
 800c51e:	4619      	mov	r1, r3
 800c520:	4620      	mov	r0, r4
 800c522:	f7f4 fb05 	bl	8000b30 <__aeabi_fsub>
 800c526:	4603      	mov	r3, r0
 800c528:	461c      	mov	r4, r3
 800c52a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c52c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c52e:	f7f4 fc09 	bl	8000d44 <__aeabi_fmul>
 800c532:	4603      	mov	r3, r0
 800c534:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c536:	4618      	mov	r0, r3
 800c538:	f7f4 fc04 	bl	8000d44 <__aeabi_fmul>
 800c53c:	4603      	mov	r3, r0
 800c53e:	4619      	mov	r1, r3
 800c540:	4620      	mov	r0, r4
 800c542:	f7f4 faf7 	bl	8000b34 <__addsf3>
 800c546:	4603      	mov	r3, r0
 800c548:	461c      	mov	r4, r3
 800c54a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c54c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c54e:	f7f4 fbf9 	bl	8000d44 <__aeabi_fmul>
 800c552:	4603      	mov	r3, r0
 800c554:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c556:	4618      	mov	r0, r3
 800c558:	f7f4 fbf4 	bl	8000d44 <__aeabi_fmul>
 800c55c:	4603      	mov	r3, r0
 800c55e:	4619      	mov	r1, r3
 800c560:	4620      	mov	r0, r4
 800c562:	f7f4 fae7 	bl	8000b34 <__addsf3>
 800c566:	4603      	mov	r3, r0
 800c568:	461c      	mov	r4, r3
 800c56a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c56c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c56e:	f7f4 fbe9 	bl	8000d44 <__aeabi_fmul>
 800c572:	4603      	mov	r3, r0
 800c574:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c576:	4618      	mov	r0, r3
 800c578:	f7f4 fbe4 	bl	8000d44 <__aeabi_fmul>
 800c57c:	4603      	mov	r3, r0
 800c57e:	4619      	mov	r1, r3
 800c580:	4620      	mov	r0, r4
 800c582:	f7f4 fad5 	bl	8000b30 <__aeabi_fsub>
 800c586:	4603      	mov	r3, r0
 800c588:	461c      	mov	r4, r3
 800c58a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c58c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c58e:	f7f4 fbd9 	bl	8000d44 <__aeabi_fmul>
 800c592:	4603      	mov	r3, r0
 800c594:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c596:	4618      	mov	r0, r3
 800c598:	f7f4 fbd4 	bl	8000d44 <__aeabi_fmul>
 800c59c:	4603      	mov	r3, r0
 800c59e:	4619      	mov	r1, r3
 800c5a0:	4620      	mov	r0, r4
 800c5a2:	f7f4 fac7 	bl	8000b34 <__addsf3>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	461c      	mov	r4, r3
 800c5aa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c5ac:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c5ae:	f7f4 fbc9 	bl	8000d44 <__aeabi_fmul>
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f7f4 fbc4 	bl	8000d44 <__aeabi_fmul>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	4619      	mov	r1, r3
 800c5c0:	4620      	mov	r0, r4
 800c5c2:	f7f4 fab5 	bl	8000b30 <__aeabi_fsub>
 800c5c6:	4603      	mov	r3, r0
 800c5c8:	461c      	mov	r4, r3
 800c5ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c5cc:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c5ce:	f7f4 fbb9 	bl	8000d44 <__aeabi_fmul>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	f7f4 fbb4 	bl	8000d44 <__aeabi_fmul>
 800c5dc:	4603      	mov	r3, r0
 800c5de:	4619      	mov	r1, r3
 800c5e0:	4620      	mov	r0, r4
 800c5e2:	f7f4 faa5 	bl	8000b30 <__aeabi_fsub>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	461c      	mov	r4, r3
 800c5ea:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c5ec:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c5ee:	f7f4 fba9 	bl	8000d44 <__aeabi_fmul>
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f7f4 fba4 	bl	8000d44 <__aeabi_fmul>
 800c5fc:	4603      	mov	r3, r0
 800c5fe:	4619      	mov	r1, r3
 800c600:	4620      	mov	r0, r4
 800c602:	f7f4 fa97 	bl	8000b34 <__addsf3>
 800c606:	4603      	mov	r3, r0
 800c608:	461c      	mov	r4, r3
 800c60a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c60c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c60e:	f7f4 fb99 	bl	8000d44 <__aeabi_fmul>
 800c612:	4603      	mov	r3, r0
 800c614:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c616:	4618      	mov	r0, r3
 800c618:	f7f4 fb94 	bl	8000d44 <__aeabi_fmul>
 800c61c:	4603      	mov	r3, r0
 800c61e:	4619      	mov	r1, r3
 800c620:	4620      	mov	r0, r4
 800c622:	f7f4 fa87 	bl	8000b34 <__addsf3>
 800c626:	4603      	mov	r3, r0
 800c628:	461c      	mov	r4, r3
 800c62a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c62c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c62e:	f7f4 fb89 	bl	8000d44 <__aeabi_fmul>
 800c632:	4603      	mov	r3, r0
 800c634:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c636:	4618      	mov	r0, r3
 800c638:	f7f4 fb84 	bl	8000d44 <__aeabi_fmul>
 800c63c:	4603      	mov	r3, r0
 800c63e:	4619      	mov	r1, r3
 800c640:	4620      	mov	r0, r4
 800c642:	f7f4 fa75 	bl	8000b30 <__aeabi_fsub>
 800c646:	4603      	mov	r3, r0
 800c648:	461c      	mov	r4, r3
 800c64a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c64c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c64e:	f7f4 fb79 	bl	8000d44 <__aeabi_fmul>
 800c652:	4603      	mov	r3, r0
 800c654:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c656:	4618      	mov	r0, r3
 800c658:	f7f4 fb74 	bl	8000d44 <__aeabi_fmul>
 800c65c:	4603      	mov	r3, r0
 800c65e:	4619      	mov	r1, r3
 800c660:	4620      	mov	r0, r4
 800c662:	f7f4 fa67 	bl	8000b34 <__addsf3>
 800c666:	4603      	mov	r3, r0
 800c668:	461c      	mov	r4, r3
 800c66a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c66c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c66e:	f7f4 fb69 	bl	8000d44 <__aeabi_fmul>
 800c672:	4603      	mov	r3, r0
 800c674:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c676:	4618      	mov	r0, r3
 800c678:	f7f4 fb64 	bl	8000d44 <__aeabi_fmul>
 800c67c:	4603      	mov	r3, r0
 800c67e:	4619      	mov	r1, r3
 800c680:	4620      	mov	r0, r4
 800c682:	f7f4 fa55 	bl	8000b30 <__aeabi_fsub>
 800c686:	4603      	mov	r3, r0
 800c688:	461c      	mov	r4, r3
 800c68a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c68c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c68e:	f7f4 fb59 	bl	8000d44 <__aeabi_fmul>
 800c692:	4603      	mov	r3, r0
 800c694:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c696:	4618      	mov	r0, r3
 800c698:	f7f4 fb54 	bl	8000d44 <__aeabi_fmul>
 800c69c:	4603      	mov	r3, r0
 800c69e:	4619      	mov	r1, r3
 800c6a0:	4620      	mov	r0, r4
 800c6a2:	f7f4 fa45 	bl	8000b30 <__aeabi_fsub>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	461c      	mov	r4, r3
 800c6aa:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c6ac:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c6ae:	f7f4 fb49 	bl	8000d44 <__aeabi_fmul>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7f4 fb44 	bl	8000d44 <__aeabi_fmul>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	4619      	mov	r1, r3
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	f7f4 fa37 	bl	8000b34 <__addsf3>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	461c      	mov	r4, r3
 800c6ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c6cc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c6ce:	f7f4 fb39 	bl	8000d44 <__aeabi_fmul>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f7f4 fb34 	bl	8000d44 <__aeabi_fmul>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	4619      	mov	r1, r3
 800c6e0:	4620      	mov	r0, r4
 800c6e2:	f7f4 fa27 	bl	8000b34 <__addsf3>
 800c6e6:	4603      	mov	r3, r0
 800c6e8:	461c      	mov	r4, r3
 800c6ea:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c6ec:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c6ee:	f7f4 fb29 	bl	8000d44 <__aeabi_fmul>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f7f4 fb24 	bl	8000d44 <__aeabi_fmul>
 800c6fc:	4603      	mov	r3, r0
 800c6fe:	4619      	mov	r1, r3
 800c700:	4620      	mov	r0, r4
 800c702:	f7f4 fa15 	bl	8000b30 <__aeabi_fsub>
 800c706:	4603      	mov	r3, r0
 800c708:	63bb      	str	r3, [r7, #56]	; 0x38
	float Kt11=1 - (Qap*Qgps*Qgps_v + Qap*Qgps*S2_2 + Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qgps*S2_2*S3_3 - Qgps*S2_3*S3_2 + Qgps*S2_2*S3_4 - Qgps*S2_4*S3_2 + Qgps*S2_2*S4_3 - Qgps*S2_3*S4_2 + Qgps*S2_2*S4_4 - Qgps*S2_4*S4_2)/A;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c716:	4619      	mov	r1, r3
 800c718:	4610      	mov	r0, r2
 800c71a:	f7f4 fb13 	bl	8000d44 <__aeabi_fmul>
 800c71e:	4603      	mov	r3, r0
 800c720:	461a      	mov	r2, r3
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	68db      	ldr	r3, [r3, #12]
 800c726:	4619      	mov	r1, r3
 800c728:	4610      	mov	r0, r2
 800c72a:	f7f4 fb0b 	bl	8000d44 <__aeabi_fmul>
 800c72e:	4603      	mov	r3, r0
 800c730:	461c      	mov	r4, r3
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c73e:	4619      	mov	r1, r3
 800c740:	4610      	mov	r0, r2
 800c742:	f7f4 faff 	bl	8000d44 <__aeabi_fmul>
 800c746:	4603      	mov	r3, r0
 800c748:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c74a:	4618      	mov	r0, r3
 800c74c:	f7f4 fafa 	bl	8000d44 <__aeabi_fmul>
 800c750:	4603      	mov	r3, r0
 800c752:	4619      	mov	r1, r3
 800c754:	4620      	mov	r0, r4
 800c756:	f7f4 f9ed 	bl	8000b34 <__addsf3>
 800c75a:	4603      	mov	r3, r0
 800c75c:	461c      	mov	r4, r3
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	68db      	ldr	r3, [r3, #12]
 800c768:	4619      	mov	r1, r3
 800c76a:	4610      	mov	r0, r2
 800c76c:	f7f4 faea 	bl	8000d44 <__aeabi_fmul>
 800c770:	4603      	mov	r3, r0
 800c772:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c774:	4618      	mov	r0, r3
 800c776:	f7f4 fae5 	bl	8000d44 <__aeabi_fmul>
 800c77a:	4603      	mov	r3, r0
 800c77c:	4619      	mov	r1, r3
 800c77e:	4620      	mov	r0, r4
 800c780:	f7f4 f9d8 	bl	8000b34 <__addsf3>
 800c784:	4603      	mov	r3, r0
 800c786:	461c      	mov	r4, r3
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	68db      	ldr	r3, [r3, #12]
 800c792:	4619      	mov	r1, r3
 800c794:	4610      	mov	r0, r2
 800c796:	f7f4 fad5 	bl	8000d44 <__aeabi_fmul>
 800c79a:	4603      	mov	r3, r0
 800c79c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c79e:	4618      	mov	r0, r3
 800c7a0:	f7f4 fad0 	bl	8000d44 <__aeabi_fmul>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	4619      	mov	r1, r3
 800c7a8:	4620      	mov	r0, r4
 800c7aa:	f7f4 f9c3 	bl	8000b34 <__addsf3>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	461c      	mov	r4, r3
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	68db      	ldr	r3, [r3, #12]
 800c7bc:	4619      	mov	r1, r3
 800c7be:	4610      	mov	r0, r2
 800c7c0:	f7f4 fac0 	bl	8000d44 <__aeabi_fmul>
 800c7c4:	4603      	mov	r3, r0
 800c7c6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f7f4 fabb 	bl	8000d44 <__aeabi_fmul>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	4620      	mov	r0, r4
 800c7d4:	f7f4 f9ae 	bl	8000b34 <__addsf3>
 800c7d8:	4603      	mov	r3, r0
 800c7da:	461c      	mov	r4, r3
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	68db      	ldr	r3, [r3, #12]
 800c7e6:	4619      	mov	r1, r3
 800c7e8:	4610      	mov	r0, r2
 800c7ea:	f7f4 faab 	bl	8000d44 <__aeabi_fmul>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f7f4 faa6 	bl	8000d44 <__aeabi_fmul>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	4619      	mov	r1, r3
 800c7fc:	4620      	mov	r0, r4
 800c7fe:	f7f4 f999 	bl	8000b34 <__addsf3>
 800c802:	4603      	mov	r3, r0
 800c804:	461c      	mov	r4, r3
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c80c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c80e:	4618      	mov	r0, r3
 800c810:	f7f4 fa98 	bl	8000d44 <__aeabi_fmul>
 800c814:	4603      	mov	r3, r0
 800c816:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c818:	4618      	mov	r0, r3
 800c81a:	f7f4 fa93 	bl	8000d44 <__aeabi_fmul>
 800c81e:	4603      	mov	r3, r0
 800c820:	4619      	mov	r1, r3
 800c822:	4620      	mov	r0, r4
 800c824:	f7f4 f986 	bl	8000b34 <__addsf3>
 800c828:	4603      	mov	r3, r0
 800c82a:	461c      	mov	r4, r3
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c832:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c834:	4618      	mov	r0, r3
 800c836:	f7f4 fa85 	bl	8000d44 <__aeabi_fmul>
 800c83a:	4603      	mov	r3, r0
 800c83c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c83e:	4618      	mov	r0, r3
 800c840:	f7f4 fa80 	bl	8000d44 <__aeabi_fmul>
 800c844:	4603      	mov	r3, r0
 800c846:	4619      	mov	r1, r3
 800c848:	4620      	mov	r0, r4
 800c84a:	f7f4 f971 	bl	8000b30 <__aeabi_fsub>
 800c84e:	4603      	mov	r3, r0
 800c850:	461c      	mov	r4, r3
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c858:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c85a:	4618      	mov	r0, r3
 800c85c:	f7f4 fa72 	bl	8000d44 <__aeabi_fmul>
 800c860:	4603      	mov	r3, r0
 800c862:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c864:	4618      	mov	r0, r3
 800c866:	f7f4 fa6d 	bl	8000d44 <__aeabi_fmul>
 800c86a:	4603      	mov	r3, r0
 800c86c:	4619      	mov	r1, r3
 800c86e:	4620      	mov	r0, r4
 800c870:	f7f4 f960 	bl	8000b34 <__addsf3>
 800c874:	4603      	mov	r3, r0
 800c876:	461c      	mov	r4, r3
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c87e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c880:	4618      	mov	r0, r3
 800c882:	f7f4 fa5f 	bl	8000d44 <__aeabi_fmul>
 800c886:	4603      	mov	r3, r0
 800c888:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7f4 fa5a 	bl	8000d44 <__aeabi_fmul>
 800c890:	4603      	mov	r3, r0
 800c892:	4619      	mov	r1, r3
 800c894:	4620      	mov	r0, r4
 800c896:	f7f4 f94b 	bl	8000b30 <__aeabi_fsub>
 800c89a:	4603      	mov	r3, r0
 800c89c:	461c      	mov	r4, r3
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c8a4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	f7f4 fa4c 	bl	8000d44 <__aeabi_fmul>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	f7f4 fa47 	bl	8000d44 <__aeabi_fmul>
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	4619      	mov	r1, r3
 800c8ba:	4620      	mov	r0, r4
 800c8bc:	f7f4 f93a 	bl	8000b34 <__addsf3>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	461c      	mov	r4, r3
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c8ca:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	f7f4 fa39 	bl	8000d44 <__aeabi_fmul>
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	f7f4 fa34 	bl	8000d44 <__aeabi_fmul>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	4619      	mov	r1, r3
 800c8e0:	4620      	mov	r0, r4
 800c8e2:	f7f4 f925 	bl	8000b30 <__aeabi_fsub>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	461c      	mov	r4, r3
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c8f0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f7f4 fa26 	bl	8000d44 <__aeabi_fmul>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f7f4 fa21 	bl	8000d44 <__aeabi_fmul>
 800c902:	4603      	mov	r3, r0
 800c904:	4619      	mov	r1, r3
 800c906:	4620      	mov	r0, r4
 800c908:	f7f4 f914 	bl	8000b34 <__addsf3>
 800c90c:	4603      	mov	r3, r0
 800c90e:	461c      	mov	r4, r3
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800c916:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c918:	4618      	mov	r0, r3
 800c91a:	f7f4 fa13 	bl	8000d44 <__aeabi_fmul>
 800c91e:	4603      	mov	r3, r0
 800c920:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c922:	4618      	mov	r0, r3
 800c924:	f7f4 fa0e 	bl	8000d44 <__aeabi_fmul>
 800c928:	4603      	mov	r3, r0
 800c92a:	4619      	mov	r1, r3
 800c92c:	4620      	mov	r0, r4
 800c92e:	f7f4 f8ff 	bl	8000b30 <__aeabi_fsub>
 800c932:	4603      	mov	r3, r0
 800c934:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c936:	4618      	mov	r0, r3
 800c938:	f7f4 fab8 	bl	8000eac <__aeabi_fdiv>
 800c93c:	4603      	mov	r3, r0
 800c93e:	4619      	mov	r1, r3
 800c940:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c944:	f7f4 f8f4 	bl	8000b30 <__aeabi_fsub>
 800c948:	4603      	mov	r3, r0
 800c94a:	637b      	str	r3, [r7, #52]	; 0x34
	float Kt12=(Qgps*(Qgps_v*S1_3 + Qgps_v*S1_4 - S1_2*S2_3 + S1_3*S2_2 - S1_2*S2_4 + S1_4*S2_2))/A;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	f8d3 4248 	ldr.w	r4, [r3, #584]	; 0x248
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	68db      	ldr	r3, [r3, #12]
 800c956:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c958:	4618      	mov	r0, r3
 800c95a:	f7f4 f9f3 	bl	8000d44 <__aeabi_fmul>
 800c95e:	4603      	mov	r3, r0
 800c960:	461d      	mov	r5, r3
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	68db      	ldr	r3, [r3, #12]
 800c966:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c968:	4618      	mov	r0, r3
 800c96a:	f7f4 f9eb 	bl	8000d44 <__aeabi_fmul>
 800c96e:	4603      	mov	r3, r0
 800c970:	4619      	mov	r1, r3
 800c972:	4628      	mov	r0, r5
 800c974:	f7f4 f8de 	bl	8000b34 <__addsf3>
 800c978:	4603      	mov	r3, r0
 800c97a:	461d      	mov	r5, r3
 800c97c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c97e:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c980:	f7f4 f9e0 	bl	8000d44 <__aeabi_fmul>
 800c984:	4603      	mov	r3, r0
 800c986:	4619      	mov	r1, r3
 800c988:	4628      	mov	r0, r5
 800c98a:	f7f4 f8d1 	bl	8000b30 <__aeabi_fsub>
 800c98e:	4603      	mov	r3, r0
 800c990:	461d      	mov	r5, r3
 800c992:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c994:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c996:	f7f4 f9d5 	bl	8000d44 <__aeabi_fmul>
 800c99a:	4603      	mov	r3, r0
 800c99c:	4619      	mov	r1, r3
 800c99e:	4628      	mov	r0, r5
 800c9a0:	f7f4 f8c8 	bl	8000b34 <__addsf3>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	461d      	mov	r5, r3
 800c9a8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c9aa:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c9ac:	f7f4 f9ca 	bl	8000d44 <__aeabi_fmul>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	4619      	mov	r1, r3
 800c9b4:	4628      	mov	r0, r5
 800c9b6:	f7f4 f8bb 	bl	8000b30 <__aeabi_fsub>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	461d      	mov	r5, r3
 800c9be:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c9c0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c9c2:	f7f4 f9bf 	bl	8000d44 <__aeabi_fmul>
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	4619      	mov	r1, r3
 800c9ca:	4628      	mov	r0, r5
 800c9cc:	f7f4 f8b2 	bl	8000b34 <__addsf3>
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	4620      	mov	r0, r4
 800c9d6:	f7f4 f9b5 	bl	8000d44 <__aeabi_fmul>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f7f4 fa64 	bl	8000eac <__aeabi_fdiv>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	633b      	str	r3, [r7, #48]	; 0x30
	float Kt13=(Qgps*(Qap*S1_2 + S1_2*S3_3 - S1_3*S3_2 + S1_2*S3_4 - S1_4*S3_2 + S1_2*S4_3 - S1_3*S4_2 + S1_2*S4_4 - S1_4*S4_2))/A;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	f8d3 4248 	ldr.w	r4, [r3, #584]	; 0x248
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800c9f4:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	f7f4 f9a4 	bl	8000d44 <__aeabi_fmul>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	461d      	mov	r5, r3
 800ca00:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ca02:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800ca04:	f7f4 f99e 	bl	8000d44 <__aeabi_fmul>
 800ca08:	4603      	mov	r3, r0
 800ca0a:	4619      	mov	r1, r3
 800ca0c:	4628      	mov	r0, r5
 800ca0e:	f7f4 f891 	bl	8000b34 <__addsf3>
 800ca12:	4603      	mov	r3, r0
 800ca14:	461d      	mov	r5, r3
 800ca16:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ca18:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800ca1a:	f7f4 f993 	bl	8000d44 <__aeabi_fmul>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	4619      	mov	r1, r3
 800ca22:	4628      	mov	r0, r5
 800ca24:	f7f4 f884 	bl	8000b30 <__aeabi_fsub>
 800ca28:	4603      	mov	r3, r0
 800ca2a:	461d      	mov	r5, r3
 800ca2c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ca2e:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800ca30:	f7f4 f988 	bl	8000d44 <__aeabi_fmul>
 800ca34:	4603      	mov	r3, r0
 800ca36:	4619      	mov	r1, r3
 800ca38:	4628      	mov	r0, r5
 800ca3a:	f7f4 f87b 	bl	8000b34 <__addsf3>
 800ca3e:	4603      	mov	r3, r0
 800ca40:	461d      	mov	r5, r3
 800ca42:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ca44:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800ca46:	f7f4 f97d 	bl	8000d44 <__aeabi_fmul>
 800ca4a:	4603      	mov	r3, r0
 800ca4c:	4619      	mov	r1, r3
 800ca4e:	4628      	mov	r0, r5
 800ca50:	f7f4 f86e 	bl	8000b30 <__aeabi_fsub>
 800ca54:	4603      	mov	r3, r0
 800ca56:	461d      	mov	r5, r3
 800ca58:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ca5a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800ca5c:	f7f4 f972 	bl	8000d44 <__aeabi_fmul>
 800ca60:	4603      	mov	r3, r0
 800ca62:	4619      	mov	r1, r3
 800ca64:	4628      	mov	r0, r5
 800ca66:	f7f4 f865 	bl	8000b34 <__addsf3>
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	461d      	mov	r5, r3
 800ca6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ca70:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800ca72:	f7f4 f967 	bl	8000d44 <__aeabi_fmul>
 800ca76:	4603      	mov	r3, r0
 800ca78:	4619      	mov	r1, r3
 800ca7a:	4628      	mov	r0, r5
 800ca7c:	f7f4 f858 	bl	8000b30 <__aeabi_fsub>
 800ca80:	4603      	mov	r3, r0
 800ca82:	461d      	mov	r5, r3
 800ca84:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ca86:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800ca88:	f7f4 f95c 	bl	8000d44 <__aeabi_fmul>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	4619      	mov	r1, r3
 800ca90:	4628      	mov	r0, r5
 800ca92:	f7f4 f84f 	bl	8000b34 <__addsf3>
 800ca96:	4603      	mov	r3, r0
 800ca98:	461d      	mov	r5, r3
 800ca9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ca9c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800ca9e:	f7f4 f951 	bl	8000d44 <__aeabi_fmul>
 800caa2:	4603      	mov	r3, r0
 800caa4:	4619      	mov	r1, r3
 800caa6:	4628      	mov	r0, r5
 800caa8:	f7f4 f842 	bl	8000b30 <__aeabi_fsub>
 800caac:	4603      	mov	r3, r0
 800caae:	4619      	mov	r1, r3
 800cab0:	4620      	mov	r0, r4
 800cab2:	f7f4 f947 	bl	8000d44 <__aeabi_fmul>
 800cab6:	4603      	mov	r3, r0
 800cab8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800caba:	4618      	mov	r0, r3
 800cabc:	f7f4 f9f6 	bl	8000eac <__aeabi_fdiv>
 800cac0:	4603      	mov	r3, r0
 800cac2:	62fb      	str	r3, [r7, #44]	; 0x2c
	float Kt21=(Qgps_v*(Qap*S2_1 + S2_1*S3_3 - S2_3*S3_1 + S2_1*S3_4 - S2_4*S3_1 + S2_1*S4_3 - S2_3*S4_1 + S2_1*S4_4 - S2_4*S4_1))/A;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	68dc      	ldr	r4, [r3, #12]
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800cace:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cad0:	4618      	mov	r0, r3
 800cad2:	f7f4 f937 	bl	8000d44 <__aeabi_fmul>
 800cad6:	4603      	mov	r3, r0
 800cad8:	461d      	mov	r5, r3
 800cada:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cadc:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800cade:	f7f4 f931 	bl	8000d44 <__aeabi_fmul>
 800cae2:	4603      	mov	r3, r0
 800cae4:	4619      	mov	r1, r3
 800cae6:	4628      	mov	r0, r5
 800cae8:	f7f4 f824 	bl	8000b34 <__addsf3>
 800caec:	4603      	mov	r3, r0
 800caee:	461d      	mov	r5, r3
 800caf0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800caf2:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800caf4:	f7f4 f926 	bl	8000d44 <__aeabi_fmul>
 800caf8:	4603      	mov	r3, r0
 800cafa:	4619      	mov	r1, r3
 800cafc:	4628      	mov	r0, r5
 800cafe:	f7f4 f817 	bl	8000b30 <__aeabi_fsub>
 800cb02:	4603      	mov	r3, r0
 800cb04:	461d      	mov	r5, r3
 800cb06:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cb08:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800cb0a:	f7f4 f91b 	bl	8000d44 <__aeabi_fmul>
 800cb0e:	4603      	mov	r3, r0
 800cb10:	4619      	mov	r1, r3
 800cb12:	4628      	mov	r0, r5
 800cb14:	f7f4 f80e 	bl	8000b34 <__addsf3>
 800cb18:	4603      	mov	r3, r0
 800cb1a:	461d      	mov	r5, r3
 800cb1c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cb1e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800cb20:	f7f4 f910 	bl	8000d44 <__aeabi_fmul>
 800cb24:	4603      	mov	r3, r0
 800cb26:	4619      	mov	r1, r3
 800cb28:	4628      	mov	r0, r5
 800cb2a:	f7f4 f801 	bl	8000b30 <__aeabi_fsub>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	461d      	mov	r5, r3
 800cb32:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cb34:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800cb36:	f7f4 f905 	bl	8000d44 <__aeabi_fmul>
 800cb3a:	4603      	mov	r3, r0
 800cb3c:	4619      	mov	r1, r3
 800cb3e:	4628      	mov	r0, r5
 800cb40:	f7f3 fff8 	bl	8000b34 <__addsf3>
 800cb44:	4603      	mov	r3, r0
 800cb46:	461d      	mov	r5, r3
 800cb48:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cb4a:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800cb4c:	f7f4 f8fa 	bl	8000d44 <__aeabi_fmul>
 800cb50:	4603      	mov	r3, r0
 800cb52:	4619      	mov	r1, r3
 800cb54:	4628      	mov	r0, r5
 800cb56:	f7f3 ffeb 	bl	8000b30 <__aeabi_fsub>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	461d      	mov	r5, r3
 800cb5e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800cb60:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800cb62:	f7f4 f8ef 	bl	8000d44 <__aeabi_fmul>
 800cb66:	4603      	mov	r3, r0
 800cb68:	4619      	mov	r1, r3
 800cb6a:	4628      	mov	r0, r5
 800cb6c:	f7f3 ffe2 	bl	8000b34 <__addsf3>
 800cb70:	4603      	mov	r3, r0
 800cb72:	461d      	mov	r5, r3
 800cb74:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cb76:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800cb78:	f7f4 f8e4 	bl	8000d44 <__aeabi_fmul>
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	4619      	mov	r1, r3
 800cb80:	4628      	mov	r0, r5
 800cb82:	f7f3 ffd5 	bl	8000b30 <__aeabi_fsub>
 800cb86:	4603      	mov	r3, r0
 800cb88:	4619      	mov	r1, r3
 800cb8a:	4620      	mov	r0, r4
 800cb8c:	f7f4 f8da 	bl	8000d44 <__aeabi_fmul>
 800cb90:	4603      	mov	r3, r0
 800cb92:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cb94:	4618      	mov	r0, r3
 800cb96:	f7f4 f989 	bl	8000eac <__aeabi_fdiv>
 800cb9a:	4603      	mov	r3, r0
 800cb9c:	62bb      	str	r3, [r7, #40]	; 0x28
	float Kt22=(Qgps_v*(Qgps*S2_3 + Qgps*S2_4 + S1_1*S2_3 - S1_3*S2_1 + S1_1*S2_4 - S1_4*S2_1))/A;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	68dc      	ldr	r4, [r3, #12]
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800cba8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cbaa:	4618      	mov	r0, r3
 800cbac:	f7f4 f8ca 	bl	8000d44 <__aeabi_fmul>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	461d      	mov	r5, r3
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800cbba:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	f7f4 f8c1 	bl	8000d44 <__aeabi_fmul>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	4619      	mov	r1, r3
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	f7f3 ffb4 	bl	8000b34 <__addsf3>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	461d      	mov	r5, r3
 800cbd0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cbd2:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800cbd4:	f7f4 f8b6 	bl	8000d44 <__aeabi_fmul>
 800cbd8:	4603      	mov	r3, r0
 800cbda:	4619      	mov	r1, r3
 800cbdc:	4628      	mov	r0, r5
 800cbde:	f7f3 ffa9 	bl	8000b34 <__addsf3>
 800cbe2:	4603      	mov	r3, r0
 800cbe4:	461d      	mov	r5, r3
 800cbe6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cbe8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800cbea:	f7f4 f8ab 	bl	8000d44 <__aeabi_fmul>
 800cbee:	4603      	mov	r3, r0
 800cbf0:	4619      	mov	r1, r3
 800cbf2:	4628      	mov	r0, r5
 800cbf4:	f7f3 ff9c 	bl	8000b30 <__aeabi_fsub>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	461d      	mov	r5, r3
 800cbfc:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cbfe:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800cc00:	f7f4 f8a0 	bl	8000d44 <__aeabi_fmul>
 800cc04:	4603      	mov	r3, r0
 800cc06:	4619      	mov	r1, r3
 800cc08:	4628      	mov	r0, r5
 800cc0a:	f7f3 ff93 	bl	8000b34 <__addsf3>
 800cc0e:	4603      	mov	r3, r0
 800cc10:	461d      	mov	r5, r3
 800cc12:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cc14:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800cc16:	f7f4 f895 	bl	8000d44 <__aeabi_fmul>
 800cc1a:	4603      	mov	r3, r0
 800cc1c:	4619      	mov	r1, r3
 800cc1e:	4628      	mov	r0, r5
 800cc20:	f7f3 ff86 	bl	8000b30 <__aeabi_fsub>
 800cc24:	4603      	mov	r3, r0
 800cc26:	4619      	mov	r1, r3
 800cc28:	4620      	mov	r0, r4
 800cc2a:	f7f4 f88b 	bl	8000d44 <__aeabi_fmul>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cc32:	4618      	mov	r0, r3
 800cc34:	f7f4 f93a 	bl	8000eac <__aeabi_fdiv>
 800cc38:	4603      	mov	r3, r0
 800cc3a:	627b      	str	r3, [r7, #36]	; 0x24
	float Kt23=1 - (Qap*Qgps*Qgps_v + Qap*Qgps_v*S1_1 + Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qgps_v*S1_1*S3_3 - Qgps_v*S1_3*S3_1 + Qgps_v*S1_1*S3_4 - Qgps_v*S1_4*S3_1 + Qgps_v*S1_1*S4_3 - Qgps_v*S1_3*S4_1 + Qgps_v*S1_1*S4_4 - Qgps_v*S1_4*S4_1)/A;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800cc48:	4619      	mov	r1, r3
 800cc4a:	4610      	mov	r0, r2
 800cc4c:	f7f4 f87a 	bl	8000d44 <__aeabi_fmul>
 800cc50:	4603      	mov	r3, r0
 800cc52:	461a      	mov	r2, r3
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	68db      	ldr	r3, [r3, #12]
 800cc58:	4619      	mov	r1, r3
 800cc5a:	4610      	mov	r0, r2
 800cc5c:	f7f4 f872 	bl	8000d44 <__aeabi_fmul>
 800cc60:	4603      	mov	r3, r0
 800cc62:	461c      	mov	r4, r3
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	68db      	ldr	r3, [r3, #12]
 800cc6e:	4619      	mov	r1, r3
 800cc70:	4610      	mov	r0, r2
 800cc72:	f7f4 f867 	bl	8000d44 <__aeabi_fmul>
 800cc76:	4603      	mov	r3, r0
 800cc78:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	f7f4 f862 	bl	8000d44 <__aeabi_fmul>
 800cc80:	4603      	mov	r3, r0
 800cc82:	4619      	mov	r1, r3
 800cc84:	4620      	mov	r0, r4
 800cc86:	f7f3 ff55 	bl	8000b34 <__addsf3>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	461c      	mov	r4, r3
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	68db      	ldr	r3, [r3, #12]
 800cc98:	4619      	mov	r1, r3
 800cc9a:	4610      	mov	r0, r2
 800cc9c:	f7f4 f852 	bl	8000d44 <__aeabi_fmul>
 800cca0:	4603      	mov	r3, r0
 800cca2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cca4:	4618      	mov	r0, r3
 800cca6:	f7f4 f84d 	bl	8000d44 <__aeabi_fmul>
 800ccaa:	4603      	mov	r3, r0
 800ccac:	4619      	mov	r1, r3
 800ccae:	4620      	mov	r0, r4
 800ccb0:	f7f3 ff40 	bl	8000b34 <__addsf3>
 800ccb4:	4603      	mov	r3, r0
 800ccb6:	461c      	mov	r4, r3
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	68db      	ldr	r3, [r3, #12]
 800ccc2:	4619      	mov	r1, r3
 800ccc4:	4610      	mov	r0, r2
 800ccc6:	f7f4 f83d 	bl	8000d44 <__aeabi_fmul>
 800ccca:	4603      	mov	r3, r0
 800cccc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f7f4 f838 	bl	8000d44 <__aeabi_fmul>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	4619      	mov	r1, r3
 800ccd8:	4620      	mov	r0, r4
 800ccda:	f7f3 ff2b 	bl	8000b34 <__addsf3>
 800ccde:	4603      	mov	r3, r0
 800cce0:	461c      	mov	r4, r3
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	68db      	ldr	r3, [r3, #12]
 800ccec:	4619      	mov	r1, r3
 800ccee:	4610      	mov	r0, r2
 800ccf0:	f7f4 f828 	bl	8000d44 <__aeabi_fmul>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ccf8:	4618      	mov	r0, r3
 800ccfa:	f7f4 f823 	bl	8000d44 <__aeabi_fmul>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	4619      	mov	r1, r3
 800cd02:	4620      	mov	r0, r4
 800cd04:	f7f3 ff16 	bl	8000b34 <__addsf3>
 800cd08:	4603      	mov	r3, r0
 800cd0a:	461c      	mov	r4, r3
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	68db      	ldr	r3, [r3, #12]
 800cd16:	4619      	mov	r1, r3
 800cd18:	4610      	mov	r0, r2
 800cd1a:	f7f4 f813 	bl	8000d44 <__aeabi_fmul>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800cd22:	4618      	mov	r0, r3
 800cd24:	f7f4 f80e 	bl	8000d44 <__aeabi_fmul>
 800cd28:	4603      	mov	r3, r0
 800cd2a:	4619      	mov	r1, r3
 800cd2c:	4620      	mov	r0, r4
 800cd2e:	f7f3 ff01 	bl	8000b34 <__addsf3>
 800cd32:	4603      	mov	r3, r0
 800cd34:	461c      	mov	r4, r3
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	68db      	ldr	r3, [r3, #12]
 800cd3a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	f7f4 f801 	bl	8000d44 <__aeabi_fmul>
 800cd42:	4603      	mov	r3, r0
 800cd44:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cd46:	4618      	mov	r0, r3
 800cd48:	f7f3 fffc 	bl	8000d44 <__aeabi_fmul>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	4619      	mov	r1, r3
 800cd50:	4620      	mov	r0, r4
 800cd52:	f7f3 feef 	bl	8000b34 <__addsf3>
 800cd56:	4603      	mov	r3, r0
 800cd58:	461c      	mov	r4, r3
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	68db      	ldr	r3, [r3, #12]
 800cd5e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cd60:	4618      	mov	r0, r3
 800cd62:	f7f3 ffef 	bl	8000d44 <__aeabi_fmul>
 800cd66:	4603      	mov	r3, r0
 800cd68:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	f7f3 ffea 	bl	8000d44 <__aeabi_fmul>
 800cd70:	4603      	mov	r3, r0
 800cd72:	4619      	mov	r1, r3
 800cd74:	4620      	mov	r0, r4
 800cd76:	f7f3 fedb 	bl	8000b30 <__aeabi_fsub>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	461c      	mov	r4, r3
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	68db      	ldr	r3, [r3, #12]
 800cd82:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800cd84:	4618      	mov	r0, r3
 800cd86:	f7f3 ffdd 	bl	8000d44 <__aeabi_fmul>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cd8e:	4618      	mov	r0, r3
 800cd90:	f7f3 ffd8 	bl	8000d44 <__aeabi_fmul>
 800cd94:	4603      	mov	r3, r0
 800cd96:	4619      	mov	r1, r3
 800cd98:	4620      	mov	r0, r4
 800cd9a:	f7f3 fecb 	bl	8000b34 <__addsf3>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	461c      	mov	r4, r3
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	68db      	ldr	r3, [r3, #12]
 800cda6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f7f3 ffcb 	bl	8000d44 <__aeabi_fmul>
 800cdae:	4603      	mov	r3, r0
 800cdb0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	f7f3 ffc6 	bl	8000d44 <__aeabi_fmul>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	4619      	mov	r1, r3
 800cdbc:	4620      	mov	r0, r4
 800cdbe:	f7f3 feb7 	bl	8000b30 <__aeabi_fsub>
 800cdc2:	4603      	mov	r3, r0
 800cdc4:	461c      	mov	r4, r3
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	68db      	ldr	r3, [r3, #12]
 800cdca:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800cdcc:	4618      	mov	r0, r3
 800cdce:	f7f3 ffb9 	bl	8000d44 <__aeabi_fmul>
 800cdd2:	4603      	mov	r3, r0
 800cdd4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f7f3 ffb4 	bl	8000d44 <__aeabi_fmul>
 800cddc:	4603      	mov	r3, r0
 800cdde:	4619      	mov	r1, r3
 800cde0:	4620      	mov	r0, r4
 800cde2:	f7f3 fea7 	bl	8000b34 <__addsf3>
 800cde6:	4603      	mov	r3, r0
 800cde8:	461c      	mov	r4, r3
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	68db      	ldr	r3, [r3, #12]
 800cdee:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	f7f3 ffa7 	bl	8000d44 <__aeabi_fmul>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	f7f3 ffa2 	bl	8000d44 <__aeabi_fmul>
 800ce00:	4603      	mov	r3, r0
 800ce02:	4619      	mov	r1, r3
 800ce04:	4620      	mov	r0, r4
 800ce06:	f7f3 fe93 	bl	8000b30 <__aeabi_fsub>
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	461c      	mov	r4, r3
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	68db      	ldr	r3, [r3, #12]
 800ce12:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800ce14:	4618      	mov	r0, r3
 800ce16:	f7f3 ff95 	bl	8000d44 <__aeabi_fmul>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ce1e:	4618      	mov	r0, r3
 800ce20:	f7f3 ff90 	bl	8000d44 <__aeabi_fmul>
 800ce24:	4603      	mov	r3, r0
 800ce26:	4619      	mov	r1, r3
 800ce28:	4620      	mov	r0, r4
 800ce2a:	f7f3 fe83 	bl	8000b34 <__addsf3>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	461c      	mov	r4, r3
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	68db      	ldr	r3, [r3, #12]
 800ce36:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800ce38:	4618      	mov	r0, r3
 800ce3a:	f7f3 ff83 	bl	8000d44 <__aeabi_fmul>
 800ce3e:	4603      	mov	r3, r0
 800ce40:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ce42:	4618      	mov	r0, r3
 800ce44:	f7f3 ff7e 	bl	8000d44 <__aeabi_fmul>
 800ce48:	4603      	mov	r3, r0
 800ce4a:	4619      	mov	r1, r3
 800ce4c:	4620      	mov	r0, r4
 800ce4e:	f7f3 fe6f 	bl	8000b30 <__aeabi_fsub>
 800ce52:	4603      	mov	r3, r0
 800ce54:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ce56:	4618      	mov	r0, r3
 800ce58:	f7f4 f828 	bl	8000eac <__aeabi_fdiv>
 800ce5c:	4603      	mov	r3, r0
 800ce5e:	4619      	mov	r1, r3
 800ce60:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ce64:	f7f3 fe64 	bl	8000b30 <__aeabi_fsub>
 800ce68:	4603      	mov	r3, r0
 800ce6a:	623b      	str	r3, [r7, #32]
	float Kt31=(Qap*Qgps_v*S3_1 - Qap*S2_1*S3_2 + Qap*S2_2*S3_1 + Qgps_v*S3_1*S4_3 - Qgps_v*S3_3*S4_1 + Qgps_v*S3_1*S4_4 - Qgps_v*S3_4*S4_1 - S2_1*S3_2*S4_3 + S2_1*S3_3*S4_2 + S2_2*S3_1*S4_3 - S2_2*S3_3*S4_1 - S2_3*S3_1*S4_2 + S2_3*S3_2*S4_1 - S2_1*S3_2*S4_4 + S2_1*S3_4*S4_2 + S2_2*S3_1*S4_4 - S2_2*S3_4*S4_1 - S2_4*S3_1*S4_2 + S2_4*S3_2*S4_1)/A;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	68db      	ldr	r3, [r3, #12]
 800ce76:	4619      	mov	r1, r3
 800ce78:	4610      	mov	r0, r2
 800ce7a:	f7f3 ff63 	bl	8000d44 <__aeabi_fmul>
 800ce7e:	4603      	mov	r3, r0
 800ce80:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ce82:	4618      	mov	r0, r3
 800ce84:	f7f3 ff5e 	bl	8000d44 <__aeabi_fmul>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	461c      	mov	r4, r3
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800ce92:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ce94:	4618      	mov	r0, r3
 800ce96:	f7f3 ff55 	bl	8000d44 <__aeabi_fmul>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ce9e:	4618      	mov	r0, r3
 800cea0:	f7f3 ff50 	bl	8000d44 <__aeabi_fmul>
 800cea4:	4603      	mov	r3, r0
 800cea6:	4619      	mov	r1, r3
 800cea8:	4620      	mov	r0, r4
 800ceaa:	f7f3 fe41 	bl	8000b30 <__aeabi_fsub>
 800ceae:	4603      	mov	r3, r0
 800ceb0:	461c      	mov	r4, r3
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800ceb8:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800ceba:	4618      	mov	r0, r3
 800cebc:	f7f3 ff42 	bl	8000d44 <__aeabi_fmul>
 800cec0:	4603      	mov	r3, r0
 800cec2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cec4:	4618      	mov	r0, r3
 800cec6:	f7f3 ff3d 	bl	8000d44 <__aeabi_fmul>
 800ceca:	4603      	mov	r3, r0
 800cecc:	4619      	mov	r1, r3
 800cece:	4620      	mov	r0, r4
 800ced0:	f7f3 fe30 	bl	8000b34 <__addsf3>
 800ced4:	4603      	mov	r3, r0
 800ced6:	461c      	mov	r4, r3
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	68db      	ldr	r3, [r3, #12]
 800cedc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cede:	4618      	mov	r0, r3
 800cee0:	f7f3 ff30 	bl	8000d44 <__aeabi_fmul>
 800cee4:	4603      	mov	r3, r0
 800cee6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cee8:	4618      	mov	r0, r3
 800ceea:	f7f3 ff2b 	bl	8000d44 <__aeabi_fmul>
 800ceee:	4603      	mov	r3, r0
 800cef0:	4619      	mov	r1, r3
 800cef2:	4620      	mov	r0, r4
 800cef4:	f7f3 fe1e 	bl	8000b34 <__addsf3>
 800cef8:	4603      	mov	r3, r0
 800cefa:	461c      	mov	r4, r3
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	68db      	ldr	r3, [r3, #12]
 800cf00:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cf02:	4618      	mov	r0, r3
 800cf04:	f7f3 ff1e 	bl	8000d44 <__aeabi_fmul>
 800cf08:	4603      	mov	r3, r0
 800cf0a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	f7f3 ff19 	bl	8000d44 <__aeabi_fmul>
 800cf12:	4603      	mov	r3, r0
 800cf14:	4619      	mov	r1, r3
 800cf16:	4620      	mov	r0, r4
 800cf18:	f7f3 fe0a 	bl	8000b30 <__aeabi_fsub>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	461c      	mov	r4, r3
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	68db      	ldr	r3, [r3, #12]
 800cf24:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cf26:	4618      	mov	r0, r3
 800cf28:	f7f3 ff0c 	bl	8000d44 <__aeabi_fmul>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800cf30:	4618      	mov	r0, r3
 800cf32:	f7f3 ff07 	bl	8000d44 <__aeabi_fmul>
 800cf36:	4603      	mov	r3, r0
 800cf38:	4619      	mov	r1, r3
 800cf3a:	4620      	mov	r0, r4
 800cf3c:	f7f3 fdfa 	bl	8000b34 <__addsf3>
 800cf40:	4603      	mov	r3, r0
 800cf42:	461c      	mov	r4, r3
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	68db      	ldr	r3, [r3, #12]
 800cf48:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	f7f3 fefa 	bl	8000d44 <__aeabi_fmul>
 800cf50:	4603      	mov	r3, r0
 800cf52:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cf54:	4618      	mov	r0, r3
 800cf56:	f7f3 fef5 	bl	8000d44 <__aeabi_fmul>
 800cf5a:	4603      	mov	r3, r0
 800cf5c:	4619      	mov	r1, r3
 800cf5e:	4620      	mov	r0, r4
 800cf60:	f7f3 fde6 	bl	8000b30 <__aeabi_fsub>
 800cf64:	4603      	mov	r3, r0
 800cf66:	461c      	mov	r4, r3
 800cf68:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cf6a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800cf6c:	f7f3 feea 	bl	8000d44 <__aeabi_fmul>
 800cf70:	4603      	mov	r3, r0
 800cf72:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cf74:	4618      	mov	r0, r3
 800cf76:	f7f3 fee5 	bl	8000d44 <__aeabi_fmul>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	4619      	mov	r1, r3
 800cf7e:	4620      	mov	r0, r4
 800cf80:	f7f3 fdd6 	bl	8000b30 <__aeabi_fsub>
 800cf84:	4603      	mov	r3, r0
 800cf86:	461c      	mov	r4, r3
 800cf88:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cf8a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800cf8c:	f7f3 feda 	bl	8000d44 <__aeabi_fmul>
 800cf90:	4603      	mov	r3, r0
 800cf92:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cf94:	4618      	mov	r0, r3
 800cf96:	f7f3 fed5 	bl	8000d44 <__aeabi_fmul>
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	4620      	mov	r0, r4
 800cfa0:	f7f3 fdc8 	bl	8000b34 <__addsf3>
 800cfa4:	4603      	mov	r3, r0
 800cfa6:	461c      	mov	r4, r3
 800cfa8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cfaa:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800cfac:	f7f3 feca 	bl	8000d44 <__aeabi_fmul>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	f7f3 fec5 	bl	8000d44 <__aeabi_fmul>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	4619      	mov	r1, r3
 800cfbe:	4620      	mov	r0, r4
 800cfc0:	f7f3 fdb8 	bl	8000b34 <__addsf3>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	461c      	mov	r4, r3
 800cfc8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cfca:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800cfcc:	f7f3 feba 	bl	8000d44 <__aeabi_fmul>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f7f3 feb5 	bl	8000d44 <__aeabi_fmul>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	4619      	mov	r1, r3
 800cfde:	4620      	mov	r0, r4
 800cfe0:	f7f3 fda6 	bl	8000b30 <__aeabi_fsub>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	461c      	mov	r4, r3
 800cfe8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cfea:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800cfec:	f7f3 feaa 	bl	8000d44 <__aeabi_fmul>
 800cff0:	4603      	mov	r3, r0
 800cff2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cff4:	4618      	mov	r0, r3
 800cff6:	f7f3 fea5 	bl	8000d44 <__aeabi_fmul>
 800cffa:	4603      	mov	r3, r0
 800cffc:	4619      	mov	r1, r3
 800cffe:	4620      	mov	r0, r4
 800d000:	f7f3 fd96 	bl	8000b30 <__aeabi_fsub>
 800d004:	4603      	mov	r3, r0
 800d006:	461c      	mov	r4, r3
 800d008:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d00a:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d00c:	f7f3 fe9a 	bl	8000d44 <__aeabi_fmul>
 800d010:	4603      	mov	r3, r0
 800d012:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d014:	4618      	mov	r0, r3
 800d016:	f7f3 fe95 	bl	8000d44 <__aeabi_fmul>
 800d01a:	4603      	mov	r3, r0
 800d01c:	4619      	mov	r1, r3
 800d01e:	4620      	mov	r0, r4
 800d020:	f7f3 fd88 	bl	8000b34 <__addsf3>
 800d024:	4603      	mov	r3, r0
 800d026:	461c      	mov	r4, r3
 800d028:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d02a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d02c:	f7f3 fe8a 	bl	8000d44 <__aeabi_fmul>
 800d030:	4603      	mov	r3, r0
 800d032:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d034:	4618      	mov	r0, r3
 800d036:	f7f3 fe85 	bl	8000d44 <__aeabi_fmul>
 800d03a:	4603      	mov	r3, r0
 800d03c:	4619      	mov	r1, r3
 800d03e:	4620      	mov	r0, r4
 800d040:	f7f3 fd76 	bl	8000b30 <__aeabi_fsub>
 800d044:	4603      	mov	r3, r0
 800d046:	461c      	mov	r4, r3
 800d048:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d04a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d04c:	f7f3 fe7a 	bl	8000d44 <__aeabi_fmul>
 800d050:	4603      	mov	r3, r0
 800d052:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d054:	4618      	mov	r0, r3
 800d056:	f7f3 fe75 	bl	8000d44 <__aeabi_fmul>
 800d05a:	4603      	mov	r3, r0
 800d05c:	4619      	mov	r1, r3
 800d05e:	4620      	mov	r0, r4
 800d060:	f7f3 fd68 	bl	8000b34 <__addsf3>
 800d064:	4603      	mov	r3, r0
 800d066:	461c      	mov	r4, r3
 800d068:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d06a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d06c:	f7f3 fe6a 	bl	8000d44 <__aeabi_fmul>
 800d070:	4603      	mov	r3, r0
 800d072:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d074:	4618      	mov	r0, r3
 800d076:	f7f3 fe65 	bl	8000d44 <__aeabi_fmul>
 800d07a:	4603      	mov	r3, r0
 800d07c:	4619      	mov	r1, r3
 800d07e:	4620      	mov	r0, r4
 800d080:	f7f3 fd58 	bl	8000b34 <__addsf3>
 800d084:	4603      	mov	r3, r0
 800d086:	461c      	mov	r4, r3
 800d088:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d08a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d08c:	f7f3 fe5a 	bl	8000d44 <__aeabi_fmul>
 800d090:	4603      	mov	r3, r0
 800d092:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d094:	4618      	mov	r0, r3
 800d096:	f7f3 fe55 	bl	8000d44 <__aeabi_fmul>
 800d09a:	4603      	mov	r3, r0
 800d09c:	4619      	mov	r1, r3
 800d09e:	4620      	mov	r0, r4
 800d0a0:	f7f3 fd46 	bl	8000b30 <__aeabi_fsub>
 800d0a4:	4603      	mov	r3, r0
 800d0a6:	461c      	mov	r4, r3
 800d0a8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d0aa:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d0ac:	f7f3 fe4a 	bl	8000d44 <__aeabi_fmul>
 800d0b0:	4603      	mov	r3, r0
 800d0b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	f7f3 fe45 	bl	8000d44 <__aeabi_fmul>
 800d0ba:	4603      	mov	r3, r0
 800d0bc:	4619      	mov	r1, r3
 800d0be:	4620      	mov	r0, r4
 800d0c0:	f7f3 fd36 	bl	8000b30 <__aeabi_fsub>
 800d0c4:	4603      	mov	r3, r0
 800d0c6:	461c      	mov	r4, r3
 800d0c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d0ca:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d0cc:	f7f3 fe3a 	bl	8000d44 <__aeabi_fmul>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	f7f3 fe35 	bl	8000d44 <__aeabi_fmul>
 800d0da:	4603      	mov	r3, r0
 800d0dc:	4619      	mov	r1, r3
 800d0de:	4620      	mov	r0, r4
 800d0e0:	f7f3 fd28 	bl	8000b34 <__addsf3>
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	f7f3 fedf 	bl	8000eac <__aeabi_fdiv>
 800d0ee:	4603      	mov	r3, r0
 800d0f0:	61fb      	str	r3, [r7, #28]
	float Kt32=(Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*S2_2*S3_3 - Qgps*S2_3*S3_2 + Qgps*S2_2*S3_4 - Qgps*S2_4*S3_2 + Qgps_v*S1_1*S3_3 - Qgps_v*S1_3*S3_1 + Qgps_v*S1_1*S3_4 - Qgps_v*S1_4*S3_1 + S1_1*S2_2*S3_3 - S1_1*S2_3*S3_2 - S1_2*S2_1*S3_3 + S1_2*S2_3*S3_1 + S1_3*S2_1*S3_2 - S1_3*S2_2*S3_1 + S1_1*S2_2*S3_4 - S1_1*S2_4*S3_2 - S1_2*S2_1*S3_4 + S1_2*S2_4*S3_1 + S1_4*S2_1*S3_2 - S1_4*S2_2*S3_1)/A;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	68db      	ldr	r3, [r3, #12]
 800d0fc:	4619      	mov	r1, r3
 800d0fe:	4610      	mov	r0, r2
 800d100:	f7f3 fe20 	bl	8000d44 <__aeabi_fmul>
 800d104:	4603      	mov	r3, r0
 800d106:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d108:	4618      	mov	r0, r3
 800d10a:	f7f3 fe1b 	bl	8000d44 <__aeabi_fmul>
 800d10e:	4603      	mov	r3, r0
 800d110:	461c      	mov	r4, r3
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	68db      	ldr	r3, [r3, #12]
 800d11c:	4619      	mov	r1, r3
 800d11e:	4610      	mov	r0, r2
 800d120:	f7f3 fe10 	bl	8000d44 <__aeabi_fmul>
 800d124:	4603      	mov	r3, r0
 800d126:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d128:	4618      	mov	r0, r3
 800d12a:	f7f3 fe0b 	bl	8000d44 <__aeabi_fmul>
 800d12e:	4603      	mov	r3, r0
 800d130:	4619      	mov	r1, r3
 800d132:	4620      	mov	r0, r4
 800d134:	f7f3 fcfe 	bl	8000b34 <__addsf3>
 800d138:	4603      	mov	r3, r0
 800d13a:	461c      	mov	r4, r3
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d142:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d144:	4618      	mov	r0, r3
 800d146:	f7f3 fdfd 	bl	8000d44 <__aeabi_fmul>
 800d14a:	4603      	mov	r3, r0
 800d14c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d14e:	4618      	mov	r0, r3
 800d150:	f7f3 fdf8 	bl	8000d44 <__aeabi_fmul>
 800d154:	4603      	mov	r3, r0
 800d156:	4619      	mov	r1, r3
 800d158:	4620      	mov	r0, r4
 800d15a:	f7f3 fceb 	bl	8000b34 <__addsf3>
 800d15e:	4603      	mov	r3, r0
 800d160:	461c      	mov	r4, r3
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d168:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d16a:	4618      	mov	r0, r3
 800d16c:	f7f3 fdea 	bl	8000d44 <__aeabi_fmul>
 800d170:	4603      	mov	r3, r0
 800d172:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d174:	4618      	mov	r0, r3
 800d176:	f7f3 fde5 	bl	8000d44 <__aeabi_fmul>
 800d17a:	4603      	mov	r3, r0
 800d17c:	4619      	mov	r1, r3
 800d17e:	4620      	mov	r0, r4
 800d180:	f7f3 fcd6 	bl	8000b30 <__aeabi_fsub>
 800d184:	4603      	mov	r3, r0
 800d186:	461c      	mov	r4, r3
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d18e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d190:	4618      	mov	r0, r3
 800d192:	f7f3 fdd7 	bl	8000d44 <__aeabi_fmul>
 800d196:	4603      	mov	r3, r0
 800d198:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d19a:	4618      	mov	r0, r3
 800d19c:	f7f3 fdd2 	bl	8000d44 <__aeabi_fmul>
 800d1a0:	4603      	mov	r3, r0
 800d1a2:	4619      	mov	r1, r3
 800d1a4:	4620      	mov	r0, r4
 800d1a6:	f7f3 fcc5 	bl	8000b34 <__addsf3>
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	461c      	mov	r4, r3
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d1b4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	f7f3 fdc4 	bl	8000d44 <__aeabi_fmul>
 800d1bc:	4603      	mov	r3, r0
 800d1be:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	f7f3 fdbf 	bl	8000d44 <__aeabi_fmul>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	4619      	mov	r1, r3
 800d1ca:	4620      	mov	r0, r4
 800d1cc:	f7f3 fcb0 	bl	8000b30 <__aeabi_fsub>
 800d1d0:	4603      	mov	r3, r0
 800d1d2:	461c      	mov	r4, r3
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	68db      	ldr	r3, [r3, #12]
 800d1d8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d1da:	4618      	mov	r0, r3
 800d1dc:	f7f3 fdb2 	bl	8000d44 <__aeabi_fmul>
 800d1e0:	4603      	mov	r3, r0
 800d1e2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	f7f3 fdad 	bl	8000d44 <__aeabi_fmul>
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	4619      	mov	r1, r3
 800d1ee:	4620      	mov	r0, r4
 800d1f0:	f7f3 fca0 	bl	8000b34 <__addsf3>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	461c      	mov	r4, r3
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	68db      	ldr	r3, [r3, #12]
 800d1fc:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d1fe:	4618      	mov	r0, r3
 800d200:	f7f3 fda0 	bl	8000d44 <__aeabi_fmul>
 800d204:	4603      	mov	r3, r0
 800d206:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d208:	4618      	mov	r0, r3
 800d20a:	f7f3 fd9b 	bl	8000d44 <__aeabi_fmul>
 800d20e:	4603      	mov	r3, r0
 800d210:	4619      	mov	r1, r3
 800d212:	4620      	mov	r0, r4
 800d214:	f7f3 fc8c 	bl	8000b30 <__aeabi_fsub>
 800d218:	4603      	mov	r3, r0
 800d21a:	461c      	mov	r4, r3
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	68db      	ldr	r3, [r3, #12]
 800d220:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d222:	4618      	mov	r0, r3
 800d224:	f7f3 fd8e 	bl	8000d44 <__aeabi_fmul>
 800d228:	4603      	mov	r3, r0
 800d22a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d22c:	4618      	mov	r0, r3
 800d22e:	f7f3 fd89 	bl	8000d44 <__aeabi_fmul>
 800d232:	4603      	mov	r3, r0
 800d234:	4619      	mov	r1, r3
 800d236:	4620      	mov	r0, r4
 800d238:	f7f3 fc7c 	bl	8000b34 <__addsf3>
 800d23c:	4603      	mov	r3, r0
 800d23e:	461c      	mov	r4, r3
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	68db      	ldr	r3, [r3, #12]
 800d244:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d246:	4618      	mov	r0, r3
 800d248:	f7f3 fd7c 	bl	8000d44 <__aeabi_fmul>
 800d24c:	4603      	mov	r3, r0
 800d24e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d250:	4618      	mov	r0, r3
 800d252:	f7f3 fd77 	bl	8000d44 <__aeabi_fmul>
 800d256:	4603      	mov	r3, r0
 800d258:	4619      	mov	r1, r3
 800d25a:	4620      	mov	r0, r4
 800d25c:	f7f3 fc68 	bl	8000b30 <__aeabi_fsub>
 800d260:	4603      	mov	r3, r0
 800d262:	461c      	mov	r4, r3
 800d264:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d266:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d268:	f7f3 fd6c 	bl	8000d44 <__aeabi_fmul>
 800d26c:	4603      	mov	r3, r0
 800d26e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d270:	4618      	mov	r0, r3
 800d272:	f7f3 fd67 	bl	8000d44 <__aeabi_fmul>
 800d276:	4603      	mov	r3, r0
 800d278:	4619      	mov	r1, r3
 800d27a:	4620      	mov	r0, r4
 800d27c:	f7f3 fc5a 	bl	8000b34 <__addsf3>
 800d280:	4603      	mov	r3, r0
 800d282:	461c      	mov	r4, r3
 800d284:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d286:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d288:	f7f3 fd5c 	bl	8000d44 <__aeabi_fmul>
 800d28c:	4603      	mov	r3, r0
 800d28e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d290:	4618      	mov	r0, r3
 800d292:	f7f3 fd57 	bl	8000d44 <__aeabi_fmul>
 800d296:	4603      	mov	r3, r0
 800d298:	4619      	mov	r1, r3
 800d29a:	4620      	mov	r0, r4
 800d29c:	f7f3 fc48 	bl	8000b30 <__aeabi_fsub>
 800d2a0:	4603      	mov	r3, r0
 800d2a2:	461c      	mov	r4, r3
 800d2a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d2a6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d2a8:	f7f3 fd4c 	bl	8000d44 <__aeabi_fmul>
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7f3 fd47 	bl	8000d44 <__aeabi_fmul>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	4619      	mov	r1, r3
 800d2ba:	4620      	mov	r0, r4
 800d2bc:	f7f3 fc38 	bl	8000b30 <__aeabi_fsub>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	461c      	mov	r4, r3
 800d2c4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d2c6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d2c8:	f7f3 fd3c 	bl	8000d44 <__aeabi_fmul>
 800d2cc:	4603      	mov	r3, r0
 800d2ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	f7f3 fd37 	bl	8000d44 <__aeabi_fmul>
 800d2d6:	4603      	mov	r3, r0
 800d2d8:	4619      	mov	r1, r3
 800d2da:	4620      	mov	r0, r4
 800d2dc:	f7f3 fc2a 	bl	8000b34 <__addsf3>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	461c      	mov	r4, r3
 800d2e4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d2e6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d2e8:	f7f3 fd2c 	bl	8000d44 <__aeabi_fmul>
 800d2ec:	4603      	mov	r3, r0
 800d2ee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7f3 fd27 	bl	8000d44 <__aeabi_fmul>
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	4619      	mov	r1, r3
 800d2fa:	4620      	mov	r0, r4
 800d2fc:	f7f3 fc1a 	bl	8000b34 <__addsf3>
 800d300:	4603      	mov	r3, r0
 800d302:	461c      	mov	r4, r3
 800d304:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d306:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d308:	f7f3 fd1c 	bl	8000d44 <__aeabi_fmul>
 800d30c:	4603      	mov	r3, r0
 800d30e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d310:	4618      	mov	r0, r3
 800d312:	f7f3 fd17 	bl	8000d44 <__aeabi_fmul>
 800d316:	4603      	mov	r3, r0
 800d318:	4619      	mov	r1, r3
 800d31a:	4620      	mov	r0, r4
 800d31c:	f7f3 fc08 	bl	8000b30 <__aeabi_fsub>
 800d320:	4603      	mov	r3, r0
 800d322:	461c      	mov	r4, r3
 800d324:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d326:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d328:	f7f3 fd0c 	bl	8000d44 <__aeabi_fmul>
 800d32c:	4603      	mov	r3, r0
 800d32e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d330:	4618      	mov	r0, r3
 800d332:	f7f3 fd07 	bl	8000d44 <__aeabi_fmul>
 800d336:	4603      	mov	r3, r0
 800d338:	4619      	mov	r1, r3
 800d33a:	4620      	mov	r0, r4
 800d33c:	f7f3 fbfa 	bl	8000b34 <__addsf3>
 800d340:	4603      	mov	r3, r0
 800d342:	461c      	mov	r4, r3
 800d344:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d346:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d348:	f7f3 fcfc 	bl	8000d44 <__aeabi_fmul>
 800d34c:	4603      	mov	r3, r0
 800d34e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d350:	4618      	mov	r0, r3
 800d352:	f7f3 fcf7 	bl	8000d44 <__aeabi_fmul>
 800d356:	4603      	mov	r3, r0
 800d358:	4619      	mov	r1, r3
 800d35a:	4620      	mov	r0, r4
 800d35c:	f7f3 fbe8 	bl	8000b30 <__aeabi_fsub>
 800d360:	4603      	mov	r3, r0
 800d362:	461c      	mov	r4, r3
 800d364:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d366:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d368:	f7f3 fcec 	bl	8000d44 <__aeabi_fmul>
 800d36c:	4603      	mov	r3, r0
 800d36e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d370:	4618      	mov	r0, r3
 800d372:	f7f3 fce7 	bl	8000d44 <__aeabi_fmul>
 800d376:	4603      	mov	r3, r0
 800d378:	4619      	mov	r1, r3
 800d37a:	4620      	mov	r0, r4
 800d37c:	f7f3 fbd8 	bl	8000b30 <__aeabi_fsub>
 800d380:	4603      	mov	r3, r0
 800d382:	461c      	mov	r4, r3
 800d384:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d386:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d388:	f7f3 fcdc 	bl	8000d44 <__aeabi_fmul>
 800d38c:	4603      	mov	r3, r0
 800d38e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d390:	4618      	mov	r0, r3
 800d392:	f7f3 fcd7 	bl	8000d44 <__aeabi_fmul>
 800d396:	4603      	mov	r3, r0
 800d398:	4619      	mov	r1, r3
 800d39a:	4620      	mov	r0, r4
 800d39c:	f7f3 fbca 	bl	8000b34 <__addsf3>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	461c      	mov	r4, r3
 800d3a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d3a6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d3a8:	f7f3 fccc 	bl	8000d44 <__aeabi_fmul>
 800d3ac:	4603      	mov	r3, r0
 800d3ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f7f3 fcc7 	bl	8000d44 <__aeabi_fmul>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	4619      	mov	r1, r3
 800d3ba:	4620      	mov	r0, r4
 800d3bc:	f7f3 fbba 	bl	8000b34 <__addsf3>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	461c      	mov	r4, r3
 800d3c4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d3c6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d3c8:	f7f3 fcbc 	bl	8000d44 <__aeabi_fmul>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	f7f3 fcb7 	bl	8000d44 <__aeabi_fmul>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	4619      	mov	r1, r3
 800d3da:	4620      	mov	r0, r4
 800d3dc:	f7f3 fba8 	bl	8000b30 <__aeabi_fsub>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	f7f3 fd61 	bl	8000eac <__aeabi_fdiv>
 800d3ea:	4603      	mov	r3, r0
 800d3ec:	61bb      	str	r3, [r7, #24]
	float Kt33=(Qap*Qgps*S3_2 + Qap*S1_1*S3_2 - Qap*S1_2*S3_1 + Qgps*S3_2*S4_3 - Qgps*S3_3*S4_2 + Qgps*S3_2*S4_4 - Qgps*S3_4*S4_2 + S1_1*S3_2*S4_3 - S1_1*S3_3*S4_2 - S1_2*S3_1*S4_3 + S1_2*S3_3*S4_1 + S1_3*S3_1*S4_2 - S1_3*S3_2*S4_1 + S1_1*S3_2*S4_4 - S1_1*S3_4*S4_2 - S1_2*S3_1*S4_4 + S1_2*S3_4*S4_1 + S1_4*S3_1*S4_2 - S1_4*S3_2*S4_1)/A;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d3fa:	4619      	mov	r1, r3
 800d3fc:	4610      	mov	r0, r2
 800d3fe:	f7f3 fca1 	bl	8000d44 <__aeabi_fmul>
 800d402:	4603      	mov	r3, r0
 800d404:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d406:	4618      	mov	r0, r3
 800d408:	f7f3 fc9c 	bl	8000d44 <__aeabi_fmul>
 800d40c:	4603      	mov	r3, r0
 800d40e:	461c      	mov	r4, r3
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800d416:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d418:	4618      	mov	r0, r3
 800d41a:	f7f3 fc93 	bl	8000d44 <__aeabi_fmul>
 800d41e:	4603      	mov	r3, r0
 800d420:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d422:	4618      	mov	r0, r3
 800d424:	f7f3 fc8e 	bl	8000d44 <__aeabi_fmul>
 800d428:	4603      	mov	r3, r0
 800d42a:	4619      	mov	r1, r3
 800d42c:	4620      	mov	r0, r4
 800d42e:	f7f3 fb81 	bl	8000b34 <__addsf3>
 800d432:	4603      	mov	r3, r0
 800d434:	461c      	mov	r4, r3
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800d43c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800d43e:	4618      	mov	r0, r3
 800d440:	f7f3 fc80 	bl	8000d44 <__aeabi_fmul>
 800d444:	4603      	mov	r3, r0
 800d446:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d448:	4618      	mov	r0, r3
 800d44a:	f7f3 fc7b 	bl	8000d44 <__aeabi_fmul>
 800d44e:	4603      	mov	r3, r0
 800d450:	4619      	mov	r1, r3
 800d452:	4620      	mov	r0, r4
 800d454:	f7f3 fb6c 	bl	8000b30 <__aeabi_fsub>
 800d458:	4603      	mov	r3, r0
 800d45a:	461c      	mov	r4, r3
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d462:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d464:	4618      	mov	r0, r3
 800d466:	f7f3 fc6d 	bl	8000d44 <__aeabi_fmul>
 800d46a:	4603      	mov	r3, r0
 800d46c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d46e:	4618      	mov	r0, r3
 800d470:	f7f3 fc68 	bl	8000d44 <__aeabi_fmul>
 800d474:	4603      	mov	r3, r0
 800d476:	4619      	mov	r1, r3
 800d478:	4620      	mov	r0, r4
 800d47a:	f7f3 fb5b 	bl	8000b34 <__addsf3>
 800d47e:	4603      	mov	r3, r0
 800d480:	461c      	mov	r4, r3
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d488:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d48a:	4618      	mov	r0, r3
 800d48c:	f7f3 fc5a 	bl	8000d44 <__aeabi_fmul>
 800d490:	4603      	mov	r3, r0
 800d492:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d494:	4618      	mov	r0, r3
 800d496:	f7f3 fc55 	bl	8000d44 <__aeabi_fmul>
 800d49a:	4603      	mov	r3, r0
 800d49c:	4619      	mov	r1, r3
 800d49e:	4620      	mov	r0, r4
 800d4a0:	f7f3 fb46 	bl	8000b30 <__aeabi_fsub>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	461c      	mov	r4, r3
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d4ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	f7f3 fc47 	bl	8000d44 <__aeabi_fmul>
 800d4b6:	4603      	mov	r3, r0
 800d4b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	f7f3 fc42 	bl	8000d44 <__aeabi_fmul>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	4619      	mov	r1, r3
 800d4c4:	4620      	mov	r0, r4
 800d4c6:	f7f3 fb35 	bl	8000b34 <__addsf3>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	461c      	mov	r4, r3
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d4d4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	f7f3 fc34 	bl	8000d44 <__aeabi_fmul>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	f7f3 fc2f 	bl	8000d44 <__aeabi_fmul>
 800d4e6:	4603      	mov	r3, r0
 800d4e8:	4619      	mov	r1, r3
 800d4ea:	4620      	mov	r0, r4
 800d4ec:	f7f3 fb20 	bl	8000b30 <__aeabi_fsub>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	461c      	mov	r4, r3
 800d4f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d4f6:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d4f8:	f7f3 fc24 	bl	8000d44 <__aeabi_fmul>
 800d4fc:	4603      	mov	r3, r0
 800d4fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d500:	4618      	mov	r0, r3
 800d502:	f7f3 fc1f 	bl	8000d44 <__aeabi_fmul>
 800d506:	4603      	mov	r3, r0
 800d508:	4619      	mov	r1, r3
 800d50a:	4620      	mov	r0, r4
 800d50c:	f7f3 fb12 	bl	8000b34 <__addsf3>
 800d510:	4603      	mov	r3, r0
 800d512:	461c      	mov	r4, r3
 800d514:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d516:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d518:	f7f3 fc14 	bl	8000d44 <__aeabi_fmul>
 800d51c:	4603      	mov	r3, r0
 800d51e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d520:	4618      	mov	r0, r3
 800d522:	f7f3 fc0f 	bl	8000d44 <__aeabi_fmul>
 800d526:	4603      	mov	r3, r0
 800d528:	4619      	mov	r1, r3
 800d52a:	4620      	mov	r0, r4
 800d52c:	f7f3 fb00 	bl	8000b30 <__aeabi_fsub>
 800d530:	4603      	mov	r3, r0
 800d532:	461c      	mov	r4, r3
 800d534:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d536:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d538:	f7f3 fc04 	bl	8000d44 <__aeabi_fmul>
 800d53c:	4603      	mov	r3, r0
 800d53e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d540:	4618      	mov	r0, r3
 800d542:	f7f3 fbff 	bl	8000d44 <__aeabi_fmul>
 800d546:	4603      	mov	r3, r0
 800d548:	4619      	mov	r1, r3
 800d54a:	4620      	mov	r0, r4
 800d54c:	f7f3 faf0 	bl	8000b30 <__aeabi_fsub>
 800d550:	4603      	mov	r3, r0
 800d552:	461c      	mov	r4, r3
 800d554:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d556:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d558:	f7f3 fbf4 	bl	8000d44 <__aeabi_fmul>
 800d55c:	4603      	mov	r3, r0
 800d55e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d560:	4618      	mov	r0, r3
 800d562:	f7f3 fbef 	bl	8000d44 <__aeabi_fmul>
 800d566:	4603      	mov	r3, r0
 800d568:	4619      	mov	r1, r3
 800d56a:	4620      	mov	r0, r4
 800d56c:	f7f3 fae2 	bl	8000b34 <__addsf3>
 800d570:	4603      	mov	r3, r0
 800d572:	461c      	mov	r4, r3
 800d574:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d576:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d578:	f7f3 fbe4 	bl	8000d44 <__aeabi_fmul>
 800d57c:	4603      	mov	r3, r0
 800d57e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d580:	4618      	mov	r0, r3
 800d582:	f7f3 fbdf 	bl	8000d44 <__aeabi_fmul>
 800d586:	4603      	mov	r3, r0
 800d588:	4619      	mov	r1, r3
 800d58a:	4620      	mov	r0, r4
 800d58c:	f7f3 fad2 	bl	8000b34 <__addsf3>
 800d590:	4603      	mov	r3, r0
 800d592:	461c      	mov	r4, r3
 800d594:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d596:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d598:	f7f3 fbd4 	bl	8000d44 <__aeabi_fmul>
 800d59c:	4603      	mov	r3, r0
 800d59e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	f7f3 fbcf 	bl	8000d44 <__aeabi_fmul>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	4619      	mov	r1, r3
 800d5aa:	4620      	mov	r0, r4
 800d5ac:	f7f3 fac0 	bl	8000b30 <__aeabi_fsub>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	461c      	mov	r4, r3
 800d5b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d5b6:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d5b8:	f7f3 fbc4 	bl	8000d44 <__aeabi_fmul>
 800d5bc:	4603      	mov	r3, r0
 800d5be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	f7f3 fbbf 	bl	8000d44 <__aeabi_fmul>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	4619      	mov	r1, r3
 800d5ca:	4620      	mov	r0, r4
 800d5cc:	f7f3 fab2 	bl	8000b34 <__addsf3>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	461c      	mov	r4, r3
 800d5d4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d5d6:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d5d8:	f7f3 fbb4 	bl	8000d44 <__aeabi_fmul>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	f7f3 fbaf 	bl	8000d44 <__aeabi_fmul>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	4619      	mov	r1, r3
 800d5ea:	4620      	mov	r0, r4
 800d5ec:	f7f3 faa0 	bl	8000b30 <__aeabi_fsub>
 800d5f0:	4603      	mov	r3, r0
 800d5f2:	461c      	mov	r4, r3
 800d5f4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d5f6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d5f8:	f7f3 fba4 	bl	8000d44 <__aeabi_fmul>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d600:	4618      	mov	r0, r3
 800d602:	f7f3 fb9f 	bl	8000d44 <__aeabi_fmul>
 800d606:	4603      	mov	r3, r0
 800d608:	4619      	mov	r1, r3
 800d60a:	4620      	mov	r0, r4
 800d60c:	f7f3 fa90 	bl	8000b30 <__aeabi_fsub>
 800d610:	4603      	mov	r3, r0
 800d612:	461c      	mov	r4, r3
 800d614:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d616:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d618:	f7f3 fb94 	bl	8000d44 <__aeabi_fmul>
 800d61c:	4603      	mov	r3, r0
 800d61e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d620:	4618      	mov	r0, r3
 800d622:	f7f3 fb8f 	bl	8000d44 <__aeabi_fmul>
 800d626:	4603      	mov	r3, r0
 800d628:	4619      	mov	r1, r3
 800d62a:	4620      	mov	r0, r4
 800d62c:	f7f3 fa82 	bl	8000b34 <__addsf3>
 800d630:	4603      	mov	r3, r0
 800d632:	461c      	mov	r4, r3
 800d634:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d636:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d638:	f7f3 fb84 	bl	8000d44 <__aeabi_fmul>
 800d63c:	4603      	mov	r3, r0
 800d63e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d640:	4618      	mov	r0, r3
 800d642:	f7f3 fb7f 	bl	8000d44 <__aeabi_fmul>
 800d646:	4603      	mov	r3, r0
 800d648:	4619      	mov	r1, r3
 800d64a:	4620      	mov	r0, r4
 800d64c:	f7f3 fa72 	bl	8000b34 <__addsf3>
 800d650:	4603      	mov	r3, r0
 800d652:	461c      	mov	r4, r3
 800d654:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d656:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d658:	f7f3 fb74 	bl	8000d44 <__aeabi_fmul>
 800d65c:	4603      	mov	r3, r0
 800d65e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d660:	4618      	mov	r0, r3
 800d662:	f7f3 fb6f 	bl	8000d44 <__aeabi_fmul>
 800d666:	4603      	mov	r3, r0
 800d668:	4619      	mov	r1, r3
 800d66a:	4620      	mov	r0, r4
 800d66c:	f7f3 fa60 	bl	8000b30 <__aeabi_fsub>
 800d670:	4603      	mov	r3, r0
 800d672:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d674:	4618      	mov	r0, r3
 800d676:	f7f3 fc19 	bl	8000eac <__aeabi_fdiv>
 800d67a:	4603      	mov	r3, r0
 800d67c:	617b      	str	r3, [r7, #20]
	float Kt41=(Qap*Qgps_v*S4_1 - Qap*S2_1*S4_2 + Qap*S2_2*S4_1 - Qgps_v*S3_1*S4_3 + Qgps_v*S3_3*S4_1 - Qgps_v*S3_1*S4_4 + Qgps_v*S3_4*S4_1 + S2_1*S3_2*S4_3 - S2_1*S3_3*S4_2 - S2_2*S3_1*S4_3 + S2_2*S3_3*S4_1 + S2_3*S3_1*S4_2 - S2_3*S3_2*S4_1 + S2_1*S3_2*S4_4 - S2_1*S3_4*S4_2 - S2_2*S3_1*S4_4 + S2_2*S3_4*S4_1 + S2_4*S3_1*S4_2 - S2_4*S3_2*S4_1)/A;
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	68db      	ldr	r3, [r3, #12]
 800d688:	4619      	mov	r1, r3
 800d68a:	4610      	mov	r0, r2
 800d68c:	f7f3 fb5a 	bl	8000d44 <__aeabi_fmul>
 800d690:	4603      	mov	r3, r0
 800d692:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d694:	4618      	mov	r0, r3
 800d696:	f7f3 fb55 	bl	8000d44 <__aeabi_fmul>
 800d69a:	4603      	mov	r3, r0
 800d69c:	461c      	mov	r4, r3
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800d6a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f7f3 fb4c 	bl	8000d44 <__aeabi_fmul>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	f7f3 fb47 	bl	8000d44 <__aeabi_fmul>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	4619      	mov	r1, r3
 800d6ba:	4620      	mov	r0, r4
 800d6bc:	f7f3 fa38 	bl	8000b30 <__aeabi_fsub>
 800d6c0:	4603      	mov	r3, r0
 800d6c2:	461c      	mov	r4, r3
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800d6ca:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	f7f3 fb39 	bl	8000d44 <__aeabi_fmul>
 800d6d2:	4603      	mov	r3, r0
 800d6d4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f7f3 fb34 	bl	8000d44 <__aeabi_fmul>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	4619      	mov	r1, r3
 800d6e0:	4620      	mov	r0, r4
 800d6e2:	f7f3 fa27 	bl	8000b34 <__addsf3>
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	461c      	mov	r4, r3
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	68db      	ldr	r3, [r3, #12]
 800d6ee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	f7f3 fb27 	bl	8000d44 <__aeabi_fmul>
 800d6f6:	4603      	mov	r3, r0
 800d6f8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	f7f3 fb22 	bl	8000d44 <__aeabi_fmul>
 800d700:	4603      	mov	r3, r0
 800d702:	4619      	mov	r1, r3
 800d704:	4620      	mov	r0, r4
 800d706:	f7f3 fa13 	bl	8000b30 <__aeabi_fsub>
 800d70a:	4603      	mov	r3, r0
 800d70c:	461c      	mov	r4, r3
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	68db      	ldr	r3, [r3, #12]
 800d712:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d714:	4618      	mov	r0, r3
 800d716:	f7f3 fb15 	bl	8000d44 <__aeabi_fmul>
 800d71a:	4603      	mov	r3, r0
 800d71c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d71e:	4618      	mov	r0, r3
 800d720:	f7f3 fb10 	bl	8000d44 <__aeabi_fmul>
 800d724:	4603      	mov	r3, r0
 800d726:	4619      	mov	r1, r3
 800d728:	4620      	mov	r0, r4
 800d72a:	f7f3 fa03 	bl	8000b34 <__addsf3>
 800d72e:	4603      	mov	r3, r0
 800d730:	461c      	mov	r4, r3
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	68db      	ldr	r3, [r3, #12]
 800d736:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d738:	4618      	mov	r0, r3
 800d73a:	f7f3 fb03 	bl	8000d44 <__aeabi_fmul>
 800d73e:	4603      	mov	r3, r0
 800d740:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d742:	4618      	mov	r0, r3
 800d744:	f7f3 fafe 	bl	8000d44 <__aeabi_fmul>
 800d748:	4603      	mov	r3, r0
 800d74a:	4619      	mov	r1, r3
 800d74c:	4620      	mov	r0, r4
 800d74e:	f7f3 f9ef 	bl	8000b30 <__aeabi_fsub>
 800d752:	4603      	mov	r3, r0
 800d754:	461c      	mov	r4, r3
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	68db      	ldr	r3, [r3, #12]
 800d75a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d75c:	4618      	mov	r0, r3
 800d75e:	f7f3 faf1 	bl	8000d44 <__aeabi_fmul>
 800d762:	4603      	mov	r3, r0
 800d764:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d766:	4618      	mov	r0, r3
 800d768:	f7f3 faec 	bl	8000d44 <__aeabi_fmul>
 800d76c:	4603      	mov	r3, r0
 800d76e:	4619      	mov	r1, r3
 800d770:	4620      	mov	r0, r4
 800d772:	f7f3 f9df 	bl	8000b34 <__addsf3>
 800d776:	4603      	mov	r3, r0
 800d778:	461c      	mov	r4, r3
 800d77a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d77c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d77e:	f7f3 fae1 	bl	8000d44 <__aeabi_fmul>
 800d782:	4603      	mov	r3, r0
 800d784:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d786:	4618      	mov	r0, r3
 800d788:	f7f3 fadc 	bl	8000d44 <__aeabi_fmul>
 800d78c:	4603      	mov	r3, r0
 800d78e:	4619      	mov	r1, r3
 800d790:	4620      	mov	r0, r4
 800d792:	f7f3 f9cf 	bl	8000b34 <__addsf3>
 800d796:	4603      	mov	r3, r0
 800d798:	461c      	mov	r4, r3
 800d79a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d79c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d79e:	f7f3 fad1 	bl	8000d44 <__aeabi_fmul>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	f7f3 facc 	bl	8000d44 <__aeabi_fmul>
 800d7ac:	4603      	mov	r3, r0
 800d7ae:	4619      	mov	r1, r3
 800d7b0:	4620      	mov	r0, r4
 800d7b2:	f7f3 f9bd 	bl	8000b30 <__aeabi_fsub>
 800d7b6:	4603      	mov	r3, r0
 800d7b8:	461c      	mov	r4, r3
 800d7ba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d7bc:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d7be:	f7f3 fac1 	bl	8000d44 <__aeabi_fmul>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	f7f3 fabc 	bl	8000d44 <__aeabi_fmul>
 800d7cc:	4603      	mov	r3, r0
 800d7ce:	4619      	mov	r1, r3
 800d7d0:	4620      	mov	r0, r4
 800d7d2:	f7f3 f9ad 	bl	8000b30 <__aeabi_fsub>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	461c      	mov	r4, r3
 800d7da:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d7dc:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d7de:	f7f3 fab1 	bl	8000d44 <__aeabi_fmul>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	f7f3 faac 	bl	8000d44 <__aeabi_fmul>
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	4619      	mov	r1, r3
 800d7f0:	4620      	mov	r0, r4
 800d7f2:	f7f3 f99f 	bl	8000b34 <__addsf3>
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	461c      	mov	r4, r3
 800d7fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d7fc:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d7fe:	f7f3 faa1 	bl	8000d44 <__aeabi_fmul>
 800d802:	4603      	mov	r3, r0
 800d804:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d806:	4618      	mov	r0, r3
 800d808:	f7f3 fa9c 	bl	8000d44 <__aeabi_fmul>
 800d80c:	4603      	mov	r3, r0
 800d80e:	4619      	mov	r1, r3
 800d810:	4620      	mov	r0, r4
 800d812:	f7f3 f98f 	bl	8000b34 <__addsf3>
 800d816:	4603      	mov	r3, r0
 800d818:	461c      	mov	r4, r3
 800d81a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d81c:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d81e:	f7f3 fa91 	bl	8000d44 <__aeabi_fmul>
 800d822:	4603      	mov	r3, r0
 800d824:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d826:	4618      	mov	r0, r3
 800d828:	f7f3 fa8c 	bl	8000d44 <__aeabi_fmul>
 800d82c:	4603      	mov	r3, r0
 800d82e:	4619      	mov	r1, r3
 800d830:	4620      	mov	r0, r4
 800d832:	f7f3 f97d 	bl	8000b30 <__aeabi_fsub>
 800d836:	4603      	mov	r3, r0
 800d838:	461c      	mov	r4, r3
 800d83a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d83c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d83e:	f7f3 fa81 	bl	8000d44 <__aeabi_fmul>
 800d842:	4603      	mov	r3, r0
 800d844:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d846:	4618      	mov	r0, r3
 800d848:	f7f3 fa7c 	bl	8000d44 <__aeabi_fmul>
 800d84c:	4603      	mov	r3, r0
 800d84e:	4619      	mov	r1, r3
 800d850:	4620      	mov	r0, r4
 800d852:	f7f3 f96f 	bl	8000b34 <__addsf3>
 800d856:	4603      	mov	r3, r0
 800d858:	461c      	mov	r4, r3
 800d85a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d85c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d85e:	f7f3 fa71 	bl	8000d44 <__aeabi_fmul>
 800d862:	4603      	mov	r3, r0
 800d864:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d866:	4618      	mov	r0, r3
 800d868:	f7f3 fa6c 	bl	8000d44 <__aeabi_fmul>
 800d86c:	4603      	mov	r3, r0
 800d86e:	4619      	mov	r1, r3
 800d870:	4620      	mov	r0, r4
 800d872:	f7f3 f95d 	bl	8000b30 <__aeabi_fsub>
 800d876:	4603      	mov	r3, r0
 800d878:	461c      	mov	r4, r3
 800d87a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d87c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d87e:	f7f3 fa61 	bl	8000d44 <__aeabi_fmul>
 800d882:	4603      	mov	r3, r0
 800d884:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d886:	4618      	mov	r0, r3
 800d888:	f7f3 fa5c 	bl	8000d44 <__aeabi_fmul>
 800d88c:	4603      	mov	r3, r0
 800d88e:	4619      	mov	r1, r3
 800d890:	4620      	mov	r0, r4
 800d892:	f7f3 f94d 	bl	8000b30 <__aeabi_fsub>
 800d896:	4603      	mov	r3, r0
 800d898:	461c      	mov	r4, r3
 800d89a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d89c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d89e:	f7f3 fa51 	bl	8000d44 <__aeabi_fmul>
 800d8a2:	4603      	mov	r3, r0
 800d8a4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f7f3 fa4c 	bl	8000d44 <__aeabi_fmul>
 800d8ac:	4603      	mov	r3, r0
 800d8ae:	4619      	mov	r1, r3
 800d8b0:	4620      	mov	r0, r4
 800d8b2:	f7f3 f93f 	bl	8000b34 <__addsf3>
 800d8b6:	4603      	mov	r3, r0
 800d8b8:	461c      	mov	r4, r3
 800d8ba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d8bc:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d8be:	f7f3 fa41 	bl	8000d44 <__aeabi_fmul>
 800d8c2:	4603      	mov	r3, r0
 800d8c4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d8c6:	4618      	mov	r0, r3
 800d8c8:	f7f3 fa3c 	bl	8000d44 <__aeabi_fmul>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	4619      	mov	r1, r3
 800d8d0:	4620      	mov	r0, r4
 800d8d2:	f7f3 f92f 	bl	8000b34 <__addsf3>
 800d8d6:	4603      	mov	r3, r0
 800d8d8:	461c      	mov	r4, r3
 800d8da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d8dc:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d8de:	f7f3 fa31 	bl	8000d44 <__aeabi_fmul>
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	f7f3 fa2c 	bl	8000d44 <__aeabi_fmul>
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	4619      	mov	r1, r3
 800d8f0:	4620      	mov	r0, r4
 800d8f2:	f7f3 f91d 	bl	8000b30 <__aeabi_fsub>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f7f3 fad6 	bl	8000eac <__aeabi_fdiv>
 800d900:	4603      	mov	r3, r0
 800d902:	613b      	str	r3, [r7, #16]
	float Kt42=(Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qgps*S2_2*S4_3 - Qgps*S2_3*S4_2 + Qgps*S2_2*S4_4 - Qgps*S2_4*S4_2 + Qgps_v*S1_1*S4_3 - Qgps_v*S1_3*S4_1 + Qgps_v*S1_1*S4_4 - Qgps_v*S1_4*S4_1 + S1_1*S2_2*S4_3 - S1_1*S2_3*S4_2 - S1_2*S2_1*S4_3 + S1_2*S2_3*S4_1 + S1_3*S2_1*S4_2 - S1_3*S2_2*S4_1 + S1_1*S2_2*S4_4 - S1_1*S2_4*S4_2 - S1_2*S2_1*S4_4 + S1_2*S2_4*S4_1 + S1_4*S2_1*S4_2 - S1_4*S2_2*S4_1)/A;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	68db      	ldr	r3, [r3, #12]
 800d90e:	4619      	mov	r1, r3
 800d910:	4610      	mov	r0, r2
 800d912:	f7f3 fa17 	bl	8000d44 <__aeabi_fmul>
 800d916:	4603      	mov	r3, r0
 800d918:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d91a:	4618      	mov	r0, r3
 800d91c:	f7f3 fa12 	bl	8000d44 <__aeabi_fmul>
 800d920:	4603      	mov	r3, r0
 800d922:	461c      	mov	r4, r3
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f8d3 2248 	ldr.w	r2, [r3, #584]	; 0x248
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	68db      	ldr	r3, [r3, #12]
 800d92e:	4619      	mov	r1, r3
 800d930:	4610      	mov	r0, r2
 800d932:	f7f3 fa07 	bl	8000d44 <__aeabi_fmul>
 800d936:	4603      	mov	r3, r0
 800d938:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d93a:	4618      	mov	r0, r3
 800d93c:	f7f3 fa02 	bl	8000d44 <__aeabi_fmul>
 800d940:	4603      	mov	r3, r0
 800d942:	4619      	mov	r1, r3
 800d944:	4620      	mov	r0, r4
 800d946:	f7f3 f8f5 	bl	8000b34 <__addsf3>
 800d94a:	4603      	mov	r3, r0
 800d94c:	461c      	mov	r4, r3
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d954:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d956:	4618      	mov	r0, r3
 800d958:	f7f3 f9f4 	bl	8000d44 <__aeabi_fmul>
 800d95c:	4603      	mov	r3, r0
 800d95e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d960:	4618      	mov	r0, r3
 800d962:	f7f3 f9ef 	bl	8000d44 <__aeabi_fmul>
 800d966:	4603      	mov	r3, r0
 800d968:	4619      	mov	r1, r3
 800d96a:	4620      	mov	r0, r4
 800d96c:	f7f3 f8e2 	bl	8000b34 <__addsf3>
 800d970:	4603      	mov	r3, r0
 800d972:	461c      	mov	r4, r3
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d97a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d97c:	4618      	mov	r0, r3
 800d97e:	f7f3 f9e1 	bl	8000d44 <__aeabi_fmul>
 800d982:	4603      	mov	r3, r0
 800d984:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d986:	4618      	mov	r0, r3
 800d988:	f7f3 f9dc 	bl	8000d44 <__aeabi_fmul>
 800d98c:	4603      	mov	r3, r0
 800d98e:	4619      	mov	r1, r3
 800d990:	4620      	mov	r0, r4
 800d992:	f7f3 f8cd 	bl	8000b30 <__aeabi_fsub>
 800d996:	4603      	mov	r3, r0
 800d998:	461c      	mov	r4, r3
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d9a0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f7f3 f9ce 	bl	8000d44 <__aeabi_fmul>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	f7f3 f9c9 	bl	8000d44 <__aeabi_fmul>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	4619      	mov	r1, r3
 800d9b6:	4620      	mov	r0, r4
 800d9b8:	f7f3 f8bc 	bl	8000b34 <__addsf3>
 800d9bc:	4603      	mov	r3, r0
 800d9be:	461c      	mov	r4, r3
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800d9c6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	f7f3 f9bb 	bl	8000d44 <__aeabi_fmul>
 800d9ce:	4603      	mov	r3, r0
 800d9d0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f7f3 f9b6 	bl	8000d44 <__aeabi_fmul>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	4619      	mov	r1, r3
 800d9dc:	4620      	mov	r0, r4
 800d9de:	f7f3 f8a7 	bl	8000b30 <__aeabi_fsub>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	461c      	mov	r4, r3
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	68db      	ldr	r3, [r3, #12]
 800d9ea:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f7f3 f9a9 	bl	8000d44 <__aeabi_fmul>
 800d9f2:	4603      	mov	r3, r0
 800d9f4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	f7f3 f9a4 	bl	8000d44 <__aeabi_fmul>
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	4619      	mov	r1, r3
 800da00:	4620      	mov	r0, r4
 800da02:	f7f3 f897 	bl	8000b34 <__addsf3>
 800da06:	4603      	mov	r3, r0
 800da08:	461c      	mov	r4, r3
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	68db      	ldr	r3, [r3, #12]
 800da0e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800da10:	4618      	mov	r0, r3
 800da12:	f7f3 f997 	bl	8000d44 <__aeabi_fmul>
 800da16:	4603      	mov	r3, r0
 800da18:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800da1a:	4618      	mov	r0, r3
 800da1c:	f7f3 f992 	bl	8000d44 <__aeabi_fmul>
 800da20:	4603      	mov	r3, r0
 800da22:	4619      	mov	r1, r3
 800da24:	4620      	mov	r0, r4
 800da26:	f7f3 f883 	bl	8000b30 <__aeabi_fsub>
 800da2a:	4603      	mov	r3, r0
 800da2c:	461c      	mov	r4, r3
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	68db      	ldr	r3, [r3, #12]
 800da32:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800da34:	4618      	mov	r0, r3
 800da36:	f7f3 f985 	bl	8000d44 <__aeabi_fmul>
 800da3a:	4603      	mov	r3, r0
 800da3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800da3e:	4618      	mov	r0, r3
 800da40:	f7f3 f980 	bl	8000d44 <__aeabi_fmul>
 800da44:	4603      	mov	r3, r0
 800da46:	4619      	mov	r1, r3
 800da48:	4620      	mov	r0, r4
 800da4a:	f7f3 f873 	bl	8000b34 <__addsf3>
 800da4e:	4603      	mov	r3, r0
 800da50:	461c      	mov	r4, r3
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	68db      	ldr	r3, [r3, #12]
 800da56:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800da58:	4618      	mov	r0, r3
 800da5a:	f7f3 f973 	bl	8000d44 <__aeabi_fmul>
 800da5e:	4603      	mov	r3, r0
 800da60:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800da62:	4618      	mov	r0, r3
 800da64:	f7f3 f96e 	bl	8000d44 <__aeabi_fmul>
 800da68:	4603      	mov	r3, r0
 800da6a:	4619      	mov	r1, r3
 800da6c:	4620      	mov	r0, r4
 800da6e:	f7f3 f85f 	bl	8000b30 <__aeabi_fsub>
 800da72:	4603      	mov	r3, r0
 800da74:	461c      	mov	r4, r3
 800da76:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800da78:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800da7a:	f7f3 f963 	bl	8000d44 <__aeabi_fmul>
 800da7e:	4603      	mov	r3, r0
 800da80:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800da82:	4618      	mov	r0, r3
 800da84:	f7f3 f95e 	bl	8000d44 <__aeabi_fmul>
 800da88:	4603      	mov	r3, r0
 800da8a:	4619      	mov	r1, r3
 800da8c:	4620      	mov	r0, r4
 800da8e:	f7f3 f851 	bl	8000b34 <__addsf3>
 800da92:	4603      	mov	r3, r0
 800da94:	461c      	mov	r4, r3
 800da96:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800da98:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800da9a:	f7f3 f953 	bl	8000d44 <__aeabi_fmul>
 800da9e:	4603      	mov	r3, r0
 800daa0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800daa2:	4618      	mov	r0, r3
 800daa4:	f7f3 f94e 	bl	8000d44 <__aeabi_fmul>
 800daa8:	4603      	mov	r3, r0
 800daaa:	4619      	mov	r1, r3
 800daac:	4620      	mov	r0, r4
 800daae:	f7f3 f83f 	bl	8000b30 <__aeabi_fsub>
 800dab2:	4603      	mov	r3, r0
 800dab4:	461c      	mov	r4, r3
 800dab6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800dab8:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800daba:	f7f3 f943 	bl	8000d44 <__aeabi_fmul>
 800dabe:	4603      	mov	r3, r0
 800dac0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dac2:	4618      	mov	r0, r3
 800dac4:	f7f3 f93e 	bl	8000d44 <__aeabi_fmul>
 800dac8:	4603      	mov	r3, r0
 800daca:	4619      	mov	r1, r3
 800dacc:	4620      	mov	r0, r4
 800dace:	f7f3 f82f 	bl	8000b30 <__aeabi_fsub>
 800dad2:	4603      	mov	r3, r0
 800dad4:	461c      	mov	r4, r3
 800dad6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dad8:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800dada:	f7f3 f933 	bl	8000d44 <__aeabi_fmul>
 800dade:	4603      	mov	r3, r0
 800dae0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800dae2:	4618      	mov	r0, r3
 800dae4:	f7f3 f92e 	bl	8000d44 <__aeabi_fmul>
 800dae8:	4603      	mov	r3, r0
 800daea:	4619      	mov	r1, r3
 800daec:	4620      	mov	r0, r4
 800daee:	f7f3 f821 	bl	8000b34 <__addsf3>
 800daf2:	4603      	mov	r3, r0
 800daf4:	461c      	mov	r4, r3
 800daf6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800daf8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800dafa:	f7f3 f923 	bl	8000d44 <__aeabi_fmul>
 800dafe:	4603      	mov	r3, r0
 800db00:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800db02:	4618      	mov	r0, r3
 800db04:	f7f3 f91e 	bl	8000d44 <__aeabi_fmul>
 800db08:	4603      	mov	r3, r0
 800db0a:	4619      	mov	r1, r3
 800db0c:	4620      	mov	r0, r4
 800db0e:	f7f3 f811 	bl	8000b34 <__addsf3>
 800db12:	4603      	mov	r3, r0
 800db14:	461c      	mov	r4, r3
 800db16:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800db18:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800db1a:	f7f3 f913 	bl	8000d44 <__aeabi_fmul>
 800db1e:	4603      	mov	r3, r0
 800db20:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800db22:	4618      	mov	r0, r3
 800db24:	f7f3 f90e 	bl	8000d44 <__aeabi_fmul>
 800db28:	4603      	mov	r3, r0
 800db2a:	4619      	mov	r1, r3
 800db2c:	4620      	mov	r0, r4
 800db2e:	f7f2 ffff 	bl	8000b30 <__aeabi_fsub>
 800db32:	4603      	mov	r3, r0
 800db34:	461c      	mov	r4, r3
 800db36:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800db38:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800db3a:	f7f3 f903 	bl	8000d44 <__aeabi_fmul>
 800db3e:	4603      	mov	r3, r0
 800db40:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800db42:	4618      	mov	r0, r3
 800db44:	f7f3 f8fe 	bl	8000d44 <__aeabi_fmul>
 800db48:	4603      	mov	r3, r0
 800db4a:	4619      	mov	r1, r3
 800db4c:	4620      	mov	r0, r4
 800db4e:	f7f2 fff1 	bl	8000b34 <__addsf3>
 800db52:	4603      	mov	r3, r0
 800db54:	461c      	mov	r4, r3
 800db56:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800db58:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800db5a:	f7f3 f8f3 	bl	8000d44 <__aeabi_fmul>
 800db5e:	4603      	mov	r3, r0
 800db60:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800db62:	4618      	mov	r0, r3
 800db64:	f7f3 f8ee 	bl	8000d44 <__aeabi_fmul>
 800db68:	4603      	mov	r3, r0
 800db6a:	4619      	mov	r1, r3
 800db6c:	4620      	mov	r0, r4
 800db6e:	f7f2 ffdf 	bl	8000b30 <__aeabi_fsub>
 800db72:	4603      	mov	r3, r0
 800db74:	461c      	mov	r4, r3
 800db76:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800db78:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800db7a:	f7f3 f8e3 	bl	8000d44 <__aeabi_fmul>
 800db7e:	4603      	mov	r3, r0
 800db80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800db82:	4618      	mov	r0, r3
 800db84:	f7f3 f8de 	bl	8000d44 <__aeabi_fmul>
 800db88:	4603      	mov	r3, r0
 800db8a:	4619      	mov	r1, r3
 800db8c:	4620      	mov	r0, r4
 800db8e:	f7f2 ffcf 	bl	8000b30 <__aeabi_fsub>
 800db92:	4603      	mov	r3, r0
 800db94:	461c      	mov	r4, r3
 800db96:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800db98:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800db9a:	f7f3 f8d3 	bl	8000d44 <__aeabi_fmul>
 800db9e:	4603      	mov	r3, r0
 800dba0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800dba2:	4618      	mov	r0, r3
 800dba4:	f7f3 f8ce 	bl	8000d44 <__aeabi_fmul>
 800dba8:	4603      	mov	r3, r0
 800dbaa:	4619      	mov	r1, r3
 800dbac:	4620      	mov	r0, r4
 800dbae:	f7f2 ffc1 	bl	8000b34 <__addsf3>
 800dbb2:	4603      	mov	r3, r0
 800dbb4:	461c      	mov	r4, r3
 800dbb6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800dbb8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800dbba:	f7f3 f8c3 	bl	8000d44 <__aeabi_fmul>
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	f7f3 f8be 	bl	8000d44 <__aeabi_fmul>
 800dbc8:	4603      	mov	r3, r0
 800dbca:	4619      	mov	r1, r3
 800dbcc:	4620      	mov	r0, r4
 800dbce:	f7f2 ffb1 	bl	8000b34 <__addsf3>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	461c      	mov	r4, r3
 800dbd6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800dbd8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800dbda:	f7f3 f8b3 	bl	8000d44 <__aeabi_fmul>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f7f3 f8ae 	bl	8000d44 <__aeabi_fmul>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	4619      	mov	r1, r3
 800dbec:	4620      	mov	r0, r4
 800dbee:	f7f2 ff9f 	bl	8000b30 <__aeabi_fsub>
 800dbf2:	4603      	mov	r3, r0
 800dbf4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	f7f3 f958 	bl	8000eac <__aeabi_fdiv>
 800dbfc:	4603      	mov	r3, r0
 800dbfe:	60fb      	str	r3, [r7, #12]
	float Kt43=(Qap*Qgps*S4_2 + Qap*S1_1*S4_2 - Qap*S1_2*S4_1 - Qgps*S3_2*S4_3 + Qgps*S3_3*S4_2 - Qgps*S3_2*S4_4 + Qgps*S3_4*S4_2 - S1_1*S3_2*S4_3 + S1_1*S3_3*S4_2 + S1_2*S3_1*S4_3 - S1_2*S3_3*S4_1 - S1_3*S3_1*S4_2 + S1_3*S3_2*S4_1 - S1_1*S3_2*S4_4 + S1_1*S3_4*S4_2 + S1_2*S3_1*S4_4 - S1_2*S3_4*S4_1 - S1_4*S3_1*S4_2 + S1_4*S3_2*S4_1)/A;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800dc0c:	4619      	mov	r1, r3
 800dc0e:	4610      	mov	r0, r2
 800dc10:	f7f3 f898 	bl	8000d44 <__aeabi_fmul>
 800dc14:	4603      	mov	r3, r0
 800dc16:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f7f3 f893 	bl	8000d44 <__aeabi_fmul>
 800dc1e:	4603      	mov	r3, r0
 800dc20:	461c      	mov	r4, r3
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800dc28:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	f7f3 f88a 	bl	8000d44 <__aeabi_fmul>
 800dc30:	4603      	mov	r3, r0
 800dc32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dc34:	4618      	mov	r0, r3
 800dc36:	f7f3 f885 	bl	8000d44 <__aeabi_fmul>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	4619      	mov	r1, r3
 800dc3e:	4620      	mov	r0, r4
 800dc40:	f7f2 ff78 	bl	8000b34 <__addsf3>
 800dc44:	4603      	mov	r3, r0
 800dc46:	461c      	mov	r4, r3
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800dc4e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800dc50:	4618      	mov	r0, r3
 800dc52:	f7f3 f877 	bl	8000d44 <__aeabi_fmul>
 800dc56:	4603      	mov	r3, r0
 800dc58:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	f7f3 f872 	bl	8000d44 <__aeabi_fmul>
 800dc60:	4603      	mov	r3, r0
 800dc62:	4619      	mov	r1, r3
 800dc64:	4620      	mov	r0, r4
 800dc66:	f7f2 ff63 	bl	8000b30 <__aeabi_fsub>
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	461c      	mov	r4, r3
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800dc74:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dc76:	4618      	mov	r0, r3
 800dc78:	f7f3 f864 	bl	8000d44 <__aeabi_fmul>
 800dc7c:	4603      	mov	r3, r0
 800dc7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dc80:	4618      	mov	r0, r3
 800dc82:	f7f3 f85f 	bl	8000d44 <__aeabi_fmul>
 800dc86:	4603      	mov	r3, r0
 800dc88:	4619      	mov	r1, r3
 800dc8a:	4620      	mov	r0, r4
 800dc8c:	f7f2 ff50 	bl	8000b30 <__aeabi_fsub>
 800dc90:	4603      	mov	r3, r0
 800dc92:	461c      	mov	r4, r3
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800dc9a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	f7f3 f851 	bl	8000d44 <__aeabi_fmul>
 800dca2:	4603      	mov	r3, r0
 800dca4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dca6:	4618      	mov	r0, r3
 800dca8:	f7f3 f84c 	bl	8000d44 <__aeabi_fmul>
 800dcac:	4603      	mov	r3, r0
 800dcae:	4619      	mov	r1, r3
 800dcb0:	4620      	mov	r0, r4
 800dcb2:	f7f2 ff3f 	bl	8000b34 <__addsf3>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	461c      	mov	r4, r3
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800dcc0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f7f3 f83e 	bl	8000d44 <__aeabi_fmul>
 800dcc8:	4603      	mov	r3, r0
 800dcca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800dccc:	4618      	mov	r0, r3
 800dcce:	f7f3 f839 	bl	8000d44 <__aeabi_fmul>
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	4619      	mov	r1, r3
 800dcd6:	4620      	mov	r0, r4
 800dcd8:	f7f2 ff2a 	bl	8000b30 <__aeabi_fsub>
 800dcdc:	4603      	mov	r3, r0
 800dcde:	461c      	mov	r4, r3
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	f8d3 3248 	ldr.w	r3, [r3, #584]	; 0x248
 800dce6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800dce8:	4618      	mov	r0, r3
 800dcea:	f7f3 f82b 	bl	8000d44 <__aeabi_fmul>
 800dcee:	4603      	mov	r3, r0
 800dcf0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	f7f3 f826 	bl	8000d44 <__aeabi_fmul>
 800dcf8:	4603      	mov	r3, r0
 800dcfa:	4619      	mov	r1, r3
 800dcfc:	4620      	mov	r0, r4
 800dcfe:	f7f2 ff19 	bl	8000b34 <__addsf3>
 800dd02:	4603      	mov	r3, r0
 800dd04:	461c      	mov	r4, r3
 800dd06:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dd08:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800dd0a:	f7f3 f81b 	bl	8000d44 <__aeabi_fmul>
 800dd0e:	4603      	mov	r3, r0
 800dd10:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dd12:	4618      	mov	r0, r3
 800dd14:	f7f3 f816 	bl	8000d44 <__aeabi_fmul>
 800dd18:	4603      	mov	r3, r0
 800dd1a:	4619      	mov	r1, r3
 800dd1c:	4620      	mov	r0, r4
 800dd1e:	f7f2 ff07 	bl	8000b30 <__aeabi_fsub>
 800dd22:	4603      	mov	r3, r0
 800dd24:	461c      	mov	r4, r3
 800dd26:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dd28:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800dd2a:	f7f3 f80b 	bl	8000d44 <__aeabi_fmul>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dd32:	4618      	mov	r0, r3
 800dd34:	f7f3 f806 	bl	8000d44 <__aeabi_fmul>
 800dd38:	4603      	mov	r3, r0
 800dd3a:	4619      	mov	r1, r3
 800dd3c:	4620      	mov	r0, r4
 800dd3e:	f7f2 fef9 	bl	8000b34 <__addsf3>
 800dd42:	4603      	mov	r3, r0
 800dd44:	461c      	mov	r4, r3
 800dd46:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dd48:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800dd4a:	f7f2 fffb 	bl	8000d44 <__aeabi_fmul>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dd52:	4618      	mov	r0, r3
 800dd54:	f7f2 fff6 	bl	8000d44 <__aeabi_fmul>
 800dd58:	4603      	mov	r3, r0
 800dd5a:	4619      	mov	r1, r3
 800dd5c:	4620      	mov	r0, r4
 800dd5e:	f7f2 fee9 	bl	8000b34 <__addsf3>
 800dd62:	4603      	mov	r3, r0
 800dd64:	461c      	mov	r4, r3
 800dd66:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dd68:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800dd6a:	f7f2 ffeb 	bl	8000d44 <__aeabi_fmul>
 800dd6e:	4603      	mov	r3, r0
 800dd70:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800dd72:	4618      	mov	r0, r3
 800dd74:	f7f2 ffe6 	bl	8000d44 <__aeabi_fmul>
 800dd78:	4603      	mov	r3, r0
 800dd7a:	4619      	mov	r1, r3
 800dd7c:	4620      	mov	r0, r4
 800dd7e:	f7f2 fed7 	bl	8000b30 <__aeabi_fsub>
 800dd82:	4603      	mov	r3, r0
 800dd84:	461c      	mov	r4, r3
 800dd86:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dd88:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800dd8a:	f7f2 ffdb 	bl	8000d44 <__aeabi_fmul>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dd92:	4618      	mov	r0, r3
 800dd94:	f7f2 ffd6 	bl	8000d44 <__aeabi_fmul>
 800dd98:	4603      	mov	r3, r0
 800dd9a:	4619      	mov	r1, r3
 800dd9c:	4620      	mov	r0, r4
 800dd9e:	f7f2 fec7 	bl	8000b30 <__aeabi_fsub>
 800dda2:	4603      	mov	r3, r0
 800dda4:	461c      	mov	r4, r3
 800dda6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dda8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800ddaa:	f7f2 ffcb 	bl	8000d44 <__aeabi_fmul>
 800ddae:	4603      	mov	r3, r0
 800ddb0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7f2 ffc6 	bl	8000d44 <__aeabi_fmul>
 800ddb8:	4603      	mov	r3, r0
 800ddba:	4619      	mov	r1, r3
 800ddbc:	4620      	mov	r0, r4
 800ddbe:	f7f2 feb9 	bl	8000b34 <__addsf3>
 800ddc2:	4603      	mov	r3, r0
 800ddc4:	461c      	mov	r4, r3
 800ddc6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ddc8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800ddca:	f7f2 ffbb 	bl	8000d44 <__aeabi_fmul>
 800ddce:	4603      	mov	r3, r0
 800ddd0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	f7f2 ffb6 	bl	8000d44 <__aeabi_fmul>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	4619      	mov	r1, r3
 800dddc:	4620      	mov	r0, r4
 800ddde:	f7f2 fea7 	bl	8000b30 <__aeabi_fsub>
 800dde2:	4603      	mov	r3, r0
 800dde4:	461c      	mov	r4, r3
 800dde6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800dde8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800ddea:	f7f2 ffab 	bl	8000d44 <__aeabi_fmul>
 800ddee:	4603      	mov	r3, r0
 800ddf0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f7f2 ffa6 	bl	8000d44 <__aeabi_fmul>
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	4619      	mov	r1, r3
 800ddfc:	4620      	mov	r0, r4
 800ddfe:	f7f2 fe99 	bl	8000b34 <__addsf3>
 800de02:	4603      	mov	r3, r0
 800de04:	461c      	mov	r4, r3
 800de06:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800de08:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800de0a:	f7f2 ff9b 	bl	8000d44 <__aeabi_fmul>
 800de0e:	4603      	mov	r3, r0
 800de10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800de12:	4618      	mov	r0, r3
 800de14:	f7f2 ff96 	bl	8000d44 <__aeabi_fmul>
 800de18:	4603      	mov	r3, r0
 800de1a:	4619      	mov	r1, r3
 800de1c:	4620      	mov	r0, r4
 800de1e:	f7f2 fe89 	bl	8000b34 <__addsf3>
 800de22:	4603      	mov	r3, r0
 800de24:	461c      	mov	r4, r3
 800de26:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800de28:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800de2a:	f7f2 ff8b 	bl	8000d44 <__aeabi_fmul>
 800de2e:	4603      	mov	r3, r0
 800de30:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800de32:	4618      	mov	r0, r3
 800de34:	f7f2 ff86 	bl	8000d44 <__aeabi_fmul>
 800de38:	4603      	mov	r3, r0
 800de3a:	4619      	mov	r1, r3
 800de3c:	4620      	mov	r0, r4
 800de3e:	f7f2 fe77 	bl	8000b30 <__aeabi_fsub>
 800de42:	4603      	mov	r3, r0
 800de44:	461c      	mov	r4, r3
 800de46:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800de48:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800de4a:	f7f2 ff7b 	bl	8000d44 <__aeabi_fmul>
 800de4e:	4603      	mov	r3, r0
 800de50:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800de52:	4618      	mov	r0, r3
 800de54:	f7f2 ff76 	bl	8000d44 <__aeabi_fmul>
 800de58:	4603      	mov	r3, r0
 800de5a:	4619      	mov	r1, r3
 800de5c:	4620      	mov	r0, r4
 800de5e:	f7f2 fe67 	bl	8000b30 <__aeabi_fsub>
 800de62:	4603      	mov	r3, r0
 800de64:	461c      	mov	r4, r3
 800de66:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800de68:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800de6a:	f7f2 ff6b 	bl	8000d44 <__aeabi_fmul>
 800de6e:	4603      	mov	r3, r0
 800de70:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800de72:	4618      	mov	r0, r3
 800de74:	f7f2 ff66 	bl	8000d44 <__aeabi_fmul>
 800de78:	4603      	mov	r3, r0
 800de7a:	4619      	mov	r1, r3
 800de7c:	4620      	mov	r0, r4
 800de7e:	f7f2 fe59 	bl	8000b34 <__addsf3>
 800de82:	4603      	mov	r3, r0
 800de84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800de86:	4618      	mov	r0, r3
 800de88:	f7f3 f810 	bl	8000eac <__aeabi_fdiv>
 800de8c:	4603      	mov	r3, r0
 800de8e:	60bb      	str	r3, [r7, #8]

	pos = pos - Kt13*(vel - vgps) - Kt11*(pos - pos_gps) - Kt12*(a - accm + b);
 800de90:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800de92:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800de96:	f7f2 fe4b 	bl	8000b30 <__aeabi_fsub>
 800de9a:	4603      	mov	r3, r0
 800de9c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800de9e:	4618      	mov	r0, r3
 800dea0:	f7f2 ff50 	bl	8000d44 <__aeabi_fmul>
 800dea4:	4603      	mov	r3, r0
 800dea6:	4619      	mov	r1, r3
 800dea8:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800deac:	f7f2 fe40 	bl	8000b30 <__aeabi_fsub>
 800deb0:	4603      	mov	r3, r0
 800deb2:	461c      	mov	r4, r3
 800deb4:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800deb8:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800debc:	f7f2 fe38 	bl	8000b30 <__aeabi_fsub>
 800dec0:	4603      	mov	r3, r0
 800dec2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800dec4:	4618      	mov	r0, r3
 800dec6:	f7f2 ff3d 	bl	8000d44 <__aeabi_fmul>
 800deca:	4603      	mov	r3, r0
 800decc:	4619      	mov	r1, r3
 800dece:	4620      	mov	r0, r4
 800ded0:	f7f2 fe2e 	bl	8000b30 <__aeabi_fsub>
 800ded4:	4603      	mov	r3, r0
 800ded6:	461c      	mov	r4, r3
 800ded8:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800dedc:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800dee0:	f7f2 fe26 	bl	8000b30 <__aeabi_fsub>
 800dee4:	4603      	mov	r3, r0
 800dee6:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800deea:	4618      	mov	r0, r3
 800deec:	f7f2 fe22 	bl	8000b34 <__addsf3>
 800def0:	4603      	mov	r3, r0
 800def2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800def4:	4618      	mov	r0, r3
 800def6:	f7f2 ff25 	bl	8000d44 <__aeabi_fmul>
 800defa:	4603      	mov	r3, r0
 800defc:	4619      	mov	r1, r3
 800defe:	4620      	mov	r0, r4
 800df00:	f7f2 fe16 	bl	8000b30 <__aeabi_fsub>
 800df04:	4603      	mov	r3, r0
 800df06:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	vel = vel - Kt23*(vel - vgps) - Kt21*(pos - pos_gps) - Kt22*(a - accm + b);
 800df0a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800df0c:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800df10:	f7f2 fe0e 	bl	8000b30 <__aeabi_fsub>
 800df14:	4603      	mov	r3, r0
 800df16:	6a39      	ldr	r1, [r7, #32]
 800df18:	4618      	mov	r0, r3
 800df1a:	f7f2 ff13 	bl	8000d44 <__aeabi_fmul>
 800df1e:	4603      	mov	r3, r0
 800df20:	4619      	mov	r1, r3
 800df22:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800df26:	f7f2 fe03 	bl	8000b30 <__aeabi_fsub>
 800df2a:	4603      	mov	r3, r0
 800df2c:	461c      	mov	r4, r3
 800df2e:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800df32:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800df36:	f7f2 fdfb 	bl	8000b30 <__aeabi_fsub>
 800df3a:	4603      	mov	r3, r0
 800df3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800df3e:	4618      	mov	r0, r3
 800df40:	f7f2 ff00 	bl	8000d44 <__aeabi_fmul>
 800df44:	4603      	mov	r3, r0
 800df46:	4619      	mov	r1, r3
 800df48:	4620      	mov	r0, r4
 800df4a:	f7f2 fdf1 	bl	8000b30 <__aeabi_fsub>
 800df4e:	4603      	mov	r3, r0
 800df50:	461c      	mov	r4, r3
 800df52:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800df56:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800df5a:	f7f2 fde9 	bl	8000b30 <__aeabi_fsub>
 800df5e:	4603      	mov	r3, r0
 800df60:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800df64:	4618      	mov	r0, r3
 800df66:	f7f2 fde5 	bl	8000b34 <__addsf3>
 800df6a:	4603      	mov	r3, r0
 800df6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800df6e:	4618      	mov	r0, r3
 800df70:	f7f2 fee8 	bl	8000d44 <__aeabi_fmul>
 800df74:	4603      	mov	r3, r0
 800df76:	4619      	mov	r1, r3
 800df78:	4620      	mov	r0, r4
 800df7a:	f7f2 fdd9 	bl	8000b30 <__aeabi_fsub>
 800df7e:	4603      	mov	r3, r0
 800df80:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	a = a - Kt33*(vel - vgps) - Kt31*(pos - pos_gps) - Kt32*(a - accm + b);
 800df84:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800df86:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800df8a:	f7f2 fdd1 	bl	8000b30 <__aeabi_fsub>
 800df8e:	4603      	mov	r3, r0
 800df90:	6979      	ldr	r1, [r7, #20]
 800df92:	4618      	mov	r0, r3
 800df94:	f7f2 fed6 	bl	8000d44 <__aeabi_fmul>
 800df98:	4603      	mov	r3, r0
 800df9a:	4619      	mov	r1, r3
 800df9c:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800dfa0:	f7f2 fdc6 	bl	8000b30 <__aeabi_fsub>
 800dfa4:	4603      	mov	r3, r0
 800dfa6:	461c      	mov	r4, r3
 800dfa8:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800dfac:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800dfb0:	f7f2 fdbe 	bl	8000b30 <__aeabi_fsub>
 800dfb4:	4603      	mov	r3, r0
 800dfb6:	69f9      	ldr	r1, [r7, #28]
 800dfb8:	4618      	mov	r0, r3
 800dfba:	f7f2 fec3 	bl	8000d44 <__aeabi_fmul>
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	4619      	mov	r1, r3
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	f7f2 fdb4 	bl	8000b30 <__aeabi_fsub>
 800dfc8:	4603      	mov	r3, r0
 800dfca:	461c      	mov	r4, r3
 800dfcc:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800dfd0:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800dfd4:	f7f2 fdac 	bl	8000b30 <__aeabi_fsub>
 800dfd8:	4603      	mov	r3, r0
 800dfda:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f7f2 fda8 	bl	8000b34 <__addsf3>
 800dfe4:	4603      	mov	r3, r0
 800dfe6:	69b9      	ldr	r1, [r7, #24]
 800dfe8:	4618      	mov	r0, r3
 800dfea:	f7f2 feab 	bl	8000d44 <__aeabi_fmul>
 800dfee:	4603      	mov	r3, r0
 800dff0:	4619      	mov	r1, r3
 800dff2:	4620      	mov	r0, r4
 800dff4:	f7f2 fd9c 	bl	8000b30 <__aeabi_fsub>
 800dff8:	4603      	mov	r3, r0
 800dffa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	b = b - Kt43*(vel - vgps) - Kt41*(pos - pos_gps) - Kt42*(a - accm + b);
 800dffe:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e000:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800e004:	f7f2 fd94 	bl	8000b30 <__aeabi_fsub>
 800e008:	4603      	mov	r3, r0
 800e00a:	68b9      	ldr	r1, [r7, #8]
 800e00c:	4618      	mov	r0, r3
 800e00e:	f7f2 fe99 	bl	8000d44 <__aeabi_fmul>
 800e012:	4603      	mov	r3, r0
 800e014:	4619      	mov	r1, r3
 800e016:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800e01a:	f7f2 fd89 	bl	8000b30 <__aeabi_fsub>
 800e01e:	4603      	mov	r3, r0
 800e020:	461c      	mov	r4, r3
 800e022:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800e026:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800e02a:	f7f2 fd81 	bl	8000b30 <__aeabi_fsub>
 800e02e:	4603      	mov	r3, r0
 800e030:	6939      	ldr	r1, [r7, #16]
 800e032:	4618      	mov	r0, r3
 800e034:	f7f2 fe86 	bl	8000d44 <__aeabi_fmul>
 800e038:	4603      	mov	r3, r0
 800e03a:	4619      	mov	r1, r3
 800e03c:	4620      	mov	r0, r4
 800e03e:	f7f2 fd77 	bl	8000b30 <__aeabi_fsub>
 800e042:	4603      	mov	r3, r0
 800e044:	461c      	mov	r4, r3
 800e046:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800e04a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800e04e:	f7f2 fd6f 	bl	8000b30 <__aeabi_fsub>
 800e052:	4603      	mov	r3, r0
 800e054:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800e058:	4618      	mov	r0, r3
 800e05a:	f7f2 fd6b 	bl	8000b34 <__addsf3>
 800e05e:	4603      	mov	r3, r0
 800e060:	68f9      	ldr	r1, [r7, #12]
 800e062:	4618      	mov	r0, r3
 800e064:	f7f2 fe6e 	bl	8000d44 <__aeabi_fmul>
 800e068:	4603      	mov	r3, r0
 800e06a:	4619      	mov	r1, r3
 800e06c:	4620      	mov	r0, r4
 800e06e:	f7f2 fd5f 	bl	8000b30 <__aeabi_fsub>
 800e072:	4603      	mov	r3, r0
 800e074:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

	S1_1=- S1_1*(Kt11 - 1) - Kt13*S2_1 - Kt12*S3_1 - Kt12*S4_1;
 800e078:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e07a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e07e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e082:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e084:	f7f2 fd54 	bl	8000b30 <__aeabi_fsub>
 800e088:	4603      	mov	r3, r0
 800e08a:	4619      	mov	r1, r3
 800e08c:	4620      	mov	r0, r4
 800e08e:	f7f2 fe59 	bl	8000d44 <__aeabi_fmul>
 800e092:	4603      	mov	r3, r0
 800e094:	461c      	mov	r4, r3
 800e096:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e098:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e09a:	f7f2 fe53 	bl	8000d44 <__aeabi_fmul>
 800e09e:	4603      	mov	r3, r0
 800e0a0:	4619      	mov	r1, r3
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f7f2 fd44 	bl	8000b30 <__aeabi_fsub>
 800e0a8:	4603      	mov	r3, r0
 800e0aa:	461c      	mov	r4, r3
 800e0ac:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e0ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e0b0:	f7f2 fe48 	bl	8000d44 <__aeabi_fmul>
 800e0b4:	4603      	mov	r3, r0
 800e0b6:	4619      	mov	r1, r3
 800e0b8:	4620      	mov	r0, r4
 800e0ba:	f7f2 fd39 	bl	8000b30 <__aeabi_fsub>
 800e0be:	4603      	mov	r3, r0
 800e0c0:	461c      	mov	r4, r3
 800e0c2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e0c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e0c6:	f7f2 fe3d 	bl	8000d44 <__aeabi_fmul>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	4619      	mov	r1, r3
 800e0ce:	4620      	mov	r0, r4
 800e0d0:	f7f2 fd2e 	bl	8000b30 <__aeabi_fsub>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	67bb      	str	r3, [r7, #120]	; 0x78
	S1_2=- S1_2*(Kt11 - 1) - Kt13*S2_2 - Kt12*S3_2 - Kt12*S4_2;
 800e0d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e0da:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e0de:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e0e2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e0e4:	f7f2 fd24 	bl	8000b30 <__aeabi_fsub>
 800e0e8:	4603      	mov	r3, r0
 800e0ea:	4619      	mov	r1, r3
 800e0ec:	4620      	mov	r0, r4
 800e0ee:	f7f2 fe29 	bl	8000d44 <__aeabi_fmul>
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	461c      	mov	r4, r3
 800e0f6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e0f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e0fa:	f7f2 fe23 	bl	8000d44 <__aeabi_fmul>
 800e0fe:	4603      	mov	r3, r0
 800e100:	4619      	mov	r1, r3
 800e102:	4620      	mov	r0, r4
 800e104:	f7f2 fd14 	bl	8000b30 <__aeabi_fsub>
 800e108:	4603      	mov	r3, r0
 800e10a:	461c      	mov	r4, r3
 800e10c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e10e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e110:	f7f2 fe18 	bl	8000d44 <__aeabi_fmul>
 800e114:	4603      	mov	r3, r0
 800e116:	4619      	mov	r1, r3
 800e118:	4620      	mov	r0, r4
 800e11a:	f7f2 fd09 	bl	8000b30 <__aeabi_fsub>
 800e11e:	4603      	mov	r3, r0
 800e120:	461c      	mov	r4, r3
 800e122:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e124:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e126:	f7f2 fe0d 	bl	8000d44 <__aeabi_fmul>
 800e12a:	4603      	mov	r3, r0
 800e12c:	4619      	mov	r1, r3
 800e12e:	4620      	mov	r0, r4
 800e130:	f7f2 fcfe 	bl	8000b30 <__aeabi_fsub>
 800e134:	4603      	mov	r3, r0
 800e136:	677b      	str	r3, [r7, #116]	; 0x74
	S1_3=- S1_3*(Kt11 - 1) - Kt13*S2_3 - Kt12*S3_3 - Kt12*S4_3;
 800e138:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e13a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e13e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e142:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e144:	f7f2 fcf4 	bl	8000b30 <__aeabi_fsub>
 800e148:	4603      	mov	r3, r0
 800e14a:	4619      	mov	r1, r3
 800e14c:	4620      	mov	r0, r4
 800e14e:	f7f2 fdf9 	bl	8000d44 <__aeabi_fmul>
 800e152:	4603      	mov	r3, r0
 800e154:	461c      	mov	r4, r3
 800e156:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e158:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e15a:	f7f2 fdf3 	bl	8000d44 <__aeabi_fmul>
 800e15e:	4603      	mov	r3, r0
 800e160:	4619      	mov	r1, r3
 800e162:	4620      	mov	r0, r4
 800e164:	f7f2 fce4 	bl	8000b30 <__aeabi_fsub>
 800e168:	4603      	mov	r3, r0
 800e16a:	461c      	mov	r4, r3
 800e16c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e16e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e170:	f7f2 fde8 	bl	8000d44 <__aeabi_fmul>
 800e174:	4603      	mov	r3, r0
 800e176:	4619      	mov	r1, r3
 800e178:	4620      	mov	r0, r4
 800e17a:	f7f2 fcd9 	bl	8000b30 <__aeabi_fsub>
 800e17e:	4603      	mov	r3, r0
 800e180:	461c      	mov	r4, r3
 800e182:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e184:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e186:	f7f2 fddd 	bl	8000d44 <__aeabi_fmul>
 800e18a:	4603      	mov	r3, r0
 800e18c:	4619      	mov	r1, r3
 800e18e:	4620      	mov	r0, r4
 800e190:	f7f2 fcce 	bl	8000b30 <__aeabi_fsub>
 800e194:	4603      	mov	r3, r0
 800e196:	673b      	str	r3, [r7, #112]	; 0x70
	S1_4=- S1_4*(Kt11 - 1) - Kt13*S2_4 - Kt12*S3_4 - Kt12*S4_4;
 800e198:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e19a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e19e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e1a2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e1a4:	f7f2 fcc4 	bl	8000b30 <__aeabi_fsub>
 800e1a8:	4603      	mov	r3, r0
 800e1aa:	4619      	mov	r1, r3
 800e1ac:	4620      	mov	r0, r4
 800e1ae:	f7f2 fdc9 	bl	8000d44 <__aeabi_fmul>
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	461c      	mov	r4, r3
 800e1b6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e1b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e1ba:	f7f2 fdc3 	bl	8000d44 <__aeabi_fmul>
 800e1be:	4603      	mov	r3, r0
 800e1c0:	4619      	mov	r1, r3
 800e1c2:	4620      	mov	r0, r4
 800e1c4:	f7f2 fcb4 	bl	8000b30 <__aeabi_fsub>
 800e1c8:	4603      	mov	r3, r0
 800e1ca:	461c      	mov	r4, r3
 800e1cc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e1ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e1d0:	f7f2 fdb8 	bl	8000d44 <__aeabi_fmul>
 800e1d4:	4603      	mov	r3, r0
 800e1d6:	4619      	mov	r1, r3
 800e1d8:	4620      	mov	r0, r4
 800e1da:	f7f2 fca9 	bl	8000b30 <__aeabi_fsub>
 800e1de:	4603      	mov	r3, r0
 800e1e0:	461c      	mov	r4, r3
 800e1e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e1e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e1e6:	f7f2 fdad 	bl	8000d44 <__aeabi_fmul>
 800e1ea:	4603      	mov	r3, r0
 800e1ec:	4619      	mov	r1, r3
 800e1ee:	4620      	mov	r0, r4
 800e1f0:	f7f2 fc9e 	bl	8000b30 <__aeabi_fsub>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	66fb      	str	r3, [r7, #108]	; 0x6c
	S2_1=- S2_1*(Kt23 - 1) - Kt21*S1_1 - Kt22*S3_1 - Kt22*S4_1;
 800e1f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e1fa:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e1fe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e202:	6a38      	ldr	r0, [r7, #32]
 800e204:	f7f2 fc94 	bl	8000b30 <__aeabi_fsub>
 800e208:	4603      	mov	r3, r0
 800e20a:	4619      	mov	r1, r3
 800e20c:	4620      	mov	r0, r4
 800e20e:	f7f2 fd99 	bl	8000d44 <__aeabi_fmul>
 800e212:	4603      	mov	r3, r0
 800e214:	461c      	mov	r4, r3
 800e216:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800e218:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e21a:	f7f2 fd93 	bl	8000d44 <__aeabi_fmul>
 800e21e:	4603      	mov	r3, r0
 800e220:	4619      	mov	r1, r3
 800e222:	4620      	mov	r0, r4
 800e224:	f7f2 fc84 	bl	8000b30 <__aeabi_fsub>
 800e228:	4603      	mov	r3, r0
 800e22a:	461c      	mov	r4, r3
 800e22c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e22e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e230:	f7f2 fd88 	bl	8000d44 <__aeabi_fmul>
 800e234:	4603      	mov	r3, r0
 800e236:	4619      	mov	r1, r3
 800e238:	4620      	mov	r0, r4
 800e23a:	f7f2 fc79 	bl	8000b30 <__aeabi_fsub>
 800e23e:	4603      	mov	r3, r0
 800e240:	461c      	mov	r4, r3
 800e242:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e244:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e246:	f7f2 fd7d 	bl	8000d44 <__aeabi_fmul>
 800e24a:	4603      	mov	r3, r0
 800e24c:	4619      	mov	r1, r3
 800e24e:	4620      	mov	r0, r4
 800e250:	f7f2 fc6e 	bl	8000b30 <__aeabi_fsub>
 800e254:	4603      	mov	r3, r0
 800e256:	66bb      	str	r3, [r7, #104]	; 0x68
	S2_2=- S2_2*(Kt23 - 1) - Kt21*S1_2 - Kt22*S3_2 - Kt22*S4_2;
 800e258:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e25a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e25e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e262:	6a38      	ldr	r0, [r7, #32]
 800e264:	f7f2 fc64 	bl	8000b30 <__aeabi_fsub>
 800e268:	4603      	mov	r3, r0
 800e26a:	4619      	mov	r1, r3
 800e26c:	4620      	mov	r0, r4
 800e26e:	f7f2 fd69 	bl	8000d44 <__aeabi_fmul>
 800e272:	4603      	mov	r3, r0
 800e274:	461c      	mov	r4, r3
 800e276:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800e278:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e27a:	f7f2 fd63 	bl	8000d44 <__aeabi_fmul>
 800e27e:	4603      	mov	r3, r0
 800e280:	4619      	mov	r1, r3
 800e282:	4620      	mov	r0, r4
 800e284:	f7f2 fc54 	bl	8000b30 <__aeabi_fsub>
 800e288:	4603      	mov	r3, r0
 800e28a:	461c      	mov	r4, r3
 800e28c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e28e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e290:	f7f2 fd58 	bl	8000d44 <__aeabi_fmul>
 800e294:	4603      	mov	r3, r0
 800e296:	4619      	mov	r1, r3
 800e298:	4620      	mov	r0, r4
 800e29a:	f7f2 fc49 	bl	8000b30 <__aeabi_fsub>
 800e29e:	4603      	mov	r3, r0
 800e2a0:	461c      	mov	r4, r3
 800e2a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e2a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e2a6:	f7f2 fd4d 	bl	8000d44 <__aeabi_fmul>
 800e2aa:	4603      	mov	r3, r0
 800e2ac:	4619      	mov	r1, r3
 800e2ae:	4620      	mov	r0, r4
 800e2b0:	f7f2 fc3e 	bl	8000b30 <__aeabi_fsub>
 800e2b4:	4603      	mov	r3, r0
 800e2b6:	667b      	str	r3, [r7, #100]	; 0x64
	S2_3=- S2_3*(Kt23 - 1) - Kt21*S1_3 - Kt22*S3_3 - Kt22*S4_3;
 800e2b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e2ba:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e2be:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e2c2:	6a38      	ldr	r0, [r7, #32]
 800e2c4:	f7f2 fc34 	bl	8000b30 <__aeabi_fsub>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	4619      	mov	r1, r3
 800e2cc:	4620      	mov	r0, r4
 800e2ce:	f7f2 fd39 	bl	8000d44 <__aeabi_fmul>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	461c      	mov	r4, r3
 800e2d6:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e2d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e2da:	f7f2 fd33 	bl	8000d44 <__aeabi_fmul>
 800e2de:	4603      	mov	r3, r0
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	4620      	mov	r0, r4
 800e2e4:	f7f2 fc24 	bl	8000b30 <__aeabi_fsub>
 800e2e8:	4603      	mov	r3, r0
 800e2ea:	461c      	mov	r4, r3
 800e2ec:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e2ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e2f0:	f7f2 fd28 	bl	8000d44 <__aeabi_fmul>
 800e2f4:	4603      	mov	r3, r0
 800e2f6:	4619      	mov	r1, r3
 800e2f8:	4620      	mov	r0, r4
 800e2fa:	f7f2 fc19 	bl	8000b30 <__aeabi_fsub>
 800e2fe:	4603      	mov	r3, r0
 800e300:	461c      	mov	r4, r3
 800e302:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e304:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e306:	f7f2 fd1d 	bl	8000d44 <__aeabi_fmul>
 800e30a:	4603      	mov	r3, r0
 800e30c:	4619      	mov	r1, r3
 800e30e:	4620      	mov	r0, r4
 800e310:	f7f2 fc0e 	bl	8000b30 <__aeabi_fsub>
 800e314:	4603      	mov	r3, r0
 800e316:	663b      	str	r3, [r7, #96]	; 0x60
	S2_4=- S2_4*(Kt23 - 1) - Kt21*S1_4 - Kt22*S3_4 - Kt22*S4_4;
 800e318:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e31a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e31e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e322:	6a38      	ldr	r0, [r7, #32]
 800e324:	f7f2 fc04 	bl	8000b30 <__aeabi_fsub>
 800e328:	4603      	mov	r3, r0
 800e32a:	4619      	mov	r1, r3
 800e32c:	4620      	mov	r0, r4
 800e32e:	f7f2 fd09 	bl	8000d44 <__aeabi_fmul>
 800e332:	4603      	mov	r3, r0
 800e334:	461c      	mov	r4, r3
 800e336:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e338:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e33a:	f7f2 fd03 	bl	8000d44 <__aeabi_fmul>
 800e33e:	4603      	mov	r3, r0
 800e340:	4619      	mov	r1, r3
 800e342:	4620      	mov	r0, r4
 800e344:	f7f2 fbf4 	bl	8000b30 <__aeabi_fsub>
 800e348:	4603      	mov	r3, r0
 800e34a:	461c      	mov	r4, r3
 800e34c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e34e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e350:	f7f2 fcf8 	bl	8000d44 <__aeabi_fmul>
 800e354:	4603      	mov	r3, r0
 800e356:	4619      	mov	r1, r3
 800e358:	4620      	mov	r0, r4
 800e35a:	f7f2 fbe9 	bl	8000b30 <__aeabi_fsub>
 800e35e:	4603      	mov	r3, r0
 800e360:	461c      	mov	r4, r3
 800e362:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e364:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e366:	f7f2 fced 	bl	8000d44 <__aeabi_fmul>
 800e36a:	4603      	mov	r3, r0
 800e36c:	4619      	mov	r1, r3
 800e36e:	4620      	mov	r0, r4
 800e370:	f7f2 fbde 	bl	8000b30 <__aeabi_fsub>
 800e374:	4603      	mov	r3, r0
 800e376:	65fb      	str	r3, [r7, #92]	; 0x5c
	S3_1=- S3_1*(Kt32 - 1) - Kt31*S1_1 - Kt33*S2_1 - Kt32*S4_1;
 800e378:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e37a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e37e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e382:	69b8      	ldr	r0, [r7, #24]
 800e384:	f7f2 fbd4 	bl	8000b30 <__aeabi_fsub>
 800e388:	4603      	mov	r3, r0
 800e38a:	4619      	mov	r1, r3
 800e38c:	4620      	mov	r0, r4
 800e38e:	f7f2 fcd9 	bl	8000d44 <__aeabi_fmul>
 800e392:	4603      	mov	r3, r0
 800e394:	461c      	mov	r4, r3
 800e396:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800e398:	69f8      	ldr	r0, [r7, #28]
 800e39a:	f7f2 fcd3 	bl	8000d44 <__aeabi_fmul>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	4619      	mov	r1, r3
 800e3a2:	4620      	mov	r0, r4
 800e3a4:	f7f2 fbc4 	bl	8000b30 <__aeabi_fsub>
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	461c      	mov	r4, r3
 800e3ac:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e3ae:	6978      	ldr	r0, [r7, #20]
 800e3b0:	f7f2 fcc8 	bl	8000d44 <__aeabi_fmul>
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	4619      	mov	r1, r3
 800e3b8:	4620      	mov	r0, r4
 800e3ba:	f7f2 fbb9 	bl	8000b30 <__aeabi_fsub>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	461c      	mov	r4, r3
 800e3c2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e3c4:	69b8      	ldr	r0, [r7, #24]
 800e3c6:	f7f2 fcbd 	bl	8000d44 <__aeabi_fmul>
 800e3ca:	4603      	mov	r3, r0
 800e3cc:	4619      	mov	r1, r3
 800e3ce:	4620      	mov	r0, r4
 800e3d0:	f7f2 fbae 	bl	8000b30 <__aeabi_fsub>
 800e3d4:	4603      	mov	r3, r0
 800e3d6:	65bb      	str	r3, [r7, #88]	; 0x58
	S3_2=- S3_2*(Kt32 - 1) - Kt31*S1_2 - Kt33*S2_2 - Kt32*S4_2;
 800e3d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3da:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e3de:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e3e2:	69b8      	ldr	r0, [r7, #24]
 800e3e4:	f7f2 fba4 	bl	8000b30 <__aeabi_fsub>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	4619      	mov	r1, r3
 800e3ec:	4620      	mov	r0, r4
 800e3ee:	f7f2 fca9 	bl	8000d44 <__aeabi_fmul>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	461c      	mov	r4, r3
 800e3f6:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800e3f8:	69f8      	ldr	r0, [r7, #28]
 800e3fa:	f7f2 fca3 	bl	8000d44 <__aeabi_fmul>
 800e3fe:	4603      	mov	r3, r0
 800e400:	4619      	mov	r1, r3
 800e402:	4620      	mov	r0, r4
 800e404:	f7f2 fb94 	bl	8000b30 <__aeabi_fsub>
 800e408:	4603      	mov	r3, r0
 800e40a:	461c      	mov	r4, r3
 800e40c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e40e:	6978      	ldr	r0, [r7, #20]
 800e410:	f7f2 fc98 	bl	8000d44 <__aeabi_fmul>
 800e414:	4603      	mov	r3, r0
 800e416:	4619      	mov	r1, r3
 800e418:	4620      	mov	r0, r4
 800e41a:	f7f2 fb89 	bl	8000b30 <__aeabi_fsub>
 800e41e:	4603      	mov	r3, r0
 800e420:	461c      	mov	r4, r3
 800e422:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e424:	69b8      	ldr	r0, [r7, #24]
 800e426:	f7f2 fc8d 	bl	8000d44 <__aeabi_fmul>
 800e42a:	4603      	mov	r3, r0
 800e42c:	4619      	mov	r1, r3
 800e42e:	4620      	mov	r0, r4
 800e430:	f7f2 fb7e 	bl	8000b30 <__aeabi_fsub>
 800e434:	4603      	mov	r3, r0
 800e436:	657b      	str	r3, [r7, #84]	; 0x54
	S3_3=- S3_3*(Kt32 - 1) - Kt31*S1_3 - Kt33*S2_3 - Kt32*S4_3;
 800e438:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e43a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e43e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e442:	69b8      	ldr	r0, [r7, #24]
 800e444:	f7f2 fb74 	bl	8000b30 <__aeabi_fsub>
 800e448:	4603      	mov	r3, r0
 800e44a:	4619      	mov	r1, r3
 800e44c:	4620      	mov	r0, r4
 800e44e:	f7f2 fc79 	bl	8000d44 <__aeabi_fmul>
 800e452:	4603      	mov	r3, r0
 800e454:	461c      	mov	r4, r3
 800e456:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e458:	69f8      	ldr	r0, [r7, #28]
 800e45a:	f7f2 fc73 	bl	8000d44 <__aeabi_fmul>
 800e45e:	4603      	mov	r3, r0
 800e460:	4619      	mov	r1, r3
 800e462:	4620      	mov	r0, r4
 800e464:	f7f2 fb64 	bl	8000b30 <__aeabi_fsub>
 800e468:	4603      	mov	r3, r0
 800e46a:	461c      	mov	r4, r3
 800e46c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e46e:	6978      	ldr	r0, [r7, #20]
 800e470:	f7f2 fc68 	bl	8000d44 <__aeabi_fmul>
 800e474:	4603      	mov	r3, r0
 800e476:	4619      	mov	r1, r3
 800e478:	4620      	mov	r0, r4
 800e47a:	f7f2 fb59 	bl	8000b30 <__aeabi_fsub>
 800e47e:	4603      	mov	r3, r0
 800e480:	461c      	mov	r4, r3
 800e482:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e484:	69b8      	ldr	r0, [r7, #24]
 800e486:	f7f2 fc5d 	bl	8000d44 <__aeabi_fmul>
 800e48a:	4603      	mov	r3, r0
 800e48c:	4619      	mov	r1, r3
 800e48e:	4620      	mov	r0, r4
 800e490:	f7f2 fb4e 	bl	8000b30 <__aeabi_fsub>
 800e494:	4603      	mov	r3, r0
 800e496:	653b      	str	r3, [r7, #80]	; 0x50
	S3_4=- S3_4*(Kt32 - 1) - Kt31*S1_4 - Kt33*S2_4 - Kt32*S4_4;
 800e498:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e49a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e49e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e4a2:	69b8      	ldr	r0, [r7, #24]
 800e4a4:	f7f2 fb44 	bl	8000b30 <__aeabi_fsub>
 800e4a8:	4603      	mov	r3, r0
 800e4aa:	4619      	mov	r1, r3
 800e4ac:	4620      	mov	r0, r4
 800e4ae:	f7f2 fc49 	bl	8000d44 <__aeabi_fmul>
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	461c      	mov	r4, r3
 800e4b6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e4b8:	69f8      	ldr	r0, [r7, #28]
 800e4ba:	f7f2 fc43 	bl	8000d44 <__aeabi_fmul>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	4619      	mov	r1, r3
 800e4c2:	4620      	mov	r0, r4
 800e4c4:	f7f2 fb34 	bl	8000b30 <__aeabi_fsub>
 800e4c8:	4603      	mov	r3, r0
 800e4ca:	461c      	mov	r4, r3
 800e4cc:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e4ce:	6978      	ldr	r0, [r7, #20]
 800e4d0:	f7f2 fc38 	bl	8000d44 <__aeabi_fmul>
 800e4d4:	4603      	mov	r3, r0
 800e4d6:	4619      	mov	r1, r3
 800e4d8:	4620      	mov	r0, r4
 800e4da:	f7f2 fb29 	bl	8000b30 <__aeabi_fsub>
 800e4de:	4603      	mov	r3, r0
 800e4e0:	461c      	mov	r4, r3
 800e4e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e4e4:	69b8      	ldr	r0, [r7, #24]
 800e4e6:	f7f2 fc2d 	bl	8000d44 <__aeabi_fmul>
 800e4ea:	4603      	mov	r3, r0
 800e4ec:	4619      	mov	r1, r3
 800e4ee:	4620      	mov	r0, r4
 800e4f0:	f7f2 fb1e 	bl	8000b30 <__aeabi_fsub>
 800e4f4:	4603      	mov	r3, r0
 800e4f6:	64fb      	str	r3, [r7, #76]	; 0x4c
	S4_1=- S4_1*(Kt42 - 1) - Kt41*S1_1 - Kt43*S2_1 - Kt42*S3_1;
 800e4f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e4fa:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e4fe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e502:	68f8      	ldr	r0, [r7, #12]
 800e504:	f7f2 fb14 	bl	8000b30 <__aeabi_fsub>
 800e508:	4603      	mov	r3, r0
 800e50a:	4619      	mov	r1, r3
 800e50c:	4620      	mov	r0, r4
 800e50e:	f7f2 fc19 	bl	8000d44 <__aeabi_fmul>
 800e512:	4603      	mov	r3, r0
 800e514:	461c      	mov	r4, r3
 800e516:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800e518:	6938      	ldr	r0, [r7, #16]
 800e51a:	f7f2 fc13 	bl	8000d44 <__aeabi_fmul>
 800e51e:	4603      	mov	r3, r0
 800e520:	4619      	mov	r1, r3
 800e522:	4620      	mov	r0, r4
 800e524:	f7f2 fb04 	bl	8000b30 <__aeabi_fsub>
 800e528:	4603      	mov	r3, r0
 800e52a:	461c      	mov	r4, r3
 800e52c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e52e:	68b8      	ldr	r0, [r7, #8]
 800e530:	f7f2 fc08 	bl	8000d44 <__aeabi_fmul>
 800e534:	4603      	mov	r3, r0
 800e536:	4619      	mov	r1, r3
 800e538:	4620      	mov	r0, r4
 800e53a:	f7f2 faf9 	bl	8000b30 <__aeabi_fsub>
 800e53e:	4603      	mov	r3, r0
 800e540:	461c      	mov	r4, r3
 800e542:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e544:	68f8      	ldr	r0, [r7, #12]
 800e546:	f7f2 fbfd 	bl	8000d44 <__aeabi_fmul>
 800e54a:	4603      	mov	r3, r0
 800e54c:	4619      	mov	r1, r3
 800e54e:	4620      	mov	r0, r4
 800e550:	f7f2 faee 	bl	8000b30 <__aeabi_fsub>
 800e554:	4603      	mov	r3, r0
 800e556:	64bb      	str	r3, [r7, #72]	; 0x48
	S4_2=- S4_2*(Kt42 - 1) - Kt41*S1_2 - Kt43*S2_2 - Kt42*S3_2;
 800e558:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e55a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e55e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e562:	68f8      	ldr	r0, [r7, #12]
 800e564:	f7f2 fae4 	bl	8000b30 <__aeabi_fsub>
 800e568:	4603      	mov	r3, r0
 800e56a:	4619      	mov	r1, r3
 800e56c:	4620      	mov	r0, r4
 800e56e:	f7f2 fbe9 	bl	8000d44 <__aeabi_fmul>
 800e572:	4603      	mov	r3, r0
 800e574:	461c      	mov	r4, r3
 800e576:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800e578:	6938      	ldr	r0, [r7, #16]
 800e57a:	f7f2 fbe3 	bl	8000d44 <__aeabi_fmul>
 800e57e:	4603      	mov	r3, r0
 800e580:	4619      	mov	r1, r3
 800e582:	4620      	mov	r0, r4
 800e584:	f7f2 fad4 	bl	8000b30 <__aeabi_fsub>
 800e588:	4603      	mov	r3, r0
 800e58a:	461c      	mov	r4, r3
 800e58c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e58e:	68b8      	ldr	r0, [r7, #8]
 800e590:	f7f2 fbd8 	bl	8000d44 <__aeabi_fmul>
 800e594:	4603      	mov	r3, r0
 800e596:	4619      	mov	r1, r3
 800e598:	4620      	mov	r0, r4
 800e59a:	f7f2 fac9 	bl	8000b30 <__aeabi_fsub>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	461c      	mov	r4, r3
 800e5a2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e5a4:	68f8      	ldr	r0, [r7, #12]
 800e5a6:	f7f2 fbcd 	bl	8000d44 <__aeabi_fmul>
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	4619      	mov	r1, r3
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	f7f2 fabe 	bl	8000b30 <__aeabi_fsub>
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	647b      	str	r3, [r7, #68]	; 0x44
	S4_3=- S4_3*(Kt42 - 1) - Kt41*S1_3 - Kt43*S2_3 - Kt42*S3_3;
 800e5b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e5ba:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e5be:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e5c2:	68f8      	ldr	r0, [r7, #12]
 800e5c4:	f7f2 fab4 	bl	8000b30 <__aeabi_fsub>
 800e5c8:	4603      	mov	r3, r0
 800e5ca:	4619      	mov	r1, r3
 800e5cc:	4620      	mov	r0, r4
 800e5ce:	f7f2 fbb9 	bl	8000d44 <__aeabi_fmul>
 800e5d2:	4603      	mov	r3, r0
 800e5d4:	461c      	mov	r4, r3
 800e5d6:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e5d8:	6938      	ldr	r0, [r7, #16]
 800e5da:	f7f2 fbb3 	bl	8000d44 <__aeabi_fmul>
 800e5de:	4603      	mov	r3, r0
 800e5e0:	4619      	mov	r1, r3
 800e5e2:	4620      	mov	r0, r4
 800e5e4:	f7f2 faa4 	bl	8000b30 <__aeabi_fsub>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	461c      	mov	r4, r3
 800e5ec:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e5ee:	68b8      	ldr	r0, [r7, #8]
 800e5f0:	f7f2 fba8 	bl	8000d44 <__aeabi_fmul>
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	4619      	mov	r1, r3
 800e5f8:	4620      	mov	r0, r4
 800e5fa:	f7f2 fa99 	bl	8000b30 <__aeabi_fsub>
 800e5fe:	4603      	mov	r3, r0
 800e600:	461c      	mov	r4, r3
 800e602:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e604:	68f8      	ldr	r0, [r7, #12]
 800e606:	f7f2 fb9d 	bl	8000d44 <__aeabi_fmul>
 800e60a:	4603      	mov	r3, r0
 800e60c:	4619      	mov	r1, r3
 800e60e:	4620      	mov	r0, r4
 800e610:	f7f2 fa8e 	bl	8000b30 <__aeabi_fsub>
 800e614:	4603      	mov	r3, r0
 800e616:	643b      	str	r3, [r7, #64]	; 0x40
	S4_4=- S4_4*(Kt42 - 1) - Kt41*S1_4 - Kt43*S2_4 - Kt42*S3_4;
 800e618:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e61a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e61e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e622:	68f8      	ldr	r0, [r7, #12]
 800e624:	f7f2 fa84 	bl	8000b30 <__aeabi_fsub>
 800e628:	4603      	mov	r3, r0
 800e62a:	4619      	mov	r1, r3
 800e62c:	4620      	mov	r0, r4
 800e62e:	f7f2 fb89 	bl	8000d44 <__aeabi_fmul>
 800e632:	4603      	mov	r3, r0
 800e634:	461c      	mov	r4, r3
 800e636:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e638:	6938      	ldr	r0, [r7, #16]
 800e63a:	f7f2 fb83 	bl	8000d44 <__aeabi_fmul>
 800e63e:	4603      	mov	r3, r0
 800e640:	4619      	mov	r1, r3
 800e642:	4620      	mov	r0, r4
 800e644:	f7f2 fa74 	bl	8000b30 <__aeabi_fsub>
 800e648:	4603      	mov	r3, r0
 800e64a:	461c      	mov	r4, r3
 800e64c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e64e:	68b8      	ldr	r0, [r7, #8]
 800e650:	f7f2 fb78 	bl	8000d44 <__aeabi_fmul>
 800e654:	4603      	mov	r3, r0
 800e656:	4619      	mov	r1, r3
 800e658:	4620      	mov	r0, r4
 800e65a:	f7f2 fa69 	bl	8000b30 <__aeabi_fsub>
 800e65e:	4603      	mov	r3, r0
 800e660:	461c      	mov	r4, r3
 800e662:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e664:	68f8      	ldr	r0, [r7, #12]
 800e666:	f7f2 fb6d 	bl	8000d44 <__aeabi_fmul>
 800e66a:	4603      	mov	r3, r0
 800e66c:	4619      	mov	r1, r3
 800e66e:	4620      	mov	r0, r4
 800e670:	f7f2 fa5e 	bl	8000b30 <__aeabi_fsub>
 800e674:	4603      	mov	r3, r0
 800e676:	63fb      	str	r3, [r7, #60]	; 0x3c

	switch (axis) {
 800e678:	78fb      	ldrb	r3, [r7, #3]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d002      	beq.n	800e684 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2cf8>
 800e67e:	2b01      	cmp	r3, #1
 800e680:	d055      	beq.n	800e72e <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2da2>
			 Sp4_4y = S4_4 ;
			break;

	}

}
 800e682:	e0a9      	b.n	800e7d8 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2e4c>
			x = pos;
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e68a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			vx = vel;
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800e694:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
			apx = a;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800e69e:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			bax = b;
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e6a8:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
			 Sp1_1x = S1_1;
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e6b0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			 Sp1_2x = S1_2;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800e6b8:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
			 Sp1_3x = S1_3 ;
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800e6c0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			 Sp1_4x = S1_4 ;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e6c8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
			 Sp2_1x = S2_1 ;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e6d0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			 Sp2_2x = S2_2;
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e6d8:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
			 Sp2_3x = S2_3 ;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e6e0:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
			 Sp2_4x = S2_4 ;
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e6e8:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
			 Sp3_1x = S3_1 ;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e6f0:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
			 Sp3_2x = S3_2 ;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e6f8:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
			 Sp3_3x = S3_3 ;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e700:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
			 Sp3_4x = S3_4 ;
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e708:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
			 Sp4_1x = S4_1;
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e710:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
			 Sp4_2x = S4_2;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e718:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
			 Sp4_3x = S4_3 ;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e720:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
			 Sp4_4x = S4_4 ;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e728:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
			break;
 800e72c:	e054      	b.n	800e7d8 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2e4c>
			y = pos;
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e734:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			vy = vel;
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800e73e:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
			apy = a;
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800e748:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
			bay = b;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e752:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
			 Sp1_1y = S1_1;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e75a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
			 Sp1_2y = S1_2;
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800e762:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			 Sp1_3y = S1_3 ;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800e76a:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
			 Sp1_4y = S1_4 ;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e772:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			 Sp2_1y = S2_1 ;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e77a:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
			 Sp2_2y = S2_2;
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e782:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
			 Sp2_3y = S2_3 ;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e78a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			 Sp2_4y = S2_4 ;
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e792:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
			 Sp3_1y = S3_1 ;
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e79a:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
			 Sp3_2y = S3_2 ;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e7a2:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
			 Sp3_3y = S3_3 ;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e7aa:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
			 Sp3_4y = S3_4 ;
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e7b2:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
			 Sp4_1y = S4_1;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e7ba:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
			 Sp4_2y = S4_2;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e7c2:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
			 Sp4_3y = S4_3 ;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e7ca:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			 Sp4_4y = S4_4 ;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e7d2:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
			break;
 800e7d6:	bf00      	nop
}
 800e7d8:	bf00      	nop
 800e7da:	3798      	adds	r7, #152	; 0x98
 800e7dc:	46bd      	mov	sp, r7
 800e7de:	bdb0      	pop	{r4, r5, r7, pc}

0800e7e0 <_ZN15Kalman_Filtresi7EKF_PosEv>:

void Kalman_Filtresi::EKF_Pos() {
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b082      	sub	sp, #8
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]

	if(pos_ekf_counter == POS_EKF_RATE) { //50 Hz
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	685b      	ldr	r3, [r3, #4]
 800e7ec:	2b04      	cmp	r3, #4
 800e7ee:	d147      	bne.n	800e880 <_ZN15Kalman_Filtresi7EKF_PosEv+0xa0>
		accx = acc_pos_x;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	f8d3 218c 	ldr.w	r2, [r3, #396]	; 0x18c
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
		accy = acc_pos_y;
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	f8d3 2190 	ldr.w	r2, [r3, #400]	; 0x190
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
		acc_pos_x_med = 0;
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	f04f 0200 	mov.w	r2, #0
 800e80e:	601a      	str	r2, [r3, #0]
		pos_ekf_counter = 0;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	2200      	movs	r2, #0
 800e814:	605a      	str	r2, [r3, #4]
		gps_ekf_counter++;
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	689b      	ldr	r3, [r3, #8]
 800e81a:	1c5a      	adds	r2, r3, #1
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	609a      	str	r2, [r3, #8]

		if(gps_fixed) {
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	f893 31c1 	ldrb.w	r3, [r3, #449]	; 0x1c1
 800e826:	2b00      	cmp	r3, #0
 800e828:	d01b      	beq.n	800e862 <_ZN15Kalman_Filtresi7EKF_PosEv+0x82>

			if(	gps_ekf_counter == 20) {	//5 Hz
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	689b      	ldr	r3, [r3, #8]
 800e82e:	2b14      	cmp	r3, #20
 800e830:	d10f      	bne.n	800e852 <_ZN15Kalman_Filtresi7EKF_PosEv+0x72>
				NED2Body();
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	f000 fed0 	bl	800f5d8 <_ZN15Kalman_Filtresi8NED2BodyEv>

				gps_ekf_counter = 0;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	2200      	movs	r2, #0
 800e83c:	609a      	str	r2, [r3, #8]
				Qgps = 4.0;
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800e844:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
				Qgps_v = 4.0;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800e84e:	60da      	str	r2, [r3, #12]
 800e850:	e00e      	b.n	800e870 <_ZN15Kalman_Filtresi7EKF_PosEv+0x90>
			}

			else {
				Qgps = 1.0e9;
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	4a0c      	ldr	r2, [pc, #48]	; (800e888 <_ZN15Kalman_Filtresi7EKF_PosEv+0xa8>)
 800e856:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
				Qgps_v = 1.0e9;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	4a0a      	ldr	r2, [pc, #40]	; (800e888 <_ZN15Kalman_Filtresi7EKF_PosEv+0xa8>)
 800e85e:	60da      	str	r2, [r3, #12]
 800e860:	e006      	b.n	800e870 <_ZN15Kalman_Filtresi7EKF_PosEv+0x90>
			}

		}

		else {
				Qgps = 1.0e9;
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	4a08      	ldr	r2, [pc, #32]	; (800e888 <_ZN15Kalman_Filtresi7EKF_PosEv+0xa8>)
 800e866:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
				Qgps_v = 1.0e9;
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	4a06      	ldr	r2, [pc, #24]	; (800e888 <_ZN15Kalman_Filtresi7EKF_PosEv+0xa8>)
 800e86e:	60da      	str	r2, [r3, #12]
					}

		PredictUpdatePos(x_axis);
 800e870:	2100      	movs	r1, #0
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f7fd f88a 	bl	800b98c <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis>
		PredictUpdatePos(y_axis);
 800e878:	2101      	movs	r1, #1
 800e87a:	6878      	ldr	r0, [r7, #4]
 800e87c:	f7fd f886 	bl	800b98c <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis>


	}


}
 800e880:	bf00      	nop
 800e882:	3708      	adds	r7, #8
 800e884:	46bd      	mov	sp, r7
 800e886:	bd80      	pop	{r7, pc}
 800e888:	4e6e6b28 	.word	0x4e6e6b28

0800e88c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>:

void Kalman_Filtresi::EKF_Attitude(euler_angle euler_angle) {
 800e88c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e890:	b09e      	sub	sp, #120	; 0x78
 800e892:	af00      	add	r7, sp, #0
 800e894:	6078      	str	r0, [r7, #4]
 800e896:	460b      	mov	r3, r1
 800e898:	70fb      	strb	r3, [r7, #3]
	  float accX = acc[0];
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
 800e8a0:	63fb      	str	r3, [r7, #60]	; 0x3c
	  float accY = acc[1];
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 800e8a8:	63bb      	str	r3, [r7, #56]	; 0x38
	  float accZ = acc[2];
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800e8b0:	637b      	str	r3, [r7, #52]	; 0x34

	  float gyroX = gyro[0];
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800e8b8:	633b      	str	r3, [r7, #48]	; 0x30
	  float gyroY = gyro[1];
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800e8c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	  float gyroZ = gyro[2];
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800e8c8:	62bb      	str	r3, [r7, #40]	; 0x28

	  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800e8ca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e8cc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e8ce:	f7f2 fa39 	bl	8000d44 <__aeabi_fmul>
 800e8d2:	4603      	mov	r3, r0
 800e8d4:	461c      	mov	r4, r3
 800e8d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e8d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e8da:	f7f2 fa33 	bl	8000d44 <__aeabi_fmul>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	4619      	mov	r1, r3
 800e8e2:	4620      	mov	r0, r4
 800e8e4:	f7f2 f926 	bl	8000b34 <__addsf3>
 800e8e8:	4603      	mov	r3, r0
 800e8ea:	461c      	mov	r4, r3
 800e8ec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e8ee:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e8f0:	f7f2 fa28 	bl	8000d44 <__aeabi_fmul>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	4619      	mov	r1, r3
 800e8f8:	4620      	mov	r0, r4
 800e8fa:	f7f2 f91b 	bl	8000b34 <__addsf3>
 800e8fe:	4603      	mov	r3, r0
 800e900:	4618      	mov	r0, r3
 800e902:	f7f4 f8a9 	bl	8002a58 <_ZSt4sqrtf>
 800e906:	6278      	str	r0, [r7, #36]	; 0x24

	  pitch_acc =  asin(accX/acctop)*rad2deg + PITCH_OFFSET;
 800e908:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e90a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e90c:	f7f2 face 	bl	8000eac <__aeabi_fdiv>
 800e910:	4603      	mov	r3, r0
 800e912:	4618      	mov	r0, r3
 800e914:	f7f4 f87a 	bl	8002a0c <_ZSt4asinf>
 800e918:	4602      	mov	r2, r0
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 800e920:	4619      	mov	r1, r3
 800e922:	4610      	mov	r0, r2
 800e924:	f7f2 fa0e 	bl	8000d44 <__aeabi_fmul>
 800e928:	4603      	mov	r3, r0
 800e92a:	461a      	mov	r2, r3
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e932:	4619      	mov	r1, r3
 800e934:	4610      	mov	r0, r2
 800e936:	f7f2 f8fd 	bl	8000b34 <__addsf3>
 800e93a:	4603      	mov	r3, r0
 800e93c:	461a      	mov	r2, r3
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
	  roll_acc  =  asin(accY/acctop)*rad2deg + ROLL_OFFSET;
 800e944:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e946:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e948:	f7f2 fab0 	bl	8000eac <__aeabi_fdiv>
 800e94c:	4603      	mov	r3, r0
 800e94e:	4618      	mov	r0, r3
 800e950:	f7f4 f85c 	bl	8002a0c <_ZSt4asinf>
 800e954:	4602      	mov	r2, r0
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 800e95c:	4619      	mov	r1, r3
 800e95e:	4610      	mov	r0, r2
 800e960:	f7f2 f9f0 	bl	8000d44 <__aeabi_fmul>
 800e964:	4603      	mov	r3, r0
 800e966:	461a      	mov	r2, r3
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e96e:	4619      	mov	r1, r3
 800e970:	4610      	mov	r0, r2
 800e972:	f7f2 f8df 	bl	8000b34 <__addsf3>
 800e976:	4603      	mov	r3, r0
 800e978:	461a      	mov	r2, r3
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8

	float angle_ekf, angle_rate, angle_bias, angle_acc, gyro;
	float S11_angle, S12_angle, S13_angle, S21_angle, S22_angle, S23_angle, S31_angle, S32_angle, S33_angle ;
    //ANGLE PREDICTION
	switch(euler_angle) {
 800e980:	78fb      	ldrb	r3, [r7, #3]
 800e982:	2b02      	cmp	r3, #2
 800e984:	f000 8092 	beq.w	800eaac <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x220>
 800e988:	2b02      	cmp	r3, #2
 800e98a:	f300 80ed 	bgt.w	800eb68 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2dc>
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d002      	beq.n	800e998 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x10c>
 800e992:	2b01      	cmp	r3, #1
 800e994:	d045      	beq.n	800ea22 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x196>
 800e996:	e0e7      	b.n	800eb68 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2dc>
		case ROLL:
			angle_ekf = roll_ekf;
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800e99e:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = roll_rate;
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	6a1b      	ldr	r3, [r3, #32]
 800e9a4:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = roll_bias;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800e9ac:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = roll_acc;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 800e9b4:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroX;
 800e9b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9b8:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 1e-2;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	4a4c      	ldr	r2, [pc, #304]	; (800eaf0 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x264>)
 800e9be:	651a      	str	r2, [r3, #80]	; 0x50
			if(!armed) {
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f893 31c0 	ldrb.w	r3, [r3, #448]	; 0x1c0
 800e9c6:	f083 0301 	eor.w	r3, r3, #1
 800e9ca:	b2db      	uxtb	r3, r3
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d004      	beq.n	800e9da <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x14e>
				Qa = 3;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	4a48      	ldr	r2, [pc, #288]	; (800eaf4 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x268>)
 800e9d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800e9d8:	e003      	b.n	800e9e2 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x156>

			}

			else {
				Qa = 5e6;
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	4a46      	ldr	r2, [pc, #280]	; (800eaf8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x26c>)
 800e9de:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

			}
			Qg = 1e1;
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	4a45      	ldr	r2, [pc, #276]	; (800eafc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x270>)
 800e9e6:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

			S11_angle = S11_roll;
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e9ee:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_roll;
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e9f4:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_roll;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e9fa:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_roll;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ea00:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_roll;
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ea06:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_roll;
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ea0c:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_roll;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ea12:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_roll;
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ea18:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_roll;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ea1e:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800ea20:	e0a2      	b.n	800eb68 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2dc>

		case PITCH:
			angle_ekf = pitch_ekf;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	f8d3 31e4 	ldr.w	r3, [r3, #484]	; 0x1e4
 800ea28:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = pitch_rate;
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea2e:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = pitch_bias;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800ea36:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = pitch_acc;
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 800ea3e:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroY;
 800ea40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea42:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 1e-2;
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	4a2a      	ldr	r2, [pc, #168]	; (800eaf0 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x264>)
 800ea48:	651a      	str	r2, [r3, #80]	; 0x50
			if(!armed) {
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f893 31c0 	ldrb.w	r3, [r3, #448]	; 0x1c0
 800ea50:	f083 0301 	eor.w	r3, r3, #1
 800ea54:	b2db      	uxtb	r3, r3
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d004      	beq.n	800ea64 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1d8>
				Qa = 3;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	4a25      	ldr	r2, [pc, #148]	; (800eaf4 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x268>)
 800ea5e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800ea62:	e003      	b.n	800ea6c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1e0>

			}

			else {
				Qa = 5e6;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	4a24      	ldr	r2, [pc, #144]	; (800eaf8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x26c>)
 800ea68:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

			}
			Qg = 1e1;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	4a23      	ldr	r2, [pc, #140]	; (800eafc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x270>)
 800ea70:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

			S11_angle = S11_pitch;
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea78:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_pitch;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea7e:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_pitch;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea84:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_pitch;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea8a:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_pitch;
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea90:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_pitch;
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea96:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_pitch;
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea9c:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_pitch;
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800eaa2:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_pitch;
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eaa8:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800eaaa:	e05d      	b.n	800eb68 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2dc>

		case YAW:
			angle_ekf = yaw_ekf;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800eab2:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = yaw_rate;
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eab8:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = yaw_bias;
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800eac0:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = yaw_acc;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800eac8:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroZ;
 800eaca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eacc:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 5e2;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	4a0b      	ldr	r2, [pc, #44]	; (800eb00 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x274>)
 800ead2:	651a      	str	r2, [r3, #80]	; 0x50

			if(!armed) {
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	f893 31c0 	ldrb.w	r3, [r3, #448]	; 0x1c0
 800eada:	f083 0301 	eor.w	r3, r3, #1
 800eade:	b2db      	uxtb	r3, r3
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d00f      	beq.n	800eb04 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x278>
				Qa = 3;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	4a03      	ldr	r2, [pc, #12]	; (800eaf4 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x268>)
 800eae8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800eaec:	e00e      	b.n	800eb0c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x280>
 800eaee:	bf00      	nop
 800eaf0:	3c23d70a 	.word	0x3c23d70a
 800eaf4:	40400000 	.word	0x40400000
 800eaf8:	4a989680 	.word	0x4a989680
 800eafc:	41200000 	.word	0x41200000
 800eb00:	43fa0000 	.word	0x43fa0000

			}

			else {
				Qa = 5e8;
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	4a16      	ldr	r2, [pc, #88]	; (800eb60 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2d4>)
 800eb08:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

			}
			Qg = 1e1;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	4a15      	ldr	r2, [pc, #84]	; (800eb64 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2d8>)
 800eb10:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

			S11_angle = S11_yaw;
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eb18:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_yaw;
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800eb20:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_yaw;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eb28:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_yaw;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eb30:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_yaw;
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eb38:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_yaw;
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800eb40:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_yaw;
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800eb48:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_yaw;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800eb50:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_yaw;
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800eb58:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800eb5a:	bf00      	nop
 800eb5c:	e004      	b.n	800eb68 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2dc>
 800eb5e:	bf00      	nop
 800eb60:	4dee6b28 	.word	0x4dee6b28
 800eb64:	41200000 	.word	0x41200000

	}

    angle_ekf = (angle_ekf) + st*(angle_rate);
 800eb68:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800eb6a:	f7f1 fc5d 	bl	8000428 <__aeabi_f2d>
 800eb6e:	4680      	mov	r8, r0
 800eb70:	4689      	mov	r9, r1
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	e9d3 455e 	ldrd	r4, r5, [r3, #376]	; 0x178
 800eb78:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800eb7a:	f7f1 fc55 	bl	8000428 <__aeabi_f2d>
 800eb7e:	4602      	mov	r2, r0
 800eb80:	460b      	mov	r3, r1
 800eb82:	4620      	mov	r0, r4
 800eb84:	4629      	mov	r1, r5
 800eb86:	f7f1 fca7 	bl	80004d8 <__aeabi_dmul>
 800eb8a:	4602      	mov	r2, r0
 800eb8c:	460b      	mov	r3, r1
 800eb8e:	4640      	mov	r0, r8
 800eb90:	4649      	mov	r1, r9
 800eb92:	f7f1 faeb 	bl	800016c <__adddf3>
 800eb96:	4602      	mov	r2, r0
 800eb98:	460b      	mov	r3, r1
 800eb9a:	4610      	mov	r0, r2
 800eb9c:	4619      	mov	r1, r3
 800eb9e:	f7f1 ff73 	bl	8000a88 <__aeabi_d2f>
 800eba2:	4603      	mov	r3, r0
 800eba4:	677b      	str	r3, [r7, #116]	; 0x74

    S11_angle = S11_angle + sa + S31_angle*st + (st*st*(S13_angle + S33_angle*st))/st;
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ebaa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ebac:	4618      	mov	r0, r3
 800ebae:	f7f1 ffc1 	bl	8000b34 <__addsf3>
 800ebb2:	4603      	mov	r3, r0
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	f7f1 fc37 	bl	8000428 <__aeabi_f2d>
 800ebba:	4604      	mov	r4, r0
 800ebbc:	460d      	mov	r5, r1
 800ebbe:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800ebc0:	f7f1 fc32 	bl	8000428 <__aeabi_f2d>
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800ebca:	f7f1 fc85 	bl	80004d8 <__aeabi_dmul>
 800ebce:	4602      	mov	r2, r0
 800ebd0:	460b      	mov	r3, r1
 800ebd2:	4620      	mov	r0, r4
 800ebd4:	4629      	mov	r1, r5
 800ebd6:	f7f1 fac9 	bl	800016c <__adddf3>
 800ebda:	4602      	mov	r2, r0
 800ebdc:	460b      	mov	r3, r1
 800ebde:	4690      	mov	r8, r2
 800ebe0:	4699      	mov	r9, r3
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	e9d3 015e 	ldrd	r0, r1, [r3, #376]	; 0x178
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800ebee:	f7f1 fc73 	bl	80004d8 <__aeabi_dmul>
 800ebf2:	4602      	mov	r2, r0
 800ebf4:	460b      	mov	r3, r1
 800ebf6:	4692      	mov	sl, r2
 800ebf8:	469b      	mov	fp, r3
 800ebfa:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ebfc:	f7f1 fc14 	bl	8000428 <__aeabi_f2d>
 800ec00:	4604      	mov	r4, r0
 800ec02:	460d      	mov	r5, r1
 800ec04:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800ec06:	f7f1 fc0f 	bl	8000428 <__aeabi_f2d>
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800ec10:	f7f1 fc62 	bl	80004d8 <__aeabi_dmul>
 800ec14:	4602      	mov	r2, r0
 800ec16:	460b      	mov	r3, r1
 800ec18:	4620      	mov	r0, r4
 800ec1a:	4629      	mov	r1, r5
 800ec1c:	f7f1 faa6 	bl	800016c <__adddf3>
 800ec20:	4602      	mov	r2, r0
 800ec22:	460b      	mov	r3, r1
 800ec24:	4650      	mov	r0, sl
 800ec26:	4659      	mov	r1, fp
 800ec28:	f7f1 fc56 	bl	80004d8 <__aeabi_dmul>
 800ec2c:	4602      	mov	r2, r0
 800ec2e:	460b      	mov	r3, r1
 800ec30:	4610      	mov	r0, r2
 800ec32:	4619      	mov	r1, r3
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800ec3a:	f7f1 fd77 	bl	800072c <__aeabi_ddiv>
 800ec3e:	4602      	mov	r2, r0
 800ec40:	460b      	mov	r3, r1
 800ec42:	4640      	mov	r0, r8
 800ec44:	4649      	mov	r1, r9
 800ec46:	f7f1 fa91 	bl	800016c <__adddf3>
 800ec4a:	4602      	mov	r2, r0
 800ec4c:	460b      	mov	r3, r1
 800ec4e:	4610      	mov	r0, r2
 800ec50:	4619      	mov	r1, r3
 800ec52:	f7f1 ff19 	bl	8000a88 <__aeabi_d2f>
 800ec56:	4603      	mov	r3, r0
 800ec58:	663b      	str	r3, [r7, #96]	; 0x60
    S12_angle = S12_angle + S32_angle*st;
 800ec5a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ec5c:	f7f1 fbe4 	bl	8000428 <__aeabi_f2d>
 800ec60:	4604      	mov	r4, r0
 800ec62:	460d      	mov	r5, r1
 800ec64:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800ec66:	f7f1 fbdf 	bl	8000428 <__aeabi_f2d>
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800ec70:	f7f1 fc32 	bl	80004d8 <__aeabi_dmul>
 800ec74:	4602      	mov	r2, r0
 800ec76:	460b      	mov	r3, r1
 800ec78:	4620      	mov	r0, r4
 800ec7a:	4629      	mov	r1, r5
 800ec7c:	f7f1 fa76 	bl	800016c <__adddf3>
 800ec80:	4602      	mov	r2, r0
 800ec82:	460b      	mov	r3, r1
 800ec84:	4610      	mov	r0, r2
 800ec86:	4619      	mov	r1, r3
 800ec88:	f7f1 fefe 	bl	8000a88 <__aeabi_d2f>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	65fb      	str	r3, [r7, #92]	; 0x5c
    S13_angle = S13_angle + S33_angle*st;
 800ec90:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ec92:	f7f1 fbc9 	bl	8000428 <__aeabi_f2d>
 800ec96:	4604      	mov	r4, r0
 800ec98:	460d      	mov	r5, r1
 800ec9a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800ec9c:	f7f1 fbc4 	bl	8000428 <__aeabi_f2d>
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800eca6:	f7f1 fc17 	bl	80004d8 <__aeabi_dmul>
 800ecaa:	4602      	mov	r2, r0
 800ecac:	460b      	mov	r3, r1
 800ecae:	4620      	mov	r0, r4
 800ecb0:	4629      	mov	r1, r5
 800ecb2:	f7f1 fa5b 	bl	800016c <__adddf3>
 800ecb6:	4602      	mov	r2, r0
 800ecb8:	460b      	mov	r3, r1
 800ecba:	4610      	mov	r0, r2
 800ecbc:	4619      	mov	r1, r3
 800ecbe:	f7f1 fee3 	bl	8000a88 <__aeabi_d2f>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	65bb      	str	r3, [r7, #88]	; 0x58

    S21_angle = S21_angle + S23_angle*(st);
 800ecc6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800ecc8:	f7f1 fbae 	bl	8000428 <__aeabi_f2d>
 800eccc:	4604      	mov	r4, r0
 800ecce:	460d      	mov	r5, r1
 800ecd0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ecd2:	f7f1 fba9 	bl	8000428 <__aeabi_f2d>
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800ecdc:	f7f1 fbfc 	bl	80004d8 <__aeabi_dmul>
 800ece0:	4602      	mov	r2, r0
 800ece2:	460b      	mov	r3, r1
 800ece4:	4620      	mov	r0, r4
 800ece6:	4629      	mov	r1, r5
 800ece8:	f7f1 fa40 	bl	800016c <__adddf3>
 800ecec:	4602      	mov	r2, r0
 800ecee:	460b      	mov	r3, r1
 800ecf0:	4610      	mov	r0, r2
 800ecf2:	4619      	mov	r1, r3
 800ecf4:	f7f1 fec8 	bl	8000a88 <__aeabi_d2f>
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	657b      	str	r3, [r7, #84]	; 0x54
    S22_angle = S22_angle + sb;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ed02:	4619      	mov	r1, r3
 800ed04:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800ed06:	f7f1 ff15 	bl	8000b34 <__addsf3>
 800ed0a:	4603      	mov	r3, r0
 800ed0c:	653b      	str	r3, [r7, #80]	; 0x50
    //S23_angle = S23_angle;

    S31_angle = S31_angle + S33_angle*(st);
 800ed0e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800ed10:	f7f1 fb8a 	bl	8000428 <__aeabi_f2d>
 800ed14:	4604      	mov	r4, r0
 800ed16:	460d      	mov	r5, r1
 800ed18:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800ed1a:	f7f1 fb85 	bl	8000428 <__aeabi_f2d>
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800ed24:	f7f1 fbd8 	bl	80004d8 <__aeabi_dmul>
 800ed28:	4602      	mov	r2, r0
 800ed2a:	460b      	mov	r3, r1
 800ed2c:	4620      	mov	r0, r4
 800ed2e:	4629      	mov	r1, r5
 800ed30:	f7f1 fa1c 	bl	800016c <__adddf3>
 800ed34:	4602      	mov	r2, r0
 800ed36:	460b      	mov	r3, r1
 800ed38:	4610      	mov	r0, r2
 800ed3a:	4619      	mov	r1, r3
 800ed3c:	f7f1 fea4 	bl	8000a88 <__aeabi_d2f>
 800ed40:	4603      	mov	r3, r0
 800ed42:	64bb      	str	r3, [r7, #72]	; 0x48
    //S32_angle = S32_angle;
    S33_angle = S33_angle + sr;
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed48:	4619      	mov	r1, r3
 800ed4a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800ed4c:	f7f1 fef2 	bl	8000b34 <__addsf3>
 800ed50:	4603      	mov	r3, r0
 800ed52:	643b      	str	r3, [r7, #64]	; 0x40

    //ANGLE CORRECTION
    float A = (Qa*Qg + Qa*S22_angle + Qa*S23_angle + Qa*S32_angle + Qa*S33_angle + Qg*S11_angle + S11_angle*S22_angle - S12_angle*S21_angle + S11_angle*S23_angle - S13_angle*S21_angle + S11_angle*S32_angle - S12_angle*S31_angle + S11_angle*S33_angle - S13_angle*S31_angle);
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800ed60:	4619      	mov	r1, r3
 800ed62:	4610      	mov	r0, r2
 800ed64:	f7f1 ffee 	bl	8000d44 <__aeabi_fmul>
 800ed68:	4603      	mov	r3, r0
 800ed6a:	461c      	mov	r4, r3
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ed72:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ed74:	4618      	mov	r0, r3
 800ed76:	f7f1 ffe5 	bl	8000d44 <__aeabi_fmul>
 800ed7a:	4603      	mov	r3, r0
 800ed7c:	4619      	mov	r1, r3
 800ed7e:	4620      	mov	r0, r4
 800ed80:	f7f1 fed8 	bl	8000b34 <__addsf3>
 800ed84:	4603      	mov	r3, r0
 800ed86:	461c      	mov	r4, r3
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ed8e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ed90:	4618      	mov	r0, r3
 800ed92:	f7f1 ffd7 	bl	8000d44 <__aeabi_fmul>
 800ed96:	4603      	mov	r3, r0
 800ed98:	4619      	mov	r1, r3
 800ed9a:	4620      	mov	r0, r4
 800ed9c:	f7f1 feca 	bl	8000b34 <__addsf3>
 800eda0:	4603      	mov	r3, r0
 800eda2:	461c      	mov	r4, r3
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800edaa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800edac:	4618      	mov	r0, r3
 800edae:	f7f1 ffc9 	bl	8000d44 <__aeabi_fmul>
 800edb2:	4603      	mov	r3, r0
 800edb4:	4619      	mov	r1, r3
 800edb6:	4620      	mov	r0, r4
 800edb8:	f7f1 febc 	bl	8000b34 <__addsf3>
 800edbc:	4603      	mov	r3, r0
 800edbe:	461c      	mov	r4, r3
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800edc6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800edc8:	4618      	mov	r0, r3
 800edca:	f7f1 ffbb 	bl	8000d44 <__aeabi_fmul>
 800edce:	4603      	mov	r3, r0
 800edd0:	4619      	mov	r1, r3
 800edd2:	4620      	mov	r0, r4
 800edd4:	f7f1 feae 	bl	8000b34 <__addsf3>
 800edd8:	4603      	mov	r3, r0
 800edda:	461c      	mov	r4, r3
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800ede2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ede4:	4618      	mov	r0, r3
 800ede6:	f7f1 ffad 	bl	8000d44 <__aeabi_fmul>
 800edea:	4603      	mov	r3, r0
 800edec:	4619      	mov	r1, r3
 800edee:	4620      	mov	r0, r4
 800edf0:	f7f1 fea0 	bl	8000b34 <__addsf3>
 800edf4:	4603      	mov	r3, r0
 800edf6:	461c      	mov	r4, r3
 800edf8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800edfa:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800edfc:	f7f1 ffa2 	bl	8000d44 <__aeabi_fmul>
 800ee00:	4603      	mov	r3, r0
 800ee02:	4619      	mov	r1, r3
 800ee04:	4620      	mov	r0, r4
 800ee06:	f7f1 fe95 	bl	8000b34 <__addsf3>
 800ee0a:	4603      	mov	r3, r0
 800ee0c:	461c      	mov	r4, r3
 800ee0e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ee10:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ee12:	f7f1 ff97 	bl	8000d44 <__aeabi_fmul>
 800ee16:	4603      	mov	r3, r0
 800ee18:	4619      	mov	r1, r3
 800ee1a:	4620      	mov	r0, r4
 800ee1c:	f7f1 fe88 	bl	8000b30 <__aeabi_fsub>
 800ee20:	4603      	mov	r3, r0
 800ee22:	461c      	mov	r4, r3
 800ee24:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ee26:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800ee28:	f7f1 ff8c 	bl	8000d44 <__aeabi_fmul>
 800ee2c:	4603      	mov	r3, r0
 800ee2e:	4619      	mov	r1, r3
 800ee30:	4620      	mov	r0, r4
 800ee32:	f7f1 fe7f 	bl	8000b34 <__addsf3>
 800ee36:	4603      	mov	r3, r0
 800ee38:	461c      	mov	r4, r3
 800ee3a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ee3c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ee3e:	f7f1 ff81 	bl	8000d44 <__aeabi_fmul>
 800ee42:	4603      	mov	r3, r0
 800ee44:	4619      	mov	r1, r3
 800ee46:	4620      	mov	r0, r4
 800ee48:	f7f1 fe72 	bl	8000b30 <__aeabi_fsub>
 800ee4c:	4603      	mov	r3, r0
 800ee4e:	461c      	mov	r4, r3
 800ee50:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ee52:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800ee54:	f7f1 ff76 	bl	8000d44 <__aeabi_fmul>
 800ee58:	4603      	mov	r3, r0
 800ee5a:	4619      	mov	r1, r3
 800ee5c:	4620      	mov	r0, r4
 800ee5e:	f7f1 fe69 	bl	8000b34 <__addsf3>
 800ee62:	4603      	mov	r3, r0
 800ee64:	461c      	mov	r4, r3
 800ee66:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ee68:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ee6a:	f7f1 ff6b 	bl	8000d44 <__aeabi_fmul>
 800ee6e:	4603      	mov	r3, r0
 800ee70:	4619      	mov	r1, r3
 800ee72:	4620      	mov	r0, r4
 800ee74:	f7f1 fe5c 	bl	8000b30 <__aeabi_fsub>
 800ee78:	4603      	mov	r3, r0
 800ee7a:	461c      	mov	r4, r3
 800ee7c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ee7e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800ee80:	f7f1 ff60 	bl	8000d44 <__aeabi_fmul>
 800ee84:	4603      	mov	r3, r0
 800ee86:	4619      	mov	r1, r3
 800ee88:	4620      	mov	r0, r4
 800ee8a:	f7f1 fe53 	bl	8000b34 <__addsf3>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	461c      	mov	r4, r3
 800ee92:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ee94:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ee96:	f7f1 ff55 	bl	8000d44 <__aeabi_fmul>
 800ee9a:	4603      	mov	r3, r0
 800ee9c:	4619      	mov	r1, r3
 800ee9e:	4620      	mov	r0, r4
 800eea0:	f7f1 fe46 	bl	8000b30 <__aeabi_fsub>
 800eea4:	4603      	mov	r3, r0
 800eea6:	623b      	str	r3, [r7, #32]
    float Kt11_att = 1 - (Qa*(Qg + S22_angle + S23_angle + S32_angle + S33_angle))/A;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800eeb4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800eeb6:	4618      	mov	r0, r3
 800eeb8:	f7f1 fe3c 	bl	8000b34 <__addsf3>
 800eebc:	4603      	mov	r3, r0
 800eebe:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800eec0:	4618      	mov	r0, r3
 800eec2:	f7f1 fe37 	bl	8000b34 <__addsf3>
 800eec6:	4603      	mov	r3, r0
 800eec8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eeca:	4618      	mov	r0, r3
 800eecc:	f7f1 fe32 	bl	8000b34 <__addsf3>
 800eed0:	4603      	mov	r3, r0
 800eed2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eed4:	4618      	mov	r0, r3
 800eed6:	f7f1 fe2d 	bl	8000b34 <__addsf3>
 800eeda:	4603      	mov	r3, r0
 800eedc:	4619      	mov	r1, r3
 800eede:	4620      	mov	r0, r4
 800eee0:	f7f1 ff30 	bl	8000d44 <__aeabi_fmul>
 800eee4:	4603      	mov	r3, r0
 800eee6:	6a39      	ldr	r1, [r7, #32]
 800eee8:	4618      	mov	r0, r3
 800eeea:	f7f1 ffdf 	bl	8000eac <__aeabi_fdiv>
 800eeee:	4603      	mov	r3, r0
 800eef0:	4619      	mov	r1, r3
 800eef2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800eef6:	f7f1 fe1b 	bl	8000b30 <__aeabi_fsub>
 800eefa:	4603      	mov	r3, r0
 800eefc:	61fb      	str	r3, [r7, #28]
    float Kt12_att = (Qa*(S12_angle + S13_angle))/A;
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
 800ef04:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ef06:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ef08:	f7f1 fe14 	bl	8000b34 <__addsf3>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	4619      	mov	r1, r3
 800ef10:	4620      	mov	r0, r4
 800ef12:	f7f1 ff17 	bl	8000d44 <__aeabi_fmul>
 800ef16:	4603      	mov	r3, r0
 800ef18:	6a39      	ldr	r1, [r7, #32]
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	f7f1 ffc6 	bl	8000eac <__aeabi_fdiv>
 800ef20:	4603      	mov	r3, r0
 800ef22:	61bb      	str	r3, [r7, #24]
    float Kt21_att = (Qg*S21_angle + S21_angle*S32_angle - S22_angle*S31_angle + S21_angle*S33_angle - S23_angle*S31_angle)/A;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800ef2a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	f7f1 ff09 	bl	8000d44 <__aeabi_fmul>
 800ef32:	4603      	mov	r3, r0
 800ef34:	461c      	mov	r4, r3
 800ef36:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ef38:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800ef3a:	f7f1 ff03 	bl	8000d44 <__aeabi_fmul>
 800ef3e:	4603      	mov	r3, r0
 800ef40:	4619      	mov	r1, r3
 800ef42:	4620      	mov	r0, r4
 800ef44:	f7f1 fdf6 	bl	8000b34 <__addsf3>
 800ef48:	4603      	mov	r3, r0
 800ef4a:	461c      	mov	r4, r3
 800ef4c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ef4e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800ef50:	f7f1 fef8 	bl	8000d44 <__aeabi_fmul>
 800ef54:	4603      	mov	r3, r0
 800ef56:	4619      	mov	r1, r3
 800ef58:	4620      	mov	r0, r4
 800ef5a:	f7f1 fde9 	bl	8000b30 <__aeabi_fsub>
 800ef5e:	4603      	mov	r3, r0
 800ef60:	461c      	mov	r4, r3
 800ef62:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ef64:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800ef66:	f7f1 feed 	bl	8000d44 <__aeabi_fmul>
 800ef6a:	4603      	mov	r3, r0
 800ef6c:	4619      	mov	r1, r3
 800ef6e:	4620      	mov	r0, r4
 800ef70:	f7f1 fde0 	bl	8000b34 <__addsf3>
 800ef74:	4603      	mov	r3, r0
 800ef76:	461c      	mov	r4, r3
 800ef78:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ef7a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ef7c:	f7f1 fee2 	bl	8000d44 <__aeabi_fmul>
 800ef80:	4603      	mov	r3, r0
 800ef82:	4619      	mov	r1, r3
 800ef84:	4620      	mov	r0, r4
 800ef86:	f7f1 fdd3 	bl	8000b30 <__aeabi_fsub>
 800ef8a:	4603      	mov	r3, r0
 800ef8c:	6a39      	ldr	r1, [r7, #32]
 800ef8e:	4618      	mov	r0, r3
 800ef90:	f7f1 ff8c 	bl	8000eac <__aeabi_fdiv>
 800ef94:	4603      	mov	r3, r0
 800ef96:	617b      	str	r3, [r7, #20]
    float Kt22_att = (Qa*S22_angle + Qa*S23_angle + S11_angle*S22_angle - S12_angle*S21_angle + S11_angle*S23_angle - S13_angle*S21_angle)/A;
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ef9e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800efa0:	4618      	mov	r0, r3
 800efa2:	f7f1 fecf 	bl	8000d44 <__aeabi_fmul>
 800efa6:	4603      	mov	r3, r0
 800efa8:	461c      	mov	r4, r3
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800efb0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800efb2:	4618      	mov	r0, r3
 800efb4:	f7f1 fec6 	bl	8000d44 <__aeabi_fmul>
 800efb8:	4603      	mov	r3, r0
 800efba:	4619      	mov	r1, r3
 800efbc:	4620      	mov	r0, r4
 800efbe:	f7f1 fdb9 	bl	8000b34 <__addsf3>
 800efc2:	4603      	mov	r3, r0
 800efc4:	461c      	mov	r4, r3
 800efc6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800efc8:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800efca:	f7f1 febb 	bl	8000d44 <__aeabi_fmul>
 800efce:	4603      	mov	r3, r0
 800efd0:	4619      	mov	r1, r3
 800efd2:	4620      	mov	r0, r4
 800efd4:	f7f1 fdae 	bl	8000b34 <__addsf3>
 800efd8:	4603      	mov	r3, r0
 800efda:	461c      	mov	r4, r3
 800efdc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800efde:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800efe0:	f7f1 feb0 	bl	8000d44 <__aeabi_fmul>
 800efe4:	4603      	mov	r3, r0
 800efe6:	4619      	mov	r1, r3
 800efe8:	4620      	mov	r0, r4
 800efea:	f7f1 fda1 	bl	8000b30 <__aeabi_fsub>
 800efee:	4603      	mov	r3, r0
 800eff0:	461c      	mov	r4, r3
 800eff2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800eff4:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800eff6:	f7f1 fea5 	bl	8000d44 <__aeabi_fmul>
 800effa:	4603      	mov	r3, r0
 800effc:	4619      	mov	r1, r3
 800effe:	4620      	mov	r0, r4
 800f000:	f7f1 fd98 	bl	8000b34 <__addsf3>
 800f004:	4603      	mov	r3, r0
 800f006:	461c      	mov	r4, r3
 800f008:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f00a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f00c:	f7f1 fe9a 	bl	8000d44 <__aeabi_fmul>
 800f010:	4603      	mov	r3, r0
 800f012:	4619      	mov	r1, r3
 800f014:	4620      	mov	r0, r4
 800f016:	f7f1 fd8b 	bl	8000b30 <__aeabi_fsub>
 800f01a:	4603      	mov	r3, r0
 800f01c:	6a39      	ldr	r1, [r7, #32]
 800f01e:	4618      	mov	r0, r3
 800f020:	f7f1 ff44 	bl	8000eac <__aeabi_fdiv>
 800f024:	4603      	mov	r3, r0
 800f026:	613b      	str	r3, [r7, #16]
    float Kt31_att = (Qg*S31_angle - S21_angle*S32_angle + S22_angle*S31_angle - S21_angle*S33_angle + S23_angle*S31_angle)/A;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800f02e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f030:	4618      	mov	r0, r3
 800f032:	f7f1 fe87 	bl	8000d44 <__aeabi_fmul>
 800f036:	4603      	mov	r3, r0
 800f038:	461c      	mov	r4, r3
 800f03a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f03c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800f03e:	f7f1 fe81 	bl	8000d44 <__aeabi_fmul>
 800f042:	4603      	mov	r3, r0
 800f044:	4619      	mov	r1, r3
 800f046:	4620      	mov	r0, r4
 800f048:	f7f1 fd72 	bl	8000b30 <__aeabi_fsub>
 800f04c:	4603      	mov	r3, r0
 800f04e:	461c      	mov	r4, r3
 800f050:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f052:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800f054:	f7f1 fe76 	bl	8000d44 <__aeabi_fmul>
 800f058:	4603      	mov	r3, r0
 800f05a:	4619      	mov	r1, r3
 800f05c:	4620      	mov	r0, r4
 800f05e:	f7f1 fd69 	bl	8000b34 <__addsf3>
 800f062:	4603      	mov	r3, r0
 800f064:	461c      	mov	r4, r3
 800f066:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f068:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800f06a:	f7f1 fe6b 	bl	8000d44 <__aeabi_fmul>
 800f06e:	4603      	mov	r3, r0
 800f070:	4619      	mov	r1, r3
 800f072:	4620      	mov	r0, r4
 800f074:	f7f1 fd5c 	bl	8000b30 <__aeabi_fsub>
 800f078:	4603      	mov	r3, r0
 800f07a:	461c      	mov	r4, r3
 800f07c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f07e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800f080:	f7f1 fe60 	bl	8000d44 <__aeabi_fmul>
 800f084:	4603      	mov	r3, r0
 800f086:	4619      	mov	r1, r3
 800f088:	4620      	mov	r0, r4
 800f08a:	f7f1 fd53 	bl	8000b34 <__addsf3>
 800f08e:	4603      	mov	r3, r0
 800f090:	6a39      	ldr	r1, [r7, #32]
 800f092:	4618      	mov	r0, r3
 800f094:	f7f1 ff0a 	bl	8000eac <__aeabi_fdiv>
 800f098:	4603      	mov	r3, r0
 800f09a:	60fb      	str	r3, [r7, #12]
    float Kt32_att = (Qa*S32_angle + Qa*S33_angle + S11_angle*S32_angle - S12_angle*S31_angle + S11_angle*S33_angle - S13_angle*S31_angle)/A;
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f0a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	f7f1 fe4d 	bl	8000d44 <__aeabi_fmul>
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	461c      	mov	r4, r3
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f0b4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f7f1 fe44 	bl	8000d44 <__aeabi_fmul>
 800f0bc:	4603      	mov	r3, r0
 800f0be:	4619      	mov	r1, r3
 800f0c0:	4620      	mov	r0, r4
 800f0c2:	f7f1 fd37 	bl	8000b34 <__addsf3>
 800f0c6:	4603      	mov	r3, r0
 800f0c8:	461c      	mov	r4, r3
 800f0ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f0cc:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800f0ce:	f7f1 fe39 	bl	8000d44 <__aeabi_fmul>
 800f0d2:	4603      	mov	r3, r0
 800f0d4:	4619      	mov	r1, r3
 800f0d6:	4620      	mov	r0, r4
 800f0d8:	f7f1 fd2c 	bl	8000b34 <__addsf3>
 800f0dc:	4603      	mov	r3, r0
 800f0de:	461c      	mov	r4, r3
 800f0e0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f0e2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800f0e4:	f7f1 fe2e 	bl	8000d44 <__aeabi_fmul>
 800f0e8:	4603      	mov	r3, r0
 800f0ea:	4619      	mov	r1, r3
 800f0ec:	4620      	mov	r0, r4
 800f0ee:	f7f1 fd1f 	bl	8000b30 <__aeabi_fsub>
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	461c      	mov	r4, r3
 800f0f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f0f8:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800f0fa:	f7f1 fe23 	bl	8000d44 <__aeabi_fmul>
 800f0fe:	4603      	mov	r3, r0
 800f100:	4619      	mov	r1, r3
 800f102:	4620      	mov	r0, r4
 800f104:	f7f1 fd16 	bl	8000b34 <__addsf3>
 800f108:	4603      	mov	r3, r0
 800f10a:	461c      	mov	r4, r3
 800f10c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f10e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f110:	f7f1 fe18 	bl	8000d44 <__aeabi_fmul>
 800f114:	4603      	mov	r3, r0
 800f116:	4619      	mov	r1, r3
 800f118:	4620      	mov	r0, r4
 800f11a:	f7f1 fd09 	bl	8000b30 <__aeabi_fsub>
 800f11e:	4603      	mov	r3, r0
 800f120:	6a39      	ldr	r1, [r7, #32]
 800f122:	4618      	mov	r0, r3
 800f124:	f7f1 fec2 	bl	8000eac <__aeabi_fdiv>
 800f128:	4603      	mov	r3, r0
 800f12a:	60bb      	str	r3, [r7, #8]

    angle_ekf = (angle_ekf) + Kt11_att*((angle_acc) - (angle_ekf)) - Kt12_att*((angle_bias) - (gyro) + (angle_rate));
 800f12c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800f12e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800f130:	f7f1 fcfe 	bl	8000b30 <__aeabi_fsub>
 800f134:	4603      	mov	r3, r0
 800f136:	69f9      	ldr	r1, [r7, #28]
 800f138:	4618      	mov	r0, r3
 800f13a:	f7f1 fe03 	bl	8000d44 <__aeabi_fmul>
 800f13e:	4603      	mov	r3, r0
 800f140:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800f142:	4618      	mov	r0, r3
 800f144:	f7f1 fcf6 	bl	8000b34 <__addsf3>
 800f148:	4603      	mov	r3, r0
 800f14a:	461c      	mov	r4, r3
 800f14c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800f14e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800f150:	f7f1 fcee 	bl	8000b30 <__aeabi_fsub>
 800f154:	4603      	mov	r3, r0
 800f156:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800f158:	4618      	mov	r0, r3
 800f15a:	f7f1 fceb 	bl	8000b34 <__addsf3>
 800f15e:	4603      	mov	r3, r0
 800f160:	69b9      	ldr	r1, [r7, #24]
 800f162:	4618      	mov	r0, r3
 800f164:	f7f1 fdee 	bl	8000d44 <__aeabi_fmul>
 800f168:	4603      	mov	r3, r0
 800f16a:	4619      	mov	r1, r3
 800f16c:	4620      	mov	r0, r4
 800f16e:	f7f1 fcdf 	bl	8000b30 <__aeabi_fsub>
 800f172:	4603      	mov	r3, r0
 800f174:	677b      	str	r3, [r7, #116]	; 0x74


    angle_bias = (angle_bias) + Kt21_att*((angle_acc) - (angle_ekf)) - Kt22_att*((angle_bias) - (gyro) + (angle_rate));
 800f176:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800f178:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800f17a:	f7f1 fcd9 	bl	8000b30 <__aeabi_fsub>
 800f17e:	4603      	mov	r3, r0
 800f180:	6979      	ldr	r1, [r7, #20]
 800f182:	4618      	mov	r0, r3
 800f184:	f7f1 fdde 	bl	8000d44 <__aeabi_fmul>
 800f188:	4603      	mov	r3, r0
 800f18a:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800f18c:	4618      	mov	r0, r3
 800f18e:	f7f1 fcd1 	bl	8000b34 <__addsf3>
 800f192:	4603      	mov	r3, r0
 800f194:	461c      	mov	r4, r3
 800f196:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800f198:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800f19a:	f7f1 fcc9 	bl	8000b30 <__aeabi_fsub>
 800f19e:	4603      	mov	r3, r0
 800f1a0:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	f7f1 fcc6 	bl	8000b34 <__addsf3>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	6939      	ldr	r1, [r7, #16]
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f7f1 fdc9 	bl	8000d44 <__aeabi_fmul>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	4619      	mov	r1, r3
 800f1b6:	4620      	mov	r0, r4
 800f1b8:	f7f1 fcba 	bl	8000b30 <__aeabi_fsub>
 800f1bc:	4603      	mov	r3, r0
 800f1be:	66fb      	str	r3, [r7, #108]	; 0x6c


    angle_rate = (angle_rate) + Kt31_att*((angle_acc) - (angle_ekf)) - Kt32_att*((angle_bias) - (gyro) + (angle_rate));
 800f1c0:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800f1c2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800f1c4:	f7f1 fcb4 	bl	8000b30 <__aeabi_fsub>
 800f1c8:	4603      	mov	r3, r0
 800f1ca:	68f9      	ldr	r1, [r7, #12]
 800f1cc:	4618      	mov	r0, r3
 800f1ce:	f7f1 fdb9 	bl	8000d44 <__aeabi_fmul>
 800f1d2:	4603      	mov	r3, r0
 800f1d4:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	f7f1 fcac 	bl	8000b34 <__addsf3>
 800f1dc:	4603      	mov	r3, r0
 800f1de:	461c      	mov	r4, r3
 800f1e0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800f1e2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800f1e4:	f7f1 fca4 	bl	8000b30 <__aeabi_fsub>
 800f1e8:	4603      	mov	r3, r0
 800f1ea:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	f7f1 fca1 	bl	8000b34 <__addsf3>
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	68b9      	ldr	r1, [r7, #8]
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	f7f1 fda4 	bl	8000d44 <__aeabi_fmul>
 800f1fc:	4603      	mov	r3, r0
 800f1fe:	4619      	mov	r1, r3
 800f200:	4620      	mov	r0, r4
 800f202:	f7f1 fc95 	bl	8000b30 <__aeabi_fsub>
 800f206:	4603      	mov	r3, r0
 800f208:	673b      	str	r3, [r7, #112]	; 0x70


    S11_angle = - S11_angle*(Kt11_att - 1) - Kt12_att*S21_angle - Kt12_att*S31_angle;
 800f20a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f20c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f210:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f214:	69f8      	ldr	r0, [r7, #28]
 800f216:	f7f1 fc8b 	bl	8000b30 <__aeabi_fsub>
 800f21a:	4603      	mov	r3, r0
 800f21c:	4619      	mov	r1, r3
 800f21e:	4620      	mov	r0, r4
 800f220:	f7f1 fd90 	bl	8000d44 <__aeabi_fmul>
 800f224:	4603      	mov	r3, r0
 800f226:	461c      	mov	r4, r3
 800f228:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f22a:	69b8      	ldr	r0, [r7, #24]
 800f22c:	f7f1 fd8a 	bl	8000d44 <__aeabi_fmul>
 800f230:	4603      	mov	r3, r0
 800f232:	4619      	mov	r1, r3
 800f234:	4620      	mov	r0, r4
 800f236:	f7f1 fc7b 	bl	8000b30 <__aeabi_fsub>
 800f23a:	4603      	mov	r3, r0
 800f23c:	461c      	mov	r4, r3
 800f23e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f240:	69b8      	ldr	r0, [r7, #24]
 800f242:	f7f1 fd7f 	bl	8000d44 <__aeabi_fmul>
 800f246:	4603      	mov	r3, r0
 800f248:	4619      	mov	r1, r3
 800f24a:	4620      	mov	r0, r4
 800f24c:	f7f1 fc70 	bl	8000b30 <__aeabi_fsub>
 800f250:	4603      	mov	r3, r0
 800f252:	663b      	str	r3, [r7, #96]	; 0x60


    S12_angle = - S12_angle*(Kt11_att - 1) - Kt12_att*S22_angle - Kt12_att*S32_angle;
 800f254:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f256:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f25a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f25e:	69f8      	ldr	r0, [r7, #28]
 800f260:	f7f1 fc66 	bl	8000b30 <__aeabi_fsub>
 800f264:	4603      	mov	r3, r0
 800f266:	4619      	mov	r1, r3
 800f268:	4620      	mov	r0, r4
 800f26a:	f7f1 fd6b 	bl	8000d44 <__aeabi_fmul>
 800f26e:	4603      	mov	r3, r0
 800f270:	461c      	mov	r4, r3
 800f272:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f274:	69b8      	ldr	r0, [r7, #24]
 800f276:	f7f1 fd65 	bl	8000d44 <__aeabi_fmul>
 800f27a:	4603      	mov	r3, r0
 800f27c:	4619      	mov	r1, r3
 800f27e:	4620      	mov	r0, r4
 800f280:	f7f1 fc56 	bl	8000b30 <__aeabi_fsub>
 800f284:	4603      	mov	r3, r0
 800f286:	461c      	mov	r4, r3
 800f288:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f28a:	69b8      	ldr	r0, [r7, #24]
 800f28c:	f7f1 fd5a 	bl	8000d44 <__aeabi_fmul>
 800f290:	4603      	mov	r3, r0
 800f292:	4619      	mov	r1, r3
 800f294:	4620      	mov	r0, r4
 800f296:	f7f1 fc4b 	bl	8000b30 <__aeabi_fsub>
 800f29a:	4603      	mov	r3, r0
 800f29c:	65fb      	str	r3, [r7, #92]	; 0x5c


    S13_angle = - S13_angle*(Kt11_att - 1) - Kt12_att*S23_angle - Kt12_att*S33_angle;
 800f29e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f2a0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f2a4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f2a8:	69f8      	ldr	r0, [r7, #28]
 800f2aa:	f7f1 fc41 	bl	8000b30 <__aeabi_fsub>
 800f2ae:	4603      	mov	r3, r0
 800f2b0:	4619      	mov	r1, r3
 800f2b2:	4620      	mov	r0, r4
 800f2b4:	f7f1 fd46 	bl	8000d44 <__aeabi_fmul>
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	461c      	mov	r4, r3
 800f2bc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f2be:	69b8      	ldr	r0, [r7, #24]
 800f2c0:	f7f1 fd40 	bl	8000d44 <__aeabi_fmul>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	4619      	mov	r1, r3
 800f2c8:	4620      	mov	r0, r4
 800f2ca:	f7f1 fc31 	bl	8000b30 <__aeabi_fsub>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	461c      	mov	r4, r3
 800f2d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f2d4:	69b8      	ldr	r0, [r7, #24]
 800f2d6:	f7f1 fd35 	bl	8000d44 <__aeabi_fmul>
 800f2da:	4603      	mov	r3, r0
 800f2dc:	4619      	mov	r1, r3
 800f2de:	4620      	mov	r0, r4
 800f2e0:	f7f1 fc26 	bl	8000b30 <__aeabi_fsub>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	65bb      	str	r3, [r7, #88]	; 0x58


    S21_angle = - S21_angle*(Kt22_att - 1) - Kt21_att*S11_angle - Kt22_att*S31_angle;
 800f2e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f2ea:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f2ee:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f2f2:	6938      	ldr	r0, [r7, #16]
 800f2f4:	f7f1 fc1c 	bl	8000b30 <__aeabi_fsub>
 800f2f8:	4603      	mov	r3, r0
 800f2fa:	4619      	mov	r1, r3
 800f2fc:	4620      	mov	r0, r4
 800f2fe:	f7f1 fd21 	bl	8000d44 <__aeabi_fmul>
 800f302:	4603      	mov	r3, r0
 800f304:	461c      	mov	r4, r3
 800f306:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f308:	6978      	ldr	r0, [r7, #20]
 800f30a:	f7f1 fd1b 	bl	8000d44 <__aeabi_fmul>
 800f30e:	4603      	mov	r3, r0
 800f310:	4619      	mov	r1, r3
 800f312:	4620      	mov	r0, r4
 800f314:	f7f1 fc0c 	bl	8000b30 <__aeabi_fsub>
 800f318:	4603      	mov	r3, r0
 800f31a:	461c      	mov	r4, r3
 800f31c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f31e:	6938      	ldr	r0, [r7, #16]
 800f320:	f7f1 fd10 	bl	8000d44 <__aeabi_fmul>
 800f324:	4603      	mov	r3, r0
 800f326:	4619      	mov	r1, r3
 800f328:	4620      	mov	r0, r4
 800f32a:	f7f1 fc01 	bl	8000b30 <__aeabi_fsub>
 800f32e:	4603      	mov	r3, r0
 800f330:	657b      	str	r3, [r7, #84]	; 0x54


    S22_angle = - S22_angle*(Kt22_att - 1) - Kt21_att*S12_angle - Kt22_att*S32_angle;
 800f332:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f334:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f338:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f33c:	6938      	ldr	r0, [r7, #16]
 800f33e:	f7f1 fbf7 	bl	8000b30 <__aeabi_fsub>
 800f342:	4603      	mov	r3, r0
 800f344:	4619      	mov	r1, r3
 800f346:	4620      	mov	r0, r4
 800f348:	f7f1 fcfc 	bl	8000d44 <__aeabi_fmul>
 800f34c:	4603      	mov	r3, r0
 800f34e:	461c      	mov	r4, r3
 800f350:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800f352:	6978      	ldr	r0, [r7, #20]
 800f354:	f7f1 fcf6 	bl	8000d44 <__aeabi_fmul>
 800f358:	4603      	mov	r3, r0
 800f35a:	4619      	mov	r1, r3
 800f35c:	4620      	mov	r0, r4
 800f35e:	f7f1 fbe7 	bl	8000b30 <__aeabi_fsub>
 800f362:	4603      	mov	r3, r0
 800f364:	461c      	mov	r4, r3
 800f366:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f368:	6938      	ldr	r0, [r7, #16]
 800f36a:	f7f1 fceb 	bl	8000d44 <__aeabi_fmul>
 800f36e:	4603      	mov	r3, r0
 800f370:	4619      	mov	r1, r3
 800f372:	4620      	mov	r0, r4
 800f374:	f7f1 fbdc 	bl	8000b30 <__aeabi_fsub>
 800f378:	4603      	mov	r3, r0
 800f37a:	653b      	str	r3, [r7, #80]	; 0x50


    S23_angle = - S23_angle*(Kt22_att - 1) - Kt21_att*S13_angle - Kt22_att*S33_angle;
 800f37c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f37e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f382:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f386:	6938      	ldr	r0, [r7, #16]
 800f388:	f7f1 fbd2 	bl	8000b30 <__aeabi_fsub>
 800f38c:	4603      	mov	r3, r0
 800f38e:	4619      	mov	r1, r3
 800f390:	4620      	mov	r0, r4
 800f392:	f7f1 fcd7 	bl	8000d44 <__aeabi_fmul>
 800f396:	4603      	mov	r3, r0
 800f398:	461c      	mov	r4, r3
 800f39a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f39c:	6978      	ldr	r0, [r7, #20]
 800f39e:	f7f1 fcd1 	bl	8000d44 <__aeabi_fmul>
 800f3a2:	4603      	mov	r3, r0
 800f3a4:	4619      	mov	r1, r3
 800f3a6:	4620      	mov	r0, r4
 800f3a8:	f7f1 fbc2 	bl	8000b30 <__aeabi_fsub>
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	461c      	mov	r4, r3
 800f3b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f3b2:	6938      	ldr	r0, [r7, #16]
 800f3b4:	f7f1 fcc6 	bl	8000d44 <__aeabi_fmul>
 800f3b8:	4603      	mov	r3, r0
 800f3ba:	4619      	mov	r1, r3
 800f3bc:	4620      	mov	r0, r4
 800f3be:	f7f1 fbb7 	bl	8000b30 <__aeabi_fsub>
 800f3c2:	4603      	mov	r3, r0
 800f3c4:	64fb      	str	r3, [r7, #76]	; 0x4c


    S31_angle = - S31_angle*(Kt32_att - 1) - Kt31_att*S11_angle - Kt32_att*S21_angle;
 800f3c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f3c8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f3cc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f3d0:	68b8      	ldr	r0, [r7, #8]
 800f3d2:	f7f1 fbad 	bl	8000b30 <__aeabi_fsub>
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	4619      	mov	r1, r3
 800f3da:	4620      	mov	r0, r4
 800f3dc:	f7f1 fcb2 	bl	8000d44 <__aeabi_fmul>
 800f3e0:	4603      	mov	r3, r0
 800f3e2:	461c      	mov	r4, r3
 800f3e4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f3e6:	68f8      	ldr	r0, [r7, #12]
 800f3e8:	f7f1 fcac 	bl	8000d44 <__aeabi_fmul>
 800f3ec:	4603      	mov	r3, r0
 800f3ee:	4619      	mov	r1, r3
 800f3f0:	4620      	mov	r0, r4
 800f3f2:	f7f1 fb9d 	bl	8000b30 <__aeabi_fsub>
 800f3f6:	4603      	mov	r3, r0
 800f3f8:	461c      	mov	r4, r3
 800f3fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f3fc:	68b8      	ldr	r0, [r7, #8]
 800f3fe:	f7f1 fca1 	bl	8000d44 <__aeabi_fmul>
 800f402:	4603      	mov	r3, r0
 800f404:	4619      	mov	r1, r3
 800f406:	4620      	mov	r0, r4
 800f408:	f7f1 fb92 	bl	8000b30 <__aeabi_fsub>
 800f40c:	4603      	mov	r3, r0
 800f40e:	64bb      	str	r3, [r7, #72]	; 0x48


    S32_angle = - S32_angle*(Kt32_att - 1) - Kt31_att*S12_angle - Kt32_att*S22_angle;
 800f410:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f412:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f416:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f41a:	68b8      	ldr	r0, [r7, #8]
 800f41c:	f7f1 fb88 	bl	8000b30 <__aeabi_fsub>
 800f420:	4603      	mov	r3, r0
 800f422:	4619      	mov	r1, r3
 800f424:	4620      	mov	r0, r4
 800f426:	f7f1 fc8d 	bl	8000d44 <__aeabi_fmul>
 800f42a:	4603      	mov	r3, r0
 800f42c:	461c      	mov	r4, r3
 800f42e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800f430:	68f8      	ldr	r0, [r7, #12]
 800f432:	f7f1 fc87 	bl	8000d44 <__aeabi_fmul>
 800f436:	4603      	mov	r3, r0
 800f438:	4619      	mov	r1, r3
 800f43a:	4620      	mov	r0, r4
 800f43c:	f7f1 fb78 	bl	8000b30 <__aeabi_fsub>
 800f440:	4603      	mov	r3, r0
 800f442:	461c      	mov	r4, r3
 800f444:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f446:	68b8      	ldr	r0, [r7, #8]
 800f448:	f7f1 fc7c 	bl	8000d44 <__aeabi_fmul>
 800f44c:	4603      	mov	r3, r0
 800f44e:	4619      	mov	r1, r3
 800f450:	4620      	mov	r0, r4
 800f452:	f7f1 fb6d 	bl	8000b30 <__aeabi_fsub>
 800f456:	4603      	mov	r3, r0
 800f458:	647b      	str	r3, [r7, #68]	; 0x44


    S33_angle = - S33_angle*(Kt32_att - 1) - Kt31_att*S13_angle - Kt32_att*S23_angle;
 800f45a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f45c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f460:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f464:	68b8      	ldr	r0, [r7, #8]
 800f466:	f7f1 fb63 	bl	8000b30 <__aeabi_fsub>
 800f46a:	4603      	mov	r3, r0
 800f46c:	4619      	mov	r1, r3
 800f46e:	4620      	mov	r0, r4
 800f470:	f7f1 fc68 	bl	8000d44 <__aeabi_fmul>
 800f474:	4603      	mov	r3, r0
 800f476:	461c      	mov	r4, r3
 800f478:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f47a:	68f8      	ldr	r0, [r7, #12]
 800f47c:	f7f1 fc62 	bl	8000d44 <__aeabi_fmul>
 800f480:	4603      	mov	r3, r0
 800f482:	4619      	mov	r1, r3
 800f484:	4620      	mov	r0, r4
 800f486:	f7f1 fb53 	bl	8000b30 <__aeabi_fsub>
 800f48a:	4603      	mov	r3, r0
 800f48c:	461c      	mov	r4, r3
 800f48e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f490:	68b8      	ldr	r0, [r7, #8]
 800f492:	f7f1 fc57 	bl	8000d44 <__aeabi_fmul>
 800f496:	4603      	mov	r3, r0
 800f498:	4619      	mov	r1, r3
 800f49a:	4620      	mov	r0, r4
 800f49c:	f7f1 fb48 	bl	8000b30 <__aeabi_fsub>
 800f4a0:	4603      	mov	r3, r0
 800f4a2:	643b      	str	r3, [r7, #64]	; 0x40

    switch(euler_angle) {
 800f4a4:	78fb      	ldrb	r3, [r7, #3]
 800f4a6:	2b02      	cmp	r3, #2
 800f4a8:	d05d      	beq.n	800f566 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xcda>
 800f4aa:	2b02      	cmp	r3, #2
 800f4ac:	f300 808e 	bgt.w	800f5cc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xd40>
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d002      	beq.n	800f4ba <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xc2e>
 800f4b4:	2b01      	cmp	r3, #1
 800f4b6:	d02b      	beq.n	800f510 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xc84>
    			 S32_yaw = S32_angle;
    			 S33_yaw = S33_angle;
    			break;

    }
}
 800f4b8:	e088      	b.n	800f5cc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xd40>
    			 roll_ekf = angle_ekf ;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800f4be:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
    			 roll_rate = angle_rate;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f4c6:	621a      	str	r2, [r3, #32]
    			 roll_bias = angle_bias;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f4cc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
    			 roll_acc = angle_acc ;
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f4d4:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
    			 S11_roll = S11_angle;
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f4dc:	659a      	str	r2, [r3, #88]	; 0x58
    			 S12_roll = S12_angle;
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f4e2:	65da      	str	r2, [r3, #92]	; 0x5c
    			 S13_roll = S13_angle;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f4e8:	669a      	str	r2, [r3, #104]	; 0x68
    			 S21_roll = S21_angle;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f4ee:	661a      	str	r2, [r3, #96]	; 0x60
    			 S22_roll = S22_angle;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f4f4:	665a      	str	r2, [r3, #100]	; 0x64
    			 S23_roll = S23_angle;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f4fa:	66da      	str	r2, [r3, #108]	; 0x6c
    			 S31_roll = S31_angle;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f500:	671a      	str	r2, [r3, #112]	; 0x70
    			 S32_roll = S32_angle;
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f506:	675a      	str	r2, [r3, #116]	; 0x74
    			 S33_roll = S33_angle;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f50c:	679a      	str	r2, [r3, #120]	; 0x78
    			break;
 800f50e:	e05d      	b.n	800f5cc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xd40>
    			 pitch_ekf = angle_ekf ;
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800f514:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
    			 pitch_rate = angle_rate;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f51c:	625a      	str	r2, [r3, #36]	; 0x24
    			 pitch_bias = angle_bias;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f522:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    			 pitch_acc = angle_acc ;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f52a:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
    			 S11_pitch = S11_angle;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f532:	62da      	str	r2, [r3, #44]	; 0x2c
    			 S12_pitch = S12_angle;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f538:	631a      	str	r2, [r3, #48]	; 0x30
    			 S13_pitch = S13_angle;
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f53e:	63da      	str	r2, [r3, #60]	; 0x3c
    			 S21_pitch = S21_angle;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f544:	635a      	str	r2, [r3, #52]	; 0x34
    			 S22_pitch = S22_angle;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f54a:	639a      	str	r2, [r3, #56]	; 0x38
    			 S23_pitch = S23_angle;
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f550:	641a      	str	r2, [r3, #64]	; 0x40
    			 S31_pitch = S31_angle;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f556:	645a      	str	r2, [r3, #68]	; 0x44
    			 S32_pitch = S32_angle;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f55c:	649a      	str	r2, [r3, #72]	; 0x48
    			 S33_pitch = S33_angle;
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f562:	64da      	str	r2, [r3, #76]	; 0x4c
    			break;
 800f564:	e032      	b.n	800f5cc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xd40>
    			 yaw_ekf = angle_ekf ;
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800f56a:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
    			 yaw_rate = angle_rate;
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f572:	629a      	str	r2, [r3, #40]	; 0x28
    			 yaw_bias = angle_bias;
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f578:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    			 yaw_acc = angle_acc ;
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f580:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
    			 S11_yaw = S11_angle;
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f588:	67da      	str	r2, [r3, #124]	; 0x7c
    			 S12_yaw = S12_angle;
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f58e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    			 S13_yaw = S13_angle;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f596:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    			 S21_yaw = S21_angle;
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f59e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    			 S22_yaw = S22_angle;
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f5a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    			 S23_yaw = S23_angle;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f5ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    			 S31_yaw = S31_angle;
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f5b6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    			 S32_yaw = S32_angle;
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f5be:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    			 S33_yaw = S33_angle;
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f5c6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    			break;
 800f5ca:	bf00      	nop
}
 800f5cc:	bf00      	nop
 800f5ce:	3778      	adds	r7, #120	; 0x78
 800f5d0:	46bd      	mov	sp, r7
 800f5d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f5d6:	bf00      	nop

0800f5d8 <_ZN15Kalman_Filtresi8NED2BodyEv>:
	  S22_x = S22_x - S12_x*(Kt21);


}
*/
void Kalman_Filtresi::NED2Body() {
 800f5d8:	b590      	push	{r4, r7, lr}
 800f5da:	b089      	sub	sp, #36	; 0x24
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
	float deg2rad = M_PI/180.0;
 800f5e0:	4b2f      	ldr	r3, [pc, #188]	; (800f6a0 <_ZN15Kalman_Filtresi8NED2BodyEv+0xc8>)
 800f5e2:	61fb      	str	r3, [r7, #28]

	float yaw   = -yaw_ekf*deg2rad;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800f5ea:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800f5ee:	4619      	mov	r1, r3
 800f5f0:	69f8      	ldr	r0, [r7, #28]
 800f5f2:	f7f1 fba7 	bl	8000d44 <__aeabi_fmul>
 800f5f6:	4603      	mov	r3, r0
 800f5f8:	61bb      	str	r3, [r7, #24]
	//float roll  = roll_ekf*deg2rad;
	//float pitch = pitch_ekf*deg2rad;

	float DCM11 = cos(yaw);
 800f5fa:	69b8      	ldr	r0, [r7, #24]
 800f5fc:	f7f3 f830 	bl	8002660 <_ZSt3cosf>
 800f600:	6178      	str	r0, [r7, #20]
	float DCM22 = DCM11;
 800f602:	697b      	ldr	r3, [r7, #20]
 800f604:	613b      	str	r3, [r7, #16]

	float DCM12 = sin(yaw);
 800f606:	69b8      	ldr	r0, [r7, #24]
 800f608:	f7f3 f836 	bl	8002678 <_ZSt3sinf>
 800f60c:	60f8      	str	r0, [r7, #12]
	float DCM21 = -DCM12;
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800f614:	60bb      	str	r3, [r7, #8]

	xbody = DCM11*xned + DCM21*yned;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f61c:	6979      	ldr	r1, [r7, #20]
 800f61e:	4618      	mov	r0, r3
 800f620:	f7f1 fb90 	bl	8000d44 <__aeabi_fmul>
 800f624:	4603      	mov	r3, r0
 800f626:	461c      	mov	r4, r3
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	f8d3 32a8 	ldr.w	r3, [r3, #680]	; 0x2a8
 800f62e:	68b9      	ldr	r1, [r7, #8]
 800f630:	4618      	mov	r0, r3
 800f632:	f7f1 fb87 	bl	8000d44 <__aeabi_fmul>
 800f636:	4603      	mov	r3, r0
 800f638:	4619      	mov	r1, r3
 800f63a:	4620      	mov	r0, r4
 800f63c:	f7f1 fa7a 	bl	8000b34 <__addsf3>
 800f640:	4603      	mov	r3, r0
 800f642:	461a      	mov	r2, r3
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	ybody = DCM12*xned + DCM22*yned;
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f650:	68f9      	ldr	r1, [r7, #12]
 800f652:	4618      	mov	r0, r3
 800f654:	f7f1 fb76 	bl	8000d44 <__aeabi_fmul>
 800f658:	4603      	mov	r3, r0
 800f65a:	461c      	mov	r4, r3
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	f8d3 32a8 	ldr.w	r3, [r3, #680]	; 0x2a8
 800f662:	6939      	ldr	r1, [r7, #16]
 800f664:	4618      	mov	r0, r3
 800f666:	f7f1 fb6d 	bl	8000d44 <__aeabi_fmul>
 800f66a:	4603      	mov	r3, r0
 800f66c:	4619      	mov	r1, r3
 800f66e:	4620      	mov	r0, r4
 800f670:	f7f1 fa60 	bl	8000b34 <__addsf3>
 800f674:	4603      	mov	r3, r0
 800f676:	461a      	mov	r2, r3
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc

	xgps = xbody;
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
	ygps = ybody;
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

}
 800f696:	bf00      	nop
 800f698:	3724      	adds	r7, #36	; 0x24
 800f69a:	46bd      	mov	sp, r7
 800f69c:	bd90      	pop	{r4, r7, pc}
 800f69e:	bf00      	nop
 800f6a0:	3c8efa35 	.word	0x3c8efa35

0800f6a4 <_ZN15Kalman_Filtresi3RunEv>:
void Kalman_Filtresi::Run() {
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b086      	sub	sp, #24
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]

  acc_pos_x_med += acc_pos_x;
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681a      	ldr	r2, [r3, #0]
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 800f6b6:	4619      	mov	r1, r3
 800f6b8:	4610      	mov	r0, r2
 800f6ba:	f7f1 fa3b 	bl	8000b34 <__addsf3>
 800f6be:	4603      	mov	r3, r0
 800f6c0:	461a      	mov	r2, r3
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	601a      	str	r2, [r3, #0]
  float accX = acc[0];
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
 800f6cc:	617b      	str	r3, [r7, #20]
  float accY = acc[1];
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 800f6d4:	613b      	str	r3, [r7, #16]
  float accZ = acc[2];
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f6dc:	60fb      	str	r3, [r7, #12]




    if(gyro_ready) {
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	f893 3180 	ldrb.w	r3, [r3, #384]	; 0x180
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d014      	beq.n	800f712 <_ZN15Kalman_Filtresi3RunEv+0x6e>

    pos_ekf_counter++;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	685b      	ldr	r3, [r3, #4]
 800f6ec:	1c5a      	adds	r2, r3, #1
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	605a      	str	r2, [r3, #4]
    EKF_Attitude(ROLL);
 800f6f2:	2100      	movs	r1, #0
 800f6f4:	6878      	ldr	r0, [r7, #4]
 800f6f6:	f7ff f8c9 	bl	800e88c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>
    EKF_Attitude(PITCH);
 800f6fa:	2101      	movs	r1, #1
 800f6fc:	6878      	ldr	r0, [r7, #4]
 800f6fe:	f7ff f8c5 	bl	800e88c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>
    EKF_Attitude(YAW);
 800f702:	2102      	movs	r1, #2
 800f704:	6878      	ldr	r0, [r7, #4]
 800f706:	f7ff f8c1 	bl	800e88c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>

    //EKF_Alt();
    EKF_Pos();
 800f70a:	6878      	ldr	r0, [r7, #4]
 800f70c:	f7ff f868 	bl	800e7e0 <_ZN15Kalman_Filtresi7EKF_PosEv>
 800f710:	e003      	b.n	800f71a <_ZN15Kalman_Filtresi3RunEv+0x76>
    	}

    	ROLL_OFFSET  = -1*  ROLL_OFFSET  / 2000;
    	PITCH_OFFSET = -1 * PITCH_OFFSET / 2000;
    	*/
    	gyro_ready = true;
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	2201      	movs	r2, #1
 800f716:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180


	//pitch_eski=pitch_comp;
	//roll_eski=roll_comp;

    state.angles[0] = roll_ekf;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    state.angles[1] = pitch_ekf;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	f8d3 21e4 	ldr.w	r2, [r3, #484]	; 0x1e4
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    state.angles[2] = -1*yaw_ekf;
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800f738:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    state.rates[0] = roll_rate;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	6a1a      	ldr	r2, [r3, #32]
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
    state.rates[1] = pitch_rate;
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
    state.rates[2] = yaw_rate;
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8

    state.bias[0] = roll_bias;
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
    state.bias[1] = pitch_bias;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
    state.bias[2] = yaw_bias;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4

}
 800f784:	bf00      	nop
 800f786:	3718      	adds	r7, #24
 800f788:	46bd      	mov	sp, r7
 800f78a:	bd80      	pop	{r7, pc}

0800f78c <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {}
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b082      	sub	sp, #8
 800f790:	af00      	add	r7, sp, #0
 800f792:	6078      	str	r0, [r7, #4]
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	f503 7338 	add.w	r3, r3, #736	; 0x2e0
 800f79a:	4618      	mov	r0, r3
 800f79c:	f000 fc33 	bl	8010006 <_ZN3lpfD1Ev>
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	f503 732e 	add.w	r3, r3, #696	; 0x2b8
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	f000 fc2d 	bl	8010006 <_ZN3lpfD1Ev>
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	3708      	adds	r7, #8
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	bd80      	pop	{r7, pc}
	...

0800f7b8 <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID() {};
 800f7b8:	b580      	push	{r7, lr}
 800f7ba:	b086      	sub	sp, #24
 800f7bc:	af04      	add	r7, sp, #16
 800f7be:	6078      	str	r0, [r7, #4]
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	4a25      	ldr	r2, [pc, #148]	; (800f858 <_ZN3PIDC1Ev+0xa0>)
 800f7c4:	601a      	str	r2, [r3, #0]
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	4a24      	ldr	r2, [pc, #144]	; (800f85c <_ZN3PIDC1Ev+0xa4>)
 800f7ca:	605a      	str	r2, [r3, #4]
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	22c8      	movs	r2, #200	; 0xc8
 800f7d0:	609a      	str	r2, [r3, #8]
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	689b      	ldr	r3, [r3, #8]
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	f7f1 fa60 	bl	8000c9c <__aeabi_i2f>
 800f7dc:	4603      	mov	r3, r0
 800f7de:	4619      	mov	r1, r3
 800f7e0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800f7e4:	f7f1 fb62 	bl	8000eac <__aeabi_fdiv>
 800f7e8:	4603      	mov	r3, r0
 800f7ea:	461a      	mov	r2, r3
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	60da      	str	r2, [r3, #12]
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	4a1b      	ldr	r2, [pc, #108]	; (800f860 <_ZN3PIDC1Ev+0xa8>)
 800f7f4:	611a      	str	r2, [r3, #16]
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	691a      	ldr	r2, [r3, #16]
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	68db      	ldr	r3, [r3, #12]
 800f7fe:	4619      	mov	r1, r3
 800f800:	4610      	mov	r0, r2
 800f802:	f7f1 fa9f 	bl	8000d44 <__aeabi_fmul>
 800f806:	4603      	mov	r3, r0
 800f808:	461a      	mov	r2, r3
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	615a      	str	r2, [r3, #20]
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800f814:	a30c      	add	r3, pc, #48	; (adr r3, 800f848 <_ZN3PIDC1Ev+0x90>)
 800f816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f81a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f81e:	a30a      	add	r3, pc, #40	; (adr r3, 800f848 <_ZN3PIDC1Ev+0x90>)
 800f820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f824:	e9cd 2300 	strd	r2, r3, [sp]
 800f828:	a309      	add	r3, pc, #36	; (adr r3, 800f850 <_ZN3PIDC1Ev+0x98>)
 800f82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f82e:	4608      	mov	r0, r1
 800f830:	f000 fb78 	bl	800ff24 <_ZN3lpfC1Eddd>
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800f83a:	659a      	str	r2, [r3, #88]	; 0x58
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	4618      	mov	r0, r3
 800f840:	3708      	adds	r7, #8
 800f842:	46bd      	mov	sp, r7
 800f844:	bd80      	pop	{r7, pc}
 800f846:	bf00      	nop
 800f848:	de7ea5f8 	.word	0xde7ea5f8
 800f84c:	3fb2a454 	.word	0x3fb2a454
 800f850:	ab367a10 	.word	0xab367a10
 800f854:	3feb573e 	.word	0x3feb573e
 800f858:	42f00000 	.word	0x42f00000
 800f85c:	c2f00000 	.word	0xc2f00000
 800f860:	3e99999a 	.word	0x3e99999a

0800f864 <_ZN3PID7P_AngleEffff>:

float PID::P_Angle(float alpha_des, float alpha, float Kp_angle, float Ki_angle) {
 800f864:	b590      	push	{r4, r7, lr}
 800f866:	b087      	sub	sp, #28
 800f868:	af00      	add	r7, sp, #0
 800f86a:	60f8      	str	r0, [r7, #12]
 800f86c:	60b9      	str	r1, [r7, #8]
 800f86e:	607a      	str	r2, [r7, #4]
 800f870:	603b      	str	r3, [r7, #0]
	float P,I;
	e_angle = alpha_des - alpha;
 800f872:	6879      	ldr	r1, [r7, #4]
 800f874:	68b8      	ldr	r0, [r7, #8]
 800f876:	f7f1 f95b 	bl	8000b30 <__aeabi_fsub>
 800f87a:	4603      	mov	r3, r0
 800f87c:	461a      	mov	r2, r3
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ie_roll += e_angle*st;
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	68db      	ldr	r3, [r3, #12]
 800f892:	4619      	mov	r1, r3
 800f894:	4610      	mov	r0, r2
 800f896:	f7f1 fa55 	bl	8000d44 <__aeabi_fmul>
 800f89a:	4603      	mov	r3, r0
 800f89c:	4619      	mov	r1, r3
 800f89e:	4620      	mov	r0, r4
 800f8a0:	f7f1 f948 	bl	8000b34 <__addsf3>
 800f8a4:	4603      	mov	r3, r0
 800f8a6:	461a      	mov	r2, r3
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	66da      	str	r2, [r3, #108]	; 0x6c
	P = Kp_angle*e_angle;
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800f8b2:	4619      	mov	r1, r3
 800f8b4:	6838      	ldr	r0, [r7, #0]
 800f8b6:	f7f1 fa45 	bl	8000d44 <__aeabi_fmul>
 800f8ba:	4603      	mov	r3, r0
 800f8bc:	617b      	str	r3, [r7, #20]
	I = Ki_angle*ie_roll;
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f8c2:	4619      	mov	r1, r3
 800f8c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f8c6:	f7f1 fa3d 	bl	8000d44 <__aeabi_fmul>
 800f8ca:	4603      	mov	r3, r0
 800f8cc:	613b      	str	r3, [r7, #16]
    return P+I;
 800f8ce:	6939      	ldr	r1, [r7, #16]
 800f8d0:	6978      	ldr	r0, [r7, #20]
 800f8d2:	f7f1 f92f 	bl	8000b34 <__addsf3>
 800f8d6:	4603      	mov	r3, r0

}
 800f8d8:	4618      	mov	r0, r3
 800f8da:	371c      	adds	r7, #28
 800f8dc:	46bd      	mov	sp, r7
 800f8de:	bd90      	pop	{r4, r7, pc}

0800f8e0 <_ZN3PID6PI_VelEfffffj>:
	float P = Kp_angle * sqrt_e + alpha_des;
	P = P * sign_e;
	return P;
}

float PID::PI_Vel(float z0, float z, float v, float Kp_alt, float Ki_alt, unsigned int ch) {
 800f8e0:	b580      	push	{r7, lr}
 800f8e2:	b08a      	sub	sp, #40	; 0x28
 800f8e4:	af00      	add	r7, sp, #0
 800f8e6:	60f8      	str	r0, [r7, #12]
 800f8e8:	60b9      	str	r1, [r7, #8]
 800f8ea:	607a      	str	r2, [r7, #4]
 800f8ec:	603b      	str	r3, [r7, #0]
	float P;
	float I;
	float v_des;

	if(ch > 1700) {
 800f8ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8f0:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800f8f4:	4293      	cmp	r3, r2
 800f8f6:	d90e      	bls.n	800f916 <_ZN3PID6PI_VelEfffffj+0x36>
		zi = z0 + x_inc;
 800f8f8:	68fb      	ldr	r3, [r7, #12]
 800f8fa:	695b      	ldr	r3, [r3, #20]
 800f8fc:	68b9      	ldr	r1, [r7, #8]
 800f8fe:	4618      	mov	r0, r3
 800f900:	f7f1 f918 	bl	8000b34 <__addsf3>
 800f904:	4603      	mov	r3, r0
 800f906:	461a      	mov	r2, r3
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = vz_def;
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	691b      	ldr	r3, [r3, #16]
 800f912:	627b      	str	r3, [r7, #36]	; 0x24
 800f914:	e01c      	b.n	800f950 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else if (ch < 1300) {
 800f916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f918:	f240 5213 	movw	r2, #1299	; 0x513
 800f91c:	4293      	cmp	r3, r2
 800f91e:	d810      	bhi.n	800f942 <_ZN3PID6PI_VelEfffffj+0x62>
		zi = z0 - x_inc;
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	695b      	ldr	r3, [r3, #20]
 800f924:	4619      	mov	r1, r3
 800f926:	68b8      	ldr	r0, [r7, #8]
 800f928:	f7f1 f902 	bl	8000b30 <__aeabi_fsub>
 800f92c:	4603      	mov	r3, r0
 800f92e:	461a      	mov	r2, r3
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = -1 * vz_def;
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	691b      	ldr	r3, [r3, #16]
 800f93a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800f93e:	627b      	str	r3, [r7, #36]	; 0x24
 800f940:	e006      	b.n	800f950 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else {
		zi = z0;
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	68ba      	ldr	r2, [r7, #8]
 800f946:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = 0;
 800f94a:	f04f 0300 	mov.w	r3, #0
 800f94e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	float e = v_des - v;
 800f950:	6839      	ldr	r1, [r7, #0]
 800f952:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f954:	f7f1 f8ec 	bl	8000b30 <__aeabi_fsub>
 800f958:	4603      	mov	r3, r0
 800f95a:	623b      	str	r3, [r7, #32]
	P = Kp_alt*e;
 800f95c:	6a39      	ldr	r1, [r7, #32]
 800f95e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f960:	f7f1 f9f0 	bl	8000d44 <__aeabi_fmul>
 800f964:	4603      	mov	r3, r0
 800f966:	61fb      	str	r3, [r7, #28]

	float ei = z0 - z;
 800f968:	6879      	ldr	r1, [r7, #4]
 800f96a:	68b8      	ldr	r0, [r7, #8]
 800f96c:	f7f1 f8e0 	bl	8000b30 <__aeabi_fsub>
 800f970:	4603      	mov	r3, r0
 800f972:	61bb      	str	r3, [r7, #24]
	I = Ki_alt * ei;
 800f974:	69b9      	ldr	r1, [r7, #24]
 800f976:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f978:	f7f1 f9e4 	bl	8000d44 <__aeabi_fmul>
 800f97c:	4603      	mov	r3, r0
 800f97e:	617b      	str	r3, [r7, #20]

	float PI = P + I;
 800f980:	6979      	ldr	r1, [r7, #20]
 800f982:	69f8      	ldr	r0, [r7, #28]
 800f984:	f7f1 f8d6 	bl	8000b34 <__addsf3>
 800f988:	4603      	mov	r3, r0
 800f98a:	613b      	str	r3, [r7, #16]
    return PI;
 800f98c:	693b      	ldr	r3, [r7, #16]

}
 800f98e:	4618      	mov	r0, r3
 800f990:	3728      	adds	r7, #40	; 0x28
 800f992:	46bd      	mov	sp, r7
 800f994:	bd80      	pop	{r7, pc}
	...

0800f998 <_ZN3PID6RateFFEf>:

float PID::RateFF(float rate_des) {
 800f998:	b5b0      	push	{r4, r5, r7, lr}
 800f99a:	b084      	sub	sp, #16
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
 800f9a0:	6039      	str	r1, [r7, #0]
	float ff = 0.9975*ff_ + 0.0904*rate_des - 0.0904*rate_des_;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	f7f0 fd3e 	bl	8000428 <__aeabi_f2d>
 800f9ac:	a31e      	add	r3, pc, #120	; (adr r3, 800fa28 <_ZN3PID6RateFFEf+0x90>)
 800f9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b2:	f7f0 fd91 	bl	80004d8 <__aeabi_dmul>
 800f9b6:	4602      	mov	r2, r0
 800f9b8:	460b      	mov	r3, r1
 800f9ba:	4614      	mov	r4, r2
 800f9bc:	461d      	mov	r5, r3
 800f9be:	6838      	ldr	r0, [r7, #0]
 800f9c0:	f7f0 fd32 	bl	8000428 <__aeabi_f2d>
 800f9c4:	a31a      	add	r3, pc, #104	; (adr r3, 800fa30 <_ZN3PID6RateFFEf+0x98>)
 800f9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9ca:	f7f0 fd85 	bl	80004d8 <__aeabi_dmul>
 800f9ce:	4602      	mov	r2, r0
 800f9d0:	460b      	mov	r3, r1
 800f9d2:	4620      	mov	r0, r4
 800f9d4:	4629      	mov	r1, r5
 800f9d6:	f7f0 fbc9 	bl	800016c <__adddf3>
 800f9da:	4602      	mov	r2, r0
 800f9dc:	460b      	mov	r3, r1
 800f9de:	4614      	mov	r4, r2
 800f9e0:	461d      	mov	r5, r3
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f9e6:	4618      	mov	r0, r3
 800f9e8:	f7f0 fd1e 	bl	8000428 <__aeabi_f2d>
 800f9ec:	a310      	add	r3, pc, #64	; (adr r3, 800fa30 <_ZN3PID6RateFFEf+0x98>)
 800f9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f2:	f7f0 fd71 	bl	80004d8 <__aeabi_dmul>
 800f9f6:	4602      	mov	r2, r0
 800f9f8:	460b      	mov	r3, r1
 800f9fa:	4620      	mov	r0, r4
 800f9fc:	4629      	mov	r1, r5
 800f9fe:	f7f0 fbb3 	bl	8000168 <__aeabi_dsub>
 800fa02:	4602      	mov	r2, r0
 800fa04:	460b      	mov	r3, r1
 800fa06:	4610      	mov	r0, r2
 800fa08:	4619      	mov	r1, r3
 800fa0a:	f7f1 f83d 	bl	8000a88 <__aeabi_d2f>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	60fb      	str	r3, [r7, #12]
	return K_ff*ff;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa16:	68f9      	ldr	r1, [r7, #12]
 800fa18:	4618      	mov	r0, r3
 800fa1a:	f7f1 f993 	bl	8000d44 <__aeabi_fmul>
 800fa1e:	4603      	mov	r3, r0
}
 800fa20:	4618      	mov	r0, r3
 800fa22:	3710      	adds	r7, #16
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bdb0      	pop	{r4, r5, r7, pc}
 800fa28:	1eb851ec 	.word	0x1eb851ec
 800fa2c:	3fefeb85 	.word	0x3fefeb85
 800fa30:	538ef34d 	.word	0x538ef34d
 800fa34:	3fb72474 	.word	0x3fb72474

0800fa38 <_ZN3PID9PID_Rate2Efffffff>:


float PID::PID_Rate2(float alpha_dot_des, float alpha_dot, float alpha, float Kp, float Ki, float Kd, float Kp_angle) {
 800fa38:	b590      	push	{r4, r7, lr}
 800fa3a:	b087      	sub	sp, #28
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	60f8      	str	r0, [r7, #12]
 800fa40:	60b9      	str	r1, [r7, #8]
 800fa42:	607a      	str	r2, [r7, #4]
 800fa44:	603b      	str	r3, [r7, #0]
	e_roll = alpha_dot_des - alpha_dot;
 800fa46:	6879      	ldr	r1, [r7, #4]
 800fa48:	68b8      	ldr	r0, [r7, #8]
 800fa4a:	f7f1 f871 	bl	8000b30 <__aeabi_fsub>
 800fa4e:	4603      	mov	r3, r0
 800fa50:	461a      	mov	r2, r3
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	65da      	str	r2, [r3, #92]	; 0x5c
	ie_roll_rate += e_roll*st;
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	68db      	ldr	r3, [r3, #12]
 800fa62:	4619      	mov	r1, r3
 800fa64:	4610      	mov	r0, r2
 800fa66:	f7f1 f96d 	bl	8000d44 <__aeabi_fmul>
 800fa6a:	4603      	mov	r3, r0
 800fa6c:	4619      	mov	r1, r3
 800fa6e:	4620      	mov	r0, r4
 800fa70:	f7f1 f860 	bl	8000b34 <__addsf3>
 800fa74:	4603      	mov	r3, r0
 800fa76:	461a      	mov	r2, r3
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	675a      	str	r2, [r3, #116]	; 0x74
	P = Kp * e_roll;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fa82:	4618      	mov	r0, r3
 800fa84:	f7f1 f95e 	bl	8000d44 <__aeabi_fmul>
 800fa88:	4603      	mov	r3, r0
 800fa8a:	461a      	mov	r2, r3
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c



	//I = Ki * (ie_roll * Kp_angle - alpha);
	I = Ki * ie_roll_rate;
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fa98:	4618      	mov	r0, r3
 800fa9a:	f7f1 f953 	bl	8000d44 <__aeabi_fmul>
 800fa9e:	4603      	mov	r3, r0
 800faa0:	461a      	mov	r2, r3
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	//float alpha_dot_dot_des = alpha_dot_des - alpha_dot_des_;
	float alpha_dot_dot = (alpha_dot - alpha_dot_) / st;
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800faac:	4619      	mov	r1, r3
 800faae:	6878      	ldr	r0, [r7, #4]
 800fab0:	f7f1 f83e 	bl	8000b30 <__aeabi_fsub>
 800fab4:	4603      	mov	r3, r0
 800fab6:	461a      	mov	r2, r3
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	68db      	ldr	r3, [r3, #12]
 800fabc:	4619      	mov	r1, r3
 800fabe:	4610      	mov	r0, r2
 800fac0:	f7f1 f9f4 	bl	8000eac <__aeabi_fdiv>
 800fac4:	4603      	mov	r3, r0
 800fac6:	617b      	str	r3, [r7, #20]
	//alpha_dot_dot_des = alpha_dot_dot_des / st;
	alpha_dot_dot = d_filt.Run(alpha_dot_dot);
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	3328      	adds	r3, #40	; 0x28
 800facc:	6979      	ldr	r1, [r7, #20]
 800face:	4618      	mov	r0, r3
 800fad0:	f000 fa43 	bl	800ff5a <_ZN3lpf3RunEf>
 800fad4:	6178      	str	r0, [r7, #20]

	D = Kd * (-alpha_dot * Kp_angle - alpha_dot_dot);
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800fadc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800fade:	4618      	mov	r0, r3
 800fae0:	f7f1 f930 	bl	8000d44 <__aeabi_fmul>
 800fae4:	4603      	mov	r3, r0
 800fae6:	6979      	ldr	r1, [r7, #20]
 800fae8:	4618      	mov	r0, r3
 800faea:	f7f1 f821 	bl	8000b30 <__aeabi_fsub>
 800faee:	4603      	mov	r3, r0
 800faf0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800faf2:	4618      	mov	r0, r3
 800faf4:	f7f1 f926 	bl	8000d44 <__aeabi_fmul>
 800faf8:	4603      	mov	r3, r0
 800fafa:	461a      	mov	r2, r3
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  	de_filt = N * (Kd * alpha_dot_des - de_int);
  	de_int += de_filt*st;
  	D = de_filt;
*/

	pd = P + I + D;
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fb0e:	4619      	mov	r1, r3
 800fb10:	4610      	mov	r0, r2
 800fb12:	f7f1 f80f 	bl	8000b34 <__addsf3>
 800fb16:	4603      	mov	r3, r0
 800fb18:	461a      	mov	r2, r3
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800fb20:	4619      	mov	r1, r3
 800fb22:	4610      	mov	r0, r2
 800fb24:	f7f1 f806 	bl	8000b34 <__addsf3>
 800fb28:	4603      	mov	r3, r0
 800fb2a:	461a      	mov	r2, r3
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  	pd_roll_buf = pd;
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	619a      	str	r2, [r3, #24]
	pd  = Sat(pd,  300, -300);
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800fb42:	4b0e      	ldr	r3, [pc, #56]	; (800fb7c <_ZN3PID9PID_Rate2Efffffff+0x144>)
 800fb44:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800fb48:	68f8      	ldr	r0, [r7, #12]
 800fb4a:	f000 f975 	bl	800fe38 <_ZN3PID3SatEfii>
 800fb4e:	4602      	mov	r2, r0
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	pd_roll_sat_buf = pd;
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	67da      	str	r2, [r3, #124]	; 0x7c
	alpha_dot_des_ = alpha_dot_des;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	68ba      	ldr	r2, [r7, #8]
 800fb64:	621a      	str	r2, [r3, #32]
	alpha_dot_ = alpha_dot;
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	687a      	ldr	r2, [r7, #4]
 800fb6a:	625a      	str	r2, [r3, #36]	; 0x24
	return pd;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 800fb72:	4618      	mov	r0, r3
 800fb74:	371c      	adds	r7, #28
 800fb76:	46bd      	mov	sp, r7
 800fb78:	bd90      	pop	{r4, r7, pc}
 800fb7a:	bf00      	nop
 800fb7c:	fffffed4 	.word	0xfffffed4

0800fb80 <_ZN3PID7PD_RateEfffff>:

float PID::PD_Rate(float alpha_dot_des, float alpha_dot, float Kp, float Ki, float Kd) {
 800fb80:	b590      	push	{r4, r7, lr}
 800fb82:	b087      	sub	sp, #28
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	60f8      	str	r0, [r7, #12]
 800fb88:	60b9      	str	r1, [r7, #8]
 800fb8a:	607a      	str	r2, [r7, #4]
 800fb8c:	603b      	str	r3, [r7, #0]

	e_roll = alpha_dot_des - alpha_dot;
 800fb8e:	6879      	ldr	r1, [r7, #4]
 800fb90:	68b8      	ldr	r0, [r7, #8]
 800fb92:	f7f0 ffcd 	bl	8000b30 <__aeabi_fsub>
 800fb96:	4603      	mov	r3, r0
 800fb98:	461a      	mov	r2, r3
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	65da      	str	r2, [r3, #92]	; 0x5c
  float e_roll_der = - alpha_dot;
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800fba4:	613b      	str	r3, [r7, #16]
  float e_roll_int = e_roll;
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbaa:	617b      	str	r3, [r7, #20]

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	699b      	ldr	r3, [r3, #24]
 800fbb0:	4618      	mov	r0, r3
 800fbb2:	f7f1 faa3 	bl	80010fc <__aeabi_f2iz>
 800fbb6:	4604      	mov	r4, r0
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	f7f1 fa9d 	bl	80010fc <__aeabi_f2iz>
 800fbc2:	4603      	mov	r3, r0
 800fbc4:	429c      	cmp	r4, r3
 800fbc6:	d018      	beq.n	800fbfa <_ZN3PID7PD_RateEfffff+0x7a>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbcc:	4619      	mov	r1, r3
 800fbce:	68f8      	ldr	r0, [r7, #12]
 800fbd0:	f000 f8d9 	bl	800fd86 <_ZN3PID3sgnEf>
 800fbd4:	4603      	mov	r3, r0
 800fbd6:	461c      	mov	r4, r3
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fbdc:	4619      	mov	r1, r3
 800fbde:	68f8      	ldr	r0, [r7, #12]
 800fbe0:	f000 f8d1 	bl	800fd86 <_ZN3PID3sgnEf>
 800fbe4:	4603      	mov	r3, r0
 800fbe6:	429c      	cmp	r4, r3
 800fbe8:	bf0c      	ite	eq
 800fbea:	2301      	moveq	r3, #1
 800fbec:	2300      	movne	r3, #0
 800fbee:	b2db      	uxtb	r3, r3
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d002      	beq.n	800fbfa <_ZN3PID7PD_RateEfffff+0x7a>
      e_roll_int = 0;
 800fbf4:	f04f 0300 	mov.w	r3, #0
 800fbf8:	617b      	str	r3, [r7, #20]
    }
  }

  	de_filt = N * (Kd * e_roll - de_int);
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbfe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fc00:	4618      	mov	r0, r3
 800fc02:	f7f1 f89f 	bl	8000d44 <__aeabi_fmul>
 800fc06:	4603      	mov	r3, r0
 800fc08:	461a      	mov	r2, r3
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fc10:	4619      	mov	r1, r3
 800fc12:	4610      	mov	r0, r2
 800fc14:	f7f0 ff8c 	bl	8000b30 <__aeabi_fsub>
 800fc18:	4603      	mov	r3, r0
 800fc1a:	494b      	ldr	r1, [pc, #300]	; (800fd48 <_ZN3PID7PD_RateEfffff+0x1c8>)
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f7f1 f891 	bl	8000d44 <__aeabi_fmul>
 800fc22:	4603      	mov	r3, r0
 800fc24:	461a      	mov	r2, r3
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  	de_int += de_filt*st;
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	68db      	ldr	r3, [r3, #12]
 800fc3c:	4619      	mov	r1, r3
 800fc3e:	4610      	mov	r0, r2
 800fc40:	f7f1 f880 	bl	8000d44 <__aeabi_fmul>
 800fc44:	4603      	mov	r3, r0
 800fc46:	4619      	mov	r1, r3
 800fc48:	4620      	mov	r0, r4
 800fc4a:	f7f0 ff73 	bl	8000b34 <__addsf3>
 800fc4e:	4603      	mov	r3, r0
 800fc50:	461a      	mov	r2, r3
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	de = e_roll - e_eski_roll;
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800fc60:	4619      	mov	r1, r3
 800fc62:	4610      	mov	r0, r2
 800fc64:	f7f0 ff64 	bl	8000b30 <__aeabi_fsub>
 800fc68:	4603      	mov	r3, r0
 800fc6a:	461a      	mov	r2, r3
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	e_eski_roll = e_roll;
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	665a      	str	r2, [r3, #100]	; 0x64

  ie_roll += e_roll_int*st;
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	68db      	ldr	r3, [r3, #12]
 800fc82:	6979      	ldr	r1, [r7, #20]
 800fc84:	4618      	mov	r0, r3
 800fc86:	f7f1 f85d 	bl	8000d44 <__aeabi_fmul>
 800fc8a:	4603      	mov	r3, r0
 800fc8c:	4619      	mov	r1, r3
 800fc8e:	4620      	mov	r0, r4
 800fc90:	f7f0 ff50 	bl	8000b34 <__addsf3>
 800fc94:	4603      	mov	r3, r0
 800fc96:	461a      	mov	r2, r3
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	66da      	str	r2, [r3, #108]	; 0x6c

  ie_roll_sat = ie_roll;
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	679a      	str	r2, [r3, #120]	; 0x78
	

	P = Kp*e_roll; D = de_filt; I = Ki * ie_roll_sat;
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fca8:	6839      	ldr	r1, [r7, #0]
 800fcaa:	4618      	mov	r0, r3
 800fcac:	f7f1 f84a 	bl	8000d44 <__aeabi_fmul>
 800fcb0:	4603      	mov	r3, r0
 800fcb2:	461a      	mov	r2, r3
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fcca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fccc:	4618      	mov	r0, r3
 800fcce:	f7f1 f839 	bl	8000d44 <__aeabi_fmul>
 800fcd2:	4603      	mov	r3, r0
 800fcd4:	461a      	mov	r2, r3
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	//D = lpf.update(D);
	pd = P + I + D;
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fce8:	4619      	mov	r1, r3
 800fcea:	4610      	mov	r0, r2
 800fcec:	f7f0 ff22 	bl	8000b34 <__addsf3>
 800fcf0:	4603      	mov	r3, r0
 800fcf2:	461a      	mov	r2, r3
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800fcfa:	4619      	mov	r1, r3
 800fcfc:	4610      	mov	r0, r2
 800fcfe:	f7f0 ff19 	bl	8000b34 <__addsf3>
 800fd02:	4603      	mov	r3, r0
 800fd04:	461a      	mov	r2, r3
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  	pd_roll_buf = pd;
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	619a      	str	r2, [r3, #24]
	pd  = Sat(pd,  300, -300);
 800fd16:	68fb      	ldr	r3, [r7, #12]
 800fd18:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800fd1c:	4b0b      	ldr	r3, [pc, #44]	; (800fd4c <_ZN3PID7PD_RateEfffff+0x1cc>)
 800fd1e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800fd22:	68f8      	ldr	r0, [r7, #12]
 800fd24:	f000 f888 	bl	800fe38 <_ZN3PID3SatEfii>
 800fd28:	4602      	mov	r2, r0
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	pd_roll_sat_buf = pd;
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	67da      	str	r2, [r3, #124]	; 0x7c
    return pd;
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98

}
 800fd40:	4618      	mov	r0, r3
 800fd42:	371c      	adds	r7, #28
 800fd44:	46bd      	mov	sp, r7
 800fd46:	bd90      	pop	{r4, r7, pc}
 800fd48:	42c80000 	.word	0x42c80000
 800fd4c:	fffffed4 	.word	0xfffffed4

0800fd50 <_ZN3PID5resetEv>:

void PID::reset() {
 800fd50:	b480      	push	{r7}
 800fd52:	b083      	sub	sp, #12
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	6078      	str	r0, [r7, #4]
	ie_roll = 0;
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	f04f 0200 	mov.w	r2, #0
 800fd5e:	66da      	str	r2, [r3, #108]	; 0x6c
	ie_roll_rate = 0;
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	f04f 0200 	mov.w	r2, #0
 800fd66:	675a      	str	r2, [r3, #116]	; 0x74
	de_filt = 0;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	f04f 0200 	mov.w	r2, #0
 800fd6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	de_int = 0;
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	f04f 0200 	mov.w	r2, #0
 800fd78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 800fd7c:	bf00      	nop
 800fd7e:	370c      	adds	r7, #12
 800fd80:	46bd      	mov	sp, r7
 800fd82:	bc80      	pop	{r7}
 800fd84:	4770      	bx	lr

0800fd86 <_ZN3PID3sgnEf>:

    return P;

}

uint8_t PID::sgn(float v) {
 800fd86:	b580      	push	{r7, lr}
 800fd88:	b082      	sub	sp, #8
 800fd8a:	af00      	add	r7, sp, #0
 800fd8c:	6078      	str	r0, [r7, #4]
 800fd8e:	6039      	str	r1, [r7, #0]
  if (v < 0) return -1;
 800fd90:	f04f 0100 	mov.w	r1, #0
 800fd94:	6838      	ldr	r0, [r7, #0]
 800fd96:	f7f1 f973 	bl	8001080 <__aeabi_fcmplt>
 800fd9a:	4603      	mov	r3, r0
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d001      	beq.n	800fda4 <_ZN3PID3sgnEf+0x1e>
 800fda0:	23ff      	movs	r3, #255	; 0xff
 800fda2:	e00a      	b.n	800fdba <_ZN3PID3sgnEf+0x34>
  if (v > 0) return 1;
 800fda4:	f04f 0100 	mov.w	r1, #0
 800fda8:	6838      	ldr	r0, [r7, #0]
 800fdaa:	f7f1 f987 	bl	80010bc <__aeabi_fcmpgt>
 800fdae:	4603      	mov	r3, r0
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d001      	beq.n	800fdb8 <_ZN3PID3sgnEf+0x32>
 800fdb4:	2301      	movs	r3, #1
 800fdb6:	e000      	b.n	800fdba <_ZN3PID3sgnEf+0x34>
  return 0;
 800fdb8:	2300      	movs	r3, #0
}
 800fdba:	4618      	mov	r0, r3
 800fdbc:	3708      	adds	r7, #8
 800fdbe:	46bd      	mov	sp, r7
 800fdc0:	bd80      	pop	{r7, pc}
	...

0800fdc4 <_ZN3PID3SatEfiii>:

 float PID::Sat(float pwm, int max, int min, int thr) {
 800fdc4:	b580      	push	{r7, lr}
 800fdc6:	b086      	sub	sp, #24
 800fdc8:	af00      	add	r7, sp, #0
 800fdca:	60f8      	str	r0, [r7, #12]
 800fdcc:	60b9      	str	r1, [r7, #8]
 800fdce:	607a      	str	r2, [r7, #4]
 800fdd0:	603b      	str	r3, [r7, #0]
	float pwm_out;

	if(thr > 1020) {
 800fdd2:	6a3b      	ldr	r3, [r7, #32]
 800fdd4:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 800fdd8:	dd24      	ble.n	800fe24 <_ZN3PID3SatEfiii+0x60>
		if(pwm > max) {
 800fdda:	6878      	ldr	r0, [r7, #4]
 800fddc:	f7f0 ff5e 	bl	8000c9c <__aeabi_i2f>
 800fde0:	4603      	mov	r3, r0
 800fde2:	4619      	mov	r1, r3
 800fde4:	68b8      	ldr	r0, [r7, #8]
 800fde6:	f7f1 f969 	bl	80010bc <__aeabi_fcmpgt>
 800fdea:	4603      	mov	r3, r0
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d005      	beq.n	800fdfc <_ZN3PID3SatEfiii+0x38>
			pwm_out = max;
 800fdf0:	6878      	ldr	r0, [r7, #4]
 800fdf2:	f7f0 ff53 	bl	8000c9c <__aeabi_i2f>
 800fdf6:	4603      	mov	r3, r0
 800fdf8:	617b      	str	r3, [r7, #20]
 800fdfa:	e015      	b.n	800fe28 <_ZN3PID3SatEfiii+0x64>
		}

		else if (pwm < min) {
 800fdfc:	6838      	ldr	r0, [r7, #0]
 800fdfe:	f7f0 ff4d 	bl	8000c9c <__aeabi_i2f>
 800fe02:	4603      	mov	r3, r0
 800fe04:	4619      	mov	r1, r3
 800fe06:	68b8      	ldr	r0, [r7, #8]
 800fe08:	f7f1 f93a 	bl	8001080 <__aeabi_fcmplt>
 800fe0c:	4603      	mov	r3, r0
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d005      	beq.n	800fe1e <_ZN3PID3SatEfiii+0x5a>
			pwm_out = min;
 800fe12:	6838      	ldr	r0, [r7, #0]
 800fe14:	f7f0 ff42 	bl	8000c9c <__aeabi_i2f>
 800fe18:	4603      	mov	r3, r0
 800fe1a:	617b      	str	r3, [r7, #20]
 800fe1c:	e004      	b.n	800fe28 <_ZN3PID3SatEfiii+0x64>
		}

		else {
			pwm_out = pwm;
 800fe1e:	68bb      	ldr	r3, [r7, #8]
 800fe20:	617b      	str	r3, [r7, #20]
 800fe22:	e001      	b.n	800fe28 <_ZN3PID3SatEfiii+0x64>


	}

	else {
		pwm_out = 1000;
 800fe24:	4b03      	ldr	r3, [pc, #12]	; (800fe34 <_ZN3PID3SatEfiii+0x70>)
 800fe26:	617b      	str	r3, [r7, #20]
	}
	return pwm_out;
 800fe28:	697b      	ldr	r3, [r7, #20]
}
 800fe2a:	4618      	mov	r0, r3
 800fe2c:	3718      	adds	r7, #24
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	bd80      	pop	{r7, pc}
 800fe32:	bf00      	nop
 800fe34:	447a0000 	.word	0x447a0000

0800fe38 <_ZN3PID3SatEfii>:

 float PID::Sat(float pwm, int max, int min) {
 800fe38:	b580      	push	{r7, lr}
 800fe3a:	b086      	sub	sp, #24
 800fe3c:	af00      	add	r7, sp, #0
 800fe3e:	60f8      	str	r0, [r7, #12]
 800fe40:	60b9      	str	r1, [r7, #8]
 800fe42:	607a      	str	r2, [r7, #4]
 800fe44:	603b      	str	r3, [r7, #0]
	float pwm_out;

		if(pwm > max) {
 800fe46:	6878      	ldr	r0, [r7, #4]
 800fe48:	f7f0 ff28 	bl	8000c9c <__aeabi_i2f>
 800fe4c:	4603      	mov	r3, r0
 800fe4e:	4619      	mov	r1, r3
 800fe50:	68b8      	ldr	r0, [r7, #8]
 800fe52:	f7f1 f933 	bl	80010bc <__aeabi_fcmpgt>
 800fe56:	4603      	mov	r3, r0
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d005      	beq.n	800fe68 <_ZN3PID3SatEfii+0x30>
			pwm_out = max;
 800fe5c:	6878      	ldr	r0, [r7, #4]
 800fe5e:	f7f0 ff1d 	bl	8000c9c <__aeabi_i2f>
 800fe62:	4603      	mov	r3, r0
 800fe64:	617b      	str	r3, [r7, #20]
 800fe66:	e012      	b.n	800fe8e <_ZN3PID3SatEfii+0x56>
		}

		else if (pwm < min) {
 800fe68:	6838      	ldr	r0, [r7, #0]
 800fe6a:	f7f0 ff17 	bl	8000c9c <__aeabi_i2f>
 800fe6e:	4603      	mov	r3, r0
 800fe70:	4619      	mov	r1, r3
 800fe72:	68b8      	ldr	r0, [r7, #8]
 800fe74:	f7f1 f904 	bl	8001080 <__aeabi_fcmplt>
 800fe78:	4603      	mov	r3, r0
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d005      	beq.n	800fe8a <_ZN3PID3SatEfii+0x52>
			pwm_out = min;
 800fe7e:	6838      	ldr	r0, [r7, #0]
 800fe80:	f7f0 ff0c 	bl	8000c9c <__aeabi_i2f>
 800fe84:	4603      	mov	r3, r0
 800fe86:	617b      	str	r3, [r7, #20]
 800fe88:	e001      	b.n	800fe8e <_ZN3PID3SatEfii+0x56>
		}

		else {
			pwm_out = pwm;
 800fe8a:	68bb      	ldr	r3, [r7, #8]
 800fe8c:	617b      	str	r3, [r7, #20]
		}




	return pwm_out;
 800fe8e:	697b      	ldr	r3, [r7, #20]
}
 800fe90:	4618      	mov	r0, r3
 800fe92:	3718      	adds	r7, #24
 800fe94:	46bd      	mov	sp, r7
 800fe96:	bd80      	pop	{r7, pc}

0800fe98 <_ZN3PID5F2thrEf>:
	float out_max  = 1326;

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

unsigned int PID::F2thr(float F) {
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b088      	sub	sp, #32
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]
 800fea0:	6039      	str	r1, [r7, #0]
	float kf = 5.074714371861032e-08;
 800fea2:	4b16      	ldr	r3, [pc, #88]	; (800fefc <_ZN3PID5F2thrEf+0x64>)
 800fea4:	61fb      	str	r3, [r7, #28]
	float max_rpm = 17591;
 800fea6:	4b16      	ldr	r3, [pc, #88]	; (800ff00 <_ZN3PID5F2thrEf+0x68>)
 800fea8:	61bb      	str	r3, [r7, #24]
	float Fm = F/4;
 800feaa:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800feae:	6838      	ldr	r0, [r7, #0]
 800feb0:	f7f0 fffc 	bl	8000eac <__aeabi_fdiv>
 800feb4:	4603      	mov	r3, r0
 800feb6:	617b      	str	r3, [r7, #20]
	float wh = sqrt(Fm/kf);
 800feb8:	69f9      	ldr	r1, [r7, #28]
 800feba:	6978      	ldr	r0, [r7, #20]
 800febc:	f7f0 fff6 	bl	8000eac <__aeabi_fdiv>
 800fec0:	4603      	mov	r3, r0
 800fec2:	4618      	mov	r0, r3
 800fec4:	f7f2 fdc8 	bl	8002a58 <_ZSt4sqrtf>
 800fec8:	6138      	str	r0, [r7, #16]

	unsigned int thr = (wh - 0) * (2000 - 1000) / (max_rpm - 0) + 1000;
 800feca:	490e      	ldr	r1, [pc, #56]	; (800ff04 <_ZN3PID5F2thrEf+0x6c>)
 800fecc:	6938      	ldr	r0, [r7, #16]
 800fece:	f7f0 ff39 	bl	8000d44 <__aeabi_fmul>
 800fed2:	4603      	mov	r3, r0
 800fed4:	69b9      	ldr	r1, [r7, #24]
 800fed6:	4618      	mov	r0, r3
 800fed8:	f7f0 ffe8 	bl	8000eac <__aeabi_fdiv>
 800fedc:	4603      	mov	r3, r0
 800fede:	4909      	ldr	r1, [pc, #36]	; (800ff04 <_ZN3PID5F2thrEf+0x6c>)
 800fee0:	4618      	mov	r0, r3
 800fee2:	f7f0 fe27 	bl	8000b34 <__addsf3>
 800fee6:	4603      	mov	r3, r0
 800fee8:	4618      	mov	r0, r3
 800feea:	f7f1 f92d 	bl	8001148 <__aeabi_f2uiz>
 800feee:	4603      	mov	r3, r0
 800fef0:	60fb      	str	r3, [r7, #12]
	return thr;
 800fef2:	68fb      	ldr	r3, [r7, #12]
}
 800fef4:	4618      	mov	r0, r3
 800fef6:	3720      	adds	r7, #32
 800fef8:	46bd      	mov	sp, r7
 800fefa:	bd80      	pop	{r7, pc}
 800fefc:	3359f513 	.word	0x3359f513
 800ff00:	46896e00 	.word	0x46896e00
 800ff04:	447a0000 	.word	0x447a0000

0800ff08 <_ZN3PIDD1Ev>:

PID::~PID() {};
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b082      	sub	sp, #8
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	3328      	adds	r3, #40	; 0x28
 800ff14:	4618      	mov	r0, r3
 800ff16:	f000 f876 	bl	8010006 <_ZN3lpfD1Ev>
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	3708      	adds	r7, #8
 800ff20:	46bd      	mov	sp, r7
 800ff22:	bd80      	pop	{r7, pc}

0800ff24 <_ZN3lpfC1Eddd>:
#include "lpf.hpp"

lpf::lpf(double a, double b, double c)  {
 800ff24:	b480      	push	{r7}
 800ff26:	b085      	sub	sp, #20
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	60f8      	str	r0, [r7, #12]
 800ff2c:	e9c7 2300 	strd	r2, r3, [r7]
	a_f = a;
 800ff30:	68f9      	ldr	r1, [r7, #12]
 800ff32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ff36:	e9c1 2302 	strd	r2, r3, [r1, #8]
	b_f = b;
 800ff3a:	68f9      	ldr	r1, [r7, #12]
 800ff3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ff40:	e9c1 2304 	strd	r2, r3, [r1, #16]
	c_f = c;
 800ff44:	68f9      	ldr	r1, [r7, #12]
 800ff46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ff4a:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	4618      	mov	r0, r3
 800ff52:	3714      	adds	r7, #20
 800ff54:	46bd      	mov	sp, r7
 800ff56:	bc80      	pop	{r7}
 800ff58:	4770      	bx	lr

0800ff5a <_ZN3lpf3RunEf>:


float lpf::Run(float x) {
 800ff5a:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ff5e:	b084      	sub	sp, #16
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
 800ff64:	6039      	str	r1, [r7, #0]


	//float y = 0.8544*y_ + 0.07282 * x + 0.07282 * x_;
	float y = a_f*y_ + b_f * x + c_f * x_;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	685b      	ldr	r3, [r3, #4]
 800ff70:	4618      	mov	r0, r3
 800ff72:	f7f0 fa59 	bl	8000428 <__aeabi_f2d>
 800ff76:	4602      	mov	r2, r0
 800ff78:	460b      	mov	r3, r1
 800ff7a:	4620      	mov	r0, r4
 800ff7c:	4629      	mov	r1, r5
 800ff7e:	f7f0 faab 	bl	80004d8 <__aeabi_dmul>
 800ff82:	4602      	mov	r2, r0
 800ff84:	460b      	mov	r3, r1
 800ff86:	4690      	mov	r8, r2
 800ff88:	4699      	mov	r9, r3
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800ff90:	6838      	ldr	r0, [r7, #0]
 800ff92:	f7f0 fa49 	bl	8000428 <__aeabi_f2d>
 800ff96:	4602      	mov	r2, r0
 800ff98:	460b      	mov	r3, r1
 800ff9a:	4620      	mov	r0, r4
 800ff9c:	4629      	mov	r1, r5
 800ff9e:	f7f0 fa9b 	bl	80004d8 <__aeabi_dmul>
 800ffa2:	4602      	mov	r2, r0
 800ffa4:	460b      	mov	r3, r1
 800ffa6:	4640      	mov	r0, r8
 800ffa8:	4649      	mov	r1, r9
 800ffaa:	f7f0 f8df 	bl	800016c <__adddf3>
 800ffae:	4602      	mov	r2, r0
 800ffb0:	460b      	mov	r3, r1
 800ffb2:	4690      	mov	r8, r2
 800ffb4:	4699      	mov	r9, r3
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	4618      	mov	r0, r3
 800ffc2:	f7f0 fa31 	bl	8000428 <__aeabi_f2d>
 800ffc6:	4602      	mov	r2, r0
 800ffc8:	460b      	mov	r3, r1
 800ffca:	4620      	mov	r0, r4
 800ffcc:	4629      	mov	r1, r5
 800ffce:	f7f0 fa83 	bl	80004d8 <__aeabi_dmul>
 800ffd2:	4602      	mov	r2, r0
 800ffd4:	460b      	mov	r3, r1
 800ffd6:	4640      	mov	r0, r8
 800ffd8:	4649      	mov	r1, r9
 800ffda:	f7f0 f8c7 	bl	800016c <__adddf3>
 800ffde:	4602      	mov	r2, r0
 800ffe0:	460b      	mov	r3, r1
 800ffe2:	4610      	mov	r0, r2
 800ffe4:	4619      	mov	r1, r3
 800ffe6:	f7f0 fd4f 	bl	8000a88 <__aeabi_d2f>
 800ffea:	4603      	mov	r3, r0
 800ffec:	60fb      	str	r3, [r7, #12]
	x_ = x;
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	683a      	ldr	r2, [r7, #0]
 800fff2:	601a      	str	r2, [r3, #0]
	y_ = y;
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	68fa      	ldr	r2, [r7, #12]
 800fff8:	605a      	str	r2, [r3, #4]
	return y;
 800fffa:	68fb      	ldr	r3, [r7, #12]

}
 800fffc:	4618      	mov	r0, r3
 800fffe:	3710      	adds	r7, #16
 8010000:	46bd      	mov	sp, r7
 8010002:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08010006 <_ZN3lpfD1Ev>:

lpf::~lpf() {}
 8010006:	b480      	push	{r7}
 8010008:	b083      	sub	sp, #12
 801000a:	af00      	add	r7, sp, #0
 801000c:	6078      	str	r0, [r7, #4]
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	4618      	mov	r0, r3
 8010012:	370c      	adds	r7, #12
 8010014:	46bd      	mov	sp, r7
 8010016:	bc80      	pop	{r7}
 8010018:	4770      	bx	lr
	...

0801001c <atanf>:
 801001c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010020:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8010024:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8010028:	4604      	mov	r4, r0
 801002a:	4680      	mov	r8, r0
 801002c:	db0e      	blt.n	801004c <atanf+0x30>
 801002e:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8010032:	dd04      	ble.n	801003e <atanf+0x22>
 8010034:	4601      	mov	r1, r0
 8010036:	f7f0 fd7d 	bl	8000b34 <__addsf3>
 801003a:	4604      	mov	r4, r0
 801003c:	e003      	b.n	8010046 <atanf+0x2a>
 801003e:	2800      	cmp	r0, #0
 8010040:	f300 80ce 	bgt.w	80101e0 <atanf+0x1c4>
 8010044:	4c67      	ldr	r4, [pc, #412]	; (80101e4 <atanf+0x1c8>)
 8010046:	4620      	mov	r0, r4
 8010048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801004c:	4b66      	ldr	r3, [pc, #408]	; (80101e8 <atanf+0x1cc>)
 801004e:	429d      	cmp	r5, r3
 8010050:	dc0e      	bgt.n	8010070 <atanf+0x54>
 8010052:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8010056:	da08      	bge.n	801006a <atanf+0x4e>
 8010058:	4964      	ldr	r1, [pc, #400]	; (80101ec <atanf+0x1d0>)
 801005a:	f7f0 fd6b 	bl	8000b34 <__addsf3>
 801005e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010062:	f7f1 f82b 	bl	80010bc <__aeabi_fcmpgt>
 8010066:	2800      	cmp	r0, #0
 8010068:	d1ed      	bne.n	8010046 <atanf+0x2a>
 801006a:	f04f 36ff 	mov.w	r6, #4294967295
 801006e:	e01c      	b.n	80100aa <atanf+0x8e>
 8010070:	f000 f914 	bl	801029c <fabsf>
 8010074:	4b5e      	ldr	r3, [pc, #376]	; (80101f0 <atanf+0x1d4>)
 8010076:	4604      	mov	r4, r0
 8010078:	429d      	cmp	r5, r3
 801007a:	dc7c      	bgt.n	8010176 <atanf+0x15a>
 801007c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8010080:	429d      	cmp	r5, r3
 8010082:	dc67      	bgt.n	8010154 <atanf+0x138>
 8010084:	4601      	mov	r1, r0
 8010086:	f7f0 fd55 	bl	8000b34 <__addsf3>
 801008a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 801008e:	f7f0 fd4f 	bl	8000b30 <__aeabi_fsub>
 8010092:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8010096:	4605      	mov	r5, r0
 8010098:	4620      	mov	r0, r4
 801009a:	f7f0 fd4b 	bl	8000b34 <__addsf3>
 801009e:	4601      	mov	r1, r0
 80100a0:	4628      	mov	r0, r5
 80100a2:	f7f0 ff03 	bl	8000eac <__aeabi_fdiv>
 80100a6:	2600      	movs	r6, #0
 80100a8:	4604      	mov	r4, r0
 80100aa:	4621      	mov	r1, r4
 80100ac:	4620      	mov	r0, r4
 80100ae:	f7f0 fe49 	bl	8000d44 <__aeabi_fmul>
 80100b2:	4601      	mov	r1, r0
 80100b4:	4607      	mov	r7, r0
 80100b6:	f7f0 fe45 	bl	8000d44 <__aeabi_fmul>
 80100ba:	4605      	mov	r5, r0
 80100bc:	494d      	ldr	r1, [pc, #308]	; (80101f4 <atanf+0x1d8>)
 80100be:	f7f0 fe41 	bl	8000d44 <__aeabi_fmul>
 80100c2:	494d      	ldr	r1, [pc, #308]	; (80101f8 <atanf+0x1dc>)
 80100c4:	f7f0 fd36 	bl	8000b34 <__addsf3>
 80100c8:	4629      	mov	r1, r5
 80100ca:	f7f0 fe3b 	bl	8000d44 <__aeabi_fmul>
 80100ce:	494b      	ldr	r1, [pc, #300]	; (80101fc <atanf+0x1e0>)
 80100d0:	f7f0 fd30 	bl	8000b34 <__addsf3>
 80100d4:	4629      	mov	r1, r5
 80100d6:	f7f0 fe35 	bl	8000d44 <__aeabi_fmul>
 80100da:	4949      	ldr	r1, [pc, #292]	; (8010200 <atanf+0x1e4>)
 80100dc:	f7f0 fd2a 	bl	8000b34 <__addsf3>
 80100e0:	4629      	mov	r1, r5
 80100e2:	f7f0 fe2f 	bl	8000d44 <__aeabi_fmul>
 80100e6:	4947      	ldr	r1, [pc, #284]	; (8010204 <atanf+0x1e8>)
 80100e8:	f7f0 fd24 	bl	8000b34 <__addsf3>
 80100ec:	4629      	mov	r1, r5
 80100ee:	f7f0 fe29 	bl	8000d44 <__aeabi_fmul>
 80100f2:	4945      	ldr	r1, [pc, #276]	; (8010208 <atanf+0x1ec>)
 80100f4:	f7f0 fd1e 	bl	8000b34 <__addsf3>
 80100f8:	4639      	mov	r1, r7
 80100fa:	f7f0 fe23 	bl	8000d44 <__aeabi_fmul>
 80100fe:	4943      	ldr	r1, [pc, #268]	; (801020c <atanf+0x1f0>)
 8010100:	4607      	mov	r7, r0
 8010102:	4628      	mov	r0, r5
 8010104:	f7f0 fe1e 	bl	8000d44 <__aeabi_fmul>
 8010108:	4941      	ldr	r1, [pc, #260]	; (8010210 <atanf+0x1f4>)
 801010a:	f7f0 fd11 	bl	8000b30 <__aeabi_fsub>
 801010e:	4629      	mov	r1, r5
 8010110:	f7f0 fe18 	bl	8000d44 <__aeabi_fmul>
 8010114:	493f      	ldr	r1, [pc, #252]	; (8010214 <atanf+0x1f8>)
 8010116:	f7f0 fd0b 	bl	8000b30 <__aeabi_fsub>
 801011a:	4629      	mov	r1, r5
 801011c:	f7f0 fe12 	bl	8000d44 <__aeabi_fmul>
 8010120:	493d      	ldr	r1, [pc, #244]	; (8010218 <atanf+0x1fc>)
 8010122:	f7f0 fd05 	bl	8000b30 <__aeabi_fsub>
 8010126:	4629      	mov	r1, r5
 8010128:	f7f0 fe0c 	bl	8000d44 <__aeabi_fmul>
 801012c:	493b      	ldr	r1, [pc, #236]	; (801021c <atanf+0x200>)
 801012e:	f7f0 fcff 	bl	8000b30 <__aeabi_fsub>
 8010132:	4629      	mov	r1, r5
 8010134:	f7f0 fe06 	bl	8000d44 <__aeabi_fmul>
 8010138:	4601      	mov	r1, r0
 801013a:	4638      	mov	r0, r7
 801013c:	f7f0 fcfa 	bl	8000b34 <__addsf3>
 8010140:	4621      	mov	r1, r4
 8010142:	f7f0 fdff 	bl	8000d44 <__aeabi_fmul>
 8010146:	1c73      	adds	r3, r6, #1
 8010148:	4601      	mov	r1, r0
 801014a:	d133      	bne.n	80101b4 <atanf+0x198>
 801014c:	4620      	mov	r0, r4
 801014e:	f7f0 fcef 	bl	8000b30 <__aeabi_fsub>
 8010152:	e772      	b.n	801003a <atanf+0x1e>
 8010154:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010158:	f7f0 fcea 	bl	8000b30 <__aeabi_fsub>
 801015c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010160:	4605      	mov	r5, r0
 8010162:	4620      	mov	r0, r4
 8010164:	f7f0 fce6 	bl	8000b34 <__addsf3>
 8010168:	4601      	mov	r1, r0
 801016a:	4628      	mov	r0, r5
 801016c:	f7f0 fe9e 	bl	8000eac <__aeabi_fdiv>
 8010170:	2601      	movs	r6, #1
 8010172:	4604      	mov	r4, r0
 8010174:	e799      	b.n	80100aa <atanf+0x8e>
 8010176:	4b2a      	ldr	r3, [pc, #168]	; (8010220 <atanf+0x204>)
 8010178:	429d      	cmp	r5, r3
 801017a:	dc14      	bgt.n	80101a6 <atanf+0x18a>
 801017c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8010180:	f7f0 fcd6 	bl	8000b30 <__aeabi_fsub>
 8010184:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8010188:	4605      	mov	r5, r0
 801018a:	4620      	mov	r0, r4
 801018c:	f7f0 fdda 	bl	8000d44 <__aeabi_fmul>
 8010190:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010194:	f7f0 fcce 	bl	8000b34 <__addsf3>
 8010198:	4601      	mov	r1, r0
 801019a:	4628      	mov	r0, r5
 801019c:	f7f0 fe86 	bl	8000eac <__aeabi_fdiv>
 80101a0:	2602      	movs	r6, #2
 80101a2:	4604      	mov	r4, r0
 80101a4:	e781      	b.n	80100aa <atanf+0x8e>
 80101a6:	4601      	mov	r1, r0
 80101a8:	481e      	ldr	r0, [pc, #120]	; (8010224 <atanf+0x208>)
 80101aa:	f7f0 fe7f 	bl	8000eac <__aeabi_fdiv>
 80101ae:	2603      	movs	r6, #3
 80101b0:	4604      	mov	r4, r0
 80101b2:	e77a      	b.n	80100aa <atanf+0x8e>
 80101b4:	4b1c      	ldr	r3, [pc, #112]	; (8010228 <atanf+0x20c>)
 80101b6:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 80101ba:	f7f0 fcb9 	bl	8000b30 <__aeabi_fsub>
 80101be:	4621      	mov	r1, r4
 80101c0:	f7f0 fcb6 	bl	8000b30 <__aeabi_fsub>
 80101c4:	4b19      	ldr	r3, [pc, #100]	; (801022c <atanf+0x210>)
 80101c6:	4601      	mov	r1, r0
 80101c8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80101cc:	f7f0 fcb0 	bl	8000b30 <__aeabi_fsub>
 80101d0:	f1b8 0f00 	cmp.w	r8, #0
 80101d4:	4604      	mov	r4, r0
 80101d6:	f6bf af36 	bge.w	8010046 <atanf+0x2a>
 80101da:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80101de:	e72c      	b.n	801003a <atanf+0x1e>
 80101e0:	4c13      	ldr	r4, [pc, #76]	; (8010230 <atanf+0x214>)
 80101e2:	e730      	b.n	8010046 <atanf+0x2a>
 80101e4:	bfc90fdb 	.word	0xbfc90fdb
 80101e8:	3edfffff 	.word	0x3edfffff
 80101ec:	7149f2ca 	.word	0x7149f2ca
 80101f0:	3f97ffff 	.word	0x3f97ffff
 80101f4:	3c8569d7 	.word	0x3c8569d7
 80101f8:	3d4bda59 	.word	0x3d4bda59
 80101fc:	3d886b35 	.word	0x3d886b35
 8010200:	3dba2e6e 	.word	0x3dba2e6e
 8010204:	3e124925 	.word	0x3e124925
 8010208:	3eaaaaab 	.word	0x3eaaaaab
 801020c:	bd15a221 	.word	0xbd15a221
 8010210:	3d6ef16b 	.word	0x3d6ef16b
 8010214:	3d9d8795 	.word	0x3d9d8795
 8010218:	3de38e38 	.word	0x3de38e38
 801021c:	3e4ccccd 	.word	0x3e4ccccd
 8010220:	401bffff 	.word	0x401bffff
 8010224:	bf800000 	.word	0xbf800000
 8010228:	08013544 	.word	0x08013544
 801022c:	08013534 	.word	0x08013534
 8010230:	3fc90fdb 	.word	0x3fc90fdb

08010234 <cosf>:
 8010234:	b507      	push	{r0, r1, r2, lr}
 8010236:	4a18      	ldr	r2, [pc, #96]	; (8010298 <cosf+0x64>)
 8010238:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 801023c:	4293      	cmp	r3, r2
 801023e:	4601      	mov	r1, r0
 8010240:	dc03      	bgt.n	801024a <cosf+0x16>
 8010242:	2100      	movs	r1, #0
 8010244:	f001 fac4 	bl	80117d0 <__kernel_cosf>
 8010248:	e004      	b.n	8010254 <cosf+0x20>
 801024a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801024e:	db04      	blt.n	801025a <cosf+0x26>
 8010250:	f7f0 fc6e 	bl	8000b30 <__aeabi_fsub>
 8010254:	b003      	add	sp, #12
 8010256:	f85d fb04 	ldr.w	pc, [sp], #4
 801025a:	4669      	mov	r1, sp
 801025c:	f001 f908 	bl	8011470 <__ieee754_rem_pio2f>
 8010260:	f000 0203 	and.w	r2, r0, #3
 8010264:	2a01      	cmp	r2, #1
 8010266:	d005      	beq.n	8010274 <cosf+0x40>
 8010268:	2a02      	cmp	r2, #2
 801026a:	d00a      	beq.n	8010282 <cosf+0x4e>
 801026c:	b972      	cbnz	r2, 801028c <cosf+0x58>
 801026e:	9901      	ldr	r1, [sp, #4]
 8010270:	9800      	ldr	r0, [sp, #0]
 8010272:	e7e7      	b.n	8010244 <cosf+0x10>
 8010274:	9901      	ldr	r1, [sp, #4]
 8010276:	9800      	ldr	r0, [sp, #0]
 8010278:	f001 fde0 	bl	8011e3c <__kernel_sinf>
 801027c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8010280:	e7e8      	b.n	8010254 <cosf+0x20>
 8010282:	9901      	ldr	r1, [sp, #4]
 8010284:	9800      	ldr	r0, [sp, #0]
 8010286:	f001 faa3 	bl	80117d0 <__kernel_cosf>
 801028a:	e7f7      	b.n	801027c <cosf+0x48>
 801028c:	2201      	movs	r2, #1
 801028e:	9901      	ldr	r1, [sp, #4]
 8010290:	9800      	ldr	r0, [sp, #0]
 8010292:	f001 fdd3 	bl	8011e3c <__kernel_sinf>
 8010296:	e7dd      	b.n	8010254 <cosf+0x20>
 8010298:	3f490fd8 	.word	0x3f490fd8

0801029c <fabsf>:
 801029c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80102a0:	4770      	bx	lr
	...

080102a4 <sinf>:
 80102a4:	b507      	push	{r0, r1, r2, lr}
 80102a6:	4a19      	ldr	r2, [pc, #100]	; (801030c <sinf+0x68>)
 80102a8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80102ac:	4293      	cmp	r3, r2
 80102ae:	4601      	mov	r1, r0
 80102b0:	dc04      	bgt.n	80102bc <sinf+0x18>
 80102b2:	2200      	movs	r2, #0
 80102b4:	2100      	movs	r1, #0
 80102b6:	f001 fdc1 	bl	8011e3c <__kernel_sinf>
 80102ba:	e004      	b.n	80102c6 <sinf+0x22>
 80102bc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80102c0:	db04      	blt.n	80102cc <sinf+0x28>
 80102c2:	f7f0 fc35 	bl	8000b30 <__aeabi_fsub>
 80102c6:	b003      	add	sp, #12
 80102c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80102cc:	4669      	mov	r1, sp
 80102ce:	f001 f8cf 	bl	8011470 <__ieee754_rem_pio2f>
 80102d2:	f000 0003 	and.w	r0, r0, #3
 80102d6:	2801      	cmp	r0, #1
 80102d8:	d006      	beq.n	80102e8 <sinf+0x44>
 80102da:	2802      	cmp	r0, #2
 80102dc:	d009      	beq.n	80102f2 <sinf+0x4e>
 80102de:	b980      	cbnz	r0, 8010302 <sinf+0x5e>
 80102e0:	2201      	movs	r2, #1
 80102e2:	9901      	ldr	r1, [sp, #4]
 80102e4:	9800      	ldr	r0, [sp, #0]
 80102e6:	e7e6      	b.n	80102b6 <sinf+0x12>
 80102e8:	9901      	ldr	r1, [sp, #4]
 80102ea:	9800      	ldr	r0, [sp, #0]
 80102ec:	f001 fa70 	bl	80117d0 <__kernel_cosf>
 80102f0:	e7e9      	b.n	80102c6 <sinf+0x22>
 80102f2:	2201      	movs	r2, #1
 80102f4:	9901      	ldr	r1, [sp, #4]
 80102f6:	9800      	ldr	r0, [sp, #0]
 80102f8:	f001 fda0 	bl	8011e3c <__kernel_sinf>
 80102fc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8010300:	e7e1      	b.n	80102c6 <sinf+0x22>
 8010302:	9901      	ldr	r1, [sp, #4]
 8010304:	9800      	ldr	r0, [sp, #0]
 8010306:	f001 fa63 	bl	80117d0 <__kernel_cosf>
 801030a:	e7f7      	b.n	80102fc <sinf+0x58>
 801030c:	3f490fd8 	.word	0x3f490fd8

08010310 <pow>:
 8010310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010314:	461f      	mov	r7, r3
 8010316:	4680      	mov	r8, r0
 8010318:	4689      	mov	r9, r1
 801031a:	4616      	mov	r6, r2
 801031c:	f000 f91c 	bl	8010558 <__ieee754_pow>
 8010320:	4b4d      	ldr	r3, [pc, #308]	; (8010458 <pow+0x148>)
 8010322:	4604      	mov	r4, r0
 8010324:	f993 3000 	ldrsb.w	r3, [r3]
 8010328:	460d      	mov	r5, r1
 801032a:	3301      	adds	r3, #1
 801032c:	d015      	beq.n	801035a <pow+0x4a>
 801032e:	4632      	mov	r2, r6
 8010330:	463b      	mov	r3, r7
 8010332:	4630      	mov	r0, r6
 8010334:	4639      	mov	r1, r7
 8010336:	f7f0 fb69 	bl	8000a0c <__aeabi_dcmpun>
 801033a:	b970      	cbnz	r0, 801035a <pow+0x4a>
 801033c:	4642      	mov	r2, r8
 801033e:	464b      	mov	r3, r9
 8010340:	4640      	mov	r0, r8
 8010342:	4649      	mov	r1, r9
 8010344:	f7f0 fb62 	bl	8000a0c <__aeabi_dcmpun>
 8010348:	2200      	movs	r2, #0
 801034a:	2300      	movs	r3, #0
 801034c:	b148      	cbz	r0, 8010362 <pow+0x52>
 801034e:	4630      	mov	r0, r6
 8010350:	4639      	mov	r1, r7
 8010352:	f7f0 fb29 	bl	80009a8 <__aeabi_dcmpeq>
 8010356:	2800      	cmp	r0, #0
 8010358:	d17b      	bne.n	8010452 <pow+0x142>
 801035a:	4620      	mov	r0, r4
 801035c:	4629      	mov	r1, r5
 801035e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010362:	4640      	mov	r0, r8
 8010364:	4649      	mov	r1, r9
 8010366:	f7f0 fb1f 	bl	80009a8 <__aeabi_dcmpeq>
 801036a:	b1e0      	cbz	r0, 80103a6 <pow+0x96>
 801036c:	2200      	movs	r2, #0
 801036e:	2300      	movs	r3, #0
 8010370:	4630      	mov	r0, r6
 8010372:	4639      	mov	r1, r7
 8010374:	f7f0 fb18 	bl	80009a8 <__aeabi_dcmpeq>
 8010378:	2800      	cmp	r0, #0
 801037a:	d16a      	bne.n	8010452 <pow+0x142>
 801037c:	4630      	mov	r0, r6
 801037e:	4639      	mov	r1, r7
 8010380:	f001 fdd5 	bl	8011f2e <finite>
 8010384:	2800      	cmp	r0, #0
 8010386:	d0e8      	beq.n	801035a <pow+0x4a>
 8010388:	2200      	movs	r2, #0
 801038a:	2300      	movs	r3, #0
 801038c:	4630      	mov	r0, r6
 801038e:	4639      	mov	r1, r7
 8010390:	f7f0 fb14 	bl	80009bc <__aeabi_dcmplt>
 8010394:	2800      	cmp	r0, #0
 8010396:	d0e0      	beq.n	801035a <pow+0x4a>
 8010398:	f001 ff7e 	bl	8012298 <__errno>
 801039c:	2321      	movs	r3, #33	; 0x21
 801039e:	2400      	movs	r4, #0
 80103a0:	6003      	str	r3, [r0, #0]
 80103a2:	4d2e      	ldr	r5, [pc, #184]	; (801045c <pow+0x14c>)
 80103a4:	e7d9      	b.n	801035a <pow+0x4a>
 80103a6:	4620      	mov	r0, r4
 80103a8:	4629      	mov	r1, r5
 80103aa:	f001 fdc0 	bl	8011f2e <finite>
 80103ae:	bba8      	cbnz	r0, 801041c <pow+0x10c>
 80103b0:	4640      	mov	r0, r8
 80103b2:	4649      	mov	r1, r9
 80103b4:	f001 fdbb 	bl	8011f2e <finite>
 80103b8:	b380      	cbz	r0, 801041c <pow+0x10c>
 80103ba:	4630      	mov	r0, r6
 80103bc:	4639      	mov	r1, r7
 80103be:	f001 fdb6 	bl	8011f2e <finite>
 80103c2:	b358      	cbz	r0, 801041c <pow+0x10c>
 80103c4:	4622      	mov	r2, r4
 80103c6:	462b      	mov	r3, r5
 80103c8:	4620      	mov	r0, r4
 80103ca:	4629      	mov	r1, r5
 80103cc:	f7f0 fb1e 	bl	8000a0c <__aeabi_dcmpun>
 80103d0:	b160      	cbz	r0, 80103ec <pow+0xdc>
 80103d2:	f001 ff61 	bl	8012298 <__errno>
 80103d6:	2321      	movs	r3, #33	; 0x21
 80103d8:	2200      	movs	r2, #0
 80103da:	6003      	str	r3, [r0, #0]
 80103dc:	2300      	movs	r3, #0
 80103de:	4610      	mov	r0, r2
 80103e0:	4619      	mov	r1, r3
 80103e2:	f7f0 f9a3 	bl	800072c <__aeabi_ddiv>
 80103e6:	4604      	mov	r4, r0
 80103e8:	460d      	mov	r5, r1
 80103ea:	e7b6      	b.n	801035a <pow+0x4a>
 80103ec:	f001 ff54 	bl	8012298 <__errno>
 80103f0:	2322      	movs	r3, #34	; 0x22
 80103f2:	2200      	movs	r2, #0
 80103f4:	6003      	str	r3, [r0, #0]
 80103f6:	4649      	mov	r1, r9
 80103f8:	2300      	movs	r3, #0
 80103fa:	4640      	mov	r0, r8
 80103fc:	f7f0 fade 	bl	80009bc <__aeabi_dcmplt>
 8010400:	2400      	movs	r4, #0
 8010402:	b148      	cbz	r0, 8010418 <pow+0x108>
 8010404:	4630      	mov	r0, r6
 8010406:	4639      	mov	r1, r7
 8010408:	f001 fd9e 	bl	8011f48 <rint>
 801040c:	4632      	mov	r2, r6
 801040e:	463b      	mov	r3, r7
 8010410:	f7f0 faca 	bl	80009a8 <__aeabi_dcmpeq>
 8010414:	2800      	cmp	r0, #0
 8010416:	d0c4      	beq.n	80103a2 <pow+0x92>
 8010418:	4d11      	ldr	r5, [pc, #68]	; (8010460 <pow+0x150>)
 801041a:	e79e      	b.n	801035a <pow+0x4a>
 801041c:	2200      	movs	r2, #0
 801041e:	2300      	movs	r3, #0
 8010420:	4620      	mov	r0, r4
 8010422:	4629      	mov	r1, r5
 8010424:	f7f0 fac0 	bl	80009a8 <__aeabi_dcmpeq>
 8010428:	2800      	cmp	r0, #0
 801042a:	d096      	beq.n	801035a <pow+0x4a>
 801042c:	4640      	mov	r0, r8
 801042e:	4649      	mov	r1, r9
 8010430:	f001 fd7d 	bl	8011f2e <finite>
 8010434:	2800      	cmp	r0, #0
 8010436:	d090      	beq.n	801035a <pow+0x4a>
 8010438:	4630      	mov	r0, r6
 801043a:	4639      	mov	r1, r7
 801043c:	f001 fd77 	bl	8011f2e <finite>
 8010440:	2800      	cmp	r0, #0
 8010442:	d08a      	beq.n	801035a <pow+0x4a>
 8010444:	f001 ff28 	bl	8012298 <__errno>
 8010448:	2322      	movs	r3, #34	; 0x22
 801044a:	2400      	movs	r4, #0
 801044c:	2500      	movs	r5, #0
 801044e:	6003      	str	r3, [r0, #0]
 8010450:	e783      	b.n	801035a <pow+0x4a>
 8010452:	2400      	movs	r4, #0
 8010454:	4d03      	ldr	r5, [pc, #12]	; (8010464 <pow+0x154>)
 8010456:	e780      	b.n	801035a <pow+0x4a>
 8010458:	2000000d 	.word	0x2000000d
 801045c:	fff00000 	.word	0xfff00000
 8010460:	7ff00000 	.word	0x7ff00000
 8010464:	3ff00000 	.word	0x3ff00000

08010468 <sqrt>:
 8010468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801046a:	4606      	mov	r6, r0
 801046c:	460f      	mov	r7, r1
 801046e:	f000 fd89 	bl	8010f84 <__ieee754_sqrt>
 8010472:	4b12      	ldr	r3, [pc, #72]	; (80104bc <sqrt+0x54>)
 8010474:	4604      	mov	r4, r0
 8010476:	f993 3000 	ldrsb.w	r3, [r3]
 801047a:	460d      	mov	r5, r1
 801047c:	3301      	adds	r3, #1
 801047e:	d019      	beq.n	80104b4 <sqrt+0x4c>
 8010480:	4632      	mov	r2, r6
 8010482:	463b      	mov	r3, r7
 8010484:	4630      	mov	r0, r6
 8010486:	4639      	mov	r1, r7
 8010488:	f7f0 fac0 	bl	8000a0c <__aeabi_dcmpun>
 801048c:	b990      	cbnz	r0, 80104b4 <sqrt+0x4c>
 801048e:	2200      	movs	r2, #0
 8010490:	2300      	movs	r3, #0
 8010492:	4630      	mov	r0, r6
 8010494:	4639      	mov	r1, r7
 8010496:	f7f0 fa91 	bl	80009bc <__aeabi_dcmplt>
 801049a:	b158      	cbz	r0, 80104b4 <sqrt+0x4c>
 801049c:	f001 fefc 	bl	8012298 <__errno>
 80104a0:	2321      	movs	r3, #33	; 0x21
 80104a2:	2200      	movs	r2, #0
 80104a4:	6003      	str	r3, [r0, #0]
 80104a6:	2300      	movs	r3, #0
 80104a8:	4610      	mov	r0, r2
 80104aa:	4619      	mov	r1, r3
 80104ac:	f7f0 f93e 	bl	800072c <__aeabi_ddiv>
 80104b0:	4604      	mov	r4, r0
 80104b2:	460d      	mov	r5, r1
 80104b4:	4620      	mov	r0, r4
 80104b6:	4629      	mov	r1, r5
 80104b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80104ba:	bf00      	nop
 80104bc:	2000000d 	.word	0x2000000d

080104c0 <asinf>:
 80104c0:	b538      	push	{r3, r4, r5, lr}
 80104c2:	4604      	mov	r4, r0
 80104c4:	f000 fe0a 	bl	80110dc <__ieee754_asinf>
 80104c8:	4b0e      	ldr	r3, [pc, #56]	; (8010504 <asinf+0x44>)
 80104ca:	4605      	mov	r5, r0
 80104cc:	f993 3000 	ldrsb.w	r3, [r3]
 80104d0:	3301      	adds	r3, #1
 80104d2:	d015      	beq.n	8010500 <asinf+0x40>
 80104d4:	4621      	mov	r1, r4
 80104d6:	4620      	mov	r0, r4
 80104d8:	f7f0 fdfa 	bl	80010d0 <__aeabi_fcmpun>
 80104dc:	b980      	cbnz	r0, 8010500 <asinf+0x40>
 80104de:	4620      	mov	r0, r4
 80104e0:	f7ff fedc 	bl	801029c <fabsf>
 80104e4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80104e8:	f7f0 fde8 	bl	80010bc <__aeabi_fcmpgt>
 80104ec:	b140      	cbz	r0, 8010500 <asinf+0x40>
 80104ee:	f001 fed3 	bl	8012298 <__errno>
 80104f2:	2321      	movs	r3, #33	; 0x21
 80104f4:	6003      	str	r3, [r0, #0]
 80104f6:	4804      	ldr	r0, [pc, #16]	; (8010508 <asinf+0x48>)
 80104f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104fc:	f001 be78 	b.w	80121f0 <nanf>
 8010500:	4628      	mov	r0, r5
 8010502:	bd38      	pop	{r3, r4, r5, pc}
 8010504:	2000000d 	.word	0x2000000d
 8010508:	08013a37 	.word	0x08013a37

0801050c <atan2f>:
 801050c:	f000 bf2a 	b.w	8011364 <__ieee754_atan2f>

08010510 <sqrtf>:
 8010510:	b538      	push	{r3, r4, r5, lr}
 8010512:	4605      	mov	r5, r0
 8010514:	f001 f90a 	bl	801172c <__ieee754_sqrtf>
 8010518:	4b0d      	ldr	r3, [pc, #52]	; (8010550 <sqrtf+0x40>)
 801051a:	4604      	mov	r4, r0
 801051c:	f993 3000 	ldrsb.w	r3, [r3]
 8010520:	3301      	adds	r3, #1
 8010522:	d012      	beq.n	801054a <sqrtf+0x3a>
 8010524:	4629      	mov	r1, r5
 8010526:	4628      	mov	r0, r5
 8010528:	f7f0 fdd2 	bl	80010d0 <__aeabi_fcmpun>
 801052c:	b968      	cbnz	r0, 801054a <sqrtf+0x3a>
 801052e:	2100      	movs	r1, #0
 8010530:	4628      	mov	r0, r5
 8010532:	f7f0 fda5 	bl	8001080 <__aeabi_fcmplt>
 8010536:	b140      	cbz	r0, 801054a <sqrtf+0x3a>
 8010538:	f001 feae 	bl	8012298 <__errno>
 801053c:	2321      	movs	r3, #33	; 0x21
 801053e:	2100      	movs	r1, #0
 8010540:	6003      	str	r3, [r0, #0]
 8010542:	4608      	mov	r0, r1
 8010544:	f7f0 fcb2 	bl	8000eac <__aeabi_fdiv>
 8010548:	4604      	mov	r4, r0
 801054a:	4620      	mov	r0, r4
 801054c:	bd38      	pop	{r3, r4, r5, pc}
 801054e:	bf00      	nop
 8010550:	2000000d 	.word	0x2000000d
 8010554:	00000000 	.word	0x00000000

08010558 <__ieee754_pow>:
 8010558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801055c:	b093      	sub	sp, #76	; 0x4c
 801055e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010562:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 8010566:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 801056a:	ea55 0302 	orrs.w	r3, r5, r2
 801056e:	4607      	mov	r7, r0
 8010570:	4688      	mov	r8, r1
 8010572:	f000 84bf 	beq.w	8010ef4 <__ieee754_pow+0x99c>
 8010576:	4b7e      	ldr	r3, [pc, #504]	; (8010770 <__ieee754_pow+0x218>)
 8010578:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 801057c:	429c      	cmp	r4, r3
 801057e:	4689      	mov	r9, r1
 8010580:	4682      	mov	sl, r0
 8010582:	dc09      	bgt.n	8010598 <__ieee754_pow+0x40>
 8010584:	d103      	bne.n	801058e <__ieee754_pow+0x36>
 8010586:	b978      	cbnz	r0, 80105a8 <__ieee754_pow+0x50>
 8010588:	42a5      	cmp	r5, r4
 801058a:	dd02      	ble.n	8010592 <__ieee754_pow+0x3a>
 801058c:	e00c      	b.n	80105a8 <__ieee754_pow+0x50>
 801058e:	429d      	cmp	r5, r3
 8010590:	dc02      	bgt.n	8010598 <__ieee754_pow+0x40>
 8010592:	429d      	cmp	r5, r3
 8010594:	d10e      	bne.n	80105b4 <__ieee754_pow+0x5c>
 8010596:	b16a      	cbz	r2, 80105b4 <__ieee754_pow+0x5c>
 8010598:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801059c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80105a0:	ea54 030a 	orrs.w	r3, r4, sl
 80105a4:	f000 84a6 	beq.w	8010ef4 <__ieee754_pow+0x99c>
 80105a8:	4872      	ldr	r0, [pc, #456]	; (8010774 <__ieee754_pow+0x21c>)
 80105aa:	b013      	add	sp, #76	; 0x4c
 80105ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105b0:	f001 bcc4 	b.w	8011f3c <nan>
 80105b4:	f1b9 0f00 	cmp.w	r9, #0
 80105b8:	da39      	bge.n	801062e <__ieee754_pow+0xd6>
 80105ba:	4b6f      	ldr	r3, [pc, #444]	; (8010778 <__ieee754_pow+0x220>)
 80105bc:	429d      	cmp	r5, r3
 80105be:	dc54      	bgt.n	801066a <__ieee754_pow+0x112>
 80105c0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80105c4:	429d      	cmp	r5, r3
 80105c6:	f340 84a6 	ble.w	8010f16 <__ieee754_pow+0x9be>
 80105ca:	152b      	asrs	r3, r5, #20
 80105cc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80105d0:	2b14      	cmp	r3, #20
 80105d2:	dd0f      	ble.n	80105f4 <__ieee754_pow+0x9c>
 80105d4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80105d8:	fa22 f103 	lsr.w	r1, r2, r3
 80105dc:	fa01 f303 	lsl.w	r3, r1, r3
 80105e0:	4293      	cmp	r3, r2
 80105e2:	f040 8498 	bne.w	8010f16 <__ieee754_pow+0x9be>
 80105e6:	f001 0101 	and.w	r1, r1, #1
 80105ea:	f1c1 0302 	rsb	r3, r1, #2
 80105ee:	9300      	str	r3, [sp, #0]
 80105f0:	b182      	cbz	r2, 8010614 <__ieee754_pow+0xbc>
 80105f2:	e05e      	b.n	80106b2 <__ieee754_pow+0x15a>
 80105f4:	2a00      	cmp	r2, #0
 80105f6:	d15a      	bne.n	80106ae <__ieee754_pow+0x156>
 80105f8:	f1c3 0314 	rsb	r3, r3, #20
 80105fc:	fa45 f103 	asr.w	r1, r5, r3
 8010600:	fa01 f303 	lsl.w	r3, r1, r3
 8010604:	42ab      	cmp	r3, r5
 8010606:	f040 8483 	bne.w	8010f10 <__ieee754_pow+0x9b8>
 801060a:	f001 0101 	and.w	r1, r1, #1
 801060e:	f1c1 0302 	rsb	r3, r1, #2
 8010612:	9300      	str	r3, [sp, #0]
 8010614:	4b59      	ldr	r3, [pc, #356]	; (801077c <__ieee754_pow+0x224>)
 8010616:	429d      	cmp	r5, r3
 8010618:	d130      	bne.n	801067c <__ieee754_pow+0x124>
 801061a:	2e00      	cmp	r6, #0
 801061c:	f280 8474 	bge.w	8010f08 <__ieee754_pow+0x9b0>
 8010620:	463a      	mov	r2, r7
 8010622:	4643      	mov	r3, r8
 8010624:	2000      	movs	r0, #0
 8010626:	4955      	ldr	r1, [pc, #340]	; (801077c <__ieee754_pow+0x224>)
 8010628:	f7f0 f880 	bl	800072c <__aeabi_ddiv>
 801062c:	e02f      	b.n	801068e <__ieee754_pow+0x136>
 801062e:	2300      	movs	r3, #0
 8010630:	9300      	str	r3, [sp, #0]
 8010632:	2a00      	cmp	r2, #0
 8010634:	d13d      	bne.n	80106b2 <__ieee754_pow+0x15a>
 8010636:	4b4e      	ldr	r3, [pc, #312]	; (8010770 <__ieee754_pow+0x218>)
 8010638:	429d      	cmp	r5, r3
 801063a:	d1eb      	bne.n	8010614 <__ieee754_pow+0xbc>
 801063c:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8010640:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010644:	ea53 030a 	orrs.w	r3, r3, sl
 8010648:	f000 8454 	beq.w	8010ef4 <__ieee754_pow+0x99c>
 801064c:	4b4c      	ldr	r3, [pc, #304]	; (8010780 <__ieee754_pow+0x228>)
 801064e:	429c      	cmp	r4, r3
 8010650:	dd0d      	ble.n	801066e <__ieee754_pow+0x116>
 8010652:	2e00      	cmp	r6, #0
 8010654:	f280 8454 	bge.w	8010f00 <__ieee754_pow+0x9a8>
 8010658:	f04f 0b00 	mov.w	fp, #0
 801065c:	f04f 0c00 	mov.w	ip, #0
 8010660:	4658      	mov	r0, fp
 8010662:	4661      	mov	r1, ip
 8010664:	b013      	add	sp, #76	; 0x4c
 8010666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801066a:	2302      	movs	r3, #2
 801066c:	e7e0      	b.n	8010630 <__ieee754_pow+0xd8>
 801066e:	2e00      	cmp	r6, #0
 8010670:	daf2      	bge.n	8010658 <__ieee754_pow+0x100>
 8010672:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8010676:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 801067a:	e7f1      	b.n	8010660 <__ieee754_pow+0x108>
 801067c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8010680:	d108      	bne.n	8010694 <__ieee754_pow+0x13c>
 8010682:	463a      	mov	r2, r7
 8010684:	4643      	mov	r3, r8
 8010686:	4638      	mov	r0, r7
 8010688:	4641      	mov	r1, r8
 801068a:	f7ef ff25 	bl	80004d8 <__aeabi_dmul>
 801068e:	4683      	mov	fp, r0
 8010690:	468c      	mov	ip, r1
 8010692:	e7e5      	b.n	8010660 <__ieee754_pow+0x108>
 8010694:	4b3b      	ldr	r3, [pc, #236]	; (8010784 <__ieee754_pow+0x22c>)
 8010696:	429e      	cmp	r6, r3
 8010698:	d10b      	bne.n	80106b2 <__ieee754_pow+0x15a>
 801069a:	f1b9 0f00 	cmp.w	r9, #0
 801069e:	db08      	blt.n	80106b2 <__ieee754_pow+0x15a>
 80106a0:	4638      	mov	r0, r7
 80106a2:	4641      	mov	r1, r8
 80106a4:	b013      	add	sp, #76	; 0x4c
 80106a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106aa:	f000 bc6b 	b.w	8010f84 <__ieee754_sqrt>
 80106ae:	2300      	movs	r3, #0
 80106b0:	9300      	str	r3, [sp, #0]
 80106b2:	4638      	mov	r0, r7
 80106b4:	4641      	mov	r1, r8
 80106b6:	f001 fc37 	bl	8011f28 <fabs>
 80106ba:	4683      	mov	fp, r0
 80106bc:	468c      	mov	ip, r1
 80106be:	f1ba 0f00 	cmp.w	sl, #0
 80106c2:	d129      	bne.n	8010718 <__ieee754_pow+0x1c0>
 80106c4:	b124      	cbz	r4, 80106d0 <__ieee754_pow+0x178>
 80106c6:	4b2d      	ldr	r3, [pc, #180]	; (801077c <__ieee754_pow+0x224>)
 80106c8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 80106cc:	429a      	cmp	r2, r3
 80106ce:	d123      	bne.n	8010718 <__ieee754_pow+0x1c0>
 80106d0:	2e00      	cmp	r6, #0
 80106d2:	da07      	bge.n	80106e4 <__ieee754_pow+0x18c>
 80106d4:	465a      	mov	r2, fp
 80106d6:	4663      	mov	r3, ip
 80106d8:	2000      	movs	r0, #0
 80106da:	4928      	ldr	r1, [pc, #160]	; (801077c <__ieee754_pow+0x224>)
 80106dc:	f7f0 f826 	bl	800072c <__aeabi_ddiv>
 80106e0:	4683      	mov	fp, r0
 80106e2:	468c      	mov	ip, r1
 80106e4:	f1b9 0f00 	cmp.w	r9, #0
 80106e8:	daba      	bge.n	8010660 <__ieee754_pow+0x108>
 80106ea:	9b00      	ldr	r3, [sp, #0]
 80106ec:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80106f0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80106f4:	4323      	orrs	r3, r4
 80106f6:	d108      	bne.n	801070a <__ieee754_pow+0x1b2>
 80106f8:	465a      	mov	r2, fp
 80106fa:	4663      	mov	r3, ip
 80106fc:	4658      	mov	r0, fp
 80106fe:	4661      	mov	r1, ip
 8010700:	f7ef fd32 	bl	8000168 <__aeabi_dsub>
 8010704:	4602      	mov	r2, r0
 8010706:	460b      	mov	r3, r1
 8010708:	e78e      	b.n	8010628 <__ieee754_pow+0xd0>
 801070a:	9b00      	ldr	r3, [sp, #0]
 801070c:	2b01      	cmp	r3, #1
 801070e:	d1a7      	bne.n	8010660 <__ieee754_pow+0x108>
 8010710:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8010714:	469c      	mov	ip, r3
 8010716:	e7a3      	b.n	8010660 <__ieee754_pow+0x108>
 8010718:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 801071c:	3b01      	subs	r3, #1
 801071e:	930c      	str	r3, [sp, #48]	; 0x30
 8010720:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010722:	9b00      	ldr	r3, [sp, #0]
 8010724:	4313      	orrs	r3, r2
 8010726:	d104      	bne.n	8010732 <__ieee754_pow+0x1da>
 8010728:	463a      	mov	r2, r7
 801072a:	4643      	mov	r3, r8
 801072c:	4638      	mov	r0, r7
 801072e:	4641      	mov	r1, r8
 8010730:	e7e6      	b.n	8010700 <__ieee754_pow+0x1a8>
 8010732:	4b15      	ldr	r3, [pc, #84]	; (8010788 <__ieee754_pow+0x230>)
 8010734:	429d      	cmp	r5, r3
 8010736:	f340 80f9 	ble.w	801092c <__ieee754_pow+0x3d4>
 801073a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801073e:	429d      	cmp	r5, r3
 8010740:	4b0f      	ldr	r3, [pc, #60]	; (8010780 <__ieee754_pow+0x228>)
 8010742:	dd09      	ble.n	8010758 <__ieee754_pow+0x200>
 8010744:	429c      	cmp	r4, r3
 8010746:	dc0c      	bgt.n	8010762 <__ieee754_pow+0x20a>
 8010748:	2e00      	cmp	r6, #0
 801074a:	da85      	bge.n	8010658 <__ieee754_pow+0x100>
 801074c:	a306      	add	r3, pc, #24	; (adr r3, 8010768 <__ieee754_pow+0x210>)
 801074e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010752:	4610      	mov	r0, r2
 8010754:	4619      	mov	r1, r3
 8010756:	e798      	b.n	801068a <__ieee754_pow+0x132>
 8010758:	429c      	cmp	r4, r3
 801075a:	dbf5      	blt.n	8010748 <__ieee754_pow+0x1f0>
 801075c:	4b07      	ldr	r3, [pc, #28]	; (801077c <__ieee754_pow+0x224>)
 801075e:	429c      	cmp	r4, r3
 8010760:	dd14      	ble.n	801078c <__ieee754_pow+0x234>
 8010762:	2e00      	cmp	r6, #0
 8010764:	dcf2      	bgt.n	801074c <__ieee754_pow+0x1f4>
 8010766:	e777      	b.n	8010658 <__ieee754_pow+0x100>
 8010768:	8800759c 	.word	0x8800759c
 801076c:	7e37e43c 	.word	0x7e37e43c
 8010770:	7ff00000 	.word	0x7ff00000
 8010774:	08013a37 	.word	0x08013a37
 8010778:	433fffff 	.word	0x433fffff
 801077c:	3ff00000 	.word	0x3ff00000
 8010780:	3fefffff 	.word	0x3fefffff
 8010784:	3fe00000 	.word	0x3fe00000
 8010788:	41e00000 	.word	0x41e00000
 801078c:	4661      	mov	r1, ip
 801078e:	2200      	movs	r2, #0
 8010790:	4658      	mov	r0, fp
 8010792:	4b61      	ldr	r3, [pc, #388]	; (8010918 <__ieee754_pow+0x3c0>)
 8010794:	f7ef fce8 	bl	8000168 <__aeabi_dsub>
 8010798:	a355      	add	r3, pc, #340	; (adr r3, 80108f0 <__ieee754_pow+0x398>)
 801079a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801079e:	4604      	mov	r4, r0
 80107a0:	460d      	mov	r5, r1
 80107a2:	f7ef fe99 	bl	80004d8 <__aeabi_dmul>
 80107a6:	a354      	add	r3, pc, #336	; (adr r3, 80108f8 <__ieee754_pow+0x3a0>)
 80107a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ac:	4606      	mov	r6, r0
 80107ae:	460f      	mov	r7, r1
 80107b0:	4620      	mov	r0, r4
 80107b2:	4629      	mov	r1, r5
 80107b4:	f7ef fe90 	bl	80004d8 <__aeabi_dmul>
 80107b8:	2200      	movs	r2, #0
 80107ba:	4682      	mov	sl, r0
 80107bc:	468b      	mov	fp, r1
 80107be:	4620      	mov	r0, r4
 80107c0:	4629      	mov	r1, r5
 80107c2:	4b56      	ldr	r3, [pc, #344]	; (801091c <__ieee754_pow+0x3c4>)
 80107c4:	f7ef fe88 	bl	80004d8 <__aeabi_dmul>
 80107c8:	4602      	mov	r2, r0
 80107ca:	460b      	mov	r3, r1
 80107cc:	a14c      	add	r1, pc, #304	; (adr r1, 8010900 <__ieee754_pow+0x3a8>)
 80107ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80107d2:	f7ef fcc9 	bl	8000168 <__aeabi_dsub>
 80107d6:	4622      	mov	r2, r4
 80107d8:	462b      	mov	r3, r5
 80107da:	f7ef fe7d 	bl	80004d8 <__aeabi_dmul>
 80107de:	4602      	mov	r2, r0
 80107e0:	460b      	mov	r3, r1
 80107e2:	2000      	movs	r0, #0
 80107e4:	494e      	ldr	r1, [pc, #312]	; (8010920 <__ieee754_pow+0x3c8>)
 80107e6:	f7ef fcbf 	bl	8000168 <__aeabi_dsub>
 80107ea:	4622      	mov	r2, r4
 80107ec:	462b      	mov	r3, r5
 80107ee:	4680      	mov	r8, r0
 80107f0:	4689      	mov	r9, r1
 80107f2:	4620      	mov	r0, r4
 80107f4:	4629      	mov	r1, r5
 80107f6:	f7ef fe6f 	bl	80004d8 <__aeabi_dmul>
 80107fa:	4602      	mov	r2, r0
 80107fc:	460b      	mov	r3, r1
 80107fe:	4640      	mov	r0, r8
 8010800:	4649      	mov	r1, r9
 8010802:	f7ef fe69 	bl	80004d8 <__aeabi_dmul>
 8010806:	a340      	add	r3, pc, #256	; (adr r3, 8010908 <__ieee754_pow+0x3b0>)
 8010808:	e9d3 2300 	ldrd	r2, r3, [r3]
 801080c:	f7ef fe64 	bl	80004d8 <__aeabi_dmul>
 8010810:	4602      	mov	r2, r0
 8010812:	460b      	mov	r3, r1
 8010814:	4650      	mov	r0, sl
 8010816:	4659      	mov	r1, fp
 8010818:	f7ef fca6 	bl	8000168 <__aeabi_dsub>
 801081c:	f04f 0a00 	mov.w	sl, #0
 8010820:	4602      	mov	r2, r0
 8010822:	460b      	mov	r3, r1
 8010824:	4604      	mov	r4, r0
 8010826:	460d      	mov	r5, r1
 8010828:	4630      	mov	r0, r6
 801082a:	4639      	mov	r1, r7
 801082c:	f7ef fc9e 	bl	800016c <__adddf3>
 8010830:	4632      	mov	r2, r6
 8010832:	463b      	mov	r3, r7
 8010834:	4650      	mov	r0, sl
 8010836:	468b      	mov	fp, r1
 8010838:	f7ef fc96 	bl	8000168 <__aeabi_dsub>
 801083c:	4602      	mov	r2, r0
 801083e:	460b      	mov	r3, r1
 8010840:	4620      	mov	r0, r4
 8010842:	4629      	mov	r1, r5
 8010844:	f7ef fc90 	bl	8000168 <__aeabi_dsub>
 8010848:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801084c:	9b00      	ldr	r3, [sp, #0]
 801084e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010850:	3b01      	subs	r3, #1
 8010852:	4313      	orrs	r3, r2
 8010854:	f04f 0600 	mov.w	r6, #0
 8010858:	f04f 0200 	mov.w	r2, #0
 801085c:	bf0c      	ite	eq
 801085e:	4b31      	ldreq	r3, [pc, #196]	; (8010924 <__ieee754_pow+0x3cc>)
 8010860:	4b2d      	ldrne	r3, [pc, #180]	; (8010918 <__ieee754_pow+0x3c0>)
 8010862:	4604      	mov	r4, r0
 8010864:	460d      	mov	r5, r1
 8010866:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801086a:	e9cd 2300 	strd	r2, r3, [sp]
 801086e:	4632      	mov	r2, r6
 8010870:	463b      	mov	r3, r7
 8010872:	f7ef fc79 	bl	8000168 <__aeabi_dsub>
 8010876:	4652      	mov	r2, sl
 8010878:	465b      	mov	r3, fp
 801087a:	f7ef fe2d 	bl	80004d8 <__aeabi_dmul>
 801087e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010882:	4680      	mov	r8, r0
 8010884:	4689      	mov	r9, r1
 8010886:	4620      	mov	r0, r4
 8010888:	4629      	mov	r1, r5
 801088a:	f7ef fe25 	bl	80004d8 <__aeabi_dmul>
 801088e:	4602      	mov	r2, r0
 8010890:	460b      	mov	r3, r1
 8010892:	4640      	mov	r0, r8
 8010894:	4649      	mov	r1, r9
 8010896:	f7ef fc69 	bl	800016c <__adddf3>
 801089a:	4632      	mov	r2, r6
 801089c:	463b      	mov	r3, r7
 801089e:	4680      	mov	r8, r0
 80108a0:	4689      	mov	r9, r1
 80108a2:	4650      	mov	r0, sl
 80108a4:	4659      	mov	r1, fp
 80108a6:	f7ef fe17 	bl	80004d8 <__aeabi_dmul>
 80108aa:	4604      	mov	r4, r0
 80108ac:	460d      	mov	r5, r1
 80108ae:	460b      	mov	r3, r1
 80108b0:	4602      	mov	r2, r0
 80108b2:	4649      	mov	r1, r9
 80108b4:	4640      	mov	r0, r8
 80108b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80108ba:	f7ef fc57 	bl	800016c <__adddf3>
 80108be:	4b1a      	ldr	r3, [pc, #104]	; (8010928 <__ieee754_pow+0x3d0>)
 80108c0:	4682      	mov	sl, r0
 80108c2:	4299      	cmp	r1, r3
 80108c4:	460f      	mov	r7, r1
 80108c6:	460e      	mov	r6, r1
 80108c8:	f340 82ed 	ble.w	8010ea6 <__ieee754_pow+0x94e>
 80108cc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80108d0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80108d4:	4303      	orrs	r3, r0
 80108d6:	f000 81e7 	beq.w	8010ca8 <__ieee754_pow+0x750>
 80108da:	a30d      	add	r3, pc, #52	; (adr r3, 8010910 <__ieee754_pow+0x3b8>)
 80108dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80108e4:	f7ef fdf8 	bl	80004d8 <__aeabi_dmul>
 80108e8:	a309      	add	r3, pc, #36	; (adr r3, 8010910 <__ieee754_pow+0x3b8>)
 80108ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108ee:	e6cc      	b.n	801068a <__ieee754_pow+0x132>
 80108f0:	60000000 	.word	0x60000000
 80108f4:	3ff71547 	.word	0x3ff71547
 80108f8:	f85ddf44 	.word	0xf85ddf44
 80108fc:	3e54ae0b 	.word	0x3e54ae0b
 8010900:	55555555 	.word	0x55555555
 8010904:	3fd55555 	.word	0x3fd55555
 8010908:	652b82fe 	.word	0x652b82fe
 801090c:	3ff71547 	.word	0x3ff71547
 8010910:	8800759c 	.word	0x8800759c
 8010914:	7e37e43c 	.word	0x7e37e43c
 8010918:	3ff00000 	.word	0x3ff00000
 801091c:	3fd00000 	.word	0x3fd00000
 8010920:	3fe00000 	.word	0x3fe00000
 8010924:	bff00000 	.word	0xbff00000
 8010928:	408fffff 	.word	0x408fffff
 801092c:	4bd4      	ldr	r3, [pc, #848]	; (8010c80 <__ieee754_pow+0x728>)
 801092e:	2200      	movs	r2, #0
 8010930:	ea09 0303 	and.w	r3, r9, r3
 8010934:	b943      	cbnz	r3, 8010948 <__ieee754_pow+0x3f0>
 8010936:	4658      	mov	r0, fp
 8010938:	4661      	mov	r1, ip
 801093a:	4bd2      	ldr	r3, [pc, #840]	; (8010c84 <__ieee754_pow+0x72c>)
 801093c:	f7ef fdcc 	bl	80004d8 <__aeabi_dmul>
 8010940:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010944:	4683      	mov	fp, r0
 8010946:	460c      	mov	r4, r1
 8010948:	1523      	asrs	r3, r4, #20
 801094a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801094e:	4413      	add	r3, r2
 8010950:	930b      	str	r3, [sp, #44]	; 0x2c
 8010952:	4bcd      	ldr	r3, [pc, #820]	; (8010c88 <__ieee754_pow+0x730>)
 8010954:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010958:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801095c:	429c      	cmp	r4, r3
 801095e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010962:	dd08      	ble.n	8010976 <__ieee754_pow+0x41e>
 8010964:	4bc9      	ldr	r3, [pc, #804]	; (8010c8c <__ieee754_pow+0x734>)
 8010966:	429c      	cmp	r4, r3
 8010968:	f340 819c 	ble.w	8010ca4 <__ieee754_pow+0x74c>
 801096c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801096e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010972:	3301      	adds	r3, #1
 8010974:	930b      	str	r3, [sp, #44]	; 0x2c
 8010976:	2600      	movs	r6, #0
 8010978:	00f3      	lsls	r3, r6, #3
 801097a:	930d      	str	r3, [sp, #52]	; 0x34
 801097c:	4bc4      	ldr	r3, [pc, #784]	; (8010c90 <__ieee754_pow+0x738>)
 801097e:	4658      	mov	r0, fp
 8010980:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010984:	e9d3 3400 	ldrd	r3, r4, [r3]
 8010988:	4629      	mov	r1, r5
 801098a:	461a      	mov	r2, r3
 801098c:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8010990:	4623      	mov	r3, r4
 8010992:	f7ef fbe9 	bl	8000168 <__aeabi_dsub>
 8010996:	46da      	mov	sl, fp
 8010998:	462b      	mov	r3, r5
 801099a:	4652      	mov	r2, sl
 801099c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80109a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80109a4:	f7ef fbe2 	bl	800016c <__adddf3>
 80109a8:	4602      	mov	r2, r0
 80109aa:	460b      	mov	r3, r1
 80109ac:	2000      	movs	r0, #0
 80109ae:	49b9      	ldr	r1, [pc, #740]	; (8010c94 <__ieee754_pow+0x73c>)
 80109b0:	f7ef febc 	bl	800072c <__aeabi_ddiv>
 80109b4:	4602      	mov	r2, r0
 80109b6:	460b      	mov	r3, r1
 80109b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80109bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80109c0:	f7ef fd8a 	bl	80004d8 <__aeabi_dmul>
 80109c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80109c8:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80109cc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80109d0:	2300      	movs	r3, #0
 80109d2:	2200      	movs	r2, #0
 80109d4:	46ab      	mov	fp, r5
 80109d6:	106d      	asrs	r5, r5, #1
 80109d8:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80109dc:	9304      	str	r3, [sp, #16]
 80109de:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80109e2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80109e6:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80109ea:	4640      	mov	r0, r8
 80109ec:	4649      	mov	r1, r9
 80109ee:	4614      	mov	r4, r2
 80109f0:	461d      	mov	r5, r3
 80109f2:	f7ef fd71 	bl	80004d8 <__aeabi_dmul>
 80109f6:	4602      	mov	r2, r0
 80109f8:	460b      	mov	r3, r1
 80109fa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80109fe:	f7ef fbb3 	bl	8000168 <__aeabi_dsub>
 8010a02:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010a06:	4606      	mov	r6, r0
 8010a08:	460f      	mov	r7, r1
 8010a0a:	4620      	mov	r0, r4
 8010a0c:	4629      	mov	r1, r5
 8010a0e:	f7ef fbab 	bl	8000168 <__aeabi_dsub>
 8010a12:	4602      	mov	r2, r0
 8010a14:	460b      	mov	r3, r1
 8010a16:	4650      	mov	r0, sl
 8010a18:	4659      	mov	r1, fp
 8010a1a:	f7ef fba5 	bl	8000168 <__aeabi_dsub>
 8010a1e:	4642      	mov	r2, r8
 8010a20:	464b      	mov	r3, r9
 8010a22:	f7ef fd59 	bl	80004d8 <__aeabi_dmul>
 8010a26:	4602      	mov	r2, r0
 8010a28:	460b      	mov	r3, r1
 8010a2a:	4630      	mov	r0, r6
 8010a2c:	4639      	mov	r1, r7
 8010a2e:	f7ef fb9b 	bl	8000168 <__aeabi_dsub>
 8010a32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010a36:	f7ef fd4f 	bl	80004d8 <__aeabi_dmul>
 8010a3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010a3e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010a42:	4610      	mov	r0, r2
 8010a44:	4619      	mov	r1, r3
 8010a46:	f7ef fd47 	bl	80004d8 <__aeabi_dmul>
 8010a4a:	a37b      	add	r3, pc, #492	; (adr r3, 8010c38 <__ieee754_pow+0x6e0>)
 8010a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a50:	4604      	mov	r4, r0
 8010a52:	460d      	mov	r5, r1
 8010a54:	f7ef fd40 	bl	80004d8 <__aeabi_dmul>
 8010a58:	a379      	add	r3, pc, #484	; (adr r3, 8010c40 <__ieee754_pow+0x6e8>)
 8010a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a5e:	f7ef fb85 	bl	800016c <__adddf3>
 8010a62:	4622      	mov	r2, r4
 8010a64:	462b      	mov	r3, r5
 8010a66:	f7ef fd37 	bl	80004d8 <__aeabi_dmul>
 8010a6a:	a377      	add	r3, pc, #476	; (adr r3, 8010c48 <__ieee754_pow+0x6f0>)
 8010a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a70:	f7ef fb7c 	bl	800016c <__adddf3>
 8010a74:	4622      	mov	r2, r4
 8010a76:	462b      	mov	r3, r5
 8010a78:	f7ef fd2e 	bl	80004d8 <__aeabi_dmul>
 8010a7c:	a374      	add	r3, pc, #464	; (adr r3, 8010c50 <__ieee754_pow+0x6f8>)
 8010a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a82:	f7ef fb73 	bl	800016c <__adddf3>
 8010a86:	4622      	mov	r2, r4
 8010a88:	462b      	mov	r3, r5
 8010a8a:	f7ef fd25 	bl	80004d8 <__aeabi_dmul>
 8010a8e:	a372      	add	r3, pc, #456	; (adr r3, 8010c58 <__ieee754_pow+0x700>)
 8010a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a94:	f7ef fb6a 	bl	800016c <__adddf3>
 8010a98:	4622      	mov	r2, r4
 8010a9a:	462b      	mov	r3, r5
 8010a9c:	f7ef fd1c 	bl	80004d8 <__aeabi_dmul>
 8010aa0:	a36f      	add	r3, pc, #444	; (adr r3, 8010c60 <__ieee754_pow+0x708>)
 8010aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aa6:	f7ef fb61 	bl	800016c <__adddf3>
 8010aaa:	4622      	mov	r2, r4
 8010aac:	4606      	mov	r6, r0
 8010aae:	460f      	mov	r7, r1
 8010ab0:	462b      	mov	r3, r5
 8010ab2:	4620      	mov	r0, r4
 8010ab4:	4629      	mov	r1, r5
 8010ab6:	f7ef fd0f 	bl	80004d8 <__aeabi_dmul>
 8010aba:	4602      	mov	r2, r0
 8010abc:	460b      	mov	r3, r1
 8010abe:	4630      	mov	r0, r6
 8010ac0:	4639      	mov	r1, r7
 8010ac2:	f7ef fd09 	bl	80004d8 <__aeabi_dmul>
 8010ac6:	4604      	mov	r4, r0
 8010ac8:	460d      	mov	r5, r1
 8010aca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010ace:	4642      	mov	r2, r8
 8010ad0:	464b      	mov	r3, r9
 8010ad2:	f7ef fb4b 	bl	800016c <__adddf3>
 8010ad6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010ada:	f7ef fcfd 	bl	80004d8 <__aeabi_dmul>
 8010ade:	4622      	mov	r2, r4
 8010ae0:	462b      	mov	r3, r5
 8010ae2:	f7ef fb43 	bl	800016c <__adddf3>
 8010ae6:	4642      	mov	r2, r8
 8010ae8:	4606      	mov	r6, r0
 8010aea:	460f      	mov	r7, r1
 8010aec:	464b      	mov	r3, r9
 8010aee:	4640      	mov	r0, r8
 8010af0:	4649      	mov	r1, r9
 8010af2:	f7ef fcf1 	bl	80004d8 <__aeabi_dmul>
 8010af6:	2200      	movs	r2, #0
 8010af8:	4b67      	ldr	r3, [pc, #412]	; (8010c98 <__ieee754_pow+0x740>)
 8010afa:	4682      	mov	sl, r0
 8010afc:	468b      	mov	fp, r1
 8010afe:	f7ef fb35 	bl	800016c <__adddf3>
 8010b02:	4632      	mov	r2, r6
 8010b04:	463b      	mov	r3, r7
 8010b06:	f7ef fb31 	bl	800016c <__adddf3>
 8010b0a:	9c04      	ldr	r4, [sp, #16]
 8010b0c:	460d      	mov	r5, r1
 8010b0e:	4622      	mov	r2, r4
 8010b10:	460b      	mov	r3, r1
 8010b12:	4640      	mov	r0, r8
 8010b14:	4649      	mov	r1, r9
 8010b16:	f7ef fcdf 	bl	80004d8 <__aeabi_dmul>
 8010b1a:	2200      	movs	r2, #0
 8010b1c:	4680      	mov	r8, r0
 8010b1e:	4689      	mov	r9, r1
 8010b20:	4620      	mov	r0, r4
 8010b22:	4629      	mov	r1, r5
 8010b24:	4b5c      	ldr	r3, [pc, #368]	; (8010c98 <__ieee754_pow+0x740>)
 8010b26:	f7ef fb1f 	bl	8000168 <__aeabi_dsub>
 8010b2a:	4652      	mov	r2, sl
 8010b2c:	465b      	mov	r3, fp
 8010b2e:	f7ef fb1b 	bl	8000168 <__aeabi_dsub>
 8010b32:	4602      	mov	r2, r0
 8010b34:	460b      	mov	r3, r1
 8010b36:	4630      	mov	r0, r6
 8010b38:	4639      	mov	r1, r7
 8010b3a:	f7ef fb15 	bl	8000168 <__aeabi_dsub>
 8010b3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010b42:	f7ef fcc9 	bl	80004d8 <__aeabi_dmul>
 8010b46:	4622      	mov	r2, r4
 8010b48:	4606      	mov	r6, r0
 8010b4a:	460f      	mov	r7, r1
 8010b4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010b50:	462b      	mov	r3, r5
 8010b52:	f7ef fcc1 	bl	80004d8 <__aeabi_dmul>
 8010b56:	4602      	mov	r2, r0
 8010b58:	460b      	mov	r3, r1
 8010b5a:	4630      	mov	r0, r6
 8010b5c:	4639      	mov	r1, r7
 8010b5e:	f7ef fb05 	bl	800016c <__adddf3>
 8010b62:	4606      	mov	r6, r0
 8010b64:	460f      	mov	r7, r1
 8010b66:	4602      	mov	r2, r0
 8010b68:	460b      	mov	r3, r1
 8010b6a:	4640      	mov	r0, r8
 8010b6c:	4649      	mov	r1, r9
 8010b6e:	f7ef fafd 	bl	800016c <__adddf3>
 8010b72:	a33d      	add	r3, pc, #244	; (adr r3, 8010c68 <__ieee754_pow+0x710>)
 8010b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b78:	9c04      	ldr	r4, [sp, #16]
 8010b7a:	460d      	mov	r5, r1
 8010b7c:	4620      	mov	r0, r4
 8010b7e:	f7ef fcab 	bl	80004d8 <__aeabi_dmul>
 8010b82:	4642      	mov	r2, r8
 8010b84:	464b      	mov	r3, r9
 8010b86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010b8a:	4620      	mov	r0, r4
 8010b8c:	4629      	mov	r1, r5
 8010b8e:	f7ef faeb 	bl	8000168 <__aeabi_dsub>
 8010b92:	4602      	mov	r2, r0
 8010b94:	460b      	mov	r3, r1
 8010b96:	4630      	mov	r0, r6
 8010b98:	4639      	mov	r1, r7
 8010b9a:	f7ef fae5 	bl	8000168 <__aeabi_dsub>
 8010b9e:	a334      	add	r3, pc, #208	; (adr r3, 8010c70 <__ieee754_pow+0x718>)
 8010ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ba4:	f7ef fc98 	bl	80004d8 <__aeabi_dmul>
 8010ba8:	a333      	add	r3, pc, #204	; (adr r3, 8010c78 <__ieee754_pow+0x720>)
 8010baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bae:	4606      	mov	r6, r0
 8010bb0:	460f      	mov	r7, r1
 8010bb2:	4620      	mov	r0, r4
 8010bb4:	4629      	mov	r1, r5
 8010bb6:	f7ef fc8f 	bl	80004d8 <__aeabi_dmul>
 8010bba:	4602      	mov	r2, r0
 8010bbc:	460b      	mov	r3, r1
 8010bbe:	4630      	mov	r0, r6
 8010bc0:	4639      	mov	r1, r7
 8010bc2:	f7ef fad3 	bl	800016c <__adddf3>
 8010bc6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010bc8:	4b34      	ldr	r3, [pc, #208]	; (8010c9c <__ieee754_pow+0x744>)
 8010bca:	4413      	add	r3, r2
 8010bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bd0:	f7ef facc 	bl	800016c <__adddf3>
 8010bd4:	4680      	mov	r8, r0
 8010bd6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010bd8:	4689      	mov	r9, r1
 8010bda:	f7ef fc13 	bl	8000404 <__aeabi_i2d>
 8010bde:	4604      	mov	r4, r0
 8010be0:	460d      	mov	r5, r1
 8010be2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010be4:	4b2e      	ldr	r3, [pc, #184]	; (8010ca0 <__ieee754_pow+0x748>)
 8010be6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010bea:	4413      	add	r3, r2
 8010bec:	e9d3 6700 	ldrd	r6, r7, [r3]
 8010bf0:	4642      	mov	r2, r8
 8010bf2:	464b      	mov	r3, r9
 8010bf4:	f7ef faba 	bl	800016c <__adddf3>
 8010bf8:	4632      	mov	r2, r6
 8010bfa:	463b      	mov	r3, r7
 8010bfc:	f7ef fab6 	bl	800016c <__adddf3>
 8010c00:	4622      	mov	r2, r4
 8010c02:	462b      	mov	r3, r5
 8010c04:	f7ef fab2 	bl	800016c <__adddf3>
 8010c08:	f8dd a010 	ldr.w	sl, [sp, #16]
 8010c0c:	4622      	mov	r2, r4
 8010c0e:	462b      	mov	r3, r5
 8010c10:	4650      	mov	r0, sl
 8010c12:	468b      	mov	fp, r1
 8010c14:	f7ef faa8 	bl	8000168 <__aeabi_dsub>
 8010c18:	4632      	mov	r2, r6
 8010c1a:	463b      	mov	r3, r7
 8010c1c:	f7ef faa4 	bl	8000168 <__aeabi_dsub>
 8010c20:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010c24:	f7ef faa0 	bl	8000168 <__aeabi_dsub>
 8010c28:	4602      	mov	r2, r0
 8010c2a:	460b      	mov	r3, r1
 8010c2c:	4640      	mov	r0, r8
 8010c2e:	4649      	mov	r1, r9
 8010c30:	e608      	b.n	8010844 <__ieee754_pow+0x2ec>
 8010c32:	bf00      	nop
 8010c34:	f3af 8000 	nop.w
 8010c38:	4a454eef 	.word	0x4a454eef
 8010c3c:	3fca7e28 	.word	0x3fca7e28
 8010c40:	93c9db65 	.word	0x93c9db65
 8010c44:	3fcd864a 	.word	0x3fcd864a
 8010c48:	a91d4101 	.word	0xa91d4101
 8010c4c:	3fd17460 	.word	0x3fd17460
 8010c50:	518f264d 	.word	0x518f264d
 8010c54:	3fd55555 	.word	0x3fd55555
 8010c58:	db6fabff 	.word	0xdb6fabff
 8010c5c:	3fdb6db6 	.word	0x3fdb6db6
 8010c60:	33333303 	.word	0x33333303
 8010c64:	3fe33333 	.word	0x3fe33333
 8010c68:	e0000000 	.word	0xe0000000
 8010c6c:	3feec709 	.word	0x3feec709
 8010c70:	dc3a03fd 	.word	0xdc3a03fd
 8010c74:	3feec709 	.word	0x3feec709
 8010c78:	145b01f5 	.word	0x145b01f5
 8010c7c:	be3e2fe0 	.word	0xbe3e2fe0
 8010c80:	7ff00000 	.word	0x7ff00000
 8010c84:	43400000 	.word	0x43400000
 8010c88:	0003988e 	.word	0x0003988e
 8010c8c:	000bb679 	.word	0x000bb679
 8010c90:	08013558 	.word	0x08013558
 8010c94:	3ff00000 	.word	0x3ff00000
 8010c98:	40080000 	.word	0x40080000
 8010c9c:	08013578 	.word	0x08013578
 8010ca0:	08013568 	.word	0x08013568
 8010ca4:	2601      	movs	r6, #1
 8010ca6:	e667      	b.n	8010978 <__ieee754_pow+0x420>
 8010ca8:	a39d      	add	r3, pc, #628	; (adr r3, 8010f20 <__ieee754_pow+0x9c8>)
 8010caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cae:	4640      	mov	r0, r8
 8010cb0:	4649      	mov	r1, r9
 8010cb2:	f7ef fa5b 	bl	800016c <__adddf3>
 8010cb6:	4622      	mov	r2, r4
 8010cb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010cbc:	462b      	mov	r3, r5
 8010cbe:	4650      	mov	r0, sl
 8010cc0:	4639      	mov	r1, r7
 8010cc2:	f7ef fa51 	bl	8000168 <__aeabi_dsub>
 8010cc6:	4602      	mov	r2, r0
 8010cc8:	460b      	mov	r3, r1
 8010cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010cce:	f7ef fe93 	bl	80009f8 <__aeabi_dcmpgt>
 8010cd2:	2800      	cmp	r0, #0
 8010cd4:	f47f ae01 	bne.w	80108da <__ieee754_pow+0x382>
 8010cd8:	4aa5      	ldr	r2, [pc, #660]	; (8010f70 <__ieee754_pow+0xa18>)
 8010cda:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8010cde:	4293      	cmp	r3, r2
 8010ce0:	f340 8103 	ble.w	8010eea <__ieee754_pow+0x992>
 8010ce4:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010ce8:	2000      	movs	r0, #0
 8010cea:	151b      	asrs	r3, r3, #20
 8010cec:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010cf0:	fa4a f303 	asr.w	r3, sl, r3
 8010cf4:	4433      	add	r3, r6
 8010cf6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8010cfa:	4f9e      	ldr	r7, [pc, #632]	; (8010f74 <__ieee754_pow+0xa1c>)
 8010cfc:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010d00:	4117      	asrs	r7, r2
 8010d02:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010d06:	ea23 0107 	bic.w	r1, r3, r7
 8010d0a:	f1c2 0214 	rsb	r2, r2, #20
 8010d0e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010d12:	460b      	mov	r3, r1
 8010d14:	fa4a fa02 	asr.w	sl, sl, r2
 8010d18:	2e00      	cmp	r6, #0
 8010d1a:	4602      	mov	r2, r0
 8010d1c:	4629      	mov	r1, r5
 8010d1e:	4620      	mov	r0, r4
 8010d20:	bfb8      	it	lt
 8010d22:	f1ca 0a00 	rsblt	sl, sl, #0
 8010d26:	f7ef fa1f 	bl	8000168 <__aeabi_dsub>
 8010d2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010d2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d32:	2400      	movs	r4, #0
 8010d34:	4642      	mov	r2, r8
 8010d36:	464b      	mov	r3, r9
 8010d38:	f7ef fa18 	bl	800016c <__adddf3>
 8010d3c:	a37a      	add	r3, pc, #488	; (adr r3, 8010f28 <__ieee754_pow+0x9d0>)
 8010d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d42:	4620      	mov	r0, r4
 8010d44:	460d      	mov	r5, r1
 8010d46:	f7ef fbc7 	bl	80004d8 <__aeabi_dmul>
 8010d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010d4e:	4606      	mov	r6, r0
 8010d50:	460f      	mov	r7, r1
 8010d52:	4620      	mov	r0, r4
 8010d54:	4629      	mov	r1, r5
 8010d56:	f7ef fa07 	bl	8000168 <__aeabi_dsub>
 8010d5a:	4602      	mov	r2, r0
 8010d5c:	460b      	mov	r3, r1
 8010d5e:	4640      	mov	r0, r8
 8010d60:	4649      	mov	r1, r9
 8010d62:	f7ef fa01 	bl	8000168 <__aeabi_dsub>
 8010d66:	a372      	add	r3, pc, #456	; (adr r3, 8010f30 <__ieee754_pow+0x9d8>)
 8010d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d6c:	f7ef fbb4 	bl	80004d8 <__aeabi_dmul>
 8010d70:	a371      	add	r3, pc, #452	; (adr r3, 8010f38 <__ieee754_pow+0x9e0>)
 8010d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d76:	4680      	mov	r8, r0
 8010d78:	4689      	mov	r9, r1
 8010d7a:	4620      	mov	r0, r4
 8010d7c:	4629      	mov	r1, r5
 8010d7e:	f7ef fbab 	bl	80004d8 <__aeabi_dmul>
 8010d82:	4602      	mov	r2, r0
 8010d84:	460b      	mov	r3, r1
 8010d86:	4640      	mov	r0, r8
 8010d88:	4649      	mov	r1, r9
 8010d8a:	f7ef f9ef 	bl	800016c <__adddf3>
 8010d8e:	4604      	mov	r4, r0
 8010d90:	460d      	mov	r5, r1
 8010d92:	4602      	mov	r2, r0
 8010d94:	460b      	mov	r3, r1
 8010d96:	4630      	mov	r0, r6
 8010d98:	4639      	mov	r1, r7
 8010d9a:	f7ef f9e7 	bl	800016c <__adddf3>
 8010d9e:	4632      	mov	r2, r6
 8010da0:	463b      	mov	r3, r7
 8010da2:	4680      	mov	r8, r0
 8010da4:	4689      	mov	r9, r1
 8010da6:	f7ef f9df 	bl	8000168 <__aeabi_dsub>
 8010daa:	4602      	mov	r2, r0
 8010dac:	460b      	mov	r3, r1
 8010dae:	4620      	mov	r0, r4
 8010db0:	4629      	mov	r1, r5
 8010db2:	f7ef f9d9 	bl	8000168 <__aeabi_dsub>
 8010db6:	4642      	mov	r2, r8
 8010db8:	4606      	mov	r6, r0
 8010dba:	460f      	mov	r7, r1
 8010dbc:	464b      	mov	r3, r9
 8010dbe:	4640      	mov	r0, r8
 8010dc0:	4649      	mov	r1, r9
 8010dc2:	f7ef fb89 	bl	80004d8 <__aeabi_dmul>
 8010dc6:	a35e      	add	r3, pc, #376	; (adr r3, 8010f40 <__ieee754_pow+0x9e8>)
 8010dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dcc:	4604      	mov	r4, r0
 8010dce:	460d      	mov	r5, r1
 8010dd0:	f7ef fb82 	bl	80004d8 <__aeabi_dmul>
 8010dd4:	a35c      	add	r3, pc, #368	; (adr r3, 8010f48 <__ieee754_pow+0x9f0>)
 8010dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dda:	f7ef f9c5 	bl	8000168 <__aeabi_dsub>
 8010dde:	4622      	mov	r2, r4
 8010de0:	462b      	mov	r3, r5
 8010de2:	f7ef fb79 	bl	80004d8 <__aeabi_dmul>
 8010de6:	a35a      	add	r3, pc, #360	; (adr r3, 8010f50 <__ieee754_pow+0x9f8>)
 8010de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dec:	f7ef f9be 	bl	800016c <__adddf3>
 8010df0:	4622      	mov	r2, r4
 8010df2:	462b      	mov	r3, r5
 8010df4:	f7ef fb70 	bl	80004d8 <__aeabi_dmul>
 8010df8:	a357      	add	r3, pc, #348	; (adr r3, 8010f58 <__ieee754_pow+0xa00>)
 8010dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dfe:	f7ef f9b3 	bl	8000168 <__aeabi_dsub>
 8010e02:	4622      	mov	r2, r4
 8010e04:	462b      	mov	r3, r5
 8010e06:	f7ef fb67 	bl	80004d8 <__aeabi_dmul>
 8010e0a:	a355      	add	r3, pc, #340	; (adr r3, 8010f60 <__ieee754_pow+0xa08>)
 8010e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e10:	f7ef f9ac 	bl	800016c <__adddf3>
 8010e14:	4622      	mov	r2, r4
 8010e16:	462b      	mov	r3, r5
 8010e18:	f7ef fb5e 	bl	80004d8 <__aeabi_dmul>
 8010e1c:	4602      	mov	r2, r0
 8010e1e:	460b      	mov	r3, r1
 8010e20:	4640      	mov	r0, r8
 8010e22:	4649      	mov	r1, r9
 8010e24:	f7ef f9a0 	bl	8000168 <__aeabi_dsub>
 8010e28:	4604      	mov	r4, r0
 8010e2a:	460d      	mov	r5, r1
 8010e2c:	4602      	mov	r2, r0
 8010e2e:	460b      	mov	r3, r1
 8010e30:	4640      	mov	r0, r8
 8010e32:	4649      	mov	r1, r9
 8010e34:	f7ef fb50 	bl	80004d8 <__aeabi_dmul>
 8010e38:	2200      	movs	r2, #0
 8010e3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010e3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010e42:	4620      	mov	r0, r4
 8010e44:	4629      	mov	r1, r5
 8010e46:	f7ef f98f 	bl	8000168 <__aeabi_dsub>
 8010e4a:	4602      	mov	r2, r0
 8010e4c:	460b      	mov	r3, r1
 8010e4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e52:	f7ef fc6b 	bl	800072c <__aeabi_ddiv>
 8010e56:	4632      	mov	r2, r6
 8010e58:	4604      	mov	r4, r0
 8010e5a:	460d      	mov	r5, r1
 8010e5c:	463b      	mov	r3, r7
 8010e5e:	4640      	mov	r0, r8
 8010e60:	4649      	mov	r1, r9
 8010e62:	f7ef fb39 	bl	80004d8 <__aeabi_dmul>
 8010e66:	4632      	mov	r2, r6
 8010e68:	463b      	mov	r3, r7
 8010e6a:	f7ef f97f 	bl	800016c <__adddf3>
 8010e6e:	4602      	mov	r2, r0
 8010e70:	460b      	mov	r3, r1
 8010e72:	4620      	mov	r0, r4
 8010e74:	4629      	mov	r1, r5
 8010e76:	f7ef f977 	bl	8000168 <__aeabi_dsub>
 8010e7a:	4642      	mov	r2, r8
 8010e7c:	464b      	mov	r3, r9
 8010e7e:	f7ef f973 	bl	8000168 <__aeabi_dsub>
 8010e82:	4602      	mov	r2, r0
 8010e84:	460b      	mov	r3, r1
 8010e86:	2000      	movs	r0, #0
 8010e88:	493b      	ldr	r1, [pc, #236]	; (8010f78 <__ieee754_pow+0xa20>)
 8010e8a:	f7ef f96d 	bl	8000168 <__aeabi_dsub>
 8010e8e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8010e92:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010e96:	da2b      	bge.n	8010ef0 <__ieee754_pow+0x998>
 8010e98:	4652      	mov	r2, sl
 8010e9a:	f001 f8e1 	bl	8012060 <scalbn>
 8010e9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010ea2:	f7ff bbf2 	b.w	801068a <__ieee754_pow+0x132>
 8010ea6:	4b35      	ldr	r3, [pc, #212]	; (8010f7c <__ieee754_pow+0xa24>)
 8010ea8:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8010eac:	429f      	cmp	r7, r3
 8010eae:	f77f af13 	ble.w	8010cd8 <__ieee754_pow+0x780>
 8010eb2:	4b33      	ldr	r3, [pc, #204]	; (8010f80 <__ieee754_pow+0xa28>)
 8010eb4:	440b      	add	r3, r1
 8010eb6:	4303      	orrs	r3, r0
 8010eb8:	d00b      	beq.n	8010ed2 <__ieee754_pow+0x97a>
 8010eba:	a32b      	add	r3, pc, #172	; (adr r3, 8010f68 <__ieee754_pow+0xa10>)
 8010ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ec0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010ec4:	f7ef fb08 	bl	80004d8 <__aeabi_dmul>
 8010ec8:	a327      	add	r3, pc, #156	; (adr r3, 8010f68 <__ieee754_pow+0xa10>)
 8010eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ece:	f7ff bbdc 	b.w	801068a <__ieee754_pow+0x132>
 8010ed2:	4622      	mov	r2, r4
 8010ed4:	462b      	mov	r3, r5
 8010ed6:	f7ef f947 	bl	8000168 <__aeabi_dsub>
 8010eda:	4642      	mov	r2, r8
 8010edc:	464b      	mov	r3, r9
 8010ede:	f7ef fd81 	bl	80009e4 <__aeabi_dcmpge>
 8010ee2:	2800      	cmp	r0, #0
 8010ee4:	f43f aef8 	beq.w	8010cd8 <__ieee754_pow+0x780>
 8010ee8:	e7e7      	b.n	8010eba <__ieee754_pow+0x962>
 8010eea:	f04f 0a00 	mov.w	sl, #0
 8010eee:	e71e      	b.n	8010d2e <__ieee754_pow+0x7d6>
 8010ef0:	4621      	mov	r1, r4
 8010ef2:	e7d4      	b.n	8010e9e <__ieee754_pow+0x946>
 8010ef4:	f04f 0b00 	mov.w	fp, #0
 8010ef8:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8010f78 <__ieee754_pow+0xa20>
 8010efc:	f7ff bbb0 	b.w	8010660 <__ieee754_pow+0x108>
 8010f00:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8010f04:	f7ff bbac 	b.w	8010660 <__ieee754_pow+0x108>
 8010f08:	4638      	mov	r0, r7
 8010f0a:	4641      	mov	r1, r8
 8010f0c:	f7ff bbbf 	b.w	801068e <__ieee754_pow+0x136>
 8010f10:	9200      	str	r2, [sp, #0]
 8010f12:	f7ff bb7f 	b.w	8010614 <__ieee754_pow+0xbc>
 8010f16:	2300      	movs	r3, #0
 8010f18:	f7ff bb69 	b.w	80105ee <__ieee754_pow+0x96>
 8010f1c:	f3af 8000 	nop.w
 8010f20:	652b82fe 	.word	0x652b82fe
 8010f24:	3c971547 	.word	0x3c971547
 8010f28:	00000000 	.word	0x00000000
 8010f2c:	3fe62e43 	.word	0x3fe62e43
 8010f30:	fefa39ef 	.word	0xfefa39ef
 8010f34:	3fe62e42 	.word	0x3fe62e42
 8010f38:	0ca86c39 	.word	0x0ca86c39
 8010f3c:	be205c61 	.word	0xbe205c61
 8010f40:	72bea4d0 	.word	0x72bea4d0
 8010f44:	3e663769 	.word	0x3e663769
 8010f48:	c5d26bf1 	.word	0xc5d26bf1
 8010f4c:	3ebbbd41 	.word	0x3ebbbd41
 8010f50:	af25de2c 	.word	0xaf25de2c
 8010f54:	3f11566a 	.word	0x3f11566a
 8010f58:	16bebd93 	.word	0x16bebd93
 8010f5c:	3f66c16c 	.word	0x3f66c16c
 8010f60:	5555553e 	.word	0x5555553e
 8010f64:	3fc55555 	.word	0x3fc55555
 8010f68:	c2f8f359 	.word	0xc2f8f359
 8010f6c:	01a56e1f 	.word	0x01a56e1f
 8010f70:	3fe00000 	.word	0x3fe00000
 8010f74:	000fffff 	.word	0x000fffff
 8010f78:	3ff00000 	.word	0x3ff00000
 8010f7c:	4090cbff 	.word	0x4090cbff
 8010f80:	3f6f3400 	.word	0x3f6f3400

08010f84 <__ieee754_sqrt>:
 8010f84:	f8df c150 	ldr.w	ip, [pc, #336]	; 80110d8 <__ieee754_sqrt+0x154>
 8010f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f8c:	ea3c 0c01 	bics.w	ip, ip, r1
 8010f90:	460b      	mov	r3, r1
 8010f92:	4606      	mov	r6, r0
 8010f94:	460d      	mov	r5, r1
 8010f96:	460a      	mov	r2, r1
 8010f98:	4607      	mov	r7, r0
 8010f9a:	4604      	mov	r4, r0
 8010f9c:	d10e      	bne.n	8010fbc <__ieee754_sqrt+0x38>
 8010f9e:	4602      	mov	r2, r0
 8010fa0:	f7ef fa9a 	bl	80004d8 <__aeabi_dmul>
 8010fa4:	4602      	mov	r2, r0
 8010fa6:	460b      	mov	r3, r1
 8010fa8:	4630      	mov	r0, r6
 8010faa:	4629      	mov	r1, r5
 8010fac:	f7ef f8de 	bl	800016c <__adddf3>
 8010fb0:	4606      	mov	r6, r0
 8010fb2:	460d      	mov	r5, r1
 8010fb4:	4630      	mov	r0, r6
 8010fb6:	4629      	mov	r1, r5
 8010fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fbc:	2900      	cmp	r1, #0
 8010fbe:	dc0d      	bgt.n	8010fdc <__ieee754_sqrt+0x58>
 8010fc0:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8010fc4:	ea5c 0707 	orrs.w	r7, ip, r7
 8010fc8:	d0f4      	beq.n	8010fb4 <__ieee754_sqrt+0x30>
 8010fca:	b139      	cbz	r1, 8010fdc <__ieee754_sqrt+0x58>
 8010fcc:	4602      	mov	r2, r0
 8010fce:	f7ef f8cb 	bl	8000168 <__aeabi_dsub>
 8010fd2:	4602      	mov	r2, r0
 8010fd4:	460b      	mov	r3, r1
 8010fd6:	f7ef fba9 	bl	800072c <__aeabi_ddiv>
 8010fda:	e7e9      	b.n	8010fb0 <__ieee754_sqrt+0x2c>
 8010fdc:	1512      	asrs	r2, r2, #20
 8010fde:	d074      	beq.n	80110ca <__ieee754_sqrt+0x146>
 8010fe0:	2000      	movs	r0, #0
 8010fe2:	07d5      	lsls	r5, r2, #31
 8010fe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010fe8:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8010fec:	bf5e      	ittt	pl
 8010fee:	0fe3      	lsrpl	r3, r4, #31
 8010ff0:	0064      	lslpl	r4, r4, #1
 8010ff2:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8010ff6:	0fe3      	lsrs	r3, r4, #31
 8010ff8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8010ffc:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8011000:	2516      	movs	r5, #22
 8011002:	4601      	mov	r1, r0
 8011004:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8011008:	1076      	asrs	r6, r6, #1
 801100a:	0064      	lsls	r4, r4, #1
 801100c:	188f      	adds	r7, r1, r2
 801100e:	429f      	cmp	r7, r3
 8011010:	bfde      	ittt	le
 8011012:	1bdb      	suble	r3, r3, r7
 8011014:	18b9      	addle	r1, r7, r2
 8011016:	1880      	addle	r0, r0, r2
 8011018:	005b      	lsls	r3, r3, #1
 801101a:	3d01      	subs	r5, #1
 801101c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8011020:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8011024:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8011028:	d1f0      	bne.n	801100c <__ieee754_sqrt+0x88>
 801102a:	462a      	mov	r2, r5
 801102c:	f04f 0e20 	mov.w	lr, #32
 8011030:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8011034:	428b      	cmp	r3, r1
 8011036:	eb07 0c05 	add.w	ip, r7, r5
 801103a:	dc02      	bgt.n	8011042 <__ieee754_sqrt+0xbe>
 801103c:	d113      	bne.n	8011066 <__ieee754_sqrt+0xe2>
 801103e:	45a4      	cmp	ip, r4
 8011040:	d811      	bhi.n	8011066 <__ieee754_sqrt+0xe2>
 8011042:	f1bc 0f00 	cmp.w	ip, #0
 8011046:	eb0c 0507 	add.w	r5, ip, r7
 801104a:	da43      	bge.n	80110d4 <__ieee754_sqrt+0x150>
 801104c:	2d00      	cmp	r5, #0
 801104e:	db41      	blt.n	80110d4 <__ieee754_sqrt+0x150>
 8011050:	f101 0801 	add.w	r8, r1, #1
 8011054:	1a5b      	subs	r3, r3, r1
 8011056:	4641      	mov	r1, r8
 8011058:	45a4      	cmp	ip, r4
 801105a:	bf88      	it	hi
 801105c:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8011060:	eba4 040c 	sub.w	r4, r4, ip
 8011064:	443a      	add	r2, r7
 8011066:	005b      	lsls	r3, r3, #1
 8011068:	f1be 0e01 	subs.w	lr, lr, #1
 801106c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8011070:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8011074:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8011078:	d1dc      	bne.n	8011034 <__ieee754_sqrt+0xb0>
 801107a:	4323      	orrs	r3, r4
 801107c:	d006      	beq.n	801108c <__ieee754_sqrt+0x108>
 801107e:	1c54      	adds	r4, r2, #1
 8011080:	bf0b      	itete	eq
 8011082:	4672      	moveq	r2, lr
 8011084:	3201      	addne	r2, #1
 8011086:	3001      	addeq	r0, #1
 8011088:	f022 0201 	bicne.w	r2, r2, #1
 801108c:	1043      	asrs	r3, r0, #1
 801108e:	07c1      	lsls	r1, r0, #31
 8011090:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8011094:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8011098:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801109c:	bf48      	it	mi
 801109e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80110a2:	4610      	mov	r0, r2
 80110a4:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 80110a8:	e782      	b.n	8010fb0 <__ieee754_sqrt+0x2c>
 80110aa:	0ae3      	lsrs	r3, r4, #11
 80110ac:	3915      	subs	r1, #21
 80110ae:	0564      	lsls	r4, r4, #21
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d0fa      	beq.n	80110aa <__ieee754_sqrt+0x126>
 80110b4:	02de      	lsls	r6, r3, #11
 80110b6:	d50a      	bpl.n	80110ce <__ieee754_sqrt+0x14a>
 80110b8:	f1c2 0020 	rsb	r0, r2, #32
 80110bc:	fa24 f000 	lsr.w	r0, r4, r0
 80110c0:	1e55      	subs	r5, r2, #1
 80110c2:	4094      	lsls	r4, r2
 80110c4:	4303      	orrs	r3, r0
 80110c6:	1b4a      	subs	r2, r1, r5
 80110c8:	e78a      	b.n	8010fe0 <__ieee754_sqrt+0x5c>
 80110ca:	4611      	mov	r1, r2
 80110cc:	e7f0      	b.n	80110b0 <__ieee754_sqrt+0x12c>
 80110ce:	005b      	lsls	r3, r3, #1
 80110d0:	3201      	adds	r2, #1
 80110d2:	e7ef      	b.n	80110b4 <__ieee754_sqrt+0x130>
 80110d4:	4688      	mov	r8, r1
 80110d6:	e7bd      	b.n	8011054 <__ieee754_sqrt+0xd0>
 80110d8:	7ff00000 	.word	0x7ff00000

080110dc <__ieee754_asinf>:
 80110dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80110e0:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 80110e4:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 80110e8:	4604      	mov	r4, r0
 80110ea:	4605      	mov	r5, r0
 80110ec:	d10c      	bne.n	8011108 <__ieee754_asinf+0x2c>
 80110ee:	498d      	ldr	r1, [pc, #564]	; (8011324 <__ieee754_asinf+0x248>)
 80110f0:	f7ef fe28 	bl	8000d44 <__aeabi_fmul>
 80110f4:	498c      	ldr	r1, [pc, #560]	; (8011328 <__ieee754_asinf+0x24c>)
 80110f6:	4605      	mov	r5, r0
 80110f8:	4620      	mov	r0, r4
 80110fa:	f7ef fe23 	bl	8000d44 <__aeabi_fmul>
 80110fe:	4601      	mov	r1, r0
 8011100:	4628      	mov	r0, r5
 8011102:	f7ef fd17 	bl	8000b34 <__addsf3>
 8011106:	e006      	b.n	8011116 <__ieee754_asinf+0x3a>
 8011108:	dd07      	ble.n	801111a <__ieee754_asinf+0x3e>
 801110a:	4601      	mov	r1, r0
 801110c:	f7ef fd10 	bl	8000b30 <__aeabi_fsub>
 8011110:	4601      	mov	r1, r0
 8011112:	f7ef fecb 	bl	8000eac <__aeabi_fdiv>
 8011116:	4604      	mov	r4, r0
 8011118:	e00e      	b.n	8011138 <__ieee754_asinf+0x5c>
 801111a:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 801111e:	da58      	bge.n	80111d2 <__ieee754_asinf+0xf6>
 8011120:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 8011124:	da0b      	bge.n	801113e <__ieee754_asinf+0x62>
 8011126:	4981      	ldr	r1, [pc, #516]	; (801132c <__ieee754_asinf+0x250>)
 8011128:	f7ef fd04 	bl	8000b34 <__addsf3>
 801112c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8011130:	f7ef ffc4 	bl	80010bc <__aeabi_fcmpgt>
 8011134:	2800      	cmp	r0, #0
 8011136:	d04c      	beq.n	80111d2 <__ieee754_asinf+0xf6>
 8011138:	4620      	mov	r0, r4
 801113a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801113e:	4601      	mov	r1, r0
 8011140:	f7ef fe00 	bl	8000d44 <__aeabi_fmul>
 8011144:	4605      	mov	r5, r0
 8011146:	497a      	ldr	r1, [pc, #488]	; (8011330 <__ieee754_asinf+0x254>)
 8011148:	f7ef fdfc 	bl	8000d44 <__aeabi_fmul>
 801114c:	4979      	ldr	r1, [pc, #484]	; (8011334 <__ieee754_asinf+0x258>)
 801114e:	f7ef fcf1 	bl	8000b34 <__addsf3>
 8011152:	4629      	mov	r1, r5
 8011154:	f7ef fdf6 	bl	8000d44 <__aeabi_fmul>
 8011158:	4977      	ldr	r1, [pc, #476]	; (8011338 <__ieee754_asinf+0x25c>)
 801115a:	f7ef fce9 	bl	8000b30 <__aeabi_fsub>
 801115e:	4629      	mov	r1, r5
 8011160:	f7ef fdf0 	bl	8000d44 <__aeabi_fmul>
 8011164:	4975      	ldr	r1, [pc, #468]	; (801133c <__ieee754_asinf+0x260>)
 8011166:	f7ef fce5 	bl	8000b34 <__addsf3>
 801116a:	4629      	mov	r1, r5
 801116c:	f7ef fdea 	bl	8000d44 <__aeabi_fmul>
 8011170:	4973      	ldr	r1, [pc, #460]	; (8011340 <__ieee754_asinf+0x264>)
 8011172:	f7ef fcdd 	bl	8000b30 <__aeabi_fsub>
 8011176:	4629      	mov	r1, r5
 8011178:	f7ef fde4 	bl	8000d44 <__aeabi_fmul>
 801117c:	4971      	ldr	r1, [pc, #452]	; (8011344 <__ieee754_asinf+0x268>)
 801117e:	f7ef fcd9 	bl	8000b34 <__addsf3>
 8011182:	4629      	mov	r1, r5
 8011184:	f7ef fdde 	bl	8000d44 <__aeabi_fmul>
 8011188:	496f      	ldr	r1, [pc, #444]	; (8011348 <__ieee754_asinf+0x26c>)
 801118a:	4606      	mov	r6, r0
 801118c:	4628      	mov	r0, r5
 801118e:	f7ef fdd9 	bl	8000d44 <__aeabi_fmul>
 8011192:	496e      	ldr	r1, [pc, #440]	; (801134c <__ieee754_asinf+0x270>)
 8011194:	f7ef fccc 	bl	8000b30 <__aeabi_fsub>
 8011198:	4629      	mov	r1, r5
 801119a:	f7ef fdd3 	bl	8000d44 <__aeabi_fmul>
 801119e:	496c      	ldr	r1, [pc, #432]	; (8011350 <__ieee754_asinf+0x274>)
 80111a0:	f7ef fcc8 	bl	8000b34 <__addsf3>
 80111a4:	4629      	mov	r1, r5
 80111a6:	f7ef fdcd 	bl	8000d44 <__aeabi_fmul>
 80111aa:	496a      	ldr	r1, [pc, #424]	; (8011354 <__ieee754_asinf+0x278>)
 80111ac:	f7ef fcc0 	bl	8000b30 <__aeabi_fsub>
 80111b0:	4629      	mov	r1, r5
 80111b2:	f7ef fdc7 	bl	8000d44 <__aeabi_fmul>
 80111b6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80111ba:	f7ef fcbb 	bl	8000b34 <__addsf3>
 80111be:	4601      	mov	r1, r0
 80111c0:	4630      	mov	r0, r6
 80111c2:	f7ef fe73 	bl	8000eac <__aeabi_fdiv>
 80111c6:	4621      	mov	r1, r4
 80111c8:	f7ef fdbc 	bl	8000d44 <__aeabi_fmul>
 80111cc:	4601      	mov	r1, r0
 80111ce:	4620      	mov	r0, r4
 80111d0:	e797      	b.n	8011102 <__ieee754_asinf+0x26>
 80111d2:	4620      	mov	r0, r4
 80111d4:	f7ff f862 	bl	801029c <fabsf>
 80111d8:	4601      	mov	r1, r0
 80111da:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80111de:	f7ef fca7 	bl	8000b30 <__aeabi_fsub>
 80111e2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80111e6:	f7ef fdad 	bl	8000d44 <__aeabi_fmul>
 80111ea:	4606      	mov	r6, r0
 80111ec:	4950      	ldr	r1, [pc, #320]	; (8011330 <__ieee754_asinf+0x254>)
 80111ee:	f7ef fda9 	bl	8000d44 <__aeabi_fmul>
 80111f2:	4950      	ldr	r1, [pc, #320]	; (8011334 <__ieee754_asinf+0x258>)
 80111f4:	f7ef fc9e 	bl	8000b34 <__addsf3>
 80111f8:	4631      	mov	r1, r6
 80111fa:	f7ef fda3 	bl	8000d44 <__aeabi_fmul>
 80111fe:	494e      	ldr	r1, [pc, #312]	; (8011338 <__ieee754_asinf+0x25c>)
 8011200:	f7ef fc96 	bl	8000b30 <__aeabi_fsub>
 8011204:	4631      	mov	r1, r6
 8011206:	f7ef fd9d 	bl	8000d44 <__aeabi_fmul>
 801120a:	494c      	ldr	r1, [pc, #304]	; (801133c <__ieee754_asinf+0x260>)
 801120c:	f7ef fc92 	bl	8000b34 <__addsf3>
 8011210:	4631      	mov	r1, r6
 8011212:	f7ef fd97 	bl	8000d44 <__aeabi_fmul>
 8011216:	494a      	ldr	r1, [pc, #296]	; (8011340 <__ieee754_asinf+0x264>)
 8011218:	f7ef fc8a 	bl	8000b30 <__aeabi_fsub>
 801121c:	4631      	mov	r1, r6
 801121e:	f7ef fd91 	bl	8000d44 <__aeabi_fmul>
 8011222:	4948      	ldr	r1, [pc, #288]	; (8011344 <__ieee754_asinf+0x268>)
 8011224:	f7ef fc86 	bl	8000b34 <__addsf3>
 8011228:	4631      	mov	r1, r6
 801122a:	f7ef fd8b 	bl	8000d44 <__aeabi_fmul>
 801122e:	4946      	ldr	r1, [pc, #280]	; (8011348 <__ieee754_asinf+0x26c>)
 8011230:	4681      	mov	r9, r0
 8011232:	4630      	mov	r0, r6
 8011234:	f7ef fd86 	bl	8000d44 <__aeabi_fmul>
 8011238:	4944      	ldr	r1, [pc, #272]	; (801134c <__ieee754_asinf+0x270>)
 801123a:	f7ef fc79 	bl	8000b30 <__aeabi_fsub>
 801123e:	4631      	mov	r1, r6
 8011240:	f7ef fd80 	bl	8000d44 <__aeabi_fmul>
 8011244:	4942      	ldr	r1, [pc, #264]	; (8011350 <__ieee754_asinf+0x274>)
 8011246:	f7ef fc75 	bl	8000b34 <__addsf3>
 801124a:	4631      	mov	r1, r6
 801124c:	f7ef fd7a 	bl	8000d44 <__aeabi_fmul>
 8011250:	4940      	ldr	r1, [pc, #256]	; (8011354 <__ieee754_asinf+0x278>)
 8011252:	f7ef fc6d 	bl	8000b30 <__aeabi_fsub>
 8011256:	4631      	mov	r1, r6
 8011258:	f7ef fd74 	bl	8000d44 <__aeabi_fmul>
 801125c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8011260:	f7ef fc68 	bl	8000b34 <__addsf3>
 8011264:	4682      	mov	sl, r0
 8011266:	4630      	mov	r0, r6
 8011268:	f000 fa60 	bl	801172c <__ieee754_sqrtf>
 801126c:	4b3a      	ldr	r3, [pc, #232]	; (8011358 <__ieee754_asinf+0x27c>)
 801126e:	4607      	mov	r7, r0
 8011270:	4598      	cmp	r8, r3
 8011272:	dd1a      	ble.n	80112aa <__ieee754_asinf+0x1ce>
 8011274:	4651      	mov	r1, sl
 8011276:	4648      	mov	r0, r9
 8011278:	f7ef fe18 	bl	8000eac <__aeabi_fdiv>
 801127c:	4639      	mov	r1, r7
 801127e:	f7ef fd61 	bl	8000d44 <__aeabi_fmul>
 8011282:	4639      	mov	r1, r7
 8011284:	f7ef fc56 	bl	8000b34 <__addsf3>
 8011288:	4601      	mov	r1, r0
 801128a:	f7ef fc53 	bl	8000b34 <__addsf3>
 801128e:	4933      	ldr	r1, [pc, #204]	; (801135c <__ieee754_asinf+0x280>)
 8011290:	f7ef fc50 	bl	8000b34 <__addsf3>
 8011294:	4601      	mov	r1, r0
 8011296:	4823      	ldr	r0, [pc, #140]	; (8011324 <__ieee754_asinf+0x248>)
 8011298:	f7ef fc4a 	bl	8000b30 <__aeabi_fsub>
 801129c:	2d00      	cmp	r5, #0
 801129e:	4604      	mov	r4, r0
 80112a0:	f73f af4a 	bgt.w	8011138 <__ieee754_asinf+0x5c>
 80112a4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80112a8:	e735      	b.n	8011116 <__ieee754_asinf+0x3a>
 80112aa:	4601      	mov	r1, r0
 80112ac:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 80112b0:	f7ef fc40 	bl	8000b34 <__addsf3>
 80112b4:	4651      	mov	r1, sl
 80112b6:	4604      	mov	r4, r0
 80112b8:	4648      	mov	r0, r9
 80112ba:	f7ef fdf7 	bl	8000eac <__aeabi_fdiv>
 80112be:	4601      	mov	r1, r0
 80112c0:	4620      	mov	r0, r4
 80112c2:	f7ef fd3f 	bl	8000d44 <__aeabi_fmul>
 80112c6:	f028 080f 	bic.w	r8, r8, #15
 80112ca:	4681      	mov	r9, r0
 80112cc:	4641      	mov	r1, r8
 80112ce:	4640      	mov	r0, r8
 80112d0:	f7ef fd38 	bl	8000d44 <__aeabi_fmul>
 80112d4:	4601      	mov	r1, r0
 80112d6:	4630      	mov	r0, r6
 80112d8:	f7ef fc2a 	bl	8000b30 <__aeabi_fsub>
 80112dc:	4641      	mov	r1, r8
 80112de:	4604      	mov	r4, r0
 80112e0:	4638      	mov	r0, r7
 80112e2:	f7ef fc27 	bl	8000b34 <__addsf3>
 80112e6:	4601      	mov	r1, r0
 80112e8:	4620      	mov	r0, r4
 80112ea:	f7ef fddf 	bl	8000eac <__aeabi_fdiv>
 80112ee:	4601      	mov	r1, r0
 80112f0:	f7ef fc20 	bl	8000b34 <__addsf3>
 80112f4:	4601      	mov	r1, r0
 80112f6:	480c      	ldr	r0, [pc, #48]	; (8011328 <__ieee754_asinf+0x24c>)
 80112f8:	f7ef fc1a 	bl	8000b30 <__aeabi_fsub>
 80112fc:	4601      	mov	r1, r0
 80112fe:	4648      	mov	r0, r9
 8011300:	f7ef fc16 	bl	8000b30 <__aeabi_fsub>
 8011304:	4641      	mov	r1, r8
 8011306:	4604      	mov	r4, r0
 8011308:	4640      	mov	r0, r8
 801130a:	f7ef fc13 	bl	8000b34 <__addsf3>
 801130e:	4601      	mov	r1, r0
 8011310:	4813      	ldr	r0, [pc, #76]	; (8011360 <__ieee754_asinf+0x284>)
 8011312:	f7ef fc0d 	bl	8000b30 <__aeabi_fsub>
 8011316:	4601      	mov	r1, r0
 8011318:	4620      	mov	r0, r4
 801131a:	f7ef fc09 	bl	8000b30 <__aeabi_fsub>
 801131e:	4601      	mov	r1, r0
 8011320:	480f      	ldr	r0, [pc, #60]	; (8011360 <__ieee754_asinf+0x284>)
 8011322:	e7b9      	b.n	8011298 <__ieee754_asinf+0x1bc>
 8011324:	3fc90fdb 	.word	0x3fc90fdb
 8011328:	b33bbd2e 	.word	0xb33bbd2e
 801132c:	7149f2ca 	.word	0x7149f2ca
 8011330:	3811ef08 	.word	0x3811ef08
 8011334:	3a4f7f04 	.word	0x3a4f7f04
 8011338:	3d241146 	.word	0x3d241146
 801133c:	3e4e0aa8 	.word	0x3e4e0aa8
 8011340:	3ea6b090 	.word	0x3ea6b090
 8011344:	3e2aaaab 	.word	0x3e2aaaab
 8011348:	3d9dc62e 	.word	0x3d9dc62e
 801134c:	3f303361 	.word	0x3f303361
 8011350:	4001572d 	.word	0x4001572d
 8011354:	4019d139 	.word	0x4019d139
 8011358:	3f799999 	.word	0x3f799999
 801135c:	333bbd2e 	.word	0x333bbd2e
 8011360:	3f490fdb 	.word	0x3f490fdb

08011364 <__ieee754_atan2f>:
 8011364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011366:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801136a:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 801136e:	4603      	mov	r3, r0
 8011370:	dc05      	bgt.n	801137e <__ieee754_atan2f+0x1a>
 8011372:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8011376:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801137a:	4607      	mov	r7, r0
 801137c:	dd04      	ble.n	8011388 <__ieee754_atan2f+0x24>
 801137e:	4618      	mov	r0, r3
 8011380:	f7ef fbd8 	bl	8000b34 <__addsf3>
 8011384:	4603      	mov	r3, r0
 8011386:	e011      	b.n	80113ac <__ieee754_atan2f+0x48>
 8011388:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 801138c:	d103      	bne.n	8011396 <__ieee754_atan2f+0x32>
 801138e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011392:	f7fe be43 	b.w	801001c <atanf>
 8011396:	178c      	asrs	r4, r1, #30
 8011398:	f004 0402 	and.w	r4, r4, #2
 801139c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80113a0:	b932      	cbnz	r2, 80113b0 <__ieee754_atan2f+0x4c>
 80113a2:	2c02      	cmp	r4, #2
 80113a4:	d04c      	beq.n	8011440 <__ieee754_atan2f+0xdc>
 80113a6:	2c03      	cmp	r4, #3
 80113a8:	d100      	bne.n	80113ac <__ieee754_atan2f+0x48>
 80113aa:	4b29      	ldr	r3, [pc, #164]	; (8011450 <__ieee754_atan2f+0xec>)
 80113ac:	4618      	mov	r0, r3
 80113ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80113b0:	b91e      	cbnz	r6, 80113ba <__ieee754_atan2f+0x56>
 80113b2:	2f00      	cmp	r7, #0
 80113b4:	da4a      	bge.n	801144c <__ieee754_atan2f+0xe8>
 80113b6:	4b27      	ldr	r3, [pc, #156]	; (8011454 <__ieee754_atan2f+0xf0>)
 80113b8:	e7f8      	b.n	80113ac <__ieee754_atan2f+0x48>
 80113ba:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80113be:	d10e      	bne.n	80113de <__ieee754_atan2f+0x7a>
 80113c0:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80113c4:	f104 34ff 	add.w	r4, r4, #4294967295
 80113c8:	d105      	bne.n	80113d6 <__ieee754_atan2f+0x72>
 80113ca:	2c02      	cmp	r4, #2
 80113cc:	d83a      	bhi.n	8011444 <__ieee754_atan2f+0xe0>
 80113ce:	4b22      	ldr	r3, [pc, #136]	; (8011458 <__ieee754_atan2f+0xf4>)
 80113d0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80113d4:	e7ea      	b.n	80113ac <__ieee754_atan2f+0x48>
 80113d6:	2c02      	cmp	r4, #2
 80113d8:	d836      	bhi.n	8011448 <__ieee754_atan2f+0xe4>
 80113da:	4b20      	ldr	r3, [pc, #128]	; (801145c <__ieee754_atan2f+0xf8>)
 80113dc:	e7f8      	b.n	80113d0 <__ieee754_atan2f+0x6c>
 80113de:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80113e2:	d0e6      	beq.n	80113b2 <__ieee754_atan2f+0x4e>
 80113e4:	1b92      	subs	r2, r2, r6
 80113e6:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 80113ea:	ea4f 50e2 	mov.w	r0, r2, asr #23
 80113ee:	da17      	bge.n	8011420 <__ieee754_atan2f+0xbc>
 80113f0:	2900      	cmp	r1, #0
 80113f2:	da01      	bge.n	80113f8 <__ieee754_atan2f+0x94>
 80113f4:	303c      	adds	r0, #60	; 0x3c
 80113f6:	db15      	blt.n	8011424 <__ieee754_atan2f+0xc0>
 80113f8:	4618      	mov	r0, r3
 80113fa:	f7ef fd57 	bl	8000eac <__aeabi_fdiv>
 80113fe:	f7fe ff4d 	bl	801029c <fabsf>
 8011402:	f7fe fe0b 	bl	801001c <atanf>
 8011406:	4603      	mov	r3, r0
 8011408:	2c01      	cmp	r4, #1
 801140a:	d00d      	beq.n	8011428 <__ieee754_atan2f+0xc4>
 801140c:	2c02      	cmp	r4, #2
 801140e:	d00e      	beq.n	801142e <__ieee754_atan2f+0xca>
 8011410:	2c00      	cmp	r4, #0
 8011412:	d0cb      	beq.n	80113ac <__ieee754_atan2f+0x48>
 8011414:	4912      	ldr	r1, [pc, #72]	; (8011460 <__ieee754_atan2f+0xfc>)
 8011416:	4618      	mov	r0, r3
 8011418:	f7ef fb8c 	bl	8000b34 <__addsf3>
 801141c:	4911      	ldr	r1, [pc, #68]	; (8011464 <__ieee754_atan2f+0x100>)
 801141e:	e00c      	b.n	801143a <__ieee754_atan2f+0xd6>
 8011420:	4b11      	ldr	r3, [pc, #68]	; (8011468 <__ieee754_atan2f+0x104>)
 8011422:	e7f1      	b.n	8011408 <__ieee754_atan2f+0xa4>
 8011424:	2300      	movs	r3, #0
 8011426:	e7ef      	b.n	8011408 <__ieee754_atan2f+0xa4>
 8011428:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801142c:	e7be      	b.n	80113ac <__ieee754_atan2f+0x48>
 801142e:	490c      	ldr	r1, [pc, #48]	; (8011460 <__ieee754_atan2f+0xfc>)
 8011430:	4618      	mov	r0, r3
 8011432:	f7ef fb7f 	bl	8000b34 <__addsf3>
 8011436:	4601      	mov	r1, r0
 8011438:	480a      	ldr	r0, [pc, #40]	; (8011464 <__ieee754_atan2f+0x100>)
 801143a:	f7ef fb79 	bl	8000b30 <__aeabi_fsub>
 801143e:	e7a1      	b.n	8011384 <__ieee754_atan2f+0x20>
 8011440:	4b08      	ldr	r3, [pc, #32]	; (8011464 <__ieee754_atan2f+0x100>)
 8011442:	e7b3      	b.n	80113ac <__ieee754_atan2f+0x48>
 8011444:	4b09      	ldr	r3, [pc, #36]	; (801146c <__ieee754_atan2f+0x108>)
 8011446:	e7b1      	b.n	80113ac <__ieee754_atan2f+0x48>
 8011448:	2300      	movs	r3, #0
 801144a:	e7af      	b.n	80113ac <__ieee754_atan2f+0x48>
 801144c:	4b06      	ldr	r3, [pc, #24]	; (8011468 <__ieee754_atan2f+0x104>)
 801144e:	e7ad      	b.n	80113ac <__ieee754_atan2f+0x48>
 8011450:	c0490fdb 	.word	0xc0490fdb
 8011454:	bfc90fdb 	.word	0xbfc90fdb
 8011458:	08013588 	.word	0x08013588
 801145c:	08013594 	.word	0x08013594
 8011460:	33bbbd2e 	.word	0x33bbbd2e
 8011464:	40490fdb 	.word	0x40490fdb
 8011468:	3fc90fdb 	.word	0x3fc90fdb
 801146c:	3f490fdb 	.word	0x3f490fdb

08011470 <__ieee754_rem_pio2f>:
 8011470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011474:	4aa0      	ldr	r2, [pc, #640]	; (80116f8 <__ieee754_rem_pio2f+0x288>)
 8011476:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 801147a:	4296      	cmp	r6, r2
 801147c:	460c      	mov	r4, r1
 801147e:	4682      	mov	sl, r0
 8011480:	b087      	sub	sp, #28
 8011482:	dc04      	bgt.n	801148e <__ieee754_rem_pio2f+0x1e>
 8011484:	2300      	movs	r3, #0
 8011486:	6008      	str	r0, [r1, #0]
 8011488:	604b      	str	r3, [r1, #4]
 801148a:	2500      	movs	r5, #0
 801148c:	e01a      	b.n	80114c4 <__ieee754_rem_pio2f+0x54>
 801148e:	4a9b      	ldr	r2, [pc, #620]	; (80116fc <__ieee754_rem_pio2f+0x28c>)
 8011490:	4296      	cmp	r6, r2
 8011492:	dc4b      	bgt.n	801152c <__ieee754_rem_pio2f+0xbc>
 8011494:	2800      	cmp	r0, #0
 8011496:	499a      	ldr	r1, [pc, #616]	; (8011700 <__ieee754_rem_pio2f+0x290>)
 8011498:	4f9a      	ldr	r7, [pc, #616]	; (8011704 <__ieee754_rem_pio2f+0x294>)
 801149a:	f026 060f 	bic.w	r6, r6, #15
 801149e:	dd23      	ble.n	80114e8 <__ieee754_rem_pio2f+0x78>
 80114a0:	f7ef fb46 	bl	8000b30 <__aeabi_fsub>
 80114a4:	42be      	cmp	r6, r7
 80114a6:	4605      	mov	r5, r0
 80114a8:	d010      	beq.n	80114cc <__ieee754_rem_pio2f+0x5c>
 80114aa:	4997      	ldr	r1, [pc, #604]	; (8011708 <__ieee754_rem_pio2f+0x298>)
 80114ac:	f7ef fb40 	bl	8000b30 <__aeabi_fsub>
 80114b0:	4601      	mov	r1, r0
 80114b2:	6020      	str	r0, [r4, #0]
 80114b4:	4628      	mov	r0, r5
 80114b6:	f7ef fb3b 	bl	8000b30 <__aeabi_fsub>
 80114ba:	4993      	ldr	r1, [pc, #588]	; (8011708 <__ieee754_rem_pio2f+0x298>)
 80114bc:	f7ef fb38 	bl	8000b30 <__aeabi_fsub>
 80114c0:	2501      	movs	r5, #1
 80114c2:	6060      	str	r0, [r4, #4]
 80114c4:	4628      	mov	r0, r5
 80114c6:	b007      	add	sp, #28
 80114c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114cc:	498f      	ldr	r1, [pc, #572]	; (801170c <__ieee754_rem_pio2f+0x29c>)
 80114ce:	f7ef fb2f 	bl	8000b30 <__aeabi_fsub>
 80114d2:	498f      	ldr	r1, [pc, #572]	; (8011710 <__ieee754_rem_pio2f+0x2a0>)
 80114d4:	4605      	mov	r5, r0
 80114d6:	f7ef fb2b 	bl	8000b30 <__aeabi_fsub>
 80114da:	4601      	mov	r1, r0
 80114dc:	6020      	str	r0, [r4, #0]
 80114de:	4628      	mov	r0, r5
 80114e0:	f7ef fb26 	bl	8000b30 <__aeabi_fsub>
 80114e4:	498a      	ldr	r1, [pc, #552]	; (8011710 <__ieee754_rem_pio2f+0x2a0>)
 80114e6:	e7e9      	b.n	80114bc <__ieee754_rem_pio2f+0x4c>
 80114e8:	f7ef fb24 	bl	8000b34 <__addsf3>
 80114ec:	42be      	cmp	r6, r7
 80114ee:	4605      	mov	r5, r0
 80114f0:	d00e      	beq.n	8011510 <__ieee754_rem_pio2f+0xa0>
 80114f2:	4985      	ldr	r1, [pc, #532]	; (8011708 <__ieee754_rem_pio2f+0x298>)
 80114f4:	f7ef fb1e 	bl	8000b34 <__addsf3>
 80114f8:	4601      	mov	r1, r0
 80114fa:	6020      	str	r0, [r4, #0]
 80114fc:	4628      	mov	r0, r5
 80114fe:	f7ef fb17 	bl	8000b30 <__aeabi_fsub>
 8011502:	4981      	ldr	r1, [pc, #516]	; (8011708 <__ieee754_rem_pio2f+0x298>)
 8011504:	f7ef fb16 	bl	8000b34 <__addsf3>
 8011508:	f04f 35ff 	mov.w	r5, #4294967295
 801150c:	6060      	str	r0, [r4, #4]
 801150e:	e7d9      	b.n	80114c4 <__ieee754_rem_pio2f+0x54>
 8011510:	497e      	ldr	r1, [pc, #504]	; (801170c <__ieee754_rem_pio2f+0x29c>)
 8011512:	f7ef fb0f 	bl	8000b34 <__addsf3>
 8011516:	497e      	ldr	r1, [pc, #504]	; (8011710 <__ieee754_rem_pio2f+0x2a0>)
 8011518:	4605      	mov	r5, r0
 801151a:	f7ef fb0b 	bl	8000b34 <__addsf3>
 801151e:	4601      	mov	r1, r0
 8011520:	6020      	str	r0, [r4, #0]
 8011522:	4628      	mov	r0, r5
 8011524:	f7ef fb04 	bl	8000b30 <__aeabi_fsub>
 8011528:	4979      	ldr	r1, [pc, #484]	; (8011710 <__ieee754_rem_pio2f+0x2a0>)
 801152a:	e7eb      	b.n	8011504 <__ieee754_rem_pio2f+0x94>
 801152c:	4a79      	ldr	r2, [pc, #484]	; (8011714 <__ieee754_rem_pio2f+0x2a4>)
 801152e:	4296      	cmp	r6, r2
 8011530:	f300 8091 	bgt.w	8011656 <__ieee754_rem_pio2f+0x1e6>
 8011534:	f7fe feb2 	bl	801029c <fabsf>
 8011538:	4977      	ldr	r1, [pc, #476]	; (8011718 <__ieee754_rem_pio2f+0x2a8>)
 801153a:	4607      	mov	r7, r0
 801153c:	f7ef fc02 	bl	8000d44 <__aeabi_fmul>
 8011540:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8011544:	f7ef faf6 	bl	8000b34 <__addsf3>
 8011548:	f7ef fdd8 	bl	80010fc <__aeabi_f2iz>
 801154c:	4605      	mov	r5, r0
 801154e:	f7ef fba5 	bl	8000c9c <__aeabi_i2f>
 8011552:	496b      	ldr	r1, [pc, #428]	; (8011700 <__ieee754_rem_pio2f+0x290>)
 8011554:	4681      	mov	r9, r0
 8011556:	f7ef fbf5 	bl	8000d44 <__aeabi_fmul>
 801155a:	4601      	mov	r1, r0
 801155c:	4638      	mov	r0, r7
 801155e:	f7ef fae7 	bl	8000b30 <__aeabi_fsub>
 8011562:	4969      	ldr	r1, [pc, #420]	; (8011708 <__ieee754_rem_pio2f+0x298>)
 8011564:	4680      	mov	r8, r0
 8011566:	4648      	mov	r0, r9
 8011568:	f7ef fbec 	bl	8000d44 <__aeabi_fmul>
 801156c:	2d1f      	cmp	r5, #31
 801156e:	4607      	mov	r7, r0
 8011570:	dc0c      	bgt.n	801158c <__ieee754_rem_pio2f+0x11c>
 8011572:	4a6a      	ldr	r2, [pc, #424]	; (801171c <__ieee754_rem_pio2f+0x2ac>)
 8011574:	1e69      	subs	r1, r5, #1
 8011576:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 801157a:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 801157e:	4293      	cmp	r3, r2
 8011580:	d004      	beq.n	801158c <__ieee754_rem_pio2f+0x11c>
 8011582:	4639      	mov	r1, r7
 8011584:	4640      	mov	r0, r8
 8011586:	f7ef fad3 	bl	8000b30 <__aeabi_fsub>
 801158a:	e00b      	b.n	80115a4 <__ieee754_rem_pio2f+0x134>
 801158c:	4639      	mov	r1, r7
 801158e:	4640      	mov	r0, r8
 8011590:	f7ef face 	bl	8000b30 <__aeabi_fsub>
 8011594:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8011598:	ea4f 5be6 	mov.w	fp, r6, asr #23
 801159c:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 80115a0:	2e08      	cmp	r6, #8
 80115a2:	dc01      	bgt.n	80115a8 <__ieee754_rem_pio2f+0x138>
 80115a4:	6020      	str	r0, [r4, #0]
 80115a6:	e026      	b.n	80115f6 <__ieee754_rem_pio2f+0x186>
 80115a8:	4958      	ldr	r1, [pc, #352]	; (801170c <__ieee754_rem_pio2f+0x29c>)
 80115aa:	4648      	mov	r0, r9
 80115ac:	f7ef fbca 	bl	8000d44 <__aeabi_fmul>
 80115b0:	4607      	mov	r7, r0
 80115b2:	4601      	mov	r1, r0
 80115b4:	4640      	mov	r0, r8
 80115b6:	f7ef fabb 	bl	8000b30 <__aeabi_fsub>
 80115ba:	4601      	mov	r1, r0
 80115bc:	4606      	mov	r6, r0
 80115be:	4640      	mov	r0, r8
 80115c0:	f7ef fab6 	bl	8000b30 <__aeabi_fsub>
 80115c4:	4639      	mov	r1, r7
 80115c6:	f7ef fab3 	bl	8000b30 <__aeabi_fsub>
 80115ca:	4607      	mov	r7, r0
 80115cc:	4950      	ldr	r1, [pc, #320]	; (8011710 <__ieee754_rem_pio2f+0x2a0>)
 80115ce:	4648      	mov	r0, r9
 80115d0:	f7ef fbb8 	bl	8000d44 <__aeabi_fmul>
 80115d4:	4639      	mov	r1, r7
 80115d6:	f7ef faab 	bl	8000b30 <__aeabi_fsub>
 80115da:	4601      	mov	r1, r0
 80115dc:	4607      	mov	r7, r0
 80115de:	4630      	mov	r0, r6
 80115e0:	f7ef faa6 	bl	8000b30 <__aeabi_fsub>
 80115e4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80115e8:	ebab 0b03 	sub.w	fp, fp, r3
 80115ec:	f1bb 0f19 	cmp.w	fp, #25
 80115f0:	dc16      	bgt.n	8011620 <__ieee754_rem_pio2f+0x1b0>
 80115f2:	46b0      	mov	r8, r6
 80115f4:	6020      	str	r0, [r4, #0]
 80115f6:	6826      	ldr	r6, [r4, #0]
 80115f8:	4640      	mov	r0, r8
 80115fa:	4631      	mov	r1, r6
 80115fc:	f7ef fa98 	bl	8000b30 <__aeabi_fsub>
 8011600:	4639      	mov	r1, r7
 8011602:	f7ef fa95 	bl	8000b30 <__aeabi_fsub>
 8011606:	f1ba 0f00 	cmp.w	sl, #0
 801160a:	6060      	str	r0, [r4, #4]
 801160c:	f6bf af5a 	bge.w	80114c4 <__ieee754_rem_pio2f+0x54>
 8011610:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8011614:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8011618:	6026      	str	r6, [r4, #0]
 801161a:	6060      	str	r0, [r4, #4]
 801161c:	426d      	negs	r5, r5
 801161e:	e751      	b.n	80114c4 <__ieee754_rem_pio2f+0x54>
 8011620:	493f      	ldr	r1, [pc, #252]	; (8011720 <__ieee754_rem_pio2f+0x2b0>)
 8011622:	4648      	mov	r0, r9
 8011624:	f7ef fb8e 	bl	8000d44 <__aeabi_fmul>
 8011628:	4607      	mov	r7, r0
 801162a:	4601      	mov	r1, r0
 801162c:	4630      	mov	r0, r6
 801162e:	f7ef fa7f 	bl	8000b30 <__aeabi_fsub>
 8011632:	4601      	mov	r1, r0
 8011634:	4680      	mov	r8, r0
 8011636:	4630      	mov	r0, r6
 8011638:	f7ef fa7a 	bl	8000b30 <__aeabi_fsub>
 801163c:	4639      	mov	r1, r7
 801163e:	f7ef fa77 	bl	8000b30 <__aeabi_fsub>
 8011642:	4606      	mov	r6, r0
 8011644:	4937      	ldr	r1, [pc, #220]	; (8011724 <__ieee754_rem_pio2f+0x2b4>)
 8011646:	4648      	mov	r0, r9
 8011648:	f7ef fb7c 	bl	8000d44 <__aeabi_fmul>
 801164c:	4631      	mov	r1, r6
 801164e:	f7ef fa6f 	bl	8000b30 <__aeabi_fsub>
 8011652:	4607      	mov	r7, r0
 8011654:	e795      	b.n	8011582 <__ieee754_rem_pio2f+0x112>
 8011656:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 801165a:	db05      	blt.n	8011668 <__ieee754_rem_pio2f+0x1f8>
 801165c:	4601      	mov	r1, r0
 801165e:	f7ef fa67 	bl	8000b30 <__aeabi_fsub>
 8011662:	6060      	str	r0, [r4, #4]
 8011664:	6020      	str	r0, [r4, #0]
 8011666:	e710      	b.n	801148a <__ieee754_rem_pio2f+0x1a>
 8011668:	15f7      	asrs	r7, r6, #23
 801166a:	3f86      	subs	r7, #134	; 0x86
 801166c:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 8011670:	4630      	mov	r0, r6
 8011672:	f7ef fd43 	bl	80010fc <__aeabi_f2iz>
 8011676:	f7ef fb11 	bl	8000c9c <__aeabi_i2f>
 801167a:	4601      	mov	r1, r0
 801167c:	9003      	str	r0, [sp, #12]
 801167e:	4630      	mov	r0, r6
 8011680:	f7ef fa56 	bl	8000b30 <__aeabi_fsub>
 8011684:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8011688:	f7ef fb5c 	bl	8000d44 <__aeabi_fmul>
 801168c:	4606      	mov	r6, r0
 801168e:	f7ef fd35 	bl	80010fc <__aeabi_f2iz>
 8011692:	f7ef fb03 	bl	8000c9c <__aeabi_i2f>
 8011696:	4601      	mov	r1, r0
 8011698:	9004      	str	r0, [sp, #16]
 801169a:	4605      	mov	r5, r0
 801169c:	4630      	mov	r0, r6
 801169e:	f7ef fa47 	bl	8000b30 <__aeabi_fsub>
 80116a2:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80116a6:	f7ef fb4d 	bl	8000d44 <__aeabi_fmul>
 80116aa:	2100      	movs	r1, #0
 80116ac:	9005      	str	r0, [sp, #20]
 80116ae:	f7ef fcdd 	bl	800106c <__aeabi_fcmpeq>
 80116b2:	b1f0      	cbz	r0, 80116f2 <__ieee754_rem_pio2f+0x282>
 80116b4:	2100      	movs	r1, #0
 80116b6:	4628      	mov	r0, r5
 80116b8:	f7ef fcd8 	bl	800106c <__aeabi_fcmpeq>
 80116bc:	2800      	cmp	r0, #0
 80116be:	bf14      	ite	ne
 80116c0:	2301      	movne	r3, #1
 80116c2:	2302      	moveq	r3, #2
 80116c4:	4a18      	ldr	r2, [pc, #96]	; (8011728 <__ieee754_rem_pio2f+0x2b8>)
 80116c6:	4621      	mov	r1, r4
 80116c8:	9201      	str	r2, [sp, #4]
 80116ca:	2202      	movs	r2, #2
 80116cc:	a803      	add	r0, sp, #12
 80116ce:	9200      	str	r2, [sp, #0]
 80116d0:	463a      	mov	r2, r7
 80116d2:	f000 f8fd 	bl	80118d0 <__kernel_rem_pio2f>
 80116d6:	f1ba 0f00 	cmp.w	sl, #0
 80116da:	4605      	mov	r5, r0
 80116dc:	f6bf aef2 	bge.w	80114c4 <__ieee754_rem_pio2f+0x54>
 80116e0:	6823      	ldr	r3, [r4, #0]
 80116e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80116e6:	6023      	str	r3, [r4, #0]
 80116e8:	6863      	ldr	r3, [r4, #4]
 80116ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80116ee:	6063      	str	r3, [r4, #4]
 80116f0:	e794      	b.n	801161c <__ieee754_rem_pio2f+0x1ac>
 80116f2:	2303      	movs	r3, #3
 80116f4:	e7e6      	b.n	80116c4 <__ieee754_rem_pio2f+0x254>
 80116f6:	bf00      	nop
 80116f8:	3f490fd8 	.word	0x3f490fd8
 80116fc:	4016cbe3 	.word	0x4016cbe3
 8011700:	3fc90f80 	.word	0x3fc90f80
 8011704:	3fc90fd0 	.word	0x3fc90fd0
 8011708:	37354443 	.word	0x37354443
 801170c:	37354400 	.word	0x37354400
 8011710:	2e85a308 	.word	0x2e85a308
 8011714:	43490f80 	.word	0x43490f80
 8011718:	3f22f984 	.word	0x3f22f984
 801171c:	080135a0 	.word	0x080135a0
 8011720:	2e85a300 	.word	0x2e85a300
 8011724:	248d3132 	.word	0x248d3132
 8011728:	08013620 	.word	0x08013620

0801172c <__ieee754_sqrtf>:
 801172c:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8011730:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8011734:	b570      	push	{r4, r5, r6, lr}
 8011736:	4603      	mov	r3, r0
 8011738:	4604      	mov	r4, r0
 801173a:	d309      	bcc.n	8011750 <__ieee754_sqrtf+0x24>
 801173c:	4601      	mov	r1, r0
 801173e:	f7ef fb01 	bl	8000d44 <__aeabi_fmul>
 8011742:	4601      	mov	r1, r0
 8011744:	4620      	mov	r0, r4
 8011746:	f7ef f9f5 	bl	8000b34 <__addsf3>
 801174a:	4604      	mov	r4, r0
 801174c:	4620      	mov	r0, r4
 801174e:	bd70      	pop	{r4, r5, r6, pc}
 8011750:	2a00      	cmp	r2, #0
 8011752:	d0fb      	beq.n	801174c <__ieee754_sqrtf+0x20>
 8011754:	2800      	cmp	r0, #0
 8011756:	da06      	bge.n	8011766 <__ieee754_sqrtf+0x3a>
 8011758:	4601      	mov	r1, r0
 801175a:	f7ef f9e9 	bl	8000b30 <__aeabi_fsub>
 801175e:	4601      	mov	r1, r0
 8011760:	f7ef fba4 	bl	8000eac <__aeabi_fdiv>
 8011764:	e7f1      	b.n	801174a <__ieee754_sqrtf+0x1e>
 8011766:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 801176a:	ea4f 51e0 	mov.w	r1, r0, asr #23
 801176e:	d029      	beq.n	80117c4 <__ieee754_sqrtf+0x98>
 8011770:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8011774:	07cb      	lsls	r3, r1, #31
 8011776:	f04f 0300 	mov.w	r3, #0
 801177a:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 801177e:	f04f 0419 	mov.w	r4, #25
 8011782:	461e      	mov	r6, r3
 8011784:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8011788:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 801178c:	bf58      	it	pl
 801178e:	0052      	lslpl	r2, r2, #1
 8011790:	1040      	asrs	r0, r0, #1
 8011792:	0052      	lsls	r2, r2, #1
 8011794:	1875      	adds	r5, r6, r1
 8011796:	4295      	cmp	r5, r2
 8011798:	bfde      	ittt	le
 801179a:	186e      	addle	r6, r5, r1
 801179c:	1b52      	suble	r2, r2, r5
 801179e:	185b      	addle	r3, r3, r1
 80117a0:	3c01      	subs	r4, #1
 80117a2:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80117a6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80117aa:	d1f3      	bne.n	8011794 <__ieee754_sqrtf+0x68>
 80117ac:	b112      	cbz	r2, 80117b4 <__ieee754_sqrtf+0x88>
 80117ae:	3301      	adds	r3, #1
 80117b0:	f023 0301 	bic.w	r3, r3, #1
 80117b4:	105c      	asrs	r4, r3, #1
 80117b6:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 80117ba:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 80117be:	e7c5      	b.n	801174c <__ieee754_sqrtf+0x20>
 80117c0:	005b      	lsls	r3, r3, #1
 80117c2:	3201      	adds	r2, #1
 80117c4:	0218      	lsls	r0, r3, #8
 80117c6:	d5fb      	bpl.n	80117c0 <__ieee754_sqrtf+0x94>
 80117c8:	3a01      	subs	r2, #1
 80117ca:	1a89      	subs	r1, r1, r2
 80117cc:	e7d0      	b.n	8011770 <__ieee754_sqrtf+0x44>
	...

080117d0 <__kernel_cosf>:
 80117d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80117d4:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 80117d8:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 80117dc:	4606      	mov	r6, r0
 80117de:	4688      	mov	r8, r1
 80117e0:	da03      	bge.n	80117ea <__kernel_cosf+0x1a>
 80117e2:	f7ef fc8b 	bl	80010fc <__aeabi_f2iz>
 80117e6:	2800      	cmp	r0, #0
 80117e8:	d05c      	beq.n	80118a4 <__kernel_cosf+0xd4>
 80117ea:	4631      	mov	r1, r6
 80117ec:	4630      	mov	r0, r6
 80117ee:	f7ef faa9 	bl	8000d44 <__aeabi_fmul>
 80117f2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80117f6:	4605      	mov	r5, r0
 80117f8:	f7ef faa4 	bl	8000d44 <__aeabi_fmul>
 80117fc:	492b      	ldr	r1, [pc, #172]	; (80118ac <__kernel_cosf+0xdc>)
 80117fe:	4607      	mov	r7, r0
 8011800:	4628      	mov	r0, r5
 8011802:	f7ef fa9f 	bl	8000d44 <__aeabi_fmul>
 8011806:	492a      	ldr	r1, [pc, #168]	; (80118b0 <__kernel_cosf+0xe0>)
 8011808:	f7ef f994 	bl	8000b34 <__addsf3>
 801180c:	4629      	mov	r1, r5
 801180e:	f7ef fa99 	bl	8000d44 <__aeabi_fmul>
 8011812:	4928      	ldr	r1, [pc, #160]	; (80118b4 <__kernel_cosf+0xe4>)
 8011814:	f7ef f98c 	bl	8000b30 <__aeabi_fsub>
 8011818:	4629      	mov	r1, r5
 801181a:	f7ef fa93 	bl	8000d44 <__aeabi_fmul>
 801181e:	4926      	ldr	r1, [pc, #152]	; (80118b8 <__kernel_cosf+0xe8>)
 8011820:	f7ef f988 	bl	8000b34 <__addsf3>
 8011824:	4629      	mov	r1, r5
 8011826:	f7ef fa8d 	bl	8000d44 <__aeabi_fmul>
 801182a:	4924      	ldr	r1, [pc, #144]	; (80118bc <__kernel_cosf+0xec>)
 801182c:	f7ef f980 	bl	8000b30 <__aeabi_fsub>
 8011830:	4629      	mov	r1, r5
 8011832:	f7ef fa87 	bl	8000d44 <__aeabi_fmul>
 8011836:	4922      	ldr	r1, [pc, #136]	; (80118c0 <__kernel_cosf+0xf0>)
 8011838:	f7ef f97c 	bl	8000b34 <__addsf3>
 801183c:	4629      	mov	r1, r5
 801183e:	f7ef fa81 	bl	8000d44 <__aeabi_fmul>
 8011842:	4629      	mov	r1, r5
 8011844:	f7ef fa7e 	bl	8000d44 <__aeabi_fmul>
 8011848:	4641      	mov	r1, r8
 801184a:	4605      	mov	r5, r0
 801184c:	4630      	mov	r0, r6
 801184e:	f7ef fa79 	bl	8000d44 <__aeabi_fmul>
 8011852:	4601      	mov	r1, r0
 8011854:	4628      	mov	r0, r5
 8011856:	f7ef f96b 	bl	8000b30 <__aeabi_fsub>
 801185a:	4b1a      	ldr	r3, [pc, #104]	; (80118c4 <__kernel_cosf+0xf4>)
 801185c:	4605      	mov	r5, r0
 801185e:	429c      	cmp	r4, r3
 8011860:	dc0a      	bgt.n	8011878 <__kernel_cosf+0xa8>
 8011862:	4601      	mov	r1, r0
 8011864:	4638      	mov	r0, r7
 8011866:	f7ef f963 	bl	8000b30 <__aeabi_fsub>
 801186a:	4601      	mov	r1, r0
 801186c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8011870:	f7ef f95e 	bl	8000b30 <__aeabi_fsub>
 8011874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011878:	4b13      	ldr	r3, [pc, #76]	; (80118c8 <__kernel_cosf+0xf8>)
 801187a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 801187e:	429c      	cmp	r4, r3
 8011880:	bfcc      	ite	gt
 8011882:	4c12      	ldrgt	r4, [pc, #72]	; (80118cc <__kernel_cosf+0xfc>)
 8011884:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8011888:	4621      	mov	r1, r4
 801188a:	f7ef f951 	bl	8000b30 <__aeabi_fsub>
 801188e:	4621      	mov	r1, r4
 8011890:	4606      	mov	r6, r0
 8011892:	4638      	mov	r0, r7
 8011894:	f7ef f94c 	bl	8000b30 <__aeabi_fsub>
 8011898:	4629      	mov	r1, r5
 801189a:	f7ef f949 	bl	8000b30 <__aeabi_fsub>
 801189e:	4601      	mov	r1, r0
 80118a0:	4630      	mov	r0, r6
 80118a2:	e7e5      	b.n	8011870 <__kernel_cosf+0xa0>
 80118a4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80118a8:	e7e4      	b.n	8011874 <__kernel_cosf+0xa4>
 80118aa:	bf00      	nop
 80118ac:	ad47d74e 	.word	0xad47d74e
 80118b0:	310f74f6 	.word	0x310f74f6
 80118b4:	3493f27c 	.word	0x3493f27c
 80118b8:	37d00d01 	.word	0x37d00d01
 80118bc:	3ab60b61 	.word	0x3ab60b61
 80118c0:	3d2aaaab 	.word	0x3d2aaaab
 80118c4:	3e999999 	.word	0x3e999999
 80118c8:	3f480000 	.word	0x3f480000
 80118cc:	3e900000 	.word	0x3e900000

080118d0 <__kernel_rem_pio2f>:
 80118d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118d4:	b0db      	sub	sp, #364	; 0x16c
 80118d6:	9202      	str	r2, [sp, #8]
 80118d8:	9304      	str	r3, [sp, #16]
 80118da:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80118dc:	4bc5      	ldr	r3, [pc, #788]	; (8011bf4 <__kernel_rem_pio2f+0x324>)
 80118de:	9005      	str	r0, [sp, #20]
 80118e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118e4:	9100      	str	r1, [sp, #0]
 80118e6:	9301      	str	r3, [sp, #4]
 80118e8:	9b04      	ldr	r3, [sp, #16]
 80118ea:	3b01      	subs	r3, #1
 80118ec:	9303      	str	r3, [sp, #12]
 80118ee:	9b02      	ldr	r3, [sp, #8]
 80118f0:	1d1a      	adds	r2, r3, #4
 80118f2:	f2c0 809b 	blt.w	8011a2c <__kernel_rem_pio2f+0x15c>
 80118f6:	1edc      	subs	r4, r3, #3
 80118f8:	bf48      	it	mi
 80118fa:	1d1c      	addmi	r4, r3, #4
 80118fc:	10e4      	asrs	r4, r4, #3
 80118fe:	2500      	movs	r5, #0
 8011900:	f04f 0a00 	mov.w	sl, #0
 8011904:	1c67      	adds	r7, r4, #1
 8011906:	00fb      	lsls	r3, r7, #3
 8011908:	9306      	str	r3, [sp, #24]
 801190a:	9b02      	ldr	r3, [sp, #8]
 801190c:	9a03      	ldr	r2, [sp, #12]
 801190e:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8011912:	9b01      	ldr	r3, [sp, #4]
 8011914:	1aa6      	subs	r6, r4, r2
 8011916:	eb03 0802 	add.w	r8, r3, r2
 801191a:	9b65      	ldr	r3, [sp, #404]	; 0x194
 801191c:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 8011920:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 8011924:	4545      	cmp	r5, r8
 8011926:	f340 8083 	ble.w	8011a30 <__kernel_rem_pio2f+0x160>
 801192a:	f04f 0800 	mov.w	r8, #0
 801192e:	f04f 0b00 	mov.w	fp, #0
 8011932:	9b04      	ldr	r3, [sp, #16]
 8011934:	aa1e      	add	r2, sp, #120	; 0x78
 8011936:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 801193a:	ab46      	add	r3, sp, #280	; 0x118
 801193c:	9a01      	ldr	r2, [sp, #4]
 801193e:	4590      	cmp	r8, r2
 8011940:	f340 809c 	ble.w	8011a7c <__kernel_rem_pio2f+0x1ac>
 8011944:	4613      	mov	r3, r2
 8011946:	aa0a      	add	r2, sp, #40	; 0x28
 8011948:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801194c:	9308      	str	r3, [sp, #32]
 801194e:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8011950:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011954:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011958:	9307      	str	r3, [sp, #28]
 801195a:	ad0a      	add	r5, sp, #40	; 0x28
 801195c:	462e      	mov	r6, r5
 801195e:	46c3      	mov	fp, r8
 8011960:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 8011964:	ab5a      	add	r3, sp, #360	; 0x168
 8011966:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 801196a:	f853 4c50 	ldr.w	r4, [r3, #-80]
 801196e:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 8011972:	f1bb 0f00 	cmp.w	fp, #0
 8011976:	f300 8086 	bgt.w	8011a86 <__kernel_rem_pio2f+0x1b6>
 801197a:	4639      	mov	r1, r7
 801197c:	4620      	mov	r0, r4
 801197e:	f000 fc3b 	bl	80121f8 <scalbnf>
 8011982:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8011986:	4604      	mov	r4, r0
 8011988:	f7ef f9dc 	bl	8000d44 <__aeabi_fmul>
 801198c:	f000 fbee 	bl	801216c <floorf>
 8011990:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8011994:	f7ef f9d6 	bl	8000d44 <__aeabi_fmul>
 8011998:	4601      	mov	r1, r0
 801199a:	4620      	mov	r0, r4
 801199c:	f7ef f8c8 	bl	8000b30 <__aeabi_fsub>
 80119a0:	4604      	mov	r4, r0
 80119a2:	f7ef fbab 	bl	80010fc <__aeabi_f2iz>
 80119a6:	4606      	mov	r6, r0
 80119a8:	f7ef f978 	bl	8000c9c <__aeabi_i2f>
 80119ac:	4601      	mov	r1, r0
 80119ae:	4620      	mov	r0, r4
 80119b0:	f7ef f8be 	bl	8000b30 <__aeabi_fsub>
 80119b4:	2f00      	cmp	r7, #0
 80119b6:	4681      	mov	r9, r0
 80119b8:	f340 8084 	ble.w	8011ac4 <__kernel_rem_pio2f+0x1f4>
 80119bc:	f108 32ff 	add.w	r2, r8, #4294967295
 80119c0:	ab0a      	add	r3, sp, #40	; 0x28
 80119c2:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 80119c6:	f1c7 0108 	rsb	r1, r7, #8
 80119ca:	fa44 f301 	asr.w	r3, r4, r1
 80119ce:	441e      	add	r6, r3
 80119d0:	408b      	lsls	r3, r1
 80119d2:	1ae4      	subs	r4, r4, r3
 80119d4:	f1c7 0007 	rsb	r0, r7, #7
 80119d8:	ab0a      	add	r3, sp, #40	; 0x28
 80119da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80119de:	4104      	asrs	r4, r0
 80119e0:	2c00      	cmp	r4, #0
 80119e2:	dd7e      	ble.n	8011ae2 <__kernel_rem_pio2f+0x212>
 80119e4:	2200      	movs	r2, #0
 80119e6:	4692      	mov	sl, r2
 80119e8:	3601      	adds	r6, #1
 80119ea:	4590      	cmp	r8, r2
 80119ec:	f300 80b0 	bgt.w	8011b50 <__kernel_rem_pio2f+0x280>
 80119f0:	2f00      	cmp	r7, #0
 80119f2:	dd05      	ble.n	8011a00 <__kernel_rem_pio2f+0x130>
 80119f4:	2f01      	cmp	r7, #1
 80119f6:	f000 80bd 	beq.w	8011b74 <__kernel_rem_pio2f+0x2a4>
 80119fa:	2f02      	cmp	r7, #2
 80119fc:	f000 80c5 	beq.w	8011b8a <__kernel_rem_pio2f+0x2ba>
 8011a00:	2c02      	cmp	r4, #2
 8011a02:	d16e      	bne.n	8011ae2 <__kernel_rem_pio2f+0x212>
 8011a04:	4649      	mov	r1, r9
 8011a06:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8011a0a:	f7ef f891 	bl	8000b30 <__aeabi_fsub>
 8011a0e:	4681      	mov	r9, r0
 8011a10:	f1ba 0f00 	cmp.w	sl, #0
 8011a14:	d065      	beq.n	8011ae2 <__kernel_rem_pio2f+0x212>
 8011a16:	4639      	mov	r1, r7
 8011a18:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8011a1c:	f000 fbec 	bl	80121f8 <scalbnf>
 8011a20:	4601      	mov	r1, r0
 8011a22:	4648      	mov	r0, r9
 8011a24:	f7ef f884 	bl	8000b30 <__aeabi_fsub>
 8011a28:	4681      	mov	r9, r0
 8011a2a:	e05a      	b.n	8011ae2 <__kernel_rem_pio2f+0x212>
 8011a2c:	2400      	movs	r4, #0
 8011a2e:	e766      	b.n	80118fe <__kernel_rem_pio2f+0x2e>
 8011a30:	42ee      	cmn	r6, r5
 8011a32:	d407      	bmi.n	8011a44 <__kernel_rem_pio2f+0x174>
 8011a34:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011a38:	f7ef f930 	bl	8000c9c <__aeabi_i2f>
 8011a3c:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 8011a40:	3501      	adds	r5, #1
 8011a42:	e76f      	b.n	8011924 <__kernel_rem_pio2f+0x54>
 8011a44:	4650      	mov	r0, sl
 8011a46:	e7f9      	b.n	8011a3c <__kernel_rem_pio2f+0x16c>
 8011a48:	9b05      	ldr	r3, [sp, #20]
 8011a4a:	f8da 1000 	ldr.w	r1, [sl]
 8011a4e:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 8011a52:	f7ef f977 	bl	8000d44 <__aeabi_fmul>
 8011a56:	4601      	mov	r1, r0
 8011a58:	4630      	mov	r0, r6
 8011a5a:	f7ef f86b 	bl	8000b34 <__addsf3>
 8011a5e:	4606      	mov	r6, r0
 8011a60:	f109 0901 	add.w	r9, r9, #1
 8011a64:	ab46      	add	r3, sp, #280	; 0x118
 8011a66:	9a03      	ldr	r2, [sp, #12]
 8011a68:	f1aa 0a04 	sub.w	sl, sl, #4
 8011a6c:	4591      	cmp	r9, r2
 8011a6e:	ddeb      	ble.n	8011a48 <__kernel_rem_pio2f+0x178>
 8011a70:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8011a74:	3504      	adds	r5, #4
 8011a76:	f108 0801 	add.w	r8, r8, #1
 8011a7a:	e75f      	b.n	801193c <__kernel_rem_pio2f+0x6c>
 8011a7c:	46aa      	mov	sl, r5
 8011a7e:	465e      	mov	r6, fp
 8011a80:	f04f 0900 	mov.w	r9, #0
 8011a84:	e7ef      	b.n	8011a66 <__kernel_rem_pio2f+0x196>
 8011a86:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8011a8a:	4620      	mov	r0, r4
 8011a8c:	f7ef f95a 	bl	8000d44 <__aeabi_fmul>
 8011a90:	f7ef fb34 	bl	80010fc <__aeabi_f2iz>
 8011a94:	f7ef f902 	bl	8000c9c <__aeabi_i2f>
 8011a98:	4649      	mov	r1, r9
 8011a9a:	9009      	str	r0, [sp, #36]	; 0x24
 8011a9c:	f7ef f952 	bl	8000d44 <__aeabi_fmul>
 8011aa0:	4601      	mov	r1, r0
 8011aa2:	4620      	mov	r0, r4
 8011aa4:	f7ef f844 	bl	8000b30 <__aeabi_fsub>
 8011aa8:	f7ef fb28 	bl	80010fc <__aeabi_f2iz>
 8011aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011aae:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011ab2:	f846 0b04 	str.w	r0, [r6], #4
 8011ab6:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 8011aba:	4618      	mov	r0, r3
 8011abc:	f7ef f83a 	bl	8000b34 <__addsf3>
 8011ac0:	4604      	mov	r4, r0
 8011ac2:	e756      	b.n	8011972 <__kernel_rem_pio2f+0xa2>
 8011ac4:	d106      	bne.n	8011ad4 <__kernel_rem_pio2f+0x204>
 8011ac6:	f108 33ff 	add.w	r3, r8, #4294967295
 8011aca:	aa0a      	add	r2, sp, #40	; 0x28
 8011acc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011ad0:	1224      	asrs	r4, r4, #8
 8011ad2:	e785      	b.n	80119e0 <__kernel_rem_pio2f+0x110>
 8011ad4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8011ad8:	f7ef fae6 	bl	80010a8 <__aeabi_fcmpge>
 8011adc:	4604      	mov	r4, r0
 8011ade:	2800      	cmp	r0, #0
 8011ae0:	d134      	bne.n	8011b4c <__kernel_rem_pio2f+0x27c>
 8011ae2:	2100      	movs	r1, #0
 8011ae4:	4648      	mov	r0, r9
 8011ae6:	f7ef fac1 	bl	800106c <__aeabi_fcmpeq>
 8011aea:	2800      	cmp	r0, #0
 8011aec:	f000 809a 	beq.w	8011c24 <__kernel_rem_pio2f+0x354>
 8011af0:	f108 35ff 	add.w	r5, r8, #4294967295
 8011af4:	462b      	mov	r3, r5
 8011af6:	2200      	movs	r2, #0
 8011af8:	9901      	ldr	r1, [sp, #4]
 8011afa:	428b      	cmp	r3, r1
 8011afc:	da4d      	bge.n	8011b9a <__kernel_rem_pio2f+0x2ca>
 8011afe:	2a00      	cmp	r2, #0
 8011b00:	d07c      	beq.n	8011bfc <__kernel_rem_pio2f+0x32c>
 8011b02:	ab0a      	add	r3, sp, #40	; 0x28
 8011b04:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8011b08:	3f08      	subs	r7, #8
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	f000 8088 	beq.w	8011c20 <__kernel_rem_pio2f+0x350>
 8011b10:	4639      	mov	r1, r7
 8011b12:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8011b16:	f000 fb6f 	bl	80121f8 <scalbnf>
 8011b1a:	46aa      	mov	sl, r5
 8011b1c:	4681      	mov	r9, r0
 8011b1e:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 8011b22:	af46      	add	r7, sp, #280	; 0x118
 8011b24:	f1ba 0f00 	cmp.w	sl, #0
 8011b28:	f280 80b1 	bge.w	8011c8e <__kernel_rem_pio2f+0x3be>
 8011b2c:	46a9      	mov	r9, r5
 8011b2e:	f04f 0a00 	mov.w	sl, #0
 8011b32:	2200      	movs	r2, #0
 8011b34:	f1b9 0f00 	cmp.w	r9, #0
 8011b38:	f2c0 80db 	blt.w	8011cf2 <__kernel_rem_pio2f+0x422>
 8011b3c:	a946      	add	r1, sp, #280	; 0x118
 8011b3e:	4617      	mov	r7, r2
 8011b40:	f04f 0800 	mov.w	r8, #0
 8011b44:	4b2c      	ldr	r3, [pc, #176]	; (8011bf8 <__kernel_rem_pio2f+0x328>)
 8011b46:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 8011b4a:	e0c3      	b.n	8011cd4 <__kernel_rem_pio2f+0x404>
 8011b4c:	2402      	movs	r4, #2
 8011b4e:	e749      	b.n	80119e4 <__kernel_rem_pio2f+0x114>
 8011b50:	682b      	ldr	r3, [r5, #0]
 8011b52:	f1ba 0f00 	cmp.w	sl, #0
 8011b56:	d108      	bne.n	8011b6a <__kernel_rem_pio2f+0x29a>
 8011b58:	b11b      	cbz	r3, 8011b62 <__kernel_rem_pio2f+0x292>
 8011b5a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8011b5e:	602b      	str	r3, [r5, #0]
 8011b60:	2301      	movs	r3, #1
 8011b62:	469a      	mov	sl, r3
 8011b64:	3201      	adds	r2, #1
 8011b66:	3504      	adds	r5, #4
 8011b68:	e73f      	b.n	80119ea <__kernel_rem_pio2f+0x11a>
 8011b6a:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8011b6e:	602b      	str	r3, [r5, #0]
 8011b70:	4653      	mov	r3, sl
 8011b72:	e7f6      	b.n	8011b62 <__kernel_rem_pio2f+0x292>
 8011b74:	f108 32ff 	add.w	r2, r8, #4294967295
 8011b78:	ab0a      	add	r3, sp, #40	; 0x28
 8011b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011b82:	a90a      	add	r1, sp, #40	; 0x28
 8011b84:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011b88:	e73a      	b.n	8011a00 <__kernel_rem_pio2f+0x130>
 8011b8a:	f108 32ff 	add.w	r2, r8, #4294967295
 8011b8e:	ab0a      	add	r3, sp, #40	; 0x28
 8011b90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011b98:	e7f3      	b.n	8011b82 <__kernel_rem_pio2f+0x2b2>
 8011b9a:	a90a      	add	r1, sp, #40	; 0x28
 8011b9c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8011ba0:	3b01      	subs	r3, #1
 8011ba2:	430a      	orrs	r2, r1
 8011ba4:	e7a8      	b.n	8011af8 <__kernel_rem_pio2f+0x228>
 8011ba6:	3301      	adds	r3, #1
 8011ba8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011bac:	2900      	cmp	r1, #0
 8011bae:	d0fa      	beq.n	8011ba6 <__kernel_rem_pio2f+0x2d6>
 8011bb0:	9a04      	ldr	r2, [sp, #16]
 8011bb2:	f108 0501 	add.w	r5, r8, #1
 8011bb6:	eb08 0402 	add.w	r4, r8, r2
 8011bba:	aa1e      	add	r2, sp, #120	; 0x78
 8011bbc:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8011bc0:	4498      	add	r8, r3
 8011bc2:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 8011bc6:	45a8      	cmp	r8, r5
 8011bc8:	f6ff aec7 	blt.w	801195a <__kernel_rem_pio2f+0x8a>
 8011bcc:	9b07      	ldr	r3, [sp, #28]
 8011bce:	46a3      	mov	fp, r4
 8011bd0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011bd4:	f7ef f862 	bl	8000c9c <__aeabi_i2f>
 8011bd8:	f04f 0a00 	mov.w	sl, #0
 8011bdc:	2600      	movs	r6, #0
 8011bde:	f84b 0b04 	str.w	r0, [fp], #4
 8011be2:	9b03      	ldr	r3, [sp, #12]
 8011be4:	459a      	cmp	sl, r3
 8011be6:	dd0c      	ble.n	8011c02 <__kernel_rem_pio2f+0x332>
 8011be8:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 8011bec:	465c      	mov	r4, fp
 8011bee:	3501      	adds	r5, #1
 8011bf0:	e7e9      	b.n	8011bc6 <__kernel_rem_pio2f+0x2f6>
 8011bf2:	bf00      	nop
 8011bf4:	08013964 	.word	0x08013964
 8011bf8:	08013938 	.word	0x08013938
 8011bfc:	2301      	movs	r3, #1
 8011bfe:	9a08      	ldr	r2, [sp, #32]
 8011c00:	e7d2      	b.n	8011ba8 <__kernel_rem_pio2f+0x2d8>
 8011c02:	9b05      	ldr	r3, [sp, #20]
 8011c04:	f854 0904 	ldr.w	r0, [r4], #-4
 8011c08:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8011c0c:	f7ef f89a 	bl	8000d44 <__aeabi_fmul>
 8011c10:	4601      	mov	r1, r0
 8011c12:	4630      	mov	r0, r6
 8011c14:	f7ee ff8e 	bl	8000b34 <__addsf3>
 8011c18:	f10a 0a01 	add.w	sl, sl, #1
 8011c1c:	4606      	mov	r6, r0
 8011c1e:	e7e0      	b.n	8011be2 <__kernel_rem_pio2f+0x312>
 8011c20:	3d01      	subs	r5, #1
 8011c22:	e76e      	b.n	8011b02 <__kernel_rem_pio2f+0x232>
 8011c24:	9b06      	ldr	r3, [sp, #24]
 8011c26:	9a02      	ldr	r2, [sp, #8]
 8011c28:	4648      	mov	r0, r9
 8011c2a:	1a99      	subs	r1, r3, r2
 8011c2c:	f000 fae4 	bl	80121f8 <scalbnf>
 8011c30:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8011c34:	4605      	mov	r5, r0
 8011c36:	f7ef fa37 	bl	80010a8 <__aeabi_fcmpge>
 8011c3a:	b300      	cbz	r0, 8011c7e <__kernel_rem_pio2f+0x3ae>
 8011c3c:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8011c40:	4628      	mov	r0, r5
 8011c42:	f7ef f87f 	bl	8000d44 <__aeabi_fmul>
 8011c46:	f7ef fa59 	bl	80010fc <__aeabi_f2iz>
 8011c4a:	f7ef f827 	bl	8000c9c <__aeabi_i2f>
 8011c4e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8011c52:	4681      	mov	r9, r0
 8011c54:	f7ef f876 	bl	8000d44 <__aeabi_fmul>
 8011c58:	4601      	mov	r1, r0
 8011c5a:	4628      	mov	r0, r5
 8011c5c:	f7ee ff68 	bl	8000b30 <__aeabi_fsub>
 8011c60:	f7ef fa4c 	bl	80010fc <__aeabi_f2iz>
 8011c64:	ab0a      	add	r3, sp, #40	; 0x28
 8011c66:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8011c6a:	4648      	mov	r0, r9
 8011c6c:	f7ef fa46 	bl	80010fc <__aeabi_f2iz>
 8011c70:	f108 0501 	add.w	r5, r8, #1
 8011c74:	ab0a      	add	r3, sp, #40	; 0x28
 8011c76:	3708      	adds	r7, #8
 8011c78:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8011c7c:	e748      	b.n	8011b10 <__kernel_rem_pio2f+0x240>
 8011c7e:	4628      	mov	r0, r5
 8011c80:	f7ef fa3c 	bl	80010fc <__aeabi_f2iz>
 8011c84:	ab0a      	add	r3, sp, #40	; 0x28
 8011c86:	4645      	mov	r5, r8
 8011c88:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8011c8c:	e740      	b.n	8011b10 <__kernel_rem_pio2f+0x240>
 8011c8e:	ab0a      	add	r3, sp, #40	; 0x28
 8011c90:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8011c94:	f7ef f802 	bl	8000c9c <__aeabi_i2f>
 8011c98:	4649      	mov	r1, r9
 8011c9a:	f7ef f853 	bl	8000d44 <__aeabi_fmul>
 8011c9e:	4641      	mov	r1, r8
 8011ca0:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 8011ca4:	4648      	mov	r0, r9
 8011ca6:	f7ef f84d 	bl	8000d44 <__aeabi_fmul>
 8011caa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011cae:	4681      	mov	r9, r0
 8011cb0:	e738      	b.n	8011b24 <__kernel_rem_pio2f+0x254>
 8011cb2:	f853 0b04 	ldr.w	r0, [r3], #4
 8011cb6:	f85b 1b04 	ldr.w	r1, [fp], #4
 8011cba:	9203      	str	r2, [sp, #12]
 8011cbc:	9302      	str	r3, [sp, #8]
 8011cbe:	f7ef f841 	bl	8000d44 <__aeabi_fmul>
 8011cc2:	4601      	mov	r1, r0
 8011cc4:	4638      	mov	r0, r7
 8011cc6:	f7ee ff35 	bl	8000b34 <__addsf3>
 8011cca:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8011cce:	4607      	mov	r7, r0
 8011cd0:	f108 0801 	add.w	r8, r8, #1
 8011cd4:	9901      	ldr	r1, [sp, #4]
 8011cd6:	4588      	cmp	r8, r1
 8011cd8:	dc01      	bgt.n	8011cde <__kernel_rem_pio2f+0x40e>
 8011cda:	45c2      	cmp	sl, r8
 8011cdc:	dae9      	bge.n	8011cb2 <__kernel_rem_pio2f+0x3e2>
 8011cde:	ab5a      	add	r3, sp, #360	; 0x168
 8011ce0:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8011ce4:	f843 7ca0 	str.w	r7, [r3, #-160]
 8011ce8:	f109 39ff 	add.w	r9, r9, #4294967295
 8011cec:	f10a 0a01 	add.w	sl, sl, #1
 8011cf0:	e720      	b.n	8011b34 <__kernel_rem_pio2f+0x264>
 8011cf2:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8011cf4:	2b02      	cmp	r3, #2
 8011cf6:	dc07      	bgt.n	8011d08 <__kernel_rem_pio2f+0x438>
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	dc4d      	bgt.n	8011d98 <__kernel_rem_pio2f+0x4c8>
 8011cfc:	d02e      	beq.n	8011d5c <__kernel_rem_pio2f+0x48c>
 8011cfe:	f006 0007 	and.w	r0, r6, #7
 8011d02:	b05b      	add	sp, #364	; 0x16c
 8011d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d08:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8011d0a:	2b03      	cmp	r3, #3
 8011d0c:	d1f7      	bne.n	8011cfe <__kernel_rem_pio2f+0x42e>
 8011d0e:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 8011d12:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 8011d16:	46b8      	mov	r8, r7
 8011d18:	46aa      	mov	sl, r5
 8011d1a:	f1ba 0f00 	cmp.w	sl, #0
 8011d1e:	dc48      	bgt.n	8011db2 <__kernel_rem_pio2f+0x4e2>
 8011d20:	46a9      	mov	r9, r5
 8011d22:	f1b9 0f01 	cmp.w	r9, #1
 8011d26:	dc5f      	bgt.n	8011de8 <__kernel_rem_pio2f+0x518>
 8011d28:	2000      	movs	r0, #0
 8011d2a:	2d01      	cmp	r5, #1
 8011d2c:	dc75      	bgt.n	8011e1a <__kernel_rem_pio2f+0x54a>
 8011d2e:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8011d30:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8011d32:	2c00      	cmp	r4, #0
 8011d34:	d177      	bne.n	8011e26 <__kernel_rem_pio2f+0x556>
 8011d36:	9900      	ldr	r1, [sp, #0]
 8011d38:	600a      	str	r2, [r1, #0]
 8011d3a:	460a      	mov	r2, r1
 8011d3c:	604b      	str	r3, [r1, #4]
 8011d3e:	6090      	str	r0, [r2, #8]
 8011d40:	e7dd      	b.n	8011cfe <__kernel_rem_pio2f+0x42e>
 8011d42:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 8011d46:	f7ee fef5 	bl	8000b34 <__addsf3>
 8011d4a:	3d01      	subs	r5, #1
 8011d4c:	2d00      	cmp	r5, #0
 8011d4e:	daf8      	bge.n	8011d42 <__kernel_rem_pio2f+0x472>
 8011d50:	b10c      	cbz	r4, 8011d56 <__kernel_rem_pio2f+0x486>
 8011d52:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8011d56:	9b00      	ldr	r3, [sp, #0]
 8011d58:	6018      	str	r0, [r3, #0]
 8011d5a:	e7d0      	b.n	8011cfe <__kernel_rem_pio2f+0x42e>
 8011d5c:	2000      	movs	r0, #0
 8011d5e:	af32      	add	r7, sp, #200	; 0xc8
 8011d60:	e7f4      	b.n	8011d4c <__kernel_rem_pio2f+0x47c>
 8011d62:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8011d66:	f7ee fee5 	bl	8000b34 <__addsf3>
 8011d6a:	3f01      	subs	r7, #1
 8011d6c:	2f00      	cmp	r7, #0
 8011d6e:	daf8      	bge.n	8011d62 <__kernel_rem_pio2f+0x492>
 8011d70:	b1bc      	cbz	r4, 8011da2 <__kernel_rem_pio2f+0x4d2>
 8011d72:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8011d76:	9a00      	ldr	r2, [sp, #0]
 8011d78:	4601      	mov	r1, r0
 8011d7a:	6013      	str	r3, [r2, #0]
 8011d7c:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8011d7e:	f7ee fed7 	bl	8000b30 <__aeabi_fsub>
 8011d82:	2701      	movs	r7, #1
 8011d84:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8011d88:	42bd      	cmp	r5, r7
 8011d8a:	da0c      	bge.n	8011da6 <__kernel_rem_pio2f+0x4d6>
 8011d8c:	b10c      	cbz	r4, 8011d92 <__kernel_rem_pio2f+0x4c2>
 8011d8e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8011d92:	9b00      	ldr	r3, [sp, #0]
 8011d94:	6058      	str	r0, [r3, #4]
 8011d96:	e7b2      	b.n	8011cfe <__kernel_rem_pio2f+0x42e>
 8011d98:	462f      	mov	r7, r5
 8011d9a:	2000      	movs	r0, #0
 8011d9c:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8011da0:	e7e4      	b.n	8011d6c <__kernel_rem_pio2f+0x49c>
 8011da2:	4603      	mov	r3, r0
 8011da4:	e7e7      	b.n	8011d76 <__kernel_rem_pio2f+0x4a6>
 8011da6:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8011daa:	f7ee fec3 	bl	8000b34 <__addsf3>
 8011dae:	3701      	adds	r7, #1
 8011db0:	e7ea      	b.n	8011d88 <__kernel_rem_pio2f+0x4b8>
 8011db2:	f8d8 3000 	ldr.w	r3, [r8]
 8011db6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8011dba:	4619      	mov	r1, r3
 8011dbc:	4610      	mov	r0, r2
 8011dbe:	9302      	str	r3, [sp, #8]
 8011dc0:	9201      	str	r2, [sp, #4]
 8011dc2:	f7ee feb7 	bl	8000b34 <__addsf3>
 8011dc6:	9a01      	ldr	r2, [sp, #4]
 8011dc8:	4601      	mov	r1, r0
 8011dca:	4681      	mov	r9, r0
 8011dcc:	4610      	mov	r0, r2
 8011dce:	f7ee feaf 	bl	8000b30 <__aeabi_fsub>
 8011dd2:	9b02      	ldr	r3, [sp, #8]
 8011dd4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011dd8:	4619      	mov	r1, r3
 8011dda:	f7ee feab 	bl	8000b34 <__addsf3>
 8011dde:	f848 0904 	str.w	r0, [r8], #-4
 8011de2:	f8c8 9000 	str.w	r9, [r8]
 8011de6:	e798      	b.n	8011d1a <__kernel_rem_pio2f+0x44a>
 8011de8:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8011dec:	f8d7 a000 	ldr.w	sl, [r7]
 8011df0:	4618      	mov	r0, r3
 8011df2:	4651      	mov	r1, sl
 8011df4:	9301      	str	r3, [sp, #4]
 8011df6:	f7ee fe9d 	bl	8000b34 <__addsf3>
 8011dfa:	9b01      	ldr	r3, [sp, #4]
 8011dfc:	4601      	mov	r1, r0
 8011dfe:	4680      	mov	r8, r0
 8011e00:	4618      	mov	r0, r3
 8011e02:	f7ee fe95 	bl	8000b30 <__aeabi_fsub>
 8011e06:	4651      	mov	r1, sl
 8011e08:	f7ee fe94 	bl	8000b34 <__addsf3>
 8011e0c:	f847 0904 	str.w	r0, [r7], #-4
 8011e10:	f109 39ff 	add.w	r9, r9, #4294967295
 8011e14:	f8c7 8000 	str.w	r8, [r7]
 8011e18:	e783      	b.n	8011d22 <__kernel_rem_pio2f+0x452>
 8011e1a:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 8011e1e:	f7ee fe89 	bl	8000b34 <__addsf3>
 8011e22:	3d01      	subs	r5, #1
 8011e24:	e781      	b.n	8011d2a <__kernel_rem_pio2f+0x45a>
 8011e26:	9900      	ldr	r1, [sp, #0]
 8011e28:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8011e2c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011e30:	600a      	str	r2, [r1, #0]
 8011e32:	604b      	str	r3, [r1, #4]
 8011e34:	460a      	mov	r2, r1
 8011e36:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8011e3a:	e780      	b.n	8011d3e <__kernel_rem_pio2f+0x46e>

08011e3c <__kernel_sinf>:
 8011e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e40:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8011e44:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8011e48:	4604      	mov	r4, r0
 8011e4a:	460f      	mov	r7, r1
 8011e4c:	4691      	mov	r9, r2
 8011e4e:	da03      	bge.n	8011e58 <__kernel_sinf+0x1c>
 8011e50:	f7ef f954 	bl	80010fc <__aeabi_f2iz>
 8011e54:	2800      	cmp	r0, #0
 8011e56:	d035      	beq.n	8011ec4 <__kernel_sinf+0x88>
 8011e58:	4621      	mov	r1, r4
 8011e5a:	4620      	mov	r0, r4
 8011e5c:	f7ee ff72 	bl	8000d44 <__aeabi_fmul>
 8011e60:	4605      	mov	r5, r0
 8011e62:	4601      	mov	r1, r0
 8011e64:	4620      	mov	r0, r4
 8011e66:	f7ee ff6d 	bl	8000d44 <__aeabi_fmul>
 8011e6a:	4929      	ldr	r1, [pc, #164]	; (8011f10 <__kernel_sinf+0xd4>)
 8011e6c:	4606      	mov	r6, r0
 8011e6e:	4628      	mov	r0, r5
 8011e70:	f7ee ff68 	bl	8000d44 <__aeabi_fmul>
 8011e74:	4927      	ldr	r1, [pc, #156]	; (8011f14 <__kernel_sinf+0xd8>)
 8011e76:	f7ee fe5b 	bl	8000b30 <__aeabi_fsub>
 8011e7a:	4629      	mov	r1, r5
 8011e7c:	f7ee ff62 	bl	8000d44 <__aeabi_fmul>
 8011e80:	4925      	ldr	r1, [pc, #148]	; (8011f18 <__kernel_sinf+0xdc>)
 8011e82:	f7ee fe57 	bl	8000b34 <__addsf3>
 8011e86:	4629      	mov	r1, r5
 8011e88:	f7ee ff5c 	bl	8000d44 <__aeabi_fmul>
 8011e8c:	4923      	ldr	r1, [pc, #140]	; (8011f1c <__kernel_sinf+0xe0>)
 8011e8e:	f7ee fe4f 	bl	8000b30 <__aeabi_fsub>
 8011e92:	4629      	mov	r1, r5
 8011e94:	f7ee ff56 	bl	8000d44 <__aeabi_fmul>
 8011e98:	4921      	ldr	r1, [pc, #132]	; (8011f20 <__kernel_sinf+0xe4>)
 8011e9a:	f7ee fe4b 	bl	8000b34 <__addsf3>
 8011e9e:	4680      	mov	r8, r0
 8011ea0:	f1b9 0f00 	cmp.w	r9, #0
 8011ea4:	d111      	bne.n	8011eca <__kernel_sinf+0x8e>
 8011ea6:	4601      	mov	r1, r0
 8011ea8:	4628      	mov	r0, r5
 8011eaa:	f7ee ff4b 	bl	8000d44 <__aeabi_fmul>
 8011eae:	491d      	ldr	r1, [pc, #116]	; (8011f24 <__kernel_sinf+0xe8>)
 8011eb0:	f7ee fe3e 	bl	8000b30 <__aeabi_fsub>
 8011eb4:	4631      	mov	r1, r6
 8011eb6:	f7ee ff45 	bl	8000d44 <__aeabi_fmul>
 8011eba:	4601      	mov	r1, r0
 8011ebc:	4620      	mov	r0, r4
 8011ebe:	f7ee fe39 	bl	8000b34 <__addsf3>
 8011ec2:	4604      	mov	r4, r0
 8011ec4:	4620      	mov	r0, r4
 8011ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011eca:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8011ece:	4638      	mov	r0, r7
 8011ed0:	f7ee ff38 	bl	8000d44 <__aeabi_fmul>
 8011ed4:	4641      	mov	r1, r8
 8011ed6:	4681      	mov	r9, r0
 8011ed8:	4630      	mov	r0, r6
 8011eda:	f7ee ff33 	bl	8000d44 <__aeabi_fmul>
 8011ede:	4601      	mov	r1, r0
 8011ee0:	4648      	mov	r0, r9
 8011ee2:	f7ee fe25 	bl	8000b30 <__aeabi_fsub>
 8011ee6:	4629      	mov	r1, r5
 8011ee8:	f7ee ff2c 	bl	8000d44 <__aeabi_fmul>
 8011eec:	4639      	mov	r1, r7
 8011eee:	f7ee fe1f 	bl	8000b30 <__aeabi_fsub>
 8011ef2:	490c      	ldr	r1, [pc, #48]	; (8011f24 <__kernel_sinf+0xe8>)
 8011ef4:	4605      	mov	r5, r0
 8011ef6:	4630      	mov	r0, r6
 8011ef8:	f7ee ff24 	bl	8000d44 <__aeabi_fmul>
 8011efc:	4601      	mov	r1, r0
 8011efe:	4628      	mov	r0, r5
 8011f00:	f7ee fe18 	bl	8000b34 <__addsf3>
 8011f04:	4601      	mov	r1, r0
 8011f06:	4620      	mov	r0, r4
 8011f08:	f7ee fe12 	bl	8000b30 <__aeabi_fsub>
 8011f0c:	e7d9      	b.n	8011ec2 <__kernel_sinf+0x86>
 8011f0e:	bf00      	nop
 8011f10:	2f2ec9d3 	.word	0x2f2ec9d3
 8011f14:	32d72f34 	.word	0x32d72f34
 8011f18:	3638ef1b 	.word	0x3638ef1b
 8011f1c:	39500d01 	.word	0x39500d01
 8011f20:	3c088889 	.word	0x3c088889
 8011f24:	3e2aaaab 	.word	0x3e2aaaab

08011f28 <fabs>:
 8011f28:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011f2c:	4770      	bx	lr

08011f2e <finite>:
 8011f2e:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8011f32:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011f36:	0fc0      	lsrs	r0, r0, #31
 8011f38:	4770      	bx	lr
	...

08011f3c <nan>:
 8011f3c:	2000      	movs	r0, #0
 8011f3e:	4901      	ldr	r1, [pc, #4]	; (8011f44 <nan+0x8>)
 8011f40:	4770      	bx	lr
 8011f42:	bf00      	nop
 8011f44:	7ff80000 	.word	0x7ff80000

08011f48 <rint>:
 8011f48:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8011f4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011f4e:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 8011f52:	2f13      	cmp	r7, #19
 8011f54:	4602      	mov	r2, r0
 8011f56:	460b      	mov	r3, r1
 8011f58:	460c      	mov	r4, r1
 8011f5a:	4605      	mov	r5, r0
 8011f5c:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8011f60:	dc59      	bgt.n	8012016 <rint+0xce>
 8011f62:	2f00      	cmp	r7, #0
 8011f64:	da2a      	bge.n	8011fbc <rint+0x74>
 8011f66:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011f6a:	4301      	orrs	r1, r0
 8011f6c:	d022      	beq.n	8011fb4 <rint+0x6c>
 8011f6e:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8011f72:	4301      	orrs	r1, r0
 8011f74:	424d      	negs	r5, r1
 8011f76:	430d      	orrs	r5, r1
 8011f78:	4936      	ldr	r1, [pc, #216]	; (8012054 <rint+0x10c>)
 8011f7a:	0c5c      	lsrs	r4, r3, #17
 8011f7c:	0b2d      	lsrs	r5, r5, #12
 8011f7e:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 8011f82:	0464      	lsls	r4, r4, #17
 8011f84:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8011f88:	ea45 0304 	orr.w	r3, r5, r4
 8011f8c:	e9d1 4500 	ldrd	r4, r5, [r1]
 8011f90:	4620      	mov	r0, r4
 8011f92:	4629      	mov	r1, r5
 8011f94:	f7ee f8ea 	bl	800016c <__adddf3>
 8011f98:	e9cd 0100 	strd	r0, r1, [sp]
 8011f9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011fa0:	462b      	mov	r3, r5
 8011fa2:	4622      	mov	r2, r4
 8011fa4:	f7ee f8e0 	bl	8000168 <__aeabi_dsub>
 8011fa8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011fac:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8011fb0:	4602      	mov	r2, r0
 8011fb2:	460b      	mov	r3, r1
 8011fb4:	4610      	mov	r0, r2
 8011fb6:	4619      	mov	r1, r3
 8011fb8:	b003      	add	sp, #12
 8011fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011fbc:	4926      	ldr	r1, [pc, #152]	; (8012058 <rint+0x110>)
 8011fbe:	4139      	asrs	r1, r7
 8011fc0:	ea03 0001 	and.w	r0, r3, r1
 8011fc4:	4310      	orrs	r0, r2
 8011fc6:	d0f5      	beq.n	8011fb4 <rint+0x6c>
 8011fc8:	084b      	lsrs	r3, r1, #1
 8011fca:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 8011fce:	ea52 0501 	orrs.w	r5, r2, r1
 8011fd2:	d00c      	beq.n	8011fee <rint+0xa6>
 8011fd4:	ea24 0303 	bic.w	r3, r4, r3
 8011fd8:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8011fdc:	2f13      	cmp	r7, #19
 8011fde:	bf0c      	ite	eq
 8011fe0:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8011fe4:	2500      	movne	r5, #0
 8011fe6:	fa44 f707 	asr.w	r7, r4, r7
 8011fea:	ea43 0407 	orr.w	r4, r3, r7
 8011fee:	4919      	ldr	r1, [pc, #100]	; (8012054 <rint+0x10c>)
 8011ff0:	4623      	mov	r3, r4
 8011ff2:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8011ff6:	462a      	mov	r2, r5
 8011ff8:	e9d6 4500 	ldrd	r4, r5, [r6]
 8011ffc:	4620      	mov	r0, r4
 8011ffe:	4629      	mov	r1, r5
 8012000:	f7ee f8b4 	bl	800016c <__adddf3>
 8012004:	e9cd 0100 	strd	r0, r1, [sp]
 8012008:	e9dd 0100 	ldrd	r0, r1, [sp]
 801200c:	4622      	mov	r2, r4
 801200e:	462b      	mov	r3, r5
 8012010:	f7ee f8aa 	bl	8000168 <__aeabi_dsub>
 8012014:	e7cc      	b.n	8011fb0 <rint+0x68>
 8012016:	2f33      	cmp	r7, #51	; 0x33
 8012018:	dd05      	ble.n	8012026 <rint+0xde>
 801201a:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 801201e:	d1c9      	bne.n	8011fb4 <rint+0x6c>
 8012020:	f7ee f8a4 	bl	800016c <__adddf3>
 8012024:	e7c4      	b.n	8011fb0 <rint+0x68>
 8012026:	f04f 31ff 	mov.w	r1, #4294967295
 801202a:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 801202e:	fa21 f10c 	lsr.w	r1, r1, ip
 8012032:	4208      	tst	r0, r1
 8012034:	d0be      	beq.n	8011fb4 <rint+0x6c>
 8012036:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 801203a:	bf18      	it	ne
 801203c:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8012040:	ea4f 0351 	mov.w	r3, r1, lsr #1
 8012044:	bf1e      	ittt	ne
 8012046:	ea20 0303 	bicne.w	r3, r0, r3
 801204a:	fa45 fc0c 	asrne.w	ip, r5, ip
 801204e:	ea43 050c 	orrne.w	r5, r3, ip
 8012052:	e7cc      	b.n	8011fee <rint+0xa6>
 8012054:	08013970 	.word	0x08013970
 8012058:	000fffff 	.word	0x000fffff
 801205c:	00000000 	.word	0x00000000

08012060 <scalbn>:
 8012060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012062:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8012066:	4604      	mov	r4, r0
 8012068:	460d      	mov	r5, r1
 801206a:	4617      	mov	r7, r2
 801206c:	460b      	mov	r3, r1
 801206e:	b996      	cbnz	r6, 8012096 <scalbn+0x36>
 8012070:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012074:	4303      	orrs	r3, r0
 8012076:	d039      	beq.n	80120ec <scalbn+0x8c>
 8012078:	4b35      	ldr	r3, [pc, #212]	; (8012150 <scalbn+0xf0>)
 801207a:	2200      	movs	r2, #0
 801207c:	f7ee fa2c 	bl	80004d8 <__aeabi_dmul>
 8012080:	4b34      	ldr	r3, [pc, #208]	; (8012154 <scalbn+0xf4>)
 8012082:	4604      	mov	r4, r0
 8012084:	429f      	cmp	r7, r3
 8012086:	460d      	mov	r5, r1
 8012088:	da0f      	bge.n	80120aa <scalbn+0x4a>
 801208a:	a32d      	add	r3, pc, #180	; (adr r3, 8012140 <scalbn+0xe0>)
 801208c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012090:	f7ee fa22 	bl	80004d8 <__aeabi_dmul>
 8012094:	e006      	b.n	80120a4 <scalbn+0x44>
 8012096:	f240 72ff 	movw	r2, #2047	; 0x7ff
 801209a:	4296      	cmp	r6, r2
 801209c:	d10a      	bne.n	80120b4 <scalbn+0x54>
 801209e:	4602      	mov	r2, r0
 80120a0:	f7ee f864 	bl	800016c <__adddf3>
 80120a4:	4604      	mov	r4, r0
 80120a6:	460d      	mov	r5, r1
 80120a8:	e020      	b.n	80120ec <scalbn+0x8c>
 80120aa:	460b      	mov	r3, r1
 80120ac:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80120b0:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 80120b4:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80120b8:	19b9      	adds	r1, r7, r6
 80120ba:	4291      	cmp	r1, r2
 80120bc:	dd0e      	ble.n	80120dc <scalbn+0x7c>
 80120be:	a322      	add	r3, pc, #136	; (adr r3, 8012148 <scalbn+0xe8>)
 80120c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120c4:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80120c8:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 80120cc:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 80120d0:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 80120d4:	4820      	ldr	r0, [pc, #128]	; (8012158 <scalbn+0xf8>)
 80120d6:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 80120da:	e7d9      	b.n	8012090 <scalbn+0x30>
 80120dc:	2900      	cmp	r1, #0
 80120de:	dd08      	ble.n	80120f2 <scalbn+0x92>
 80120e0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80120e4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80120e8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80120ec:	4620      	mov	r0, r4
 80120ee:	4629      	mov	r1, r5
 80120f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80120f2:	f111 0f35 	cmn.w	r1, #53	; 0x35
 80120f6:	da16      	bge.n	8012126 <scalbn+0xc6>
 80120f8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80120fc:	429f      	cmp	r7, r3
 80120fe:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8012102:	dd08      	ble.n	8012116 <scalbn+0xb6>
 8012104:	4c15      	ldr	r4, [pc, #84]	; (801215c <scalbn+0xfc>)
 8012106:	4814      	ldr	r0, [pc, #80]	; (8012158 <scalbn+0xf8>)
 8012108:	f363 74df 	bfi	r4, r3, #31, #1
 801210c:	a30e      	add	r3, pc, #56	; (adr r3, 8012148 <scalbn+0xe8>)
 801210e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012112:	4621      	mov	r1, r4
 8012114:	e7bc      	b.n	8012090 <scalbn+0x30>
 8012116:	4c12      	ldr	r4, [pc, #72]	; (8012160 <scalbn+0x100>)
 8012118:	4812      	ldr	r0, [pc, #72]	; (8012164 <scalbn+0x104>)
 801211a:	f363 74df 	bfi	r4, r3, #31, #1
 801211e:	a308      	add	r3, pc, #32	; (adr r3, 8012140 <scalbn+0xe0>)
 8012120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012124:	e7f5      	b.n	8012112 <scalbn+0xb2>
 8012126:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801212a:	3136      	adds	r1, #54	; 0x36
 801212c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012130:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8012134:	4620      	mov	r0, r4
 8012136:	4629      	mov	r1, r5
 8012138:	2200      	movs	r2, #0
 801213a:	4b0b      	ldr	r3, [pc, #44]	; (8012168 <scalbn+0x108>)
 801213c:	e7a8      	b.n	8012090 <scalbn+0x30>
 801213e:	bf00      	nop
 8012140:	c2f8f359 	.word	0xc2f8f359
 8012144:	01a56e1f 	.word	0x01a56e1f
 8012148:	8800759c 	.word	0x8800759c
 801214c:	7e37e43c 	.word	0x7e37e43c
 8012150:	43500000 	.word	0x43500000
 8012154:	ffff3cb0 	.word	0xffff3cb0
 8012158:	8800759c 	.word	0x8800759c
 801215c:	7e37e43c 	.word	0x7e37e43c
 8012160:	01a56e1f 	.word	0x01a56e1f
 8012164:	c2f8f359 	.word	0xc2f8f359
 8012168:	3c900000 	.word	0x3c900000

0801216c <floorf>:
 801216c:	b570      	push	{r4, r5, r6, lr}
 801216e:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8012172:	3d7f      	subs	r5, #127	; 0x7f
 8012174:	2d16      	cmp	r5, #22
 8012176:	4601      	mov	r1, r0
 8012178:	4604      	mov	r4, r0
 801217a:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 801217e:	dc26      	bgt.n	80121ce <floorf+0x62>
 8012180:	2d00      	cmp	r5, #0
 8012182:	da0e      	bge.n	80121a2 <floorf+0x36>
 8012184:	4917      	ldr	r1, [pc, #92]	; (80121e4 <floorf+0x78>)
 8012186:	f7ee fcd5 	bl	8000b34 <__addsf3>
 801218a:	2100      	movs	r1, #0
 801218c:	f7ee ff96 	bl	80010bc <__aeabi_fcmpgt>
 8012190:	b128      	cbz	r0, 801219e <floorf+0x32>
 8012192:	2c00      	cmp	r4, #0
 8012194:	da23      	bge.n	80121de <floorf+0x72>
 8012196:	4b14      	ldr	r3, [pc, #80]	; (80121e8 <floorf+0x7c>)
 8012198:	2e00      	cmp	r6, #0
 801219a:	bf18      	it	ne
 801219c:	461c      	movne	r4, r3
 801219e:	4621      	mov	r1, r4
 80121a0:	e01b      	b.n	80121da <floorf+0x6e>
 80121a2:	4e12      	ldr	r6, [pc, #72]	; (80121ec <floorf+0x80>)
 80121a4:	412e      	asrs	r6, r5
 80121a6:	4230      	tst	r0, r6
 80121a8:	d017      	beq.n	80121da <floorf+0x6e>
 80121aa:	490e      	ldr	r1, [pc, #56]	; (80121e4 <floorf+0x78>)
 80121ac:	f7ee fcc2 	bl	8000b34 <__addsf3>
 80121b0:	2100      	movs	r1, #0
 80121b2:	f7ee ff83 	bl	80010bc <__aeabi_fcmpgt>
 80121b6:	2800      	cmp	r0, #0
 80121b8:	d0f1      	beq.n	801219e <floorf+0x32>
 80121ba:	2c00      	cmp	r4, #0
 80121bc:	bfbe      	ittt	lt
 80121be:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 80121c2:	fa43 f505 	asrlt.w	r5, r3, r5
 80121c6:	1964      	addlt	r4, r4, r5
 80121c8:	ea24 0406 	bic.w	r4, r4, r6
 80121cc:	e7e7      	b.n	801219e <floorf+0x32>
 80121ce:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80121d2:	d302      	bcc.n	80121da <floorf+0x6e>
 80121d4:	f7ee fcae 	bl	8000b34 <__addsf3>
 80121d8:	4601      	mov	r1, r0
 80121da:	4608      	mov	r0, r1
 80121dc:	bd70      	pop	{r4, r5, r6, pc}
 80121de:	2400      	movs	r4, #0
 80121e0:	e7dd      	b.n	801219e <floorf+0x32>
 80121e2:	bf00      	nop
 80121e4:	7149f2ca 	.word	0x7149f2ca
 80121e8:	bf800000 	.word	0xbf800000
 80121ec:	007fffff 	.word	0x007fffff

080121f0 <nanf>:
 80121f0:	4800      	ldr	r0, [pc, #0]	; (80121f4 <nanf+0x4>)
 80121f2:	4770      	bx	lr
 80121f4:	7fc00000 	.word	0x7fc00000

080121f8 <scalbnf>:
 80121f8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80121fc:	b538      	push	{r3, r4, r5, lr}
 80121fe:	4603      	mov	r3, r0
 8012200:	460d      	mov	r5, r1
 8012202:	4604      	mov	r4, r0
 8012204:	d02a      	beq.n	801225c <scalbnf+0x64>
 8012206:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801220a:	d304      	bcc.n	8012216 <scalbnf+0x1e>
 801220c:	4601      	mov	r1, r0
 801220e:	f7ee fc91 	bl	8000b34 <__addsf3>
 8012212:	4603      	mov	r3, r0
 8012214:	e022      	b.n	801225c <scalbnf+0x64>
 8012216:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 801221a:	d117      	bne.n	801224c <scalbnf+0x54>
 801221c:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8012220:	f7ee fd90 	bl	8000d44 <__aeabi_fmul>
 8012224:	4a17      	ldr	r2, [pc, #92]	; (8012284 <scalbnf+0x8c>)
 8012226:	4603      	mov	r3, r0
 8012228:	4295      	cmp	r5, r2
 801222a:	db0b      	blt.n	8012244 <scalbnf+0x4c>
 801222c:	4604      	mov	r4, r0
 801222e:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8012232:	3a19      	subs	r2, #25
 8012234:	442a      	add	r2, r5
 8012236:	2afe      	cmp	r2, #254	; 0xfe
 8012238:	dd0a      	ble.n	8012250 <scalbnf+0x58>
 801223a:	4913      	ldr	r1, [pc, #76]	; (8012288 <scalbnf+0x90>)
 801223c:	4618      	mov	r0, r3
 801223e:	f361 001e 	bfi	r0, r1, #0, #31
 8012242:	e000      	b.n	8012246 <scalbnf+0x4e>
 8012244:	4911      	ldr	r1, [pc, #68]	; (801228c <scalbnf+0x94>)
 8012246:	f7ee fd7d 	bl	8000d44 <__aeabi_fmul>
 801224a:	e7e2      	b.n	8012212 <scalbnf+0x1a>
 801224c:	0dd2      	lsrs	r2, r2, #23
 801224e:	e7f1      	b.n	8012234 <scalbnf+0x3c>
 8012250:	2a00      	cmp	r2, #0
 8012252:	dd05      	ble.n	8012260 <scalbnf+0x68>
 8012254:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 8012258:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 801225c:	4618      	mov	r0, r3
 801225e:	bd38      	pop	{r3, r4, r5, pc}
 8012260:	f112 0f16 	cmn.w	r2, #22
 8012264:	da05      	bge.n	8012272 <scalbnf+0x7a>
 8012266:	f24c 3250 	movw	r2, #50000	; 0xc350
 801226a:	4295      	cmp	r5, r2
 801226c:	dce5      	bgt.n	801223a <scalbnf+0x42>
 801226e:	4907      	ldr	r1, [pc, #28]	; (801228c <scalbnf+0x94>)
 8012270:	e7e4      	b.n	801223c <scalbnf+0x44>
 8012272:	3219      	adds	r2, #25
 8012274:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8012278:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 801227c:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 8012280:	e7e1      	b.n	8012246 <scalbnf+0x4e>
 8012282:	bf00      	nop
 8012284:	ffff3cb0 	.word	0xffff3cb0
 8012288:	7149f2ca 	.word	0x7149f2ca
 801228c:	0da24260 	.word	0x0da24260

08012290 <atoi>:
 8012290:	220a      	movs	r2, #10
 8012292:	2100      	movs	r1, #0
 8012294:	f000 b92a 	b.w	80124ec <strtol>

08012298 <__errno>:
 8012298:	4b01      	ldr	r3, [pc, #4]	; (80122a0 <__errno+0x8>)
 801229a:	6818      	ldr	r0, [r3, #0]
 801229c:	4770      	bx	lr
 801229e:	bf00      	nop
 80122a0:	20000010 	.word	0x20000010

080122a4 <__libc_init_array>:
 80122a4:	b570      	push	{r4, r5, r6, lr}
 80122a6:	2600      	movs	r6, #0
 80122a8:	4d0c      	ldr	r5, [pc, #48]	; (80122dc <__libc_init_array+0x38>)
 80122aa:	4c0d      	ldr	r4, [pc, #52]	; (80122e0 <__libc_init_array+0x3c>)
 80122ac:	1b64      	subs	r4, r4, r5
 80122ae:	10a4      	asrs	r4, r4, #2
 80122b0:	42a6      	cmp	r6, r4
 80122b2:	d109      	bne.n	80122c8 <__libc_init_array+0x24>
 80122b4:	f001 f8f0 	bl	8013498 <_init>
 80122b8:	2600      	movs	r6, #0
 80122ba:	4d0a      	ldr	r5, [pc, #40]	; (80122e4 <__libc_init_array+0x40>)
 80122bc:	4c0a      	ldr	r4, [pc, #40]	; (80122e8 <__libc_init_array+0x44>)
 80122be:	1b64      	subs	r4, r4, r5
 80122c0:	10a4      	asrs	r4, r4, #2
 80122c2:	42a6      	cmp	r6, r4
 80122c4:	d105      	bne.n	80122d2 <__libc_init_array+0x2e>
 80122c6:	bd70      	pop	{r4, r5, r6, pc}
 80122c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80122cc:	4798      	blx	r3
 80122ce:	3601      	adds	r6, #1
 80122d0:	e7ee      	b.n	80122b0 <__libc_init_array+0xc>
 80122d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80122d6:	4798      	blx	r3
 80122d8:	3601      	adds	r6, #1
 80122da:	e7f2      	b.n	80122c2 <__libc_init_array+0x1e>
 80122dc:	08013bd0 	.word	0x08013bd0
 80122e0:	08013bd0 	.word	0x08013bd0
 80122e4:	08013bd0 	.word	0x08013bd0
 80122e8:	08013bd8 	.word	0x08013bd8

080122ec <memcpy>:
 80122ec:	440a      	add	r2, r1
 80122ee:	4291      	cmp	r1, r2
 80122f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80122f4:	d100      	bne.n	80122f8 <memcpy+0xc>
 80122f6:	4770      	bx	lr
 80122f8:	b510      	push	{r4, lr}
 80122fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80122fe:	4291      	cmp	r1, r2
 8012300:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012304:	d1f9      	bne.n	80122fa <memcpy+0xe>
 8012306:	bd10      	pop	{r4, pc}

08012308 <memset>:
 8012308:	4603      	mov	r3, r0
 801230a:	4402      	add	r2, r0
 801230c:	4293      	cmp	r3, r2
 801230e:	d100      	bne.n	8012312 <memset+0xa>
 8012310:	4770      	bx	lr
 8012312:	f803 1b01 	strb.w	r1, [r3], #1
 8012316:	e7f9      	b.n	801230c <memset+0x4>

08012318 <strcpy>:
 8012318:	4603      	mov	r3, r0
 801231a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801231e:	f803 2b01 	strb.w	r2, [r3], #1
 8012322:	2a00      	cmp	r2, #0
 8012324:	d1f9      	bne.n	801231a <strcpy+0x2>
 8012326:	4770      	bx	lr

08012328 <strtok>:
 8012328:	4b16      	ldr	r3, [pc, #88]	; (8012384 <strtok+0x5c>)
 801232a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801232e:	681f      	ldr	r7, [r3, #0]
 8012330:	4605      	mov	r5, r0
 8012332:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8012334:	460e      	mov	r6, r1
 8012336:	b9ec      	cbnz	r4, 8012374 <strtok+0x4c>
 8012338:	2050      	movs	r0, #80	; 0x50
 801233a:	f000 fa09 	bl	8012750 <malloc>
 801233e:	4602      	mov	r2, r0
 8012340:	65b8      	str	r0, [r7, #88]	; 0x58
 8012342:	b920      	cbnz	r0, 801234e <strtok+0x26>
 8012344:	2157      	movs	r1, #87	; 0x57
 8012346:	4b10      	ldr	r3, [pc, #64]	; (8012388 <strtok+0x60>)
 8012348:	4810      	ldr	r0, [pc, #64]	; (801238c <strtok+0x64>)
 801234a:	f000 f8d9 	bl	8012500 <__assert_func>
 801234e:	e9c0 4400 	strd	r4, r4, [r0]
 8012352:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8012356:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801235a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 801235e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8012362:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8012366:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 801236a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 801236e:	6184      	str	r4, [r0, #24]
 8012370:	7704      	strb	r4, [r0, #28]
 8012372:	6244      	str	r4, [r0, #36]	; 0x24
 8012374:	4631      	mov	r1, r6
 8012376:	4628      	mov	r0, r5
 8012378:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801237a:	2301      	movs	r3, #1
 801237c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012380:	f000 b806 	b.w	8012390 <__strtok_r>
 8012384:	20000010 	.word	0x20000010
 8012388:	08013984 	.word	0x08013984
 801238c:	0801399b 	.word	0x0801399b

08012390 <__strtok_r>:
 8012390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012392:	b908      	cbnz	r0, 8012398 <__strtok_r+0x8>
 8012394:	6810      	ldr	r0, [r2, #0]
 8012396:	b188      	cbz	r0, 80123bc <__strtok_r+0x2c>
 8012398:	4604      	mov	r4, r0
 801239a:	460f      	mov	r7, r1
 801239c:	4620      	mov	r0, r4
 801239e:	f814 5b01 	ldrb.w	r5, [r4], #1
 80123a2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80123a6:	b91e      	cbnz	r6, 80123b0 <__strtok_r+0x20>
 80123a8:	b965      	cbnz	r5, 80123c4 <__strtok_r+0x34>
 80123aa:	4628      	mov	r0, r5
 80123ac:	6015      	str	r5, [r2, #0]
 80123ae:	e005      	b.n	80123bc <__strtok_r+0x2c>
 80123b0:	42b5      	cmp	r5, r6
 80123b2:	d1f6      	bne.n	80123a2 <__strtok_r+0x12>
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d1f0      	bne.n	801239a <__strtok_r+0xa>
 80123b8:	6014      	str	r4, [r2, #0]
 80123ba:	7003      	strb	r3, [r0, #0]
 80123bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80123be:	461c      	mov	r4, r3
 80123c0:	e00c      	b.n	80123dc <__strtok_r+0x4c>
 80123c2:	b915      	cbnz	r5, 80123ca <__strtok_r+0x3a>
 80123c4:	460e      	mov	r6, r1
 80123c6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80123ca:	f816 5b01 	ldrb.w	r5, [r6], #1
 80123ce:	42ab      	cmp	r3, r5
 80123d0:	d1f7      	bne.n	80123c2 <__strtok_r+0x32>
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d0f3      	beq.n	80123be <__strtok_r+0x2e>
 80123d6:	2300      	movs	r3, #0
 80123d8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80123dc:	6014      	str	r4, [r2, #0]
 80123de:	e7ed      	b.n	80123bc <__strtok_r+0x2c>

080123e0 <_strtol_l.isra.0>:
 80123e0:	2b01      	cmp	r3, #1
 80123e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80123e6:	4686      	mov	lr, r0
 80123e8:	d001      	beq.n	80123ee <_strtol_l.isra.0+0xe>
 80123ea:	2b24      	cmp	r3, #36	; 0x24
 80123ec:	d906      	bls.n	80123fc <_strtol_l.isra.0+0x1c>
 80123ee:	f7ff ff53 	bl	8012298 <__errno>
 80123f2:	2316      	movs	r3, #22
 80123f4:	6003      	str	r3, [r0, #0]
 80123f6:	2000      	movs	r0, #0
 80123f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123fc:	468c      	mov	ip, r1
 80123fe:	4e3a      	ldr	r6, [pc, #232]	; (80124e8 <_strtol_l.isra.0+0x108>)
 8012400:	4660      	mov	r0, ip
 8012402:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8012406:	5da5      	ldrb	r5, [r4, r6]
 8012408:	f015 0508 	ands.w	r5, r5, #8
 801240c:	d1f8      	bne.n	8012400 <_strtol_l.isra.0+0x20>
 801240e:	2c2d      	cmp	r4, #45	; 0x2d
 8012410:	d133      	bne.n	801247a <_strtol_l.isra.0+0x9a>
 8012412:	f04f 0801 	mov.w	r8, #1
 8012416:	f89c 4000 	ldrb.w	r4, [ip]
 801241a:	f100 0c02 	add.w	ip, r0, #2
 801241e:	2b00      	cmp	r3, #0
 8012420:	d05d      	beq.n	80124de <_strtol_l.isra.0+0xfe>
 8012422:	2b10      	cmp	r3, #16
 8012424:	d10c      	bne.n	8012440 <_strtol_l.isra.0+0x60>
 8012426:	2c30      	cmp	r4, #48	; 0x30
 8012428:	d10a      	bne.n	8012440 <_strtol_l.isra.0+0x60>
 801242a:	f89c 0000 	ldrb.w	r0, [ip]
 801242e:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8012432:	2858      	cmp	r0, #88	; 0x58
 8012434:	d14e      	bne.n	80124d4 <_strtol_l.isra.0+0xf4>
 8012436:	2310      	movs	r3, #16
 8012438:	f89c 4001 	ldrb.w	r4, [ip, #1]
 801243c:	f10c 0c02 	add.w	ip, ip, #2
 8012440:	2500      	movs	r5, #0
 8012442:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8012446:	3f01      	subs	r7, #1
 8012448:	fbb7 f9f3 	udiv	r9, r7, r3
 801244c:	4628      	mov	r0, r5
 801244e:	fb03 7a19 	mls	sl, r3, r9, r7
 8012452:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8012456:	2e09      	cmp	r6, #9
 8012458:	d818      	bhi.n	801248c <_strtol_l.isra.0+0xac>
 801245a:	4634      	mov	r4, r6
 801245c:	42a3      	cmp	r3, r4
 801245e:	dd24      	ble.n	80124aa <_strtol_l.isra.0+0xca>
 8012460:	2d00      	cmp	r5, #0
 8012462:	db1f      	blt.n	80124a4 <_strtol_l.isra.0+0xc4>
 8012464:	4581      	cmp	r9, r0
 8012466:	d31d      	bcc.n	80124a4 <_strtol_l.isra.0+0xc4>
 8012468:	d101      	bne.n	801246e <_strtol_l.isra.0+0x8e>
 801246a:	45a2      	cmp	sl, r4
 801246c:	db1a      	blt.n	80124a4 <_strtol_l.isra.0+0xc4>
 801246e:	2501      	movs	r5, #1
 8012470:	fb00 4003 	mla	r0, r0, r3, r4
 8012474:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8012478:	e7eb      	b.n	8012452 <_strtol_l.isra.0+0x72>
 801247a:	2c2b      	cmp	r4, #43	; 0x2b
 801247c:	bf08      	it	eq
 801247e:	f89c 4000 	ldrbeq.w	r4, [ip]
 8012482:	46a8      	mov	r8, r5
 8012484:	bf08      	it	eq
 8012486:	f100 0c02 	addeq.w	ip, r0, #2
 801248a:	e7c8      	b.n	801241e <_strtol_l.isra.0+0x3e>
 801248c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8012490:	2e19      	cmp	r6, #25
 8012492:	d801      	bhi.n	8012498 <_strtol_l.isra.0+0xb8>
 8012494:	3c37      	subs	r4, #55	; 0x37
 8012496:	e7e1      	b.n	801245c <_strtol_l.isra.0+0x7c>
 8012498:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 801249c:	2e19      	cmp	r6, #25
 801249e:	d804      	bhi.n	80124aa <_strtol_l.isra.0+0xca>
 80124a0:	3c57      	subs	r4, #87	; 0x57
 80124a2:	e7db      	b.n	801245c <_strtol_l.isra.0+0x7c>
 80124a4:	f04f 35ff 	mov.w	r5, #4294967295
 80124a8:	e7e4      	b.n	8012474 <_strtol_l.isra.0+0x94>
 80124aa:	2d00      	cmp	r5, #0
 80124ac:	da08      	bge.n	80124c0 <_strtol_l.isra.0+0xe0>
 80124ae:	2322      	movs	r3, #34	; 0x22
 80124b0:	4638      	mov	r0, r7
 80124b2:	f8ce 3000 	str.w	r3, [lr]
 80124b6:	2a00      	cmp	r2, #0
 80124b8:	d09e      	beq.n	80123f8 <_strtol_l.isra.0+0x18>
 80124ba:	f10c 31ff 	add.w	r1, ip, #4294967295
 80124be:	e007      	b.n	80124d0 <_strtol_l.isra.0+0xf0>
 80124c0:	f1b8 0f00 	cmp.w	r8, #0
 80124c4:	d000      	beq.n	80124c8 <_strtol_l.isra.0+0xe8>
 80124c6:	4240      	negs	r0, r0
 80124c8:	2a00      	cmp	r2, #0
 80124ca:	d095      	beq.n	80123f8 <_strtol_l.isra.0+0x18>
 80124cc:	2d00      	cmp	r5, #0
 80124ce:	d1f4      	bne.n	80124ba <_strtol_l.isra.0+0xda>
 80124d0:	6011      	str	r1, [r2, #0]
 80124d2:	e791      	b.n	80123f8 <_strtol_l.isra.0+0x18>
 80124d4:	2430      	movs	r4, #48	; 0x30
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d1b2      	bne.n	8012440 <_strtol_l.isra.0+0x60>
 80124da:	2308      	movs	r3, #8
 80124dc:	e7b0      	b.n	8012440 <_strtol_l.isra.0+0x60>
 80124de:	2c30      	cmp	r4, #48	; 0x30
 80124e0:	d0a3      	beq.n	801242a <_strtol_l.isra.0+0x4a>
 80124e2:	230a      	movs	r3, #10
 80124e4:	e7ac      	b.n	8012440 <_strtol_l.isra.0+0x60>
 80124e6:	bf00      	nop
 80124e8:	08013a39 	.word	0x08013a39

080124ec <strtol>:
 80124ec:	4613      	mov	r3, r2
 80124ee:	460a      	mov	r2, r1
 80124f0:	4601      	mov	r1, r0
 80124f2:	4802      	ldr	r0, [pc, #8]	; (80124fc <strtol+0x10>)
 80124f4:	6800      	ldr	r0, [r0, #0]
 80124f6:	f7ff bf73 	b.w	80123e0 <_strtol_l.isra.0>
 80124fa:	bf00      	nop
 80124fc:	20000010 	.word	0x20000010

08012500 <__assert_func>:
 8012500:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012502:	4614      	mov	r4, r2
 8012504:	461a      	mov	r2, r3
 8012506:	4b09      	ldr	r3, [pc, #36]	; (801252c <__assert_func+0x2c>)
 8012508:	4605      	mov	r5, r0
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	68d8      	ldr	r0, [r3, #12]
 801250e:	b14c      	cbz	r4, 8012524 <__assert_func+0x24>
 8012510:	4b07      	ldr	r3, [pc, #28]	; (8012530 <__assert_func+0x30>)
 8012512:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012516:	9100      	str	r1, [sp, #0]
 8012518:	462b      	mov	r3, r5
 801251a:	4906      	ldr	r1, [pc, #24]	; (8012534 <__assert_func+0x34>)
 801251c:	f000 f8e4 	bl	80126e8 <fiprintf>
 8012520:	f000 fdd8 	bl	80130d4 <abort>
 8012524:	4b04      	ldr	r3, [pc, #16]	; (8012538 <__assert_func+0x38>)
 8012526:	461c      	mov	r4, r3
 8012528:	e7f3      	b.n	8012512 <__assert_func+0x12>
 801252a:	bf00      	nop
 801252c:	20000010 	.word	0x20000010
 8012530:	080139fc 	.word	0x080139fc
 8012534:	08013a09 	.word	0x08013a09
 8012538:	08013a37 	.word	0x08013a37

0801253c <std>:
 801253c:	2300      	movs	r3, #0
 801253e:	b510      	push	{r4, lr}
 8012540:	4604      	mov	r4, r0
 8012542:	e9c0 3300 	strd	r3, r3, [r0]
 8012546:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801254a:	6083      	str	r3, [r0, #8]
 801254c:	8181      	strh	r1, [r0, #12]
 801254e:	6643      	str	r3, [r0, #100]	; 0x64
 8012550:	81c2      	strh	r2, [r0, #14]
 8012552:	6183      	str	r3, [r0, #24]
 8012554:	4619      	mov	r1, r3
 8012556:	2208      	movs	r2, #8
 8012558:	305c      	adds	r0, #92	; 0x5c
 801255a:	f7ff fed5 	bl	8012308 <memset>
 801255e:	4b05      	ldr	r3, [pc, #20]	; (8012574 <std+0x38>)
 8012560:	6224      	str	r4, [r4, #32]
 8012562:	6263      	str	r3, [r4, #36]	; 0x24
 8012564:	4b04      	ldr	r3, [pc, #16]	; (8012578 <std+0x3c>)
 8012566:	62a3      	str	r3, [r4, #40]	; 0x28
 8012568:	4b04      	ldr	r3, [pc, #16]	; (801257c <std+0x40>)
 801256a:	62e3      	str	r3, [r4, #44]	; 0x2c
 801256c:	4b04      	ldr	r3, [pc, #16]	; (8012580 <std+0x44>)
 801256e:	6323      	str	r3, [r4, #48]	; 0x30
 8012570:	bd10      	pop	{r4, pc}
 8012572:	bf00      	nop
 8012574:	08012ea9 	.word	0x08012ea9
 8012578:	08012ecb 	.word	0x08012ecb
 801257c:	08012f03 	.word	0x08012f03
 8012580:	08012f27 	.word	0x08012f27

08012584 <_cleanup_r>:
 8012584:	4901      	ldr	r1, [pc, #4]	; (801258c <_cleanup_r+0x8>)
 8012586:	f000 b8c1 	b.w	801270c <_fwalk_reent>
 801258a:	bf00      	nop
 801258c:	08013211 	.word	0x08013211

08012590 <__sfmoreglue>:
 8012590:	b570      	push	{r4, r5, r6, lr}
 8012592:	2568      	movs	r5, #104	; 0x68
 8012594:	1e4a      	subs	r2, r1, #1
 8012596:	4355      	muls	r5, r2
 8012598:	460e      	mov	r6, r1
 801259a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801259e:	f000 f92b 	bl	80127f8 <_malloc_r>
 80125a2:	4604      	mov	r4, r0
 80125a4:	b140      	cbz	r0, 80125b8 <__sfmoreglue+0x28>
 80125a6:	2100      	movs	r1, #0
 80125a8:	e9c0 1600 	strd	r1, r6, [r0]
 80125ac:	300c      	adds	r0, #12
 80125ae:	60a0      	str	r0, [r4, #8]
 80125b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80125b4:	f7ff fea8 	bl	8012308 <memset>
 80125b8:	4620      	mov	r0, r4
 80125ba:	bd70      	pop	{r4, r5, r6, pc}

080125bc <__sfp_lock_acquire>:
 80125bc:	4801      	ldr	r0, [pc, #4]	; (80125c4 <__sfp_lock_acquire+0x8>)
 80125be:	f000 b8c5 	b.w	801274c <__retarget_lock_acquire_recursive>
 80125c2:	bf00      	nop
 80125c4:	200017d0 	.word	0x200017d0

080125c8 <__sfp_lock_release>:
 80125c8:	4801      	ldr	r0, [pc, #4]	; (80125d0 <__sfp_lock_release+0x8>)
 80125ca:	f000 b8c0 	b.w	801274e <__retarget_lock_release_recursive>
 80125ce:	bf00      	nop
 80125d0:	200017d0 	.word	0x200017d0

080125d4 <__sinit_lock_acquire>:
 80125d4:	4801      	ldr	r0, [pc, #4]	; (80125dc <__sinit_lock_acquire+0x8>)
 80125d6:	f000 b8b9 	b.w	801274c <__retarget_lock_acquire_recursive>
 80125da:	bf00      	nop
 80125dc:	200017cb 	.word	0x200017cb

080125e0 <__sinit_lock_release>:
 80125e0:	4801      	ldr	r0, [pc, #4]	; (80125e8 <__sinit_lock_release+0x8>)
 80125e2:	f000 b8b4 	b.w	801274e <__retarget_lock_release_recursive>
 80125e6:	bf00      	nop
 80125e8:	200017cb 	.word	0x200017cb

080125ec <__sinit>:
 80125ec:	b510      	push	{r4, lr}
 80125ee:	4604      	mov	r4, r0
 80125f0:	f7ff fff0 	bl	80125d4 <__sinit_lock_acquire>
 80125f4:	69a3      	ldr	r3, [r4, #24]
 80125f6:	b11b      	cbz	r3, 8012600 <__sinit+0x14>
 80125f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80125fc:	f7ff bff0 	b.w	80125e0 <__sinit_lock_release>
 8012600:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012604:	6523      	str	r3, [r4, #80]	; 0x50
 8012606:	4b13      	ldr	r3, [pc, #76]	; (8012654 <__sinit+0x68>)
 8012608:	4a13      	ldr	r2, [pc, #76]	; (8012658 <__sinit+0x6c>)
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	62a2      	str	r2, [r4, #40]	; 0x28
 801260e:	42a3      	cmp	r3, r4
 8012610:	bf08      	it	eq
 8012612:	2301      	moveq	r3, #1
 8012614:	4620      	mov	r0, r4
 8012616:	bf08      	it	eq
 8012618:	61a3      	streq	r3, [r4, #24]
 801261a:	f000 f81f 	bl	801265c <__sfp>
 801261e:	6060      	str	r0, [r4, #4]
 8012620:	4620      	mov	r0, r4
 8012622:	f000 f81b 	bl	801265c <__sfp>
 8012626:	60a0      	str	r0, [r4, #8]
 8012628:	4620      	mov	r0, r4
 801262a:	f000 f817 	bl	801265c <__sfp>
 801262e:	2200      	movs	r2, #0
 8012630:	2104      	movs	r1, #4
 8012632:	60e0      	str	r0, [r4, #12]
 8012634:	6860      	ldr	r0, [r4, #4]
 8012636:	f7ff ff81 	bl	801253c <std>
 801263a:	2201      	movs	r2, #1
 801263c:	2109      	movs	r1, #9
 801263e:	68a0      	ldr	r0, [r4, #8]
 8012640:	f7ff ff7c 	bl	801253c <std>
 8012644:	2202      	movs	r2, #2
 8012646:	2112      	movs	r1, #18
 8012648:	68e0      	ldr	r0, [r4, #12]
 801264a:	f7ff ff77 	bl	801253c <std>
 801264e:	2301      	movs	r3, #1
 8012650:	61a3      	str	r3, [r4, #24]
 8012652:	e7d1      	b.n	80125f8 <__sinit+0xc>
 8012654:	08013980 	.word	0x08013980
 8012658:	08012585 	.word	0x08012585

0801265c <__sfp>:
 801265c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801265e:	4607      	mov	r7, r0
 8012660:	f7ff ffac 	bl	80125bc <__sfp_lock_acquire>
 8012664:	4b1e      	ldr	r3, [pc, #120]	; (80126e0 <__sfp+0x84>)
 8012666:	681e      	ldr	r6, [r3, #0]
 8012668:	69b3      	ldr	r3, [r6, #24]
 801266a:	b913      	cbnz	r3, 8012672 <__sfp+0x16>
 801266c:	4630      	mov	r0, r6
 801266e:	f7ff ffbd 	bl	80125ec <__sinit>
 8012672:	3648      	adds	r6, #72	; 0x48
 8012674:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012678:	3b01      	subs	r3, #1
 801267a:	d503      	bpl.n	8012684 <__sfp+0x28>
 801267c:	6833      	ldr	r3, [r6, #0]
 801267e:	b30b      	cbz	r3, 80126c4 <__sfp+0x68>
 8012680:	6836      	ldr	r6, [r6, #0]
 8012682:	e7f7      	b.n	8012674 <__sfp+0x18>
 8012684:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012688:	b9d5      	cbnz	r5, 80126c0 <__sfp+0x64>
 801268a:	4b16      	ldr	r3, [pc, #88]	; (80126e4 <__sfp+0x88>)
 801268c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012690:	60e3      	str	r3, [r4, #12]
 8012692:	6665      	str	r5, [r4, #100]	; 0x64
 8012694:	f000 f859 	bl	801274a <__retarget_lock_init_recursive>
 8012698:	f7ff ff96 	bl	80125c8 <__sfp_lock_release>
 801269c:	2208      	movs	r2, #8
 801269e:	4629      	mov	r1, r5
 80126a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80126a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80126a8:	6025      	str	r5, [r4, #0]
 80126aa:	61a5      	str	r5, [r4, #24]
 80126ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80126b0:	f7ff fe2a 	bl	8012308 <memset>
 80126b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80126b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80126bc:	4620      	mov	r0, r4
 80126be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80126c0:	3468      	adds	r4, #104	; 0x68
 80126c2:	e7d9      	b.n	8012678 <__sfp+0x1c>
 80126c4:	2104      	movs	r1, #4
 80126c6:	4638      	mov	r0, r7
 80126c8:	f7ff ff62 	bl	8012590 <__sfmoreglue>
 80126cc:	4604      	mov	r4, r0
 80126ce:	6030      	str	r0, [r6, #0]
 80126d0:	2800      	cmp	r0, #0
 80126d2:	d1d5      	bne.n	8012680 <__sfp+0x24>
 80126d4:	f7ff ff78 	bl	80125c8 <__sfp_lock_release>
 80126d8:	230c      	movs	r3, #12
 80126da:	603b      	str	r3, [r7, #0]
 80126dc:	e7ee      	b.n	80126bc <__sfp+0x60>
 80126de:	bf00      	nop
 80126e0:	08013980 	.word	0x08013980
 80126e4:	ffff0001 	.word	0xffff0001

080126e8 <fiprintf>:
 80126e8:	b40e      	push	{r1, r2, r3}
 80126ea:	b503      	push	{r0, r1, lr}
 80126ec:	4601      	mov	r1, r0
 80126ee:	ab03      	add	r3, sp, #12
 80126f0:	4805      	ldr	r0, [pc, #20]	; (8012708 <fiprintf+0x20>)
 80126f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80126f6:	6800      	ldr	r0, [r0, #0]
 80126f8:	9301      	str	r3, [sp, #4]
 80126fa:	f000 f8ff 	bl	80128fc <_vfiprintf_r>
 80126fe:	b002      	add	sp, #8
 8012700:	f85d eb04 	ldr.w	lr, [sp], #4
 8012704:	b003      	add	sp, #12
 8012706:	4770      	bx	lr
 8012708:	20000010 	.word	0x20000010

0801270c <_fwalk_reent>:
 801270c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012710:	4606      	mov	r6, r0
 8012712:	4688      	mov	r8, r1
 8012714:	2700      	movs	r7, #0
 8012716:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801271a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801271e:	f1b9 0901 	subs.w	r9, r9, #1
 8012722:	d505      	bpl.n	8012730 <_fwalk_reent+0x24>
 8012724:	6824      	ldr	r4, [r4, #0]
 8012726:	2c00      	cmp	r4, #0
 8012728:	d1f7      	bne.n	801271a <_fwalk_reent+0xe>
 801272a:	4638      	mov	r0, r7
 801272c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012730:	89ab      	ldrh	r3, [r5, #12]
 8012732:	2b01      	cmp	r3, #1
 8012734:	d907      	bls.n	8012746 <_fwalk_reent+0x3a>
 8012736:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801273a:	3301      	adds	r3, #1
 801273c:	d003      	beq.n	8012746 <_fwalk_reent+0x3a>
 801273e:	4629      	mov	r1, r5
 8012740:	4630      	mov	r0, r6
 8012742:	47c0      	blx	r8
 8012744:	4307      	orrs	r7, r0
 8012746:	3568      	adds	r5, #104	; 0x68
 8012748:	e7e9      	b.n	801271e <_fwalk_reent+0x12>

0801274a <__retarget_lock_init_recursive>:
 801274a:	4770      	bx	lr

0801274c <__retarget_lock_acquire_recursive>:
 801274c:	4770      	bx	lr

0801274e <__retarget_lock_release_recursive>:
 801274e:	4770      	bx	lr

08012750 <malloc>:
 8012750:	4b02      	ldr	r3, [pc, #8]	; (801275c <malloc+0xc>)
 8012752:	4601      	mov	r1, r0
 8012754:	6818      	ldr	r0, [r3, #0]
 8012756:	f000 b84f 	b.w	80127f8 <_malloc_r>
 801275a:	bf00      	nop
 801275c:	20000010 	.word	0x20000010

08012760 <_free_r>:
 8012760:	b538      	push	{r3, r4, r5, lr}
 8012762:	4605      	mov	r5, r0
 8012764:	2900      	cmp	r1, #0
 8012766:	d043      	beq.n	80127f0 <_free_r+0x90>
 8012768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801276c:	1f0c      	subs	r4, r1, #4
 801276e:	2b00      	cmp	r3, #0
 8012770:	bfb8      	it	lt
 8012772:	18e4      	addlt	r4, r4, r3
 8012774:	f000 fe0c 	bl	8013390 <__malloc_lock>
 8012778:	4a1e      	ldr	r2, [pc, #120]	; (80127f4 <_free_r+0x94>)
 801277a:	6813      	ldr	r3, [r2, #0]
 801277c:	4610      	mov	r0, r2
 801277e:	b933      	cbnz	r3, 801278e <_free_r+0x2e>
 8012780:	6063      	str	r3, [r4, #4]
 8012782:	6014      	str	r4, [r2, #0]
 8012784:	4628      	mov	r0, r5
 8012786:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801278a:	f000 be07 	b.w	801339c <__malloc_unlock>
 801278e:	42a3      	cmp	r3, r4
 8012790:	d90a      	bls.n	80127a8 <_free_r+0x48>
 8012792:	6821      	ldr	r1, [r4, #0]
 8012794:	1862      	adds	r2, r4, r1
 8012796:	4293      	cmp	r3, r2
 8012798:	bf01      	itttt	eq
 801279a:	681a      	ldreq	r2, [r3, #0]
 801279c:	685b      	ldreq	r3, [r3, #4]
 801279e:	1852      	addeq	r2, r2, r1
 80127a0:	6022      	streq	r2, [r4, #0]
 80127a2:	6063      	str	r3, [r4, #4]
 80127a4:	6004      	str	r4, [r0, #0]
 80127a6:	e7ed      	b.n	8012784 <_free_r+0x24>
 80127a8:	461a      	mov	r2, r3
 80127aa:	685b      	ldr	r3, [r3, #4]
 80127ac:	b10b      	cbz	r3, 80127b2 <_free_r+0x52>
 80127ae:	42a3      	cmp	r3, r4
 80127b0:	d9fa      	bls.n	80127a8 <_free_r+0x48>
 80127b2:	6811      	ldr	r1, [r2, #0]
 80127b4:	1850      	adds	r0, r2, r1
 80127b6:	42a0      	cmp	r0, r4
 80127b8:	d10b      	bne.n	80127d2 <_free_r+0x72>
 80127ba:	6820      	ldr	r0, [r4, #0]
 80127bc:	4401      	add	r1, r0
 80127be:	1850      	adds	r0, r2, r1
 80127c0:	4283      	cmp	r3, r0
 80127c2:	6011      	str	r1, [r2, #0]
 80127c4:	d1de      	bne.n	8012784 <_free_r+0x24>
 80127c6:	6818      	ldr	r0, [r3, #0]
 80127c8:	685b      	ldr	r3, [r3, #4]
 80127ca:	4401      	add	r1, r0
 80127cc:	6011      	str	r1, [r2, #0]
 80127ce:	6053      	str	r3, [r2, #4]
 80127d0:	e7d8      	b.n	8012784 <_free_r+0x24>
 80127d2:	d902      	bls.n	80127da <_free_r+0x7a>
 80127d4:	230c      	movs	r3, #12
 80127d6:	602b      	str	r3, [r5, #0]
 80127d8:	e7d4      	b.n	8012784 <_free_r+0x24>
 80127da:	6820      	ldr	r0, [r4, #0]
 80127dc:	1821      	adds	r1, r4, r0
 80127de:	428b      	cmp	r3, r1
 80127e0:	bf01      	itttt	eq
 80127e2:	6819      	ldreq	r1, [r3, #0]
 80127e4:	685b      	ldreq	r3, [r3, #4]
 80127e6:	1809      	addeq	r1, r1, r0
 80127e8:	6021      	streq	r1, [r4, #0]
 80127ea:	6063      	str	r3, [r4, #4]
 80127ec:	6054      	str	r4, [r2, #4]
 80127ee:	e7c9      	b.n	8012784 <_free_r+0x24>
 80127f0:	bd38      	pop	{r3, r4, r5, pc}
 80127f2:	bf00      	nop
 80127f4:	200017b0 	.word	0x200017b0

080127f8 <_malloc_r>:
 80127f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127fa:	1ccd      	adds	r5, r1, #3
 80127fc:	f025 0503 	bic.w	r5, r5, #3
 8012800:	3508      	adds	r5, #8
 8012802:	2d0c      	cmp	r5, #12
 8012804:	bf38      	it	cc
 8012806:	250c      	movcc	r5, #12
 8012808:	2d00      	cmp	r5, #0
 801280a:	4606      	mov	r6, r0
 801280c:	db01      	blt.n	8012812 <_malloc_r+0x1a>
 801280e:	42a9      	cmp	r1, r5
 8012810:	d903      	bls.n	801281a <_malloc_r+0x22>
 8012812:	230c      	movs	r3, #12
 8012814:	6033      	str	r3, [r6, #0]
 8012816:	2000      	movs	r0, #0
 8012818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801281a:	f000 fdb9 	bl	8013390 <__malloc_lock>
 801281e:	4921      	ldr	r1, [pc, #132]	; (80128a4 <_malloc_r+0xac>)
 8012820:	680a      	ldr	r2, [r1, #0]
 8012822:	4614      	mov	r4, r2
 8012824:	b99c      	cbnz	r4, 801284e <_malloc_r+0x56>
 8012826:	4f20      	ldr	r7, [pc, #128]	; (80128a8 <_malloc_r+0xb0>)
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	b923      	cbnz	r3, 8012836 <_malloc_r+0x3e>
 801282c:	4621      	mov	r1, r4
 801282e:	4630      	mov	r0, r6
 8012830:	f000 fb2a 	bl	8012e88 <_sbrk_r>
 8012834:	6038      	str	r0, [r7, #0]
 8012836:	4629      	mov	r1, r5
 8012838:	4630      	mov	r0, r6
 801283a:	f000 fb25 	bl	8012e88 <_sbrk_r>
 801283e:	1c43      	adds	r3, r0, #1
 8012840:	d123      	bne.n	801288a <_malloc_r+0x92>
 8012842:	230c      	movs	r3, #12
 8012844:	4630      	mov	r0, r6
 8012846:	6033      	str	r3, [r6, #0]
 8012848:	f000 fda8 	bl	801339c <__malloc_unlock>
 801284c:	e7e3      	b.n	8012816 <_malloc_r+0x1e>
 801284e:	6823      	ldr	r3, [r4, #0]
 8012850:	1b5b      	subs	r3, r3, r5
 8012852:	d417      	bmi.n	8012884 <_malloc_r+0x8c>
 8012854:	2b0b      	cmp	r3, #11
 8012856:	d903      	bls.n	8012860 <_malloc_r+0x68>
 8012858:	6023      	str	r3, [r4, #0]
 801285a:	441c      	add	r4, r3
 801285c:	6025      	str	r5, [r4, #0]
 801285e:	e004      	b.n	801286a <_malloc_r+0x72>
 8012860:	6863      	ldr	r3, [r4, #4]
 8012862:	42a2      	cmp	r2, r4
 8012864:	bf0c      	ite	eq
 8012866:	600b      	streq	r3, [r1, #0]
 8012868:	6053      	strne	r3, [r2, #4]
 801286a:	4630      	mov	r0, r6
 801286c:	f000 fd96 	bl	801339c <__malloc_unlock>
 8012870:	f104 000b 	add.w	r0, r4, #11
 8012874:	1d23      	adds	r3, r4, #4
 8012876:	f020 0007 	bic.w	r0, r0, #7
 801287a:	1ac2      	subs	r2, r0, r3
 801287c:	d0cc      	beq.n	8012818 <_malloc_r+0x20>
 801287e:	1a1b      	subs	r3, r3, r0
 8012880:	50a3      	str	r3, [r4, r2]
 8012882:	e7c9      	b.n	8012818 <_malloc_r+0x20>
 8012884:	4622      	mov	r2, r4
 8012886:	6864      	ldr	r4, [r4, #4]
 8012888:	e7cc      	b.n	8012824 <_malloc_r+0x2c>
 801288a:	1cc4      	adds	r4, r0, #3
 801288c:	f024 0403 	bic.w	r4, r4, #3
 8012890:	42a0      	cmp	r0, r4
 8012892:	d0e3      	beq.n	801285c <_malloc_r+0x64>
 8012894:	1a21      	subs	r1, r4, r0
 8012896:	4630      	mov	r0, r6
 8012898:	f000 faf6 	bl	8012e88 <_sbrk_r>
 801289c:	3001      	adds	r0, #1
 801289e:	d1dd      	bne.n	801285c <_malloc_r+0x64>
 80128a0:	e7cf      	b.n	8012842 <_malloc_r+0x4a>
 80128a2:	bf00      	nop
 80128a4:	200017b0 	.word	0x200017b0
 80128a8:	200017b4 	.word	0x200017b4

080128ac <__sfputc_r>:
 80128ac:	6893      	ldr	r3, [r2, #8]
 80128ae:	b410      	push	{r4}
 80128b0:	3b01      	subs	r3, #1
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	6093      	str	r3, [r2, #8]
 80128b6:	da07      	bge.n	80128c8 <__sfputc_r+0x1c>
 80128b8:	6994      	ldr	r4, [r2, #24]
 80128ba:	42a3      	cmp	r3, r4
 80128bc:	db01      	blt.n	80128c2 <__sfputc_r+0x16>
 80128be:	290a      	cmp	r1, #10
 80128c0:	d102      	bne.n	80128c8 <__sfputc_r+0x1c>
 80128c2:	bc10      	pop	{r4}
 80128c4:	f000 bb34 	b.w	8012f30 <__swbuf_r>
 80128c8:	6813      	ldr	r3, [r2, #0]
 80128ca:	1c58      	adds	r0, r3, #1
 80128cc:	6010      	str	r0, [r2, #0]
 80128ce:	7019      	strb	r1, [r3, #0]
 80128d0:	4608      	mov	r0, r1
 80128d2:	bc10      	pop	{r4}
 80128d4:	4770      	bx	lr

080128d6 <__sfputs_r>:
 80128d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128d8:	4606      	mov	r6, r0
 80128da:	460f      	mov	r7, r1
 80128dc:	4614      	mov	r4, r2
 80128de:	18d5      	adds	r5, r2, r3
 80128e0:	42ac      	cmp	r4, r5
 80128e2:	d101      	bne.n	80128e8 <__sfputs_r+0x12>
 80128e4:	2000      	movs	r0, #0
 80128e6:	e007      	b.n	80128f8 <__sfputs_r+0x22>
 80128e8:	463a      	mov	r2, r7
 80128ea:	4630      	mov	r0, r6
 80128ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128f0:	f7ff ffdc 	bl	80128ac <__sfputc_r>
 80128f4:	1c43      	adds	r3, r0, #1
 80128f6:	d1f3      	bne.n	80128e0 <__sfputs_r+0xa>
 80128f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080128fc <_vfiprintf_r>:
 80128fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012900:	460d      	mov	r5, r1
 8012902:	4614      	mov	r4, r2
 8012904:	4698      	mov	r8, r3
 8012906:	4606      	mov	r6, r0
 8012908:	b09d      	sub	sp, #116	; 0x74
 801290a:	b118      	cbz	r0, 8012914 <_vfiprintf_r+0x18>
 801290c:	6983      	ldr	r3, [r0, #24]
 801290e:	b90b      	cbnz	r3, 8012914 <_vfiprintf_r+0x18>
 8012910:	f7ff fe6c 	bl	80125ec <__sinit>
 8012914:	4b89      	ldr	r3, [pc, #548]	; (8012b3c <_vfiprintf_r+0x240>)
 8012916:	429d      	cmp	r5, r3
 8012918:	d11b      	bne.n	8012952 <_vfiprintf_r+0x56>
 801291a:	6875      	ldr	r5, [r6, #4]
 801291c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801291e:	07d9      	lsls	r1, r3, #31
 8012920:	d405      	bmi.n	801292e <_vfiprintf_r+0x32>
 8012922:	89ab      	ldrh	r3, [r5, #12]
 8012924:	059a      	lsls	r2, r3, #22
 8012926:	d402      	bmi.n	801292e <_vfiprintf_r+0x32>
 8012928:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801292a:	f7ff ff0f 	bl	801274c <__retarget_lock_acquire_recursive>
 801292e:	89ab      	ldrh	r3, [r5, #12]
 8012930:	071b      	lsls	r3, r3, #28
 8012932:	d501      	bpl.n	8012938 <_vfiprintf_r+0x3c>
 8012934:	692b      	ldr	r3, [r5, #16]
 8012936:	b9eb      	cbnz	r3, 8012974 <_vfiprintf_r+0x78>
 8012938:	4629      	mov	r1, r5
 801293a:	4630      	mov	r0, r6
 801293c:	f000 fb5c 	bl	8012ff8 <__swsetup_r>
 8012940:	b1c0      	cbz	r0, 8012974 <_vfiprintf_r+0x78>
 8012942:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012944:	07dc      	lsls	r4, r3, #31
 8012946:	d50e      	bpl.n	8012966 <_vfiprintf_r+0x6a>
 8012948:	f04f 30ff 	mov.w	r0, #4294967295
 801294c:	b01d      	add	sp, #116	; 0x74
 801294e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012952:	4b7b      	ldr	r3, [pc, #492]	; (8012b40 <_vfiprintf_r+0x244>)
 8012954:	429d      	cmp	r5, r3
 8012956:	d101      	bne.n	801295c <_vfiprintf_r+0x60>
 8012958:	68b5      	ldr	r5, [r6, #8]
 801295a:	e7df      	b.n	801291c <_vfiprintf_r+0x20>
 801295c:	4b79      	ldr	r3, [pc, #484]	; (8012b44 <_vfiprintf_r+0x248>)
 801295e:	429d      	cmp	r5, r3
 8012960:	bf08      	it	eq
 8012962:	68f5      	ldreq	r5, [r6, #12]
 8012964:	e7da      	b.n	801291c <_vfiprintf_r+0x20>
 8012966:	89ab      	ldrh	r3, [r5, #12]
 8012968:	0598      	lsls	r0, r3, #22
 801296a:	d4ed      	bmi.n	8012948 <_vfiprintf_r+0x4c>
 801296c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801296e:	f7ff feee 	bl	801274e <__retarget_lock_release_recursive>
 8012972:	e7e9      	b.n	8012948 <_vfiprintf_r+0x4c>
 8012974:	2300      	movs	r3, #0
 8012976:	9309      	str	r3, [sp, #36]	; 0x24
 8012978:	2320      	movs	r3, #32
 801297a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801297e:	2330      	movs	r3, #48	; 0x30
 8012980:	f04f 0901 	mov.w	r9, #1
 8012984:	f8cd 800c 	str.w	r8, [sp, #12]
 8012988:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8012b48 <_vfiprintf_r+0x24c>
 801298c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012990:	4623      	mov	r3, r4
 8012992:	469a      	mov	sl, r3
 8012994:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012998:	b10a      	cbz	r2, 801299e <_vfiprintf_r+0xa2>
 801299a:	2a25      	cmp	r2, #37	; 0x25
 801299c:	d1f9      	bne.n	8012992 <_vfiprintf_r+0x96>
 801299e:	ebba 0b04 	subs.w	fp, sl, r4
 80129a2:	d00b      	beq.n	80129bc <_vfiprintf_r+0xc0>
 80129a4:	465b      	mov	r3, fp
 80129a6:	4622      	mov	r2, r4
 80129a8:	4629      	mov	r1, r5
 80129aa:	4630      	mov	r0, r6
 80129ac:	f7ff ff93 	bl	80128d6 <__sfputs_r>
 80129b0:	3001      	adds	r0, #1
 80129b2:	f000 80aa 	beq.w	8012b0a <_vfiprintf_r+0x20e>
 80129b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80129b8:	445a      	add	r2, fp
 80129ba:	9209      	str	r2, [sp, #36]	; 0x24
 80129bc:	f89a 3000 	ldrb.w	r3, [sl]
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	f000 80a2 	beq.w	8012b0a <_vfiprintf_r+0x20e>
 80129c6:	2300      	movs	r3, #0
 80129c8:	f04f 32ff 	mov.w	r2, #4294967295
 80129cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80129d0:	f10a 0a01 	add.w	sl, sl, #1
 80129d4:	9304      	str	r3, [sp, #16]
 80129d6:	9307      	str	r3, [sp, #28]
 80129d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80129dc:	931a      	str	r3, [sp, #104]	; 0x68
 80129de:	4654      	mov	r4, sl
 80129e0:	2205      	movs	r2, #5
 80129e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129e6:	4858      	ldr	r0, [pc, #352]	; (8012b48 <_vfiprintf_r+0x24c>)
 80129e8:	f000 fcc4 	bl	8013374 <memchr>
 80129ec:	9a04      	ldr	r2, [sp, #16]
 80129ee:	b9d8      	cbnz	r0, 8012a28 <_vfiprintf_r+0x12c>
 80129f0:	06d1      	lsls	r1, r2, #27
 80129f2:	bf44      	itt	mi
 80129f4:	2320      	movmi	r3, #32
 80129f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80129fa:	0713      	lsls	r3, r2, #28
 80129fc:	bf44      	itt	mi
 80129fe:	232b      	movmi	r3, #43	; 0x2b
 8012a00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012a04:	f89a 3000 	ldrb.w	r3, [sl]
 8012a08:	2b2a      	cmp	r3, #42	; 0x2a
 8012a0a:	d015      	beq.n	8012a38 <_vfiprintf_r+0x13c>
 8012a0c:	4654      	mov	r4, sl
 8012a0e:	2000      	movs	r0, #0
 8012a10:	f04f 0c0a 	mov.w	ip, #10
 8012a14:	9a07      	ldr	r2, [sp, #28]
 8012a16:	4621      	mov	r1, r4
 8012a18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012a1c:	3b30      	subs	r3, #48	; 0x30
 8012a1e:	2b09      	cmp	r3, #9
 8012a20:	d94e      	bls.n	8012ac0 <_vfiprintf_r+0x1c4>
 8012a22:	b1b0      	cbz	r0, 8012a52 <_vfiprintf_r+0x156>
 8012a24:	9207      	str	r2, [sp, #28]
 8012a26:	e014      	b.n	8012a52 <_vfiprintf_r+0x156>
 8012a28:	eba0 0308 	sub.w	r3, r0, r8
 8012a2c:	fa09 f303 	lsl.w	r3, r9, r3
 8012a30:	4313      	orrs	r3, r2
 8012a32:	46a2      	mov	sl, r4
 8012a34:	9304      	str	r3, [sp, #16]
 8012a36:	e7d2      	b.n	80129de <_vfiprintf_r+0xe2>
 8012a38:	9b03      	ldr	r3, [sp, #12]
 8012a3a:	1d19      	adds	r1, r3, #4
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	9103      	str	r1, [sp, #12]
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	bfbb      	ittet	lt
 8012a44:	425b      	neglt	r3, r3
 8012a46:	f042 0202 	orrlt.w	r2, r2, #2
 8012a4a:	9307      	strge	r3, [sp, #28]
 8012a4c:	9307      	strlt	r3, [sp, #28]
 8012a4e:	bfb8      	it	lt
 8012a50:	9204      	strlt	r2, [sp, #16]
 8012a52:	7823      	ldrb	r3, [r4, #0]
 8012a54:	2b2e      	cmp	r3, #46	; 0x2e
 8012a56:	d10c      	bne.n	8012a72 <_vfiprintf_r+0x176>
 8012a58:	7863      	ldrb	r3, [r4, #1]
 8012a5a:	2b2a      	cmp	r3, #42	; 0x2a
 8012a5c:	d135      	bne.n	8012aca <_vfiprintf_r+0x1ce>
 8012a5e:	9b03      	ldr	r3, [sp, #12]
 8012a60:	3402      	adds	r4, #2
 8012a62:	1d1a      	adds	r2, r3, #4
 8012a64:	681b      	ldr	r3, [r3, #0]
 8012a66:	9203      	str	r2, [sp, #12]
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	bfb8      	it	lt
 8012a6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8012a70:	9305      	str	r3, [sp, #20]
 8012a72:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012b58 <_vfiprintf_r+0x25c>
 8012a76:	2203      	movs	r2, #3
 8012a78:	4650      	mov	r0, sl
 8012a7a:	7821      	ldrb	r1, [r4, #0]
 8012a7c:	f000 fc7a 	bl	8013374 <memchr>
 8012a80:	b140      	cbz	r0, 8012a94 <_vfiprintf_r+0x198>
 8012a82:	2340      	movs	r3, #64	; 0x40
 8012a84:	eba0 000a 	sub.w	r0, r0, sl
 8012a88:	fa03 f000 	lsl.w	r0, r3, r0
 8012a8c:	9b04      	ldr	r3, [sp, #16]
 8012a8e:	3401      	adds	r4, #1
 8012a90:	4303      	orrs	r3, r0
 8012a92:	9304      	str	r3, [sp, #16]
 8012a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a98:	2206      	movs	r2, #6
 8012a9a:	482c      	ldr	r0, [pc, #176]	; (8012b4c <_vfiprintf_r+0x250>)
 8012a9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012aa0:	f000 fc68 	bl	8013374 <memchr>
 8012aa4:	2800      	cmp	r0, #0
 8012aa6:	d03f      	beq.n	8012b28 <_vfiprintf_r+0x22c>
 8012aa8:	4b29      	ldr	r3, [pc, #164]	; (8012b50 <_vfiprintf_r+0x254>)
 8012aaa:	bb1b      	cbnz	r3, 8012af4 <_vfiprintf_r+0x1f8>
 8012aac:	9b03      	ldr	r3, [sp, #12]
 8012aae:	3307      	adds	r3, #7
 8012ab0:	f023 0307 	bic.w	r3, r3, #7
 8012ab4:	3308      	adds	r3, #8
 8012ab6:	9303      	str	r3, [sp, #12]
 8012ab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012aba:	443b      	add	r3, r7
 8012abc:	9309      	str	r3, [sp, #36]	; 0x24
 8012abe:	e767      	b.n	8012990 <_vfiprintf_r+0x94>
 8012ac0:	460c      	mov	r4, r1
 8012ac2:	2001      	movs	r0, #1
 8012ac4:	fb0c 3202 	mla	r2, ip, r2, r3
 8012ac8:	e7a5      	b.n	8012a16 <_vfiprintf_r+0x11a>
 8012aca:	2300      	movs	r3, #0
 8012acc:	f04f 0c0a 	mov.w	ip, #10
 8012ad0:	4619      	mov	r1, r3
 8012ad2:	3401      	adds	r4, #1
 8012ad4:	9305      	str	r3, [sp, #20]
 8012ad6:	4620      	mov	r0, r4
 8012ad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012adc:	3a30      	subs	r2, #48	; 0x30
 8012ade:	2a09      	cmp	r2, #9
 8012ae0:	d903      	bls.n	8012aea <_vfiprintf_r+0x1ee>
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d0c5      	beq.n	8012a72 <_vfiprintf_r+0x176>
 8012ae6:	9105      	str	r1, [sp, #20]
 8012ae8:	e7c3      	b.n	8012a72 <_vfiprintf_r+0x176>
 8012aea:	4604      	mov	r4, r0
 8012aec:	2301      	movs	r3, #1
 8012aee:	fb0c 2101 	mla	r1, ip, r1, r2
 8012af2:	e7f0      	b.n	8012ad6 <_vfiprintf_r+0x1da>
 8012af4:	ab03      	add	r3, sp, #12
 8012af6:	9300      	str	r3, [sp, #0]
 8012af8:	462a      	mov	r2, r5
 8012afa:	4630      	mov	r0, r6
 8012afc:	4b15      	ldr	r3, [pc, #84]	; (8012b54 <_vfiprintf_r+0x258>)
 8012afe:	a904      	add	r1, sp, #16
 8012b00:	f3af 8000 	nop.w
 8012b04:	4607      	mov	r7, r0
 8012b06:	1c78      	adds	r0, r7, #1
 8012b08:	d1d6      	bne.n	8012ab8 <_vfiprintf_r+0x1bc>
 8012b0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012b0c:	07d9      	lsls	r1, r3, #31
 8012b0e:	d405      	bmi.n	8012b1c <_vfiprintf_r+0x220>
 8012b10:	89ab      	ldrh	r3, [r5, #12]
 8012b12:	059a      	lsls	r2, r3, #22
 8012b14:	d402      	bmi.n	8012b1c <_vfiprintf_r+0x220>
 8012b16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012b18:	f7ff fe19 	bl	801274e <__retarget_lock_release_recursive>
 8012b1c:	89ab      	ldrh	r3, [r5, #12]
 8012b1e:	065b      	lsls	r3, r3, #25
 8012b20:	f53f af12 	bmi.w	8012948 <_vfiprintf_r+0x4c>
 8012b24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012b26:	e711      	b.n	801294c <_vfiprintf_r+0x50>
 8012b28:	ab03      	add	r3, sp, #12
 8012b2a:	9300      	str	r3, [sp, #0]
 8012b2c:	462a      	mov	r2, r5
 8012b2e:	4630      	mov	r0, r6
 8012b30:	4b08      	ldr	r3, [pc, #32]	; (8012b54 <_vfiprintf_r+0x258>)
 8012b32:	a904      	add	r1, sp, #16
 8012b34:	f000 f882 	bl	8012c3c <_printf_i>
 8012b38:	e7e4      	b.n	8012b04 <_vfiprintf_r+0x208>
 8012b3a:	bf00      	nop
 8012b3c:	08013b5c 	.word	0x08013b5c
 8012b40:	08013b7c 	.word	0x08013b7c
 8012b44:	08013b3c 	.word	0x08013b3c
 8012b48:	08013b9c 	.word	0x08013b9c
 8012b4c:	08013ba6 	.word	0x08013ba6
 8012b50:	00000000 	.word	0x00000000
 8012b54:	080128d7 	.word	0x080128d7
 8012b58:	08013ba2 	.word	0x08013ba2

08012b5c <_printf_common>:
 8012b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b60:	4616      	mov	r6, r2
 8012b62:	4699      	mov	r9, r3
 8012b64:	688a      	ldr	r2, [r1, #8]
 8012b66:	690b      	ldr	r3, [r1, #16]
 8012b68:	4607      	mov	r7, r0
 8012b6a:	4293      	cmp	r3, r2
 8012b6c:	bfb8      	it	lt
 8012b6e:	4613      	movlt	r3, r2
 8012b70:	6033      	str	r3, [r6, #0]
 8012b72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012b76:	460c      	mov	r4, r1
 8012b78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012b7c:	b10a      	cbz	r2, 8012b82 <_printf_common+0x26>
 8012b7e:	3301      	adds	r3, #1
 8012b80:	6033      	str	r3, [r6, #0]
 8012b82:	6823      	ldr	r3, [r4, #0]
 8012b84:	0699      	lsls	r1, r3, #26
 8012b86:	bf42      	ittt	mi
 8012b88:	6833      	ldrmi	r3, [r6, #0]
 8012b8a:	3302      	addmi	r3, #2
 8012b8c:	6033      	strmi	r3, [r6, #0]
 8012b8e:	6825      	ldr	r5, [r4, #0]
 8012b90:	f015 0506 	ands.w	r5, r5, #6
 8012b94:	d106      	bne.n	8012ba4 <_printf_common+0x48>
 8012b96:	f104 0a19 	add.w	sl, r4, #25
 8012b9a:	68e3      	ldr	r3, [r4, #12]
 8012b9c:	6832      	ldr	r2, [r6, #0]
 8012b9e:	1a9b      	subs	r3, r3, r2
 8012ba0:	42ab      	cmp	r3, r5
 8012ba2:	dc28      	bgt.n	8012bf6 <_printf_common+0x9a>
 8012ba4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012ba8:	1e13      	subs	r3, r2, #0
 8012baa:	6822      	ldr	r2, [r4, #0]
 8012bac:	bf18      	it	ne
 8012bae:	2301      	movne	r3, #1
 8012bb0:	0692      	lsls	r2, r2, #26
 8012bb2:	d42d      	bmi.n	8012c10 <_printf_common+0xb4>
 8012bb4:	4649      	mov	r1, r9
 8012bb6:	4638      	mov	r0, r7
 8012bb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012bbc:	47c0      	blx	r8
 8012bbe:	3001      	adds	r0, #1
 8012bc0:	d020      	beq.n	8012c04 <_printf_common+0xa8>
 8012bc2:	6823      	ldr	r3, [r4, #0]
 8012bc4:	68e5      	ldr	r5, [r4, #12]
 8012bc6:	f003 0306 	and.w	r3, r3, #6
 8012bca:	2b04      	cmp	r3, #4
 8012bcc:	bf18      	it	ne
 8012bce:	2500      	movne	r5, #0
 8012bd0:	6832      	ldr	r2, [r6, #0]
 8012bd2:	f04f 0600 	mov.w	r6, #0
 8012bd6:	68a3      	ldr	r3, [r4, #8]
 8012bd8:	bf08      	it	eq
 8012bda:	1aad      	subeq	r5, r5, r2
 8012bdc:	6922      	ldr	r2, [r4, #16]
 8012bde:	bf08      	it	eq
 8012be0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012be4:	4293      	cmp	r3, r2
 8012be6:	bfc4      	itt	gt
 8012be8:	1a9b      	subgt	r3, r3, r2
 8012bea:	18ed      	addgt	r5, r5, r3
 8012bec:	341a      	adds	r4, #26
 8012bee:	42b5      	cmp	r5, r6
 8012bf0:	d11a      	bne.n	8012c28 <_printf_common+0xcc>
 8012bf2:	2000      	movs	r0, #0
 8012bf4:	e008      	b.n	8012c08 <_printf_common+0xac>
 8012bf6:	2301      	movs	r3, #1
 8012bf8:	4652      	mov	r2, sl
 8012bfa:	4649      	mov	r1, r9
 8012bfc:	4638      	mov	r0, r7
 8012bfe:	47c0      	blx	r8
 8012c00:	3001      	adds	r0, #1
 8012c02:	d103      	bne.n	8012c0c <_printf_common+0xb0>
 8012c04:	f04f 30ff 	mov.w	r0, #4294967295
 8012c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c0c:	3501      	adds	r5, #1
 8012c0e:	e7c4      	b.n	8012b9a <_printf_common+0x3e>
 8012c10:	2030      	movs	r0, #48	; 0x30
 8012c12:	18e1      	adds	r1, r4, r3
 8012c14:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012c18:	1c5a      	adds	r2, r3, #1
 8012c1a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012c1e:	4422      	add	r2, r4
 8012c20:	3302      	adds	r3, #2
 8012c22:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012c26:	e7c5      	b.n	8012bb4 <_printf_common+0x58>
 8012c28:	2301      	movs	r3, #1
 8012c2a:	4622      	mov	r2, r4
 8012c2c:	4649      	mov	r1, r9
 8012c2e:	4638      	mov	r0, r7
 8012c30:	47c0      	blx	r8
 8012c32:	3001      	adds	r0, #1
 8012c34:	d0e6      	beq.n	8012c04 <_printf_common+0xa8>
 8012c36:	3601      	adds	r6, #1
 8012c38:	e7d9      	b.n	8012bee <_printf_common+0x92>
	...

08012c3c <_printf_i>:
 8012c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012c40:	460c      	mov	r4, r1
 8012c42:	7e27      	ldrb	r7, [r4, #24]
 8012c44:	4691      	mov	r9, r2
 8012c46:	2f78      	cmp	r7, #120	; 0x78
 8012c48:	4680      	mov	r8, r0
 8012c4a:	469a      	mov	sl, r3
 8012c4c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012c4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012c52:	d807      	bhi.n	8012c64 <_printf_i+0x28>
 8012c54:	2f62      	cmp	r7, #98	; 0x62
 8012c56:	d80a      	bhi.n	8012c6e <_printf_i+0x32>
 8012c58:	2f00      	cmp	r7, #0
 8012c5a:	f000 80d9 	beq.w	8012e10 <_printf_i+0x1d4>
 8012c5e:	2f58      	cmp	r7, #88	; 0x58
 8012c60:	f000 80a4 	beq.w	8012dac <_printf_i+0x170>
 8012c64:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012c68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012c6c:	e03a      	b.n	8012ce4 <_printf_i+0xa8>
 8012c6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012c72:	2b15      	cmp	r3, #21
 8012c74:	d8f6      	bhi.n	8012c64 <_printf_i+0x28>
 8012c76:	a001      	add	r0, pc, #4	; (adr r0, 8012c7c <_printf_i+0x40>)
 8012c78:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8012c7c:	08012cd5 	.word	0x08012cd5
 8012c80:	08012ce9 	.word	0x08012ce9
 8012c84:	08012c65 	.word	0x08012c65
 8012c88:	08012c65 	.word	0x08012c65
 8012c8c:	08012c65 	.word	0x08012c65
 8012c90:	08012c65 	.word	0x08012c65
 8012c94:	08012ce9 	.word	0x08012ce9
 8012c98:	08012c65 	.word	0x08012c65
 8012c9c:	08012c65 	.word	0x08012c65
 8012ca0:	08012c65 	.word	0x08012c65
 8012ca4:	08012c65 	.word	0x08012c65
 8012ca8:	08012df7 	.word	0x08012df7
 8012cac:	08012d19 	.word	0x08012d19
 8012cb0:	08012dd9 	.word	0x08012dd9
 8012cb4:	08012c65 	.word	0x08012c65
 8012cb8:	08012c65 	.word	0x08012c65
 8012cbc:	08012e19 	.word	0x08012e19
 8012cc0:	08012c65 	.word	0x08012c65
 8012cc4:	08012d19 	.word	0x08012d19
 8012cc8:	08012c65 	.word	0x08012c65
 8012ccc:	08012c65 	.word	0x08012c65
 8012cd0:	08012de1 	.word	0x08012de1
 8012cd4:	680b      	ldr	r3, [r1, #0]
 8012cd6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012cda:	1d1a      	adds	r2, r3, #4
 8012cdc:	681b      	ldr	r3, [r3, #0]
 8012cde:	600a      	str	r2, [r1, #0]
 8012ce0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012ce4:	2301      	movs	r3, #1
 8012ce6:	e0a4      	b.n	8012e32 <_printf_i+0x1f6>
 8012ce8:	6825      	ldr	r5, [r4, #0]
 8012cea:	6808      	ldr	r0, [r1, #0]
 8012cec:	062e      	lsls	r6, r5, #24
 8012cee:	f100 0304 	add.w	r3, r0, #4
 8012cf2:	d50a      	bpl.n	8012d0a <_printf_i+0xce>
 8012cf4:	6805      	ldr	r5, [r0, #0]
 8012cf6:	600b      	str	r3, [r1, #0]
 8012cf8:	2d00      	cmp	r5, #0
 8012cfa:	da03      	bge.n	8012d04 <_printf_i+0xc8>
 8012cfc:	232d      	movs	r3, #45	; 0x2d
 8012cfe:	426d      	negs	r5, r5
 8012d00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012d04:	230a      	movs	r3, #10
 8012d06:	485e      	ldr	r0, [pc, #376]	; (8012e80 <_printf_i+0x244>)
 8012d08:	e019      	b.n	8012d3e <_printf_i+0x102>
 8012d0a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8012d0e:	6805      	ldr	r5, [r0, #0]
 8012d10:	600b      	str	r3, [r1, #0]
 8012d12:	bf18      	it	ne
 8012d14:	b22d      	sxthne	r5, r5
 8012d16:	e7ef      	b.n	8012cf8 <_printf_i+0xbc>
 8012d18:	680b      	ldr	r3, [r1, #0]
 8012d1a:	6825      	ldr	r5, [r4, #0]
 8012d1c:	1d18      	adds	r0, r3, #4
 8012d1e:	6008      	str	r0, [r1, #0]
 8012d20:	0628      	lsls	r0, r5, #24
 8012d22:	d501      	bpl.n	8012d28 <_printf_i+0xec>
 8012d24:	681d      	ldr	r5, [r3, #0]
 8012d26:	e002      	b.n	8012d2e <_printf_i+0xf2>
 8012d28:	0669      	lsls	r1, r5, #25
 8012d2a:	d5fb      	bpl.n	8012d24 <_printf_i+0xe8>
 8012d2c:	881d      	ldrh	r5, [r3, #0]
 8012d2e:	2f6f      	cmp	r7, #111	; 0x6f
 8012d30:	bf0c      	ite	eq
 8012d32:	2308      	moveq	r3, #8
 8012d34:	230a      	movne	r3, #10
 8012d36:	4852      	ldr	r0, [pc, #328]	; (8012e80 <_printf_i+0x244>)
 8012d38:	2100      	movs	r1, #0
 8012d3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012d3e:	6866      	ldr	r6, [r4, #4]
 8012d40:	2e00      	cmp	r6, #0
 8012d42:	bfa8      	it	ge
 8012d44:	6821      	ldrge	r1, [r4, #0]
 8012d46:	60a6      	str	r6, [r4, #8]
 8012d48:	bfa4      	itt	ge
 8012d4a:	f021 0104 	bicge.w	r1, r1, #4
 8012d4e:	6021      	strge	r1, [r4, #0]
 8012d50:	b90d      	cbnz	r5, 8012d56 <_printf_i+0x11a>
 8012d52:	2e00      	cmp	r6, #0
 8012d54:	d04d      	beq.n	8012df2 <_printf_i+0x1b6>
 8012d56:	4616      	mov	r6, r2
 8012d58:	fbb5 f1f3 	udiv	r1, r5, r3
 8012d5c:	fb03 5711 	mls	r7, r3, r1, r5
 8012d60:	5dc7      	ldrb	r7, [r0, r7]
 8012d62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012d66:	462f      	mov	r7, r5
 8012d68:	42bb      	cmp	r3, r7
 8012d6a:	460d      	mov	r5, r1
 8012d6c:	d9f4      	bls.n	8012d58 <_printf_i+0x11c>
 8012d6e:	2b08      	cmp	r3, #8
 8012d70:	d10b      	bne.n	8012d8a <_printf_i+0x14e>
 8012d72:	6823      	ldr	r3, [r4, #0]
 8012d74:	07df      	lsls	r7, r3, #31
 8012d76:	d508      	bpl.n	8012d8a <_printf_i+0x14e>
 8012d78:	6923      	ldr	r3, [r4, #16]
 8012d7a:	6861      	ldr	r1, [r4, #4]
 8012d7c:	4299      	cmp	r1, r3
 8012d7e:	bfde      	ittt	le
 8012d80:	2330      	movle	r3, #48	; 0x30
 8012d82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012d86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012d8a:	1b92      	subs	r2, r2, r6
 8012d8c:	6122      	str	r2, [r4, #16]
 8012d8e:	464b      	mov	r3, r9
 8012d90:	4621      	mov	r1, r4
 8012d92:	4640      	mov	r0, r8
 8012d94:	f8cd a000 	str.w	sl, [sp]
 8012d98:	aa03      	add	r2, sp, #12
 8012d9a:	f7ff fedf 	bl	8012b5c <_printf_common>
 8012d9e:	3001      	adds	r0, #1
 8012da0:	d14c      	bne.n	8012e3c <_printf_i+0x200>
 8012da2:	f04f 30ff 	mov.w	r0, #4294967295
 8012da6:	b004      	add	sp, #16
 8012da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012dac:	4834      	ldr	r0, [pc, #208]	; (8012e80 <_printf_i+0x244>)
 8012dae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012db2:	680e      	ldr	r6, [r1, #0]
 8012db4:	6823      	ldr	r3, [r4, #0]
 8012db6:	f856 5b04 	ldr.w	r5, [r6], #4
 8012dba:	061f      	lsls	r7, r3, #24
 8012dbc:	600e      	str	r6, [r1, #0]
 8012dbe:	d514      	bpl.n	8012dea <_printf_i+0x1ae>
 8012dc0:	07d9      	lsls	r1, r3, #31
 8012dc2:	bf44      	itt	mi
 8012dc4:	f043 0320 	orrmi.w	r3, r3, #32
 8012dc8:	6023      	strmi	r3, [r4, #0]
 8012dca:	b91d      	cbnz	r5, 8012dd4 <_printf_i+0x198>
 8012dcc:	6823      	ldr	r3, [r4, #0]
 8012dce:	f023 0320 	bic.w	r3, r3, #32
 8012dd2:	6023      	str	r3, [r4, #0]
 8012dd4:	2310      	movs	r3, #16
 8012dd6:	e7af      	b.n	8012d38 <_printf_i+0xfc>
 8012dd8:	6823      	ldr	r3, [r4, #0]
 8012dda:	f043 0320 	orr.w	r3, r3, #32
 8012dde:	6023      	str	r3, [r4, #0]
 8012de0:	2378      	movs	r3, #120	; 0x78
 8012de2:	4828      	ldr	r0, [pc, #160]	; (8012e84 <_printf_i+0x248>)
 8012de4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012de8:	e7e3      	b.n	8012db2 <_printf_i+0x176>
 8012dea:	065e      	lsls	r6, r3, #25
 8012dec:	bf48      	it	mi
 8012dee:	b2ad      	uxthmi	r5, r5
 8012df0:	e7e6      	b.n	8012dc0 <_printf_i+0x184>
 8012df2:	4616      	mov	r6, r2
 8012df4:	e7bb      	b.n	8012d6e <_printf_i+0x132>
 8012df6:	680b      	ldr	r3, [r1, #0]
 8012df8:	6826      	ldr	r6, [r4, #0]
 8012dfa:	1d1d      	adds	r5, r3, #4
 8012dfc:	6960      	ldr	r0, [r4, #20]
 8012dfe:	600d      	str	r5, [r1, #0]
 8012e00:	0635      	lsls	r5, r6, #24
 8012e02:	681b      	ldr	r3, [r3, #0]
 8012e04:	d501      	bpl.n	8012e0a <_printf_i+0x1ce>
 8012e06:	6018      	str	r0, [r3, #0]
 8012e08:	e002      	b.n	8012e10 <_printf_i+0x1d4>
 8012e0a:	0671      	lsls	r1, r6, #25
 8012e0c:	d5fb      	bpl.n	8012e06 <_printf_i+0x1ca>
 8012e0e:	8018      	strh	r0, [r3, #0]
 8012e10:	2300      	movs	r3, #0
 8012e12:	4616      	mov	r6, r2
 8012e14:	6123      	str	r3, [r4, #16]
 8012e16:	e7ba      	b.n	8012d8e <_printf_i+0x152>
 8012e18:	680b      	ldr	r3, [r1, #0]
 8012e1a:	1d1a      	adds	r2, r3, #4
 8012e1c:	600a      	str	r2, [r1, #0]
 8012e1e:	681e      	ldr	r6, [r3, #0]
 8012e20:	2100      	movs	r1, #0
 8012e22:	4630      	mov	r0, r6
 8012e24:	6862      	ldr	r2, [r4, #4]
 8012e26:	f000 faa5 	bl	8013374 <memchr>
 8012e2a:	b108      	cbz	r0, 8012e30 <_printf_i+0x1f4>
 8012e2c:	1b80      	subs	r0, r0, r6
 8012e2e:	6060      	str	r0, [r4, #4]
 8012e30:	6863      	ldr	r3, [r4, #4]
 8012e32:	6123      	str	r3, [r4, #16]
 8012e34:	2300      	movs	r3, #0
 8012e36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012e3a:	e7a8      	b.n	8012d8e <_printf_i+0x152>
 8012e3c:	4632      	mov	r2, r6
 8012e3e:	4649      	mov	r1, r9
 8012e40:	4640      	mov	r0, r8
 8012e42:	6923      	ldr	r3, [r4, #16]
 8012e44:	47d0      	blx	sl
 8012e46:	3001      	adds	r0, #1
 8012e48:	d0ab      	beq.n	8012da2 <_printf_i+0x166>
 8012e4a:	6823      	ldr	r3, [r4, #0]
 8012e4c:	079b      	lsls	r3, r3, #30
 8012e4e:	d413      	bmi.n	8012e78 <_printf_i+0x23c>
 8012e50:	68e0      	ldr	r0, [r4, #12]
 8012e52:	9b03      	ldr	r3, [sp, #12]
 8012e54:	4298      	cmp	r0, r3
 8012e56:	bfb8      	it	lt
 8012e58:	4618      	movlt	r0, r3
 8012e5a:	e7a4      	b.n	8012da6 <_printf_i+0x16a>
 8012e5c:	2301      	movs	r3, #1
 8012e5e:	4632      	mov	r2, r6
 8012e60:	4649      	mov	r1, r9
 8012e62:	4640      	mov	r0, r8
 8012e64:	47d0      	blx	sl
 8012e66:	3001      	adds	r0, #1
 8012e68:	d09b      	beq.n	8012da2 <_printf_i+0x166>
 8012e6a:	3501      	adds	r5, #1
 8012e6c:	68e3      	ldr	r3, [r4, #12]
 8012e6e:	9903      	ldr	r1, [sp, #12]
 8012e70:	1a5b      	subs	r3, r3, r1
 8012e72:	42ab      	cmp	r3, r5
 8012e74:	dcf2      	bgt.n	8012e5c <_printf_i+0x220>
 8012e76:	e7eb      	b.n	8012e50 <_printf_i+0x214>
 8012e78:	2500      	movs	r5, #0
 8012e7a:	f104 0619 	add.w	r6, r4, #25
 8012e7e:	e7f5      	b.n	8012e6c <_printf_i+0x230>
 8012e80:	08013bad 	.word	0x08013bad
 8012e84:	08013bbe 	.word	0x08013bbe

08012e88 <_sbrk_r>:
 8012e88:	b538      	push	{r3, r4, r5, lr}
 8012e8a:	2300      	movs	r3, #0
 8012e8c:	4d05      	ldr	r5, [pc, #20]	; (8012ea4 <_sbrk_r+0x1c>)
 8012e8e:	4604      	mov	r4, r0
 8012e90:	4608      	mov	r0, r1
 8012e92:	602b      	str	r3, [r5, #0]
 8012e94:	f7f2 fd94 	bl	80059c0 <_sbrk>
 8012e98:	1c43      	adds	r3, r0, #1
 8012e9a:	d102      	bne.n	8012ea2 <_sbrk_r+0x1a>
 8012e9c:	682b      	ldr	r3, [r5, #0]
 8012e9e:	b103      	cbz	r3, 8012ea2 <_sbrk_r+0x1a>
 8012ea0:	6023      	str	r3, [r4, #0]
 8012ea2:	bd38      	pop	{r3, r4, r5, pc}
 8012ea4:	200017d4 	.word	0x200017d4

08012ea8 <__sread>:
 8012ea8:	b510      	push	{r4, lr}
 8012eaa:	460c      	mov	r4, r1
 8012eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012eb0:	f000 fa7a 	bl	80133a8 <_read_r>
 8012eb4:	2800      	cmp	r0, #0
 8012eb6:	bfab      	itete	ge
 8012eb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012eba:	89a3      	ldrhlt	r3, [r4, #12]
 8012ebc:	181b      	addge	r3, r3, r0
 8012ebe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012ec2:	bfac      	ite	ge
 8012ec4:	6563      	strge	r3, [r4, #84]	; 0x54
 8012ec6:	81a3      	strhlt	r3, [r4, #12]
 8012ec8:	bd10      	pop	{r4, pc}

08012eca <__swrite>:
 8012eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ece:	461f      	mov	r7, r3
 8012ed0:	898b      	ldrh	r3, [r1, #12]
 8012ed2:	4605      	mov	r5, r0
 8012ed4:	05db      	lsls	r3, r3, #23
 8012ed6:	460c      	mov	r4, r1
 8012ed8:	4616      	mov	r6, r2
 8012eda:	d505      	bpl.n	8012ee8 <__swrite+0x1e>
 8012edc:	2302      	movs	r3, #2
 8012ede:	2200      	movs	r2, #0
 8012ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ee4:	f000 f9d0 	bl	8013288 <_lseek_r>
 8012ee8:	89a3      	ldrh	r3, [r4, #12]
 8012eea:	4632      	mov	r2, r6
 8012eec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012ef0:	81a3      	strh	r3, [r4, #12]
 8012ef2:	4628      	mov	r0, r5
 8012ef4:	463b      	mov	r3, r7
 8012ef6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012efa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012efe:	f000 b869 	b.w	8012fd4 <_write_r>

08012f02 <__sseek>:
 8012f02:	b510      	push	{r4, lr}
 8012f04:	460c      	mov	r4, r1
 8012f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f0a:	f000 f9bd 	bl	8013288 <_lseek_r>
 8012f0e:	1c43      	adds	r3, r0, #1
 8012f10:	89a3      	ldrh	r3, [r4, #12]
 8012f12:	bf15      	itete	ne
 8012f14:	6560      	strne	r0, [r4, #84]	; 0x54
 8012f16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012f1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012f1e:	81a3      	strheq	r3, [r4, #12]
 8012f20:	bf18      	it	ne
 8012f22:	81a3      	strhne	r3, [r4, #12]
 8012f24:	bd10      	pop	{r4, pc}

08012f26 <__sclose>:
 8012f26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f2a:	f000 b8db 	b.w	80130e4 <_close_r>
	...

08012f30 <__swbuf_r>:
 8012f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f32:	460e      	mov	r6, r1
 8012f34:	4614      	mov	r4, r2
 8012f36:	4605      	mov	r5, r0
 8012f38:	b118      	cbz	r0, 8012f42 <__swbuf_r+0x12>
 8012f3a:	6983      	ldr	r3, [r0, #24]
 8012f3c:	b90b      	cbnz	r3, 8012f42 <__swbuf_r+0x12>
 8012f3e:	f7ff fb55 	bl	80125ec <__sinit>
 8012f42:	4b21      	ldr	r3, [pc, #132]	; (8012fc8 <__swbuf_r+0x98>)
 8012f44:	429c      	cmp	r4, r3
 8012f46:	d12b      	bne.n	8012fa0 <__swbuf_r+0x70>
 8012f48:	686c      	ldr	r4, [r5, #4]
 8012f4a:	69a3      	ldr	r3, [r4, #24]
 8012f4c:	60a3      	str	r3, [r4, #8]
 8012f4e:	89a3      	ldrh	r3, [r4, #12]
 8012f50:	071a      	lsls	r2, r3, #28
 8012f52:	d52f      	bpl.n	8012fb4 <__swbuf_r+0x84>
 8012f54:	6923      	ldr	r3, [r4, #16]
 8012f56:	b36b      	cbz	r3, 8012fb4 <__swbuf_r+0x84>
 8012f58:	6923      	ldr	r3, [r4, #16]
 8012f5a:	6820      	ldr	r0, [r4, #0]
 8012f5c:	b2f6      	uxtb	r6, r6
 8012f5e:	1ac0      	subs	r0, r0, r3
 8012f60:	6963      	ldr	r3, [r4, #20]
 8012f62:	4637      	mov	r7, r6
 8012f64:	4283      	cmp	r3, r0
 8012f66:	dc04      	bgt.n	8012f72 <__swbuf_r+0x42>
 8012f68:	4621      	mov	r1, r4
 8012f6a:	4628      	mov	r0, r5
 8012f6c:	f000 f950 	bl	8013210 <_fflush_r>
 8012f70:	bb30      	cbnz	r0, 8012fc0 <__swbuf_r+0x90>
 8012f72:	68a3      	ldr	r3, [r4, #8]
 8012f74:	3001      	adds	r0, #1
 8012f76:	3b01      	subs	r3, #1
 8012f78:	60a3      	str	r3, [r4, #8]
 8012f7a:	6823      	ldr	r3, [r4, #0]
 8012f7c:	1c5a      	adds	r2, r3, #1
 8012f7e:	6022      	str	r2, [r4, #0]
 8012f80:	701e      	strb	r6, [r3, #0]
 8012f82:	6963      	ldr	r3, [r4, #20]
 8012f84:	4283      	cmp	r3, r0
 8012f86:	d004      	beq.n	8012f92 <__swbuf_r+0x62>
 8012f88:	89a3      	ldrh	r3, [r4, #12]
 8012f8a:	07db      	lsls	r3, r3, #31
 8012f8c:	d506      	bpl.n	8012f9c <__swbuf_r+0x6c>
 8012f8e:	2e0a      	cmp	r6, #10
 8012f90:	d104      	bne.n	8012f9c <__swbuf_r+0x6c>
 8012f92:	4621      	mov	r1, r4
 8012f94:	4628      	mov	r0, r5
 8012f96:	f000 f93b 	bl	8013210 <_fflush_r>
 8012f9a:	b988      	cbnz	r0, 8012fc0 <__swbuf_r+0x90>
 8012f9c:	4638      	mov	r0, r7
 8012f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012fa0:	4b0a      	ldr	r3, [pc, #40]	; (8012fcc <__swbuf_r+0x9c>)
 8012fa2:	429c      	cmp	r4, r3
 8012fa4:	d101      	bne.n	8012faa <__swbuf_r+0x7a>
 8012fa6:	68ac      	ldr	r4, [r5, #8]
 8012fa8:	e7cf      	b.n	8012f4a <__swbuf_r+0x1a>
 8012faa:	4b09      	ldr	r3, [pc, #36]	; (8012fd0 <__swbuf_r+0xa0>)
 8012fac:	429c      	cmp	r4, r3
 8012fae:	bf08      	it	eq
 8012fb0:	68ec      	ldreq	r4, [r5, #12]
 8012fb2:	e7ca      	b.n	8012f4a <__swbuf_r+0x1a>
 8012fb4:	4621      	mov	r1, r4
 8012fb6:	4628      	mov	r0, r5
 8012fb8:	f000 f81e 	bl	8012ff8 <__swsetup_r>
 8012fbc:	2800      	cmp	r0, #0
 8012fbe:	d0cb      	beq.n	8012f58 <__swbuf_r+0x28>
 8012fc0:	f04f 37ff 	mov.w	r7, #4294967295
 8012fc4:	e7ea      	b.n	8012f9c <__swbuf_r+0x6c>
 8012fc6:	bf00      	nop
 8012fc8:	08013b5c 	.word	0x08013b5c
 8012fcc:	08013b7c 	.word	0x08013b7c
 8012fd0:	08013b3c 	.word	0x08013b3c

08012fd4 <_write_r>:
 8012fd4:	b538      	push	{r3, r4, r5, lr}
 8012fd6:	4604      	mov	r4, r0
 8012fd8:	4608      	mov	r0, r1
 8012fda:	4611      	mov	r1, r2
 8012fdc:	2200      	movs	r2, #0
 8012fde:	4d05      	ldr	r5, [pc, #20]	; (8012ff4 <_write_r+0x20>)
 8012fe0:	602a      	str	r2, [r5, #0]
 8012fe2:	461a      	mov	r2, r3
 8012fe4:	f7f2 fca0 	bl	8005928 <_write>
 8012fe8:	1c43      	adds	r3, r0, #1
 8012fea:	d102      	bne.n	8012ff2 <_write_r+0x1e>
 8012fec:	682b      	ldr	r3, [r5, #0]
 8012fee:	b103      	cbz	r3, 8012ff2 <_write_r+0x1e>
 8012ff0:	6023      	str	r3, [r4, #0]
 8012ff2:	bd38      	pop	{r3, r4, r5, pc}
 8012ff4:	200017d4 	.word	0x200017d4

08012ff8 <__swsetup_r>:
 8012ff8:	4b32      	ldr	r3, [pc, #200]	; (80130c4 <__swsetup_r+0xcc>)
 8012ffa:	b570      	push	{r4, r5, r6, lr}
 8012ffc:	681d      	ldr	r5, [r3, #0]
 8012ffe:	4606      	mov	r6, r0
 8013000:	460c      	mov	r4, r1
 8013002:	b125      	cbz	r5, 801300e <__swsetup_r+0x16>
 8013004:	69ab      	ldr	r3, [r5, #24]
 8013006:	b913      	cbnz	r3, 801300e <__swsetup_r+0x16>
 8013008:	4628      	mov	r0, r5
 801300a:	f7ff faef 	bl	80125ec <__sinit>
 801300e:	4b2e      	ldr	r3, [pc, #184]	; (80130c8 <__swsetup_r+0xd0>)
 8013010:	429c      	cmp	r4, r3
 8013012:	d10f      	bne.n	8013034 <__swsetup_r+0x3c>
 8013014:	686c      	ldr	r4, [r5, #4]
 8013016:	89a3      	ldrh	r3, [r4, #12]
 8013018:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801301c:	0719      	lsls	r1, r3, #28
 801301e:	d42c      	bmi.n	801307a <__swsetup_r+0x82>
 8013020:	06dd      	lsls	r5, r3, #27
 8013022:	d411      	bmi.n	8013048 <__swsetup_r+0x50>
 8013024:	2309      	movs	r3, #9
 8013026:	6033      	str	r3, [r6, #0]
 8013028:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801302c:	f04f 30ff 	mov.w	r0, #4294967295
 8013030:	81a3      	strh	r3, [r4, #12]
 8013032:	e03e      	b.n	80130b2 <__swsetup_r+0xba>
 8013034:	4b25      	ldr	r3, [pc, #148]	; (80130cc <__swsetup_r+0xd4>)
 8013036:	429c      	cmp	r4, r3
 8013038:	d101      	bne.n	801303e <__swsetup_r+0x46>
 801303a:	68ac      	ldr	r4, [r5, #8]
 801303c:	e7eb      	b.n	8013016 <__swsetup_r+0x1e>
 801303e:	4b24      	ldr	r3, [pc, #144]	; (80130d0 <__swsetup_r+0xd8>)
 8013040:	429c      	cmp	r4, r3
 8013042:	bf08      	it	eq
 8013044:	68ec      	ldreq	r4, [r5, #12]
 8013046:	e7e6      	b.n	8013016 <__swsetup_r+0x1e>
 8013048:	0758      	lsls	r0, r3, #29
 801304a:	d512      	bpl.n	8013072 <__swsetup_r+0x7a>
 801304c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801304e:	b141      	cbz	r1, 8013062 <__swsetup_r+0x6a>
 8013050:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013054:	4299      	cmp	r1, r3
 8013056:	d002      	beq.n	801305e <__swsetup_r+0x66>
 8013058:	4630      	mov	r0, r6
 801305a:	f7ff fb81 	bl	8012760 <_free_r>
 801305e:	2300      	movs	r3, #0
 8013060:	6363      	str	r3, [r4, #52]	; 0x34
 8013062:	89a3      	ldrh	r3, [r4, #12]
 8013064:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013068:	81a3      	strh	r3, [r4, #12]
 801306a:	2300      	movs	r3, #0
 801306c:	6063      	str	r3, [r4, #4]
 801306e:	6923      	ldr	r3, [r4, #16]
 8013070:	6023      	str	r3, [r4, #0]
 8013072:	89a3      	ldrh	r3, [r4, #12]
 8013074:	f043 0308 	orr.w	r3, r3, #8
 8013078:	81a3      	strh	r3, [r4, #12]
 801307a:	6923      	ldr	r3, [r4, #16]
 801307c:	b94b      	cbnz	r3, 8013092 <__swsetup_r+0x9a>
 801307e:	89a3      	ldrh	r3, [r4, #12]
 8013080:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013084:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013088:	d003      	beq.n	8013092 <__swsetup_r+0x9a>
 801308a:	4621      	mov	r1, r4
 801308c:	4630      	mov	r0, r6
 801308e:	f000 f931 	bl	80132f4 <__smakebuf_r>
 8013092:	89a0      	ldrh	r0, [r4, #12]
 8013094:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013098:	f010 0301 	ands.w	r3, r0, #1
 801309c:	d00a      	beq.n	80130b4 <__swsetup_r+0xbc>
 801309e:	2300      	movs	r3, #0
 80130a0:	60a3      	str	r3, [r4, #8]
 80130a2:	6963      	ldr	r3, [r4, #20]
 80130a4:	425b      	negs	r3, r3
 80130a6:	61a3      	str	r3, [r4, #24]
 80130a8:	6923      	ldr	r3, [r4, #16]
 80130aa:	b943      	cbnz	r3, 80130be <__swsetup_r+0xc6>
 80130ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80130b0:	d1ba      	bne.n	8013028 <__swsetup_r+0x30>
 80130b2:	bd70      	pop	{r4, r5, r6, pc}
 80130b4:	0781      	lsls	r1, r0, #30
 80130b6:	bf58      	it	pl
 80130b8:	6963      	ldrpl	r3, [r4, #20]
 80130ba:	60a3      	str	r3, [r4, #8]
 80130bc:	e7f4      	b.n	80130a8 <__swsetup_r+0xb0>
 80130be:	2000      	movs	r0, #0
 80130c0:	e7f7      	b.n	80130b2 <__swsetup_r+0xba>
 80130c2:	bf00      	nop
 80130c4:	20000010 	.word	0x20000010
 80130c8:	08013b5c 	.word	0x08013b5c
 80130cc:	08013b7c 	.word	0x08013b7c
 80130d0:	08013b3c 	.word	0x08013b3c

080130d4 <abort>:
 80130d4:	2006      	movs	r0, #6
 80130d6:	b508      	push	{r3, lr}
 80130d8:	f000 f9a0 	bl	801341c <raise>
 80130dc:	2001      	movs	r0, #1
 80130de:	f7f2 fbfc 	bl	80058da <_exit>
	...

080130e4 <_close_r>:
 80130e4:	b538      	push	{r3, r4, r5, lr}
 80130e6:	2300      	movs	r3, #0
 80130e8:	4d05      	ldr	r5, [pc, #20]	; (8013100 <_close_r+0x1c>)
 80130ea:	4604      	mov	r4, r0
 80130ec:	4608      	mov	r0, r1
 80130ee:	602b      	str	r3, [r5, #0]
 80130f0:	f7f2 fc36 	bl	8005960 <_close>
 80130f4:	1c43      	adds	r3, r0, #1
 80130f6:	d102      	bne.n	80130fe <_close_r+0x1a>
 80130f8:	682b      	ldr	r3, [r5, #0]
 80130fa:	b103      	cbz	r3, 80130fe <_close_r+0x1a>
 80130fc:	6023      	str	r3, [r4, #0]
 80130fe:	bd38      	pop	{r3, r4, r5, pc}
 8013100:	200017d4 	.word	0x200017d4

08013104 <__sflush_r>:
 8013104:	898a      	ldrh	r2, [r1, #12]
 8013106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801310a:	4605      	mov	r5, r0
 801310c:	0710      	lsls	r0, r2, #28
 801310e:	460c      	mov	r4, r1
 8013110:	d458      	bmi.n	80131c4 <__sflush_r+0xc0>
 8013112:	684b      	ldr	r3, [r1, #4]
 8013114:	2b00      	cmp	r3, #0
 8013116:	dc05      	bgt.n	8013124 <__sflush_r+0x20>
 8013118:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801311a:	2b00      	cmp	r3, #0
 801311c:	dc02      	bgt.n	8013124 <__sflush_r+0x20>
 801311e:	2000      	movs	r0, #0
 8013120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013124:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013126:	2e00      	cmp	r6, #0
 8013128:	d0f9      	beq.n	801311e <__sflush_r+0x1a>
 801312a:	2300      	movs	r3, #0
 801312c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013130:	682f      	ldr	r7, [r5, #0]
 8013132:	602b      	str	r3, [r5, #0]
 8013134:	d032      	beq.n	801319c <__sflush_r+0x98>
 8013136:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013138:	89a3      	ldrh	r3, [r4, #12]
 801313a:	075a      	lsls	r2, r3, #29
 801313c:	d505      	bpl.n	801314a <__sflush_r+0x46>
 801313e:	6863      	ldr	r3, [r4, #4]
 8013140:	1ac0      	subs	r0, r0, r3
 8013142:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013144:	b10b      	cbz	r3, 801314a <__sflush_r+0x46>
 8013146:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013148:	1ac0      	subs	r0, r0, r3
 801314a:	2300      	movs	r3, #0
 801314c:	4602      	mov	r2, r0
 801314e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013150:	4628      	mov	r0, r5
 8013152:	6a21      	ldr	r1, [r4, #32]
 8013154:	47b0      	blx	r6
 8013156:	1c43      	adds	r3, r0, #1
 8013158:	89a3      	ldrh	r3, [r4, #12]
 801315a:	d106      	bne.n	801316a <__sflush_r+0x66>
 801315c:	6829      	ldr	r1, [r5, #0]
 801315e:	291d      	cmp	r1, #29
 8013160:	d82c      	bhi.n	80131bc <__sflush_r+0xb8>
 8013162:	4a2a      	ldr	r2, [pc, #168]	; (801320c <__sflush_r+0x108>)
 8013164:	40ca      	lsrs	r2, r1
 8013166:	07d6      	lsls	r6, r2, #31
 8013168:	d528      	bpl.n	80131bc <__sflush_r+0xb8>
 801316a:	2200      	movs	r2, #0
 801316c:	6062      	str	r2, [r4, #4]
 801316e:	6922      	ldr	r2, [r4, #16]
 8013170:	04d9      	lsls	r1, r3, #19
 8013172:	6022      	str	r2, [r4, #0]
 8013174:	d504      	bpl.n	8013180 <__sflush_r+0x7c>
 8013176:	1c42      	adds	r2, r0, #1
 8013178:	d101      	bne.n	801317e <__sflush_r+0x7a>
 801317a:	682b      	ldr	r3, [r5, #0]
 801317c:	b903      	cbnz	r3, 8013180 <__sflush_r+0x7c>
 801317e:	6560      	str	r0, [r4, #84]	; 0x54
 8013180:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013182:	602f      	str	r7, [r5, #0]
 8013184:	2900      	cmp	r1, #0
 8013186:	d0ca      	beq.n	801311e <__sflush_r+0x1a>
 8013188:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801318c:	4299      	cmp	r1, r3
 801318e:	d002      	beq.n	8013196 <__sflush_r+0x92>
 8013190:	4628      	mov	r0, r5
 8013192:	f7ff fae5 	bl	8012760 <_free_r>
 8013196:	2000      	movs	r0, #0
 8013198:	6360      	str	r0, [r4, #52]	; 0x34
 801319a:	e7c1      	b.n	8013120 <__sflush_r+0x1c>
 801319c:	6a21      	ldr	r1, [r4, #32]
 801319e:	2301      	movs	r3, #1
 80131a0:	4628      	mov	r0, r5
 80131a2:	47b0      	blx	r6
 80131a4:	1c41      	adds	r1, r0, #1
 80131a6:	d1c7      	bne.n	8013138 <__sflush_r+0x34>
 80131a8:	682b      	ldr	r3, [r5, #0]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d0c4      	beq.n	8013138 <__sflush_r+0x34>
 80131ae:	2b1d      	cmp	r3, #29
 80131b0:	d001      	beq.n	80131b6 <__sflush_r+0xb2>
 80131b2:	2b16      	cmp	r3, #22
 80131b4:	d101      	bne.n	80131ba <__sflush_r+0xb6>
 80131b6:	602f      	str	r7, [r5, #0]
 80131b8:	e7b1      	b.n	801311e <__sflush_r+0x1a>
 80131ba:	89a3      	ldrh	r3, [r4, #12]
 80131bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80131c0:	81a3      	strh	r3, [r4, #12]
 80131c2:	e7ad      	b.n	8013120 <__sflush_r+0x1c>
 80131c4:	690f      	ldr	r7, [r1, #16]
 80131c6:	2f00      	cmp	r7, #0
 80131c8:	d0a9      	beq.n	801311e <__sflush_r+0x1a>
 80131ca:	0793      	lsls	r3, r2, #30
 80131cc:	bf18      	it	ne
 80131ce:	2300      	movne	r3, #0
 80131d0:	680e      	ldr	r6, [r1, #0]
 80131d2:	bf08      	it	eq
 80131d4:	694b      	ldreq	r3, [r1, #20]
 80131d6:	eba6 0807 	sub.w	r8, r6, r7
 80131da:	600f      	str	r7, [r1, #0]
 80131dc:	608b      	str	r3, [r1, #8]
 80131de:	f1b8 0f00 	cmp.w	r8, #0
 80131e2:	dd9c      	ble.n	801311e <__sflush_r+0x1a>
 80131e4:	4643      	mov	r3, r8
 80131e6:	463a      	mov	r2, r7
 80131e8:	4628      	mov	r0, r5
 80131ea:	6a21      	ldr	r1, [r4, #32]
 80131ec:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80131ee:	47b0      	blx	r6
 80131f0:	2800      	cmp	r0, #0
 80131f2:	dc06      	bgt.n	8013202 <__sflush_r+0xfe>
 80131f4:	89a3      	ldrh	r3, [r4, #12]
 80131f6:	f04f 30ff 	mov.w	r0, #4294967295
 80131fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80131fe:	81a3      	strh	r3, [r4, #12]
 8013200:	e78e      	b.n	8013120 <__sflush_r+0x1c>
 8013202:	4407      	add	r7, r0
 8013204:	eba8 0800 	sub.w	r8, r8, r0
 8013208:	e7e9      	b.n	80131de <__sflush_r+0xda>
 801320a:	bf00      	nop
 801320c:	20400001 	.word	0x20400001

08013210 <_fflush_r>:
 8013210:	b538      	push	{r3, r4, r5, lr}
 8013212:	690b      	ldr	r3, [r1, #16]
 8013214:	4605      	mov	r5, r0
 8013216:	460c      	mov	r4, r1
 8013218:	b913      	cbnz	r3, 8013220 <_fflush_r+0x10>
 801321a:	2500      	movs	r5, #0
 801321c:	4628      	mov	r0, r5
 801321e:	bd38      	pop	{r3, r4, r5, pc}
 8013220:	b118      	cbz	r0, 801322a <_fflush_r+0x1a>
 8013222:	6983      	ldr	r3, [r0, #24]
 8013224:	b90b      	cbnz	r3, 801322a <_fflush_r+0x1a>
 8013226:	f7ff f9e1 	bl	80125ec <__sinit>
 801322a:	4b14      	ldr	r3, [pc, #80]	; (801327c <_fflush_r+0x6c>)
 801322c:	429c      	cmp	r4, r3
 801322e:	d11b      	bne.n	8013268 <_fflush_r+0x58>
 8013230:	686c      	ldr	r4, [r5, #4]
 8013232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013236:	2b00      	cmp	r3, #0
 8013238:	d0ef      	beq.n	801321a <_fflush_r+0xa>
 801323a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801323c:	07d0      	lsls	r0, r2, #31
 801323e:	d404      	bmi.n	801324a <_fflush_r+0x3a>
 8013240:	0599      	lsls	r1, r3, #22
 8013242:	d402      	bmi.n	801324a <_fflush_r+0x3a>
 8013244:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013246:	f7ff fa81 	bl	801274c <__retarget_lock_acquire_recursive>
 801324a:	4628      	mov	r0, r5
 801324c:	4621      	mov	r1, r4
 801324e:	f7ff ff59 	bl	8013104 <__sflush_r>
 8013252:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013254:	4605      	mov	r5, r0
 8013256:	07da      	lsls	r2, r3, #31
 8013258:	d4e0      	bmi.n	801321c <_fflush_r+0xc>
 801325a:	89a3      	ldrh	r3, [r4, #12]
 801325c:	059b      	lsls	r3, r3, #22
 801325e:	d4dd      	bmi.n	801321c <_fflush_r+0xc>
 8013260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013262:	f7ff fa74 	bl	801274e <__retarget_lock_release_recursive>
 8013266:	e7d9      	b.n	801321c <_fflush_r+0xc>
 8013268:	4b05      	ldr	r3, [pc, #20]	; (8013280 <_fflush_r+0x70>)
 801326a:	429c      	cmp	r4, r3
 801326c:	d101      	bne.n	8013272 <_fflush_r+0x62>
 801326e:	68ac      	ldr	r4, [r5, #8]
 8013270:	e7df      	b.n	8013232 <_fflush_r+0x22>
 8013272:	4b04      	ldr	r3, [pc, #16]	; (8013284 <_fflush_r+0x74>)
 8013274:	429c      	cmp	r4, r3
 8013276:	bf08      	it	eq
 8013278:	68ec      	ldreq	r4, [r5, #12]
 801327a:	e7da      	b.n	8013232 <_fflush_r+0x22>
 801327c:	08013b5c 	.word	0x08013b5c
 8013280:	08013b7c 	.word	0x08013b7c
 8013284:	08013b3c 	.word	0x08013b3c

08013288 <_lseek_r>:
 8013288:	b538      	push	{r3, r4, r5, lr}
 801328a:	4604      	mov	r4, r0
 801328c:	4608      	mov	r0, r1
 801328e:	4611      	mov	r1, r2
 8013290:	2200      	movs	r2, #0
 8013292:	4d05      	ldr	r5, [pc, #20]	; (80132a8 <_lseek_r+0x20>)
 8013294:	602a      	str	r2, [r5, #0]
 8013296:	461a      	mov	r2, r3
 8013298:	f7f2 fb86 	bl	80059a8 <_lseek>
 801329c:	1c43      	adds	r3, r0, #1
 801329e:	d102      	bne.n	80132a6 <_lseek_r+0x1e>
 80132a0:	682b      	ldr	r3, [r5, #0]
 80132a2:	b103      	cbz	r3, 80132a6 <_lseek_r+0x1e>
 80132a4:	6023      	str	r3, [r4, #0]
 80132a6:	bd38      	pop	{r3, r4, r5, pc}
 80132a8:	200017d4 	.word	0x200017d4

080132ac <__swhatbuf_r>:
 80132ac:	b570      	push	{r4, r5, r6, lr}
 80132ae:	460e      	mov	r6, r1
 80132b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132b4:	4614      	mov	r4, r2
 80132b6:	2900      	cmp	r1, #0
 80132b8:	461d      	mov	r5, r3
 80132ba:	b096      	sub	sp, #88	; 0x58
 80132bc:	da07      	bge.n	80132ce <__swhatbuf_r+0x22>
 80132be:	2300      	movs	r3, #0
 80132c0:	602b      	str	r3, [r5, #0]
 80132c2:	89b3      	ldrh	r3, [r6, #12]
 80132c4:	061a      	lsls	r2, r3, #24
 80132c6:	d410      	bmi.n	80132ea <__swhatbuf_r+0x3e>
 80132c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80132cc:	e00e      	b.n	80132ec <__swhatbuf_r+0x40>
 80132ce:	466a      	mov	r2, sp
 80132d0:	f000 f8c0 	bl	8013454 <_fstat_r>
 80132d4:	2800      	cmp	r0, #0
 80132d6:	dbf2      	blt.n	80132be <__swhatbuf_r+0x12>
 80132d8:	9a01      	ldr	r2, [sp, #4]
 80132da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80132de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80132e2:	425a      	negs	r2, r3
 80132e4:	415a      	adcs	r2, r3
 80132e6:	602a      	str	r2, [r5, #0]
 80132e8:	e7ee      	b.n	80132c8 <__swhatbuf_r+0x1c>
 80132ea:	2340      	movs	r3, #64	; 0x40
 80132ec:	2000      	movs	r0, #0
 80132ee:	6023      	str	r3, [r4, #0]
 80132f0:	b016      	add	sp, #88	; 0x58
 80132f2:	bd70      	pop	{r4, r5, r6, pc}

080132f4 <__smakebuf_r>:
 80132f4:	898b      	ldrh	r3, [r1, #12]
 80132f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80132f8:	079d      	lsls	r5, r3, #30
 80132fa:	4606      	mov	r6, r0
 80132fc:	460c      	mov	r4, r1
 80132fe:	d507      	bpl.n	8013310 <__smakebuf_r+0x1c>
 8013300:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013304:	6023      	str	r3, [r4, #0]
 8013306:	6123      	str	r3, [r4, #16]
 8013308:	2301      	movs	r3, #1
 801330a:	6163      	str	r3, [r4, #20]
 801330c:	b002      	add	sp, #8
 801330e:	bd70      	pop	{r4, r5, r6, pc}
 8013310:	466a      	mov	r2, sp
 8013312:	ab01      	add	r3, sp, #4
 8013314:	f7ff ffca 	bl	80132ac <__swhatbuf_r>
 8013318:	9900      	ldr	r1, [sp, #0]
 801331a:	4605      	mov	r5, r0
 801331c:	4630      	mov	r0, r6
 801331e:	f7ff fa6b 	bl	80127f8 <_malloc_r>
 8013322:	b948      	cbnz	r0, 8013338 <__smakebuf_r+0x44>
 8013324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013328:	059a      	lsls	r2, r3, #22
 801332a:	d4ef      	bmi.n	801330c <__smakebuf_r+0x18>
 801332c:	f023 0303 	bic.w	r3, r3, #3
 8013330:	f043 0302 	orr.w	r3, r3, #2
 8013334:	81a3      	strh	r3, [r4, #12]
 8013336:	e7e3      	b.n	8013300 <__smakebuf_r+0xc>
 8013338:	4b0d      	ldr	r3, [pc, #52]	; (8013370 <__smakebuf_r+0x7c>)
 801333a:	62b3      	str	r3, [r6, #40]	; 0x28
 801333c:	89a3      	ldrh	r3, [r4, #12]
 801333e:	6020      	str	r0, [r4, #0]
 8013340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013344:	81a3      	strh	r3, [r4, #12]
 8013346:	9b00      	ldr	r3, [sp, #0]
 8013348:	6120      	str	r0, [r4, #16]
 801334a:	6163      	str	r3, [r4, #20]
 801334c:	9b01      	ldr	r3, [sp, #4]
 801334e:	b15b      	cbz	r3, 8013368 <__smakebuf_r+0x74>
 8013350:	4630      	mov	r0, r6
 8013352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013356:	f000 f88f 	bl	8013478 <_isatty_r>
 801335a:	b128      	cbz	r0, 8013368 <__smakebuf_r+0x74>
 801335c:	89a3      	ldrh	r3, [r4, #12]
 801335e:	f023 0303 	bic.w	r3, r3, #3
 8013362:	f043 0301 	orr.w	r3, r3, #1
 8013366:	81a3      	strh	r3, [r4, #12]
 8013368:	89a0      	ldrh	r0, [r4, #12]
 801336a:	4305      	orrs	r5, r0
 801336c:	81a5      	strh	r5, [r4, #12]
 801336e:	e7cd      	b.n	801330c <__smakebuf_r+0x18>
 8013370:	08012585 	.word	0x08012585

08013374 <memchr>:
 8013374:	4603      	mov	r3, r0
 8013376:	b510      	push	{r4, lr}
 8013378:	b2c9      	uxtb	r1, r1
 801337a:	4402      	add	r2, r0
 801337c:	4293      	cmp	r3, r2
 801337e:	4618      	mov	r0, r3
 8013380:	d101      	bne.n	8013386 <memchr+0x12>
 8013382:	2000      	movs	r0, #0
 8013384:	e003      	b.n	801338e <memchr+0x1a>
 8013386:	7804      	ldrb	r4, [r0, #0]
 8013388:	3301      	adds	r3, #1
 801338a:	428c      	cmp	r4, r1
 801338c:	d1f6      	bne.n	801337c <memchr+0x8>
 801338e:	bd10      	pop	{r4, pc}

08013390 <__malloc_lock>:
 8013390:	4801      	ldr	r0, [pc, #4]	; (8013398 <__malloc_lock+0x8>)
 8013392:	f7ff b9db 	b.w	801274c <__retarget_lock_acquire_recursive>
 8013396:	bf00      	nop
 8013398:	200017cc 	.word	0x200017cc

0801339c <__malloc_unlock>:
 801339c:	4801      	ldr	r0, [pc, #4]	; (80133a4 <__malloc_unlock+0x8>)
 801339e:	f7ff b9d6 	b.w	801274e <__retarget_lock_release_recursive>
 80133a2:	bf00      	nop
 80133a4:	200017cc 	.word	0x200017cc

080133a8 <_read_r>:
 80133a8:	b538      	push	{r3, r4, r5, lr}
 80133aa:	4604      	mov	r4, r0
 80133ac:	4608      	mov	r0, r1
 80133ae:	4611      	mov	r1, r2
 80133b0:	2200      	movs	r2, #0
 80133b2:	4d05      	ldr	r5, [pc, #20]	; (80133c8 <_read_r+0x20>)
 80133b4:	602a      	str	r2, [r5, #0]
 80133b6:	461a      	mov	r2, r3
 80133b8:	f7f2 fa99 	bl	80058ee <_read>
 80133bc:	1c43      	adds	r3, r0, #1
 80133be:	d102      	bne.n	80133c6 <_read_r+0x1e>
 80133c0:	682b      	ldr	r3, [r5, #0]
 80133c2:	b103      	cbz	r3, 80133c6 <_read_r+0x1e>
 80133c4:	6023      	str	r3, [r4, #0]
 80133c6:	bd38      	pop	{r3, r4, r5, pc}
 80133c8:	200017d4 	.word	0x200017d4

080133cc <_raise_r>:
 80133cc:	291f      	cmp	r1, #31
 80133ce:	b538      	push	{r3, r4, r5, lr}
 80133d0:	4604      	mov	r4, r0
 80133d2:	460d      	mov	r5, r1
 80133d4:	d904      	bls.n	80133e0 <_raise_r+0x14>
 80133d6:	2316      	movs	r3, #22
 80133d8:	6003      	str	r3, [r0, #0]
 80133da:	f04f 30ff 	mov.w	r0, #4294967295
 80133de:	bd38      	pop	{r3, r4, r5, pc}
 80133e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80133e2:	b112      	cbz	r2, 80133ea <_raise_r+0x1e>
 80133e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80133e8:	b94b      	cbnz	r3, 80133fe <_raise_r+0x32>
 80133ea:	4620      	mov	r0, r4
 80133ec:	f000 f830 	bl	8013450 <_getpid_r>
 80133f0:	462a      	mov	r2, r5
 80133f2:	4601      	mov	r1, r0
 80133f4:	4620      	mov	r0, r4
 80133f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80133fa:	f000 b817 	b.w	801342c <_kill_r>
 80133fe:	2b01      	cmp	r3, #1
 8013400:	d00a      	beq.n	8013418 <_raise_r+0x4c>
 8013402:	1c59      	adds	r1, r3, #1
 8013404:	d103      	bne.n	801340e <_raise_r+0x42>
 8013406:	2316      	movs	r3, #22
 8013408:	6003      	str	r3, [r0, #0]
 801340a:	2001      	movs	r0, #1
 801340c:	e7e7      	b.n	80133de <_raise_r+0x12>
 801340e:	2400      	movs	r4, #0
 8013410:	4628      	mov	r0, r5
 8013412:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013416:	4798      	blx	r3
 8013418:	2000      	movs	r0, #0
 801341a:	e7e0      	b.n	80133de <_raise_r+0x12>

0801341c <raise>:
 801341c:	4b02      	ldr	r3, [pc, #8]	; (8013428 <raise+0xc>)
 801341e:	4601      	mov	r1, r0
 8013420:	6818      	ldr	r0, [r3, #0]
 8013422:	f7ff bfd3 	b.w	80133cc <_raise_r>
 8013426:	bf00      	nop
 8013428:	20000010 	.word	0x20000010

0801342c <_kill_r>:
 801342c:	b538      	push	{r3, r4, r5, lr}
 801342e:	2300      	movs	r3, #0
 8013430:	4d06      	ldr	r5, [pc, #24]	; (801344c <_kill_r+0x20>)
 8013432:	4604      	mov	r4, r0
 8013434:	4608      	mov	r0, r1
 8013436:	4611      	mov	r1, r2
 8013438:	602b      	str	r3, [r5, #0]
 801343a:	f7f2 fa3e 	bl	80058ba <_kill>
 801343e:	1c43      	adds	r3, r0, #1
 8013440:	d102      	bne.n	8013448 <_kill_r+0x1c>
 8013442:	682b      	ldr	r3, [r5, #0]
 8013444:	b103      	cbz	r3, 8013448 <_kill_r+0x1c>
 8013446:	6023      	str	r3, [r4, #0]
 8013448:	bd38      	pop	{r3, r4, r5, pc}
 801344a:	bf00      	nop
 801344c:	200017d4 	.word	0x200017d4

08013450 <_getpid_r>:
 8013450:	f7f2 ba2c 	b.w	80058ac <_getpid>

08013454 <_fstat_r>:
 8013454:	b538      	push	{r3, r4, r5, lr}
 8013456:	2300      	movs	r3, #0
 8013458:	4d06      	ldr	r5, [pc, #24]	; (8013474 <_fstat_r+0x20>)
 801345a:	4604      	mov	r4, r0
 801345c:	4608      	mov	r0, r1
 801345e:	4611      	mov	r1, r2
 8013460:	602b      	str	r3, [r5, #0]
 8013462:	f7f2 fa88 	bl	8005976 <_fstat>
 8013466:	1c43      	adds	r3, r0, #1
 8013468:	d102      	bne.n	8013470 <_fstat_r+0x1c>
 801346a:	682b      	ldr	r3, [r5, #0]
 801346c:	b103      	cbz	r3, 8013470 <_fstat_r+0x1c>
 801346e:	6023      	str	r3, [r4, #0]
 8013470:	bd38      	pop	{r3, r4, r5, pc}
 8013472:	bf00      	nop
 8013474:	200017d4 	.word	0x200017d4

08013478 <_isatty_r>:
 8013478:	b538      	push	{r3, r4, r5, lr}
 801347a:	2300      	movs	r3, #0
 801347c:	4d05      	ldr	r5, [pc, #20]	; (8013494 <_isatty_r+0x1c>)
 801347e:	4604      	mov	r4, r0
 8013480:	4608      	mov	r0, r1
 8013482:	602b      	str	r3, [r5, #0]
 8013484:	f7f2 fa86 	bl	8005994 <_isatty>
 8013488:	1c43      	adds	r3, r0, #1
 801348a:	d102      	bne.n	8013492 <_isatty_r+0x1a>
 801348c:	682b      	ldr	r3, [r5, #0]
 801348e:	b103      	cbz	r3, 8013492 <_isatty_r+0x1a>
 8013490:	6023      	str	r3, [r4, #0]
 8013492:	bd38      	pop	{r3, r4, r5, pc}
 8013494:	200017d4 	.word	0x200017d4

08013498 <_init>:
 8013498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801349a:	bf00      	nop
 801349c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801349e:	bc08      	pop	{r3}
 80134a0:	469e      	mov	lr, r3
 80134a2:	4770      	bx	lr

080134a4 <_fini>:
 80134a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134a6:	bf00      	nop
 80134a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134aa:	bc08      	pop	{r3}
 80134ac:	469e      	mov	lr, r3
 80134ae:	4770      	bx	lr
