chipcHw_REG_DIV_CLOCK_BYPASS_SELECT,VAR_0
chipcHw_REG_DIV_CLOCK_DIV_MASK,VAR_1
chipcHw_REG_PLL_CLOCK_BYPASS_SELECT,VAR_2
chipcHw_REG_PLL_CLOCK_MDIV_MASK,VAR_3
chipcHw_REG_PLL_DIVIDER_FRAC,VAR_4
chipcHw_REG_PLL_DIVIDER_NDIV_f_SS,VAR_5
chipcHw_REG_PLL_PREDIVIDER_NDIV_MASK,VAR_6
chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_INTEGER,VAR_7
chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_MASK,VAR_8
chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT,VAR_9
chipcHw_REG_PLL_PREDIVIDER_P1,VAR_10
chipcHw_REG_PLL_PREDIVIDER_P2,VAR_11
chipcHw_REV_NUMBER_A0,VAR_12
chipcHw_XTAL_FREQ_Hz,VAR_13
chipcHw_divide,FUNC_0
chipcHw_getChipRevisionNumber,FUNC_1
pChipcHw,VAR_14
chipcHw_getClockFrequency,FUNC_2
clock,VAR_15
pPLLReg,VAR_16
pClockCtrl,VAR_17
pDependentClock,VAR_18
vcoFreqPll1Hz,VAR_19
vcoFreqPll2Hz,VAR_20
dependentClockType,VAR_21
vcoHz,VAR_22
adjustFreq,VAR_23
div,VAR_24
freq,VAR_25
