// Seed: 4212734251
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  reg  id_9;
  wire id_10;
  if (-1'b0 ==? -1) begin : LABEL_0
    supply1 id_11 = id_6;
  end
  reg id_12, id_13, id_14;
  assign id_9 = id_14;
  assign id_7 = 1;
  wand id_15, id_16, id_17 = 1;
  assign id_3 = -1;
  always
    if (id_9) id_13 = id_3;
    else id_3 <= -1;
  assign id_14 = id_3;
  id_18(
      id_17, 1, id_6 ? -1 : 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8, id_9;
  id_10 :
  assert property (@(*) -1) @(posedge 1) id_4 <= "" == id_3 * id_3;
  wire id_11, id_12, id_13;
  assign id_10 = -1;
  wire id_14;
  assign id_11 = id_9;
  wire id_15, id_16;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_4,
      id_5,
      id_10,
      id_3,
      id_12,
      id_13
  );
endmodule
