

================================================================
== Vivado HLS Report for 'pool_yolo26'
================================================================
* Date:           Thu Jul 29 20:17:33 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  3942|    1|  3942|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    1|  3940|         5|          1|          1| 0 ~ 3937 |    yes   |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      0|       0|    593|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        0|      -|     487|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     487|    841|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |YOLO2_FPGA_mac_muqcK_U564  |YOLO2_FPGA_mac_muqcK  | i0 * i1 + i2 |
    |YOLO2_FPGA_mac_murcU_U565  |YOLO2_FPGA_mac_murcU  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_344_p2                   |     *    |      0|  0|  33|           7|           5|
    |r_V_6_fu_436_p2                   |     *    |      0|  0|  17|           2|           5|
    |r_V_8_mid1_fu_470_p2              |     *    |      0|  0|  17|           2|           5|
    |r_V_fu_445_p2                     |     *    |      0|  0|  17|           2|           5|
    |r_V_mid1_fu_537_p2                |     *    |      0|  0|  17|           2|           5|
    |i_V_fu_584_p2                     |     +    |      0|  0|  10|           1|           2|
    |indvar_flatten33_op_fu_418_p2     |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_next4_fu_355_p2    |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_op_fu_404_p2       |     +    |      0|  0|  13|           4|           1|
    |j_V_fu_706_p2                     |     +    |      0|  0|  10|           2|           1|
    |r_V_5_fu_688_p2                   |     +    |      0|  0|  15|           7|           7|
    |r_V_7_fu_454_p2                   |     +    |      0|  0|  15|           7|           7|
    |r_V_9_mid1_fu_624_p2              |     +    |      0|  0|  15|           7|           7|
    |tc_V_fu_520_p2                    |     +    |      0|  0|  15|           1|           5|
    |tr_V_fu_361_p2                    |     +    |      0|  0|  15|           1|           5|
    |exitcond4_mid1_fu_578_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond4_mid_fu_515_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_fu_392_p2    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_700_p2                 |    and   |      0|  0|   2|           1|           1|
    |p_5_cast_mid3_fu_566_p2           |    and   |      0|  0|   2|           1|           1|
    |p_5_cast_mid_fu_493_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_18_mid3_fu_572_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_18_mid_fu_504_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten2_fu_386_p2       |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_flatten4_fu_350_p2       |   icmp   |      0|  0|  13|          12|          12|
    |exitcond_flatten_fu_367_p2        |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_509_p2                |   icmp   |      0|  0|   9|           2|           3|
    |tmp_12_fu_694_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_13_fu_735_p2                  |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_fu_498_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_18_mid1_fu_652_p2             |   icmp   |      0|  0|   8|           2|           1|
    |tmp_52_1_fu_764_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_52_2_fu_793_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_52_3_fu_822_p2                |   icmp   |      0|  0|  13|          16|          16|
    |not_exitcond_flatten_2_fu_561_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_10_fu_678_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_398_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_19_fu_590_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_40_fu_595_p2                  |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next3_fu_424_p3    |  select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next_fu_410_p3     |  select  |      0|  0|   4|           1|           1|
    |p_4_mid_fu_460_p3                 |  select  |      0|  0|   5|           1|           1|
    |p_5_cast_mid2_fu_612_p3           |  select  |      0|  0|   2|           1|           1|
    |p_5_mid2_fu_666_p3                |  select  |      0|  0|   2|           1|           2|
    |p_5_mid_fu_526_p3                 |  select  |      0|  0|   2|           1|           1|
    |p_6_mid2_fu_600_p3                |  select  |      0|  0|   2|           1|           1|
    |p_tmp_0_3_fu_728_p3               |  select  |      0|  0|  16|           1|          16|
    |r_V_8_mid2_fu_475_p3              |  select  |      0|  0|   7|           1|           7|
    |r_V_mid2_fu_542_p3                |  select  |      0|  0|   7|           1|           7|
    |r_V_mid_fu_482_p3                 |  select  |      0|  0|   7|           1|           1|
    |tmp_0_tmp_0_3_fu_741_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_15_mid2_v_fu_372_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_16_mid2_fu_549_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_18_mid2_fu_658_p3             |  select  |      0|  0|   2|           1|           1|
    |tmp_1_1_fu_770_p3                 |  select  |      0|  0|  16|           1|          16|
    |tmp_1_5_fu_757_p3                 |  select  |      0|  0|  16|           1|          16|
    |tmp_2_1_fu_799_p3                 |  select  |      0|  0|  16|           1|          16|
    |tmp_2_5_fu_786_p3                 |  select  |      0|  0|  16|           1|          16|
    |tmp_3_1_fu_828_p3                 |  select  |      0|  0|  16|           1|          16|
    |tmp_3_5_fu_815_p3                 |  select  |      0|  0|  16|           1|          16|
    |tmp_42_fu_630_p3                  |  select  |      0|  0|   7|           1|           7|
    |tmp_43_fu_637_p3                  |  select  |      0|  0|   7|           1|           7|
    |tmp_44_fu_644_p3                  |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |exitcond_flatten_not_fu_556_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_380_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 593|         201|         357|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_p_4_phi_fu_279_p4  |   9|          2|    5|         10|
    |ap_phi_mux_p_s_phi_fu_245_p4  |   9|          2|    5|         10|
    |indvar_flatten3_reg_230       |   9|          2|   12|         24|
    |indvar_flatten4_reg_253       |   9|          2|    8|         16|
    |indvar_flatten_reg_264        |   9|          2|    4|          8|
    |p_4_reg_275                   |   9|          2|    5|         10|
    |p_5_reg_286                   |   9|          2|    2|          4|
    |p_6_reg_297                   |   9|          2|    2|          4|
    |p_s_reg_241                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 120|         26|   51|        104|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |bound8_reg_924                 |   5|   0|    8|          3|
    |bound_reg_929                  |  12|   0|   12|          0|
    |exitcond_flatten2_reg_971      |   1|   0|    1|          0|
    |exitcond_flatten4_reg_934      |   1|   0|    1|          0|
    |exitcond_flatten_mid_reg_976   |   1|   0|    1|          0|
    |exitcond_flatten_reg_948       |   1|   0|    1|          0|
    |indvar_flatten3_reg_230        |  12|   0|   12|          0|
    |indvar_flatten4_reg_253        |   8|   0|    8|          0|
    |indvar_flatten_reg_264         |   4|   0|    4|          0|
    |not_exitcond_flatten_reg_964   |   1|   0|    1|          0|
    |or_cond_reg_1028               |   1|   0|    1|          0|
    |p_4_reg_275                    |   5|   0|    5|          0|
    |p_5_reg_286                    |   2|   0|    2|          0|
    |p_6_reg_297                    |   2|   0|    2|          0|
    |p_s_reg_241                    |   5|   0|    5|          0|
    |r_V_5_reg_1023                 |   7|   0|    7|          0|
    |rhs_V_reg_916                  |   2|   0|    7|          5|
    |tmp_0_3_fu_86                  |  16|   0|   16|          0|
    |tmp_0_tmp_0_3_reg_1057         |  16|   0|   16|          0|
    |tmp_10_reg_1015                |   1|   0|    1|          0|
    |tmp_10_reg_1015_pp0_iter2_reg  |   1|   0|    1|          0|
    |tmp_15_mid2_v_reg_958          |   5|   0|    5|          0|
    |tmp_16_mid2_reg_999            |   5|   0|    5|          0|
    |tmp_17_reg_984                 |   1|   0|    1|          0|
    |tmp_1_1_reg_1062               |  16|   0|   16|          0|
    |tmp_1_2_fu_90                  |  16|   0|   16|          0|
    |tmp_2_1_reg_1067               |  16|   0|   16|          0|
    |tmp_2_2_fu_94                  |  16|   0|   16|          0|
    |tmp_3_1_reg_1072               |  16|   0|   16|          0|
    |tmp_3_2_fu_98                  |  16|   0|   16|          0|
    |tmp_44_reg_1005                |   7|   0|    7|          0|
    |tr_V_reg_943                   |   5|   0|    5|          0|
    |exitcond_flatten4_reg_934      |  64|  32|    1|          0|
    |or_cond_reg_1028               |  64|  32|    1|          0|
    |tmp_15_mid2_v_reg_958          |  64|  32|    5|          0|
    |tmp_16_mid2_reg_999            |  64|  32|    5|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 487| 128|  251|          8|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  pool_yolo26  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  pool_yolo26  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  pool_yolo26  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  pool_yolo26  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  pool_yolo26  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  pool_yolo26  | return value |
|Input_0_address0   | out |   12|  ap_memory |    Input_0    |     array    |
|Input_0_ce0        | out |    1|  ap_memory |    Input_0    |     array    |
|Input_0_q0         |  in |   16|  ap_memory |    Input_0    |     array    |
|Input_1_address0   | out |   12|  ap_memory |    Input_1    |     array    |
|Input_1_ce0        | out |    1|  ap_memory |    Input_1    |     array    |
|Input_1_q0         |  in |   16|  ap_memory |    Input_1    |     array    |
|Input_2_address0   | out |   12|  ap_memory |    Input_2    |     array    |
|Input_2_ce0        | out |    1|  ap_memory |    Input_2    |     array    |
|Input_2_q0         |  in |   16|  ap_memory |    Input_2    |     array    |
|Input_3_address0   | out |   12|  ap_memory |    Input_3    |     array    |
|Input_3_ce0        | out |    1|  ap_memory |    Input_3    |     array    |
|Input_3_q0         |  in |   16|  ap_memory |    Input_3    |     array    |
|Output_0_address0  | out |   10|  ap_memory |    Output_0   |     array    |
|Output_0_ce0       | out |    1|  ap_memory |    Output_0   |     array    |
|Output_0_we0       | out |    1|  ap_memory |    Output_0   |     array    |
|Output_0_d0        | out |   32|  ap_memory |    Output_0   |     array    |
|Output_1_address0  | out |   10|  ap_memory |    Output_1   |     array    |
|Output_1_ce0       | out |    1|  ap_memory |    Output_1   |     array    |
|Output_1_we0       | out |    1|  ap_memory |    Output_1   |     array    |
|Output_1_d0        | out |   32|  ap_memory |    Output_1   |     array    |
|Output_2_address0  | out |   10|  ap_memory |    Output_2   |     array    |
|Output_2_ce0       | out |    1|  ap_memory |    Output_2   |     array    |
|Output_2_we0       | out |    1|  ap_memory |    Output_2   |     array    |
|Output_2_d0        | out |   32|  ap_memory |    Output_2   |     array    |
|Output_3_address0  | out |   10|  ap_memory |    Output_3   |     array    |
|Output_3_ce0       | out |    1|  ap_memory |    Output_3   |     array    |
|Output_3_we0       | out |    1|  ap_memory |    Output_3   |     array    |
|Output_3_d0        | out |   32|  ap_memory |    Output_3   |     array    |
|Kernel_stride      |  in |   32|   ap_none  | Kernel_stride |    scalar    |
|TR_MIN             |  in |   32|   ap_none  |     TR_MIN    |    scalar    |
|TC_MIN             |  in |   32|   ap_none  |     TC_MIN    |    scalar    |
|enable             |  in |    1|   ap_none  |     enable    |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	7  / (!enable_read)
	2  / (enable_read)
2 --> 
	3  / true
3 --> 
	7  / (exitcond_flatten4)
	4  / (!exitcond_flatten4)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)"   --->   Operation 8 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%TC_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TC_MIN)"   --->   Operation 9 'read' 'TC_MIN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%TR_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TR_MIN)"   --->   Operation 10 'read' 'TR_MIN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%Kernel_stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_stride)"   --->   Operation 11 'read' 'Kernel_stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %enable_read, label %1, label %.loopexit" [cnn.cpp:901]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_0_3 = alloca i16"   --->   Operation 13 'alloca' 'tmp_0_3' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1_2 = alloca i16"   --->   Operation 14 'alloca' 'tmp_1_2' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2_2 = alloca i16"   --->   Operation 15 'alloca' 'tmp_2_2' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_3_2 = alloca i16"   --->   Operation 16 'alloca' 'tmp_3_2' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Kernel_stride_2b_V = trunc i32 %Kernel_stride_read to i2" [cnn.cpp:906]   --->   Operation 17 'trunc' 'Kernel_stride_2b_V' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rhs_V = zext i2 %Kernel_stride_2b_V to i7" [cnn.cpp:931]   --->   Operation 18 'zext' 'rhs_V' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i32 %TC_MIN_read to i5"   --->   Operation 19 'trunc' 'tmp_37' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_37, i2 0)"   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bound8 = zext i7 %tmp_s to i8"   --->   Operation 21 'zext' 'bound8' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i32 %TR_MIN_read to i5"   --->   Operation 22 'trunc' 'tmp_38' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cast_cast = zext i5 %tmp_38 to i12"   --->   Operation 23 'zext' 'cast_cast' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cast2_cast = zext i7 %tmp_s to i12"   --->   Operation 24 'zext' 'cast2_cast' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.74ns)   --->   "%bound = mul i12 %cast2_cast, %cast_cast"   --->   Operation 25 'mul' 'bound' <Predicate = (enable_read)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn.cpp:921]   --->   Operation 26 'br' <Predicate = (enable_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.50>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i12 [ 0, %1 ], [ %indvar_flatten_next4, %._crit_edge2.3 ]"   --->   Operation 27 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_s = phi i5 [ 0, %1 ], [ %tmp_15_mid2_v, %._crit_edge2.3 ]" [cnn.cpp:936]   --->   Operation 28 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i8 [ 0, %1 ], [ %indvar_flatten_next3, %._crit_edge2.3 ]"   --->   Operation 29 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %1 ], [ %indvar_flatten_next, %._crit_edge2.3 ]" [cnn.cpp:923]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.99ns)   --->   "%exitcond_flatten4 = icmp eq i12 %indvar_flatten3, %bound"   --->   Operation 31 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.54ns)   --->   "%indvar_flatten_next4 = add i12 %indvar_flatten3, 1"   --->   Operation 32 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%tr_V = add i5 1, %p_s" [cnn.cpp:921]   --->   Operation 33 'add' 'tr_V' <Predicate = (!exitcond_flatten4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten4, %bound8"   --->   Operation 34 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.21ns)   --->   "%tmp_15_mid2_v = select i1 %exitcond_flatten, i5 %tr_V, i5 %p_s" [cnn.cpp:936]   --->   Operation 35 'select' 'tmp_15_mid2_v' <Predicate = (!exitcond_flatten4)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [cnn.cpp:923]   --->   Operation 36 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.30ns)   --->   "%exitcond_flatten2 = icmp eq i4 %indvar_flatten, 4" [cnn.cpp:923]   --->   Operation 37 'icmp' 'exitcond_flatten2' <Predicate = (!exitcond_flatten4)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten2, %not_exitcond_flatten" [cnn.cpp:923]   --->   Operation 38 'and' 'exitcond_flatten_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%tmp_17 = or i1 %exitcond_flatten_mid, %exitcond_flatten" [cnn.cpp:923]   --->   Operation 39 'or' 'tmp_17' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%indvar_flatten_op = add i4 %indvar_flatten, 1" [cnn.cpp:923]   --->   Operation 40 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.02ns)   --->   "%indvar_flatten_next = select i1 %tmp_17, i4 1, i4 %indvar_flatten_op" [cnn.cpp:923]   --->   Operation 41 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten4)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.91ns)   --->   "%indvar_flatten33_op = add i8 %indvar_flatten4, 1"   --->   Operation 42 'add' 'indvar_flatten33_op' <Predicate = (!exitcond_flatten4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.24ns)   --->   "%indvar_flatten_next3 = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten33_op"   --->   Operation 43 'select' 'indvar_flatten_next3' <Predicate = (!exitcond_flatten4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.35>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_4 = phi i5 [ 0, %1 ], [ %tmp_16_mid2, %._crit_edge2.3 ]" [cnn.cpp:936]   --->   Operation 44 'phi' 'p_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_5 = phi i2 [ 0, %1 ], [ %p_5_mid2, %._crit_edge2.3 ]" [cnn.cpp:924]   --->   Operation 45 'phi' 'p_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_6 = phi i2 [ 0, %1 ], [ %j_V, %._crit_edge2.3 ]"   --->   Operation 46 'phi' 'p_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i5 %p_s to i7" [cnn.cpp:931]   --->   Operation 47 'zext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.49ns)   --->   "%r_V_6 = mul i7 %rhs_V, %lhs_V_2" [cnn.cpp:931]   --->   Operation 48 'mul' 'r_V_6' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_V = zext i5 %p_4 to i7" [cnn.cpp:931]   --->   Operation 49 'zext' 'lhs_V' <Predicate = (!exitcond_flatten & !exitcond_flatten_mid)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (3.49ns)   --->   "%r_V = mul i7 %rhs_V, %lhs_V" [cnn.cpp:931]   --->   Operation 50 'mul' 'r_V' <Predicate = (!exitcond_flatten & !exitcond_flatten_mid)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_V_6_cast = zext i2 %p_5 to i7" [cnn.cpp:931]   --->   Operation 51 'zext' 'rhs_V_6_cast' <Predicate = (!exitcond_flatten & !exitcond_flatten_mid)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.87ns)   --->   "%r_V_7 = add i7 %rhs_V_6_cast, %r_V_6" [cnn.cpp:931]   --->   Operation 52 'add' 'r_V_7' <Predicate = (!exitcond_flatten & !exitcond_flatten_mid)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3937, i64 0)"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %.loopexit.loopexit, label %.preheader323.preheader"   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.21ns)   --->   "%p_4_mid = select i1 %exitcond_flatten, i5 0, i5 %p_4" [cnn.cpp:936]   --->   Operation 55 'select' 'p_4_mid' <Predicate = (!exitcond_flatten4)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V_2_mid1 = zext i5 %tr_V to i7" [cnn.cpp:931]   --->   Operation 56 'zext' 'lhs_V_2_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.49ns)   --->   "%r_V_8_mid1 = mul i7 %rhs_V, %lhs_V_2_mid1" [cnn.cpp:931]   --->   Operation 57 'mul' 'r_V_8_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.99ns)   --->   "%r_V_8_mid2 = select i1 %exitcond_flatten, i7 %r_V_8_mid1, i7 %r_V_6" [cnn.cpp:931]   --->   Operation 58 'select' 'r_V_8_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%r_V_mid = select i1 %exitcond_flatten, i7 0, i7 %r_V" [cnn.cpp:931]   --->   Operation 59 'select' 'r_V_mid' <Predicate = (!exitcond_flatten4 & !exitcond_flatten_mid)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_39 = trunc i2 %p_5 to i1" [cnn.cpp:923]   --->   Operation 60 'trunc' 'tmp_39' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%p_5_cast_mid = and i1 %tmp_39, %not_exitcond_flatten" [cnn.cpp:923]   --->   Operation 61 'and' 'p_5_cast_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.95ns)   --->   "%tmp_16 = icmp eq i2 %p_5, 1" [cnn.cpp:935]   --->   Operation 62 'icmp' 'tmp_16' <Predicate = (!exitcond_flatten4)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_18_mid = and i1 %tmp_16, %not_exitcond_flatten" [cnn.cpp:935]   --->   Operation 63 'and' 'tmp_18_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %p_6, -2" [cnn.cpp:924]   --->   Operation 64 'icmp' 'exitcond' <Predicate = (!exitcond_flatten4)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid1)   --->   "%exitcond4_mid = and i1 %exitcond, %not_exitcond_flatten" [cnn.cpp:924]   --->   Operation 65 'and' 'exitcond4_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.78ns)   --->   "%tc_V = add i5 1, %p_4_mid" [cnn.cpp:922]   --->   Operation 66 'add' 'tc_V' <Predicate = (!exitcond_flatten4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%p_5_mid = select i1 %tmp_17, i2 0, i2 %p_5" [cnn.cpp:923]   --->   Operation 67 'select' 'p_5_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V_mid1 = zext i5 %tc_V to i7" [cnn.cpp:931]   --->   Operation 68 'zext' 'lhs_V_mid1' <Predicate = (!exitcond_flatten4 & exitcond_flatten_mid)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.49ns)   --->   "%r_V_mid1 = mul i7 %rhs_V, %lhs_V_mid1" [cnn.cpp:931]   --->   Operation 69 'mul' 'r_V_mid1' <Predicate = (!exitcond_flatten4 & exitcond_flatten_mid)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%r_V_mid2 = select i1 %exitcond_flatten_mid, i7 %r_V_mid1, i7 %r_V_mid" [cnn.cpp:931]   --->   Operation 70 'select' 'r_V_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.21ns)   --->   "%tmp_16_mid2 = select i1 %exitcond_flatten_mid, i5 %tc_V, i5 %p_4_mid" [cnn.cpp:936]   --->   Operation 71 'select' 'tmp_16_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten_2)   --->   "%exitcond_flatten_not = xor i1 %exitcond_flatten2, true" [cnn.cpp:923]   --->   Operation 72 'xor' 'exitcond_flatten_not' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_exitcond_flatten_2 = or i1 %exitcond_flatten, %exitcond_flatten_not" [cnn.cpp:923]   --->   Operation 73 'or' 'not_exitcond_flatten_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%p_5_cast_mid3 = and i1 %p_5_cast_mid, %not_exitcond_flatten_2" [cnn.cpp:923]   --->   Operation 74 'and' 'p_5_cast_mid3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_18_mid3 = and i1 %tmp_18_mid, %not_exitcond_flatten_2" [cnn.cpp:935]   --->   Operation 75 'and' 'tmp_18_mid3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond4_mid1 = and i1 %exitcond4_mid, %not_exitcond_flatten_2" [cnn.cpp:924]   --->   Operation 76 'and' 'exitcond4_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.56ns)   --->   "%i_V = add i2 1, %p_5_mid" [cnn.cpp:923]   --->   Operation 77 'add' 'i_V' <Predicate = (!exitcond_flatten4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_6_mid2)   --->   "%tmp_19 = or i1 %exitcond4_mid1, %exitcond_flatten_mid" [cnn.cpp:924]   --->   Operation 78 'or' 'tmp_19' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_6_mid2)   --->   "%tmp_40 = or i1 %tmp_19, %exitcond_flatten" [cnn.cpp:924]   --->   Operation 79 'or' 'tmp_40' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_6_mid2 = select i1 %tmp_40, i2 0, i2 %p_6" [cnn.cpp:924]   --->   Operation 80 'select' 'p_6_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_41 = trunc i2 %i_V to i1" [cnn.cpp:923]   --->   Operation 81 'trunc' 'tmp_41' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%p_5_cast_mid2 = select i1 %exitcond4_mid1, i1 %tmp_41, i1 %p_5_cast_mid3" [cnn.cpp:923]   --->   Operation 82 'select' 'p_5_cast_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%rhs_V_6_cast_mid1 = zext i2 %i_V to i7" [cnn.cpp:931]   --->   Operation 83 'zext' 'rhs_V_6_cast_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.87ns)   --->   "%r_V_9_mid1 = add i7 %rhs_V_6_cast_mid1, %r_V_8_mid2" [cnn.cpp:931]   --->   Operation 84 'add' 'r_V_9_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_42 = select i1 %exitcond_flatten, i7 %r_V_8_mid1, i7 %r_V_7" [cnn.cpp:931]   --->   Operation 85 'select' 'tmp_42' <Predicate = (!exitcond_flatten4 & !exitcond_flatten_mid)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_43 = select i1 %exitcond_flatten_mid, i7 %r_V_8_mid2, i7 %tmp_42" [cnn.cpp:931]   --->   Operation 86 'select' 'tmp_43' <Predicate = (!exitcond_flatten4)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_44 = select i1 %exitcond4_mid1, i7 %r_V_9_mid1, i7 %tmp_43" [cnn.cpp:931]   --->   Operation 87 'select' 'tmp_44' <Predicate = (!exitcond_flatten4)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.95ns)   --->   "%tmp_18_mid1 = icmp eq i2 %p_5_mid, 0" [cnn.cpp:935]   --->   Operation 88 'icmp' 'tmp_18_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_18_mid2 = select i1 %exitcond4_mid1, i1 %tmp_18_mid1, i1 %tmp_18_mid3" [cnn.cpp:935]   --->   Operation 89 'select' 'tmp_18_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.99ns)   --->   "%p_5_mid2 = select i1 %exitcond4_mid1, i2 %i_V, i2 %p_5_mid" [cnn.cpp:924]   --->   Operation 90 'select' 'p_5_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_45 = trunc i2 %p_6_mid2 to i1" [cnn.cpp:924]   --->   Operation 91 'trunc' 'tmp_45' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_10 = or i1 %tmp_45, %p_5_cast_mid2" [cnn.cpp:929]   --->   Operation 92 'or' 'tmp_10' <Predicate = (!exitcond_flatten4)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%rhs_V_5_cast = zext i2 %p_6_mid2 to i7" [cnn.cpp:931]   --->   Operation 93 'zext' 'rhs_V_5_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.87ns) (out node of the LUT)   --->   "%r_V_5 = add i7 %rhs_V_5_cast, %r_V_mid2" [cnn.cpp:931]   --->   Operation 94 'add' 'r_V_5' <Predicate = (!exitcond_flatten4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.95ns)   --->   "%tmp_12 = icmp eq i2 %p_6_mid2, 1" [cnn.cpp:935]   --->   Operation 95 'icmp' 'tmp_12' <Predicate = (!exitcond_flatten4)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_18_mid2, %tmp_12" [cnn.cpp:935]   --->   Operation 96 'and' 'or_cond' <Predicate = (!exitcond_flatten4)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %._crit_edge2.0" [cnn.cpp:935]   --->   Operation 97 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %3, label %._crit_edge2.1" [cnn.cpp:935]   --->   Operation 98 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %4, label %._crit_edge2.2" [cnn.cpp:935]   --->   Operation 99 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %5, label %._crit_edge2.3" [cnn.cpp:935]   --->   Operation 100 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.56ns)   --->   "%j_V = add i2 %p_6_mid2, 1" [cnn.cpp:924]   --->   Operation 101 'add' 'j_V' <Predicate = (!exitcond_flatten4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.63>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_17_mid2_cast = zext i7 %tmp_44 to i13" [cnn.cpp:931]   --->   Operation 102 'zext' 'tmp_17_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (3.36ns)   --->   "%tmp_20 = mul i13 53, %tmp_17_mid2_cast" [cnn.cpp:931]   --->   Operation 103 'mul' 'tmp_20' <Predicate = (!exitcond_flatten4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i7 %r_V_5 to i13" [cnn.cpp:931]   --->   Operation 104 'zext' 'tmp_11_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (3.02ns)   --->   "%tmp_21 = add i13 %tmp_20, %tmp_11_cast" [cnn.cpp:931]   --->   Operation 105 'add' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i13 %tmp_21 to i64" [cnn.cpp:931]   --->   Operation 106 'sext' 'tmp_32_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%Input_0_addr = getelementptr [2809 x i16]* %Input_0, i64 0, i64 %tmp_32_cast" [cnn.cpp:931]   --->   Operation 107 'getelementptr' 'Input_0_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%Input_1_addr = getelementptr [2809 x i16]* %Input_1, i64 0, i64 %tmp_32_cast" [cnn.cpp:931]   --->   Operation 108 'getelementptr' 'Input_1_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%Input_2_addr = getelementptr [2809 x i16]* %Input_2, i64 0, i64 %tmp_32_cast" [cnn.cpp:931]   --->   Operation 109 'getelementptr' 'Input_2_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%Input_3_addr = getelementptr [2809 x i16]* %Input_3, i64 0, i64 %tmp_32_cast" [cnn.cpp:931]   --->   Operation 110 'getelementptr' 'Input_3_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%tmp_0 = load i16* %Input_0_addr, align 2" [cnn.cpp:931]   --->   Operation 111 'load' 'tmp_0' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%tmp_1 = load i16* %Input_1_addr, align 2" [cnn.cpp:931]   --->   Operation 112 'load' 'tmp_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 113 [2/2] (3.25ns)   --->   "%tmp_2 = load i16* %Input_2_addr, align 2" [cnn.cpp:931]   --->   Operation 113 'load' 'tmp_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 114 [2/2] (3.25ns)   --->   "%tmp_3 = load i16* %Input_3_addr, align 2" [cnn.cpp:931]   --->   Operation 114 'load' 'tmp_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 6.48>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_0_3_load = load i16* %tmp_0_3" [cnn.cpp:929]   --->   Operation 115 'load' 'tmp_0_3_load' <Predicate = (!exitcond_flatten4 & tmp_10)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.80ns)   --->   "%p_tmp_0_3 = select i1 %tmp_10, i16 %tmp_0_3_load, i16 -32767" [cnn.cpp:929]   --->   Operation 116 'select' 'p_tmp_0_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/2] (3.25ns)   --->   "%tmp_0 = load i16* %Input_0_addr, align 2" [cnn.cpp:931]   --->   Operation 117 'load' 'tmp_0' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 118 [1/1] (2.42ns)   --->   "%tmp_13 = icmp sgt i16 %tmp_0, %p_tmp_0_3" [cnn.cpp:932]   --->   Operation 118 'icmp' 'tmp_13' <Predicate = (!exitcond_flatten4)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.80ns)   --->   "%tmp_0_tmp_0_3 = select i1 %tmp_13, i16 %tmp_0, i16 %p_tmp_0_3" [cnn.cpp:932]   --->   Operation 119 'select' 'tmp_0_tmp_0_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "store i16 %tmp_0_tmp_0_3, i16* %tmp_0_3" [cnn.cpp:932]   --->   Operation 120 'store' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_1_2_load = load i16* %tmp_1_2" [cnn.cpp:929]   --->   Operation 121 'load' 'tmp_1_2_load' <Predicate = (tmp_10)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.80ns)   --->   "%tmp_1_5 = select i1 %tmp_10, i16 %tmp_1_2_load, i16 -32767" [cnn.cpp:929]   --->   Operation 122 'select' 'tmp_1_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/2] (3.25ns)   --->   "%tmp_1 = load i16* %Input_1_addr, align 2" [cnn.cpp:931]   --->   Operation 123 'load' 'tmp_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 124 [1/1] (2.42ns)   --->   "%tmp_52_1 = icmp sgt i16 %tmp_1, %tmp_1_5" [cnn.cpp:932]   --->   Operation 124 'icmp' 'tmp_52_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.80ns)   --->   "%tmp_1_1 = select i1 %tmp_52_1, i16 %tmp_1, i16 %tmp_1_5" [cnn.cpp:932]   --->   Operation 125 'select' 'tmp_1_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "store i16 %tmp_1_1, i16* %tmp_1_2" [cnn.cpp:932]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_2_2_load = load i16* %tmp_2_2" [cnn.cpp:929]   --->   Operation 127 'load' 'tmp_2_2_load' <Predicate = (tmp_10)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.80ns)   --->   "%tmp_2_5 = select i1 %tmp_10, i16 %tmp_2_2_load, i16 -32767" [cnn.cpp:929]   --->   Operation 128 'select' 'tmp_2_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/2] (3.25ns)   --->   "%tmp_2 = load i16* %Input_2_addr, align 2" [cnn.cpp:931]   --->   Operation 129 'load' 'tmp_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 130 [1/1] (2.42ns)   --->   "%tmp_52_2 = icmp sgt i16 %tmp_2, %tmp_2_5" [cnn.cpp:932]   --->   Operation 130 'icmp' 'tmp_52_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.80ns)   --->   "%tmp_2_1 = select i1 %tmp_52_2, i16 %tmp_2, i16 %tmp_2_5" [cnn.cpp:932]   --->   Operation 131 'select' 'tmp_2_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "store i16 %tmp_2_1, i16* %tmp_2_2" [cnn.cpp:932]   --->   Operation 132 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3_2_load = load i16* %tmp_3_2" [cnn.cpp:929]   --->   Operation 133 'load' 'tmp_3_2_load' <Predicate = (tmp_10)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.80ns)   --->   "%tmp_3_5 = select i1 %tmp_10, i16 %tmp_3_2_load, i16 -32767" [cnn.cpp:929]   --->   Operation 134 'select' 'tmp_3_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/2] (3.25ns)   --->   "%tmp_3 = load i16* %Input_3_addr, align 2" [cnn.cpp:931]   --->   Operation 135 'load' 'tmp_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 136 [1/1] (2.42ns)   --->   "%tmp_52_3 = icmp sgt i16 %tmp_3, %tmp_3_5" [cnn.cpp:932]   --->   Operation 136 'icmp' 'tmp_52_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.80ns)   --->   "%tmp_3_1 = select i1 %tmp_52_3, i16 %tmp_3, i16 %tmp_3_5" [cnn.cpp:932]   --->   Operation 137 'select' 'tmp_3_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "store i16 %tmp_3_1, i16* %tmp_3_2" [cnn.cpp:932]   --->   Operation 138 'store' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 9.63>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_15_mid2_cast = zext i5 %tmp_15_mid2_v to i10" [cnn.cpp:936]   --->   Operation 139 'zext' 'tmp_15_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (3.36ns)   --->   "%tmp_15 = mul i10 26, %tmp_15_mid2_cast" [cnn.cpp:936]   --->   Operation 140 'mul' 'tmp_15' <Predicate = (!exitcond_flatten4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_16_mid2_cast = zext i5 %tmp_16_mid2 to i10" [cnn.cpp:936]   --->   Operation 141 'zext' 'tmp_16_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (3.02ns)   --->   "%tmp_18 = add i10 %tmp_15, %tmp_16_mid2_cast" [cnn.cpp:936]   --->   Operation 142 'add' 'tmp_18' <Predicate = (!exitcond_flatten4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i10 %tmp_18 to i64" [cnn.cpp:936]   --->   Operation 143 'zext' 'tmp_29_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%Output_0_addr = getelementptr [676 x i32]* %Output_0, i64 0, i64 %tmp_29_cast" [cnn.cpp:936]   --->   Operation 144 'getelementptr' 'Output_0_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%Output_1_addr = getelementptr [676 x i32]* %Output_1, i64 0, i64 %tmp_29_cast" [cnn.cpp:936]   --->   Operation 145 'getelementptr' 'Output_1_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%Output_2_addr = getelementptr [676 x i32]* %Output_2, i64 0, i64 %tmp_29_cast" [cnn.cpp:936]   --->   Operation 146 'getelementptr' 'Output_2_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%Output_3_addr = getelementptr [676 x i32]* %Output_3, i64 0, i64 %tmp_29_cast" [cnn.cpp:936]   --->   Operation 147 'getelementptr' 'Output_3_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [cnn.cpp:925]   --->   Operation 148 'specregionbegin' 'tmp' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cnn.cpp:926]   --->   Operation 149 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_14 = sext i16 %tmp_0_tmp_0_3 to i32" [cnn.cpp:936]   --->   Operation 150 'sext' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (3.25ns)   --->   "store i32 %tmp_14, i32* %Output_0_addr, align 4" [cnn.cpp:936]   --->   Operation 151 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "br label %._crit_edge2.0" [cnn.cpp:936]   --->   Operation 152 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_53_1 = sext i16 %tmp_1_1 to i32" [cnn.cpp:936]   --->   Operation 153 'sext' 'tmp_53_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (3.25ns)   --->   "store i32 %tmp_53_1, i32* %Output_1_addr, align 4" [cnn.cpp:936]   --->   Operation 154 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge2.1" [cnn.cpp:936]   --->   Operation 155 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_53_2 = sext i16 %tmp_2_1 to i32" [cnn.cpp:936]   --->   Operation 156 'sext' 'tmp_53_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (3.25ns)   --->   "store i32 %tmp_53_2, i32* %Output_2_addr, align 4" [cnn.cpp:936]   --->   Operation 157 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge2.2" [cnn.cpp:936]   --->   Operation 158 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_53_3 = sext i16 %tmp_3_1 to i32" [cnn.cpp:936]   --->   Operation 159 'sext' 'tmp_53_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (3.25ns)   --->   "store i32 %tmp_53_3, i32* %Output_3_addr, align 4" [cnn.cpp:936]   --->   Operation 160 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge2.3" [cnn.cpp:936]   --->   Operation 161 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp)" [cnn.cpp:938]   --->   Operation 162 'specregionend' 'empty_19' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn.cpp:924]   --->   Operation 163 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 164 'br' <Predicate = (enable_read)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "ret void" [cnn.cpp:939]   --->   Operation 165 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Kernel_stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TR_MIN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TC_MIN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
enable_read            (read             ) [ 01111111]
TC_MIN_read            (read             ) [ 00000000]
TR_MIN_read            (read             ) [ 00000000]
Kernel_stride_read     (read             ) [ 00000000]
StgValue_12            (br               ) [ 00000000]
tmp_0_3                (alloca           ) [ 00111110]
tmp_1_2                (alloca           ) [ 00111110]
tmp_2_2                (alloca           ) [ 00111110]
tmp_3_2                (alloca           ) [ 00111110]
Kernel_stride_2b_V     (trunc            ) [ 00000000]
rhs_V                  (zext             ) [ 00111110]
tmp_37                 (trunc            ) [ 00000000]
tmp_s                  (bitconcatenate   ) [ 00000000]
bound8                 (zext             ) [ 00111110]
tmp_38                 (trunc            ) [ 00000000]
cast_cast              (zext             ) [ 00000000]
cast2_cast             (zext             ) [ 00000000]
bound                  (mul              ) [ 00111110]
StgValue_26            (br               ) [ 01111110]
indvar_flatten3        (phi              ) [ 00100000]
p_s                    (phi              ) [ 00110000]
indvar_flatten4        (phi              ) [ 00100000]
indvar_flatten         (phi              ) [ 00100000]
exitcond_flatten4      (icmp             ) [ 00111110]
indvar_flatten_next4   (add              ) [ 01111110]
tr_V                   (add              ) [ 00110000]
exitcond_flatten       (icmp             ) [ 00110000]
tmp_15_mid2_v          (select           ) [ 01111110]
not_exitcond_flatten   (xor              ) [ 00110000]
exitcond_flatten2      (icmp             ) [ 00110000]
exitcond_flatten_mid   (and              ) [ 00110000]
tmp_17                 (or               ) [ 00110000]
indvar_flatten_op      (add              ) [ 00000000]
indvar_flatten_next    (select           ) [ 01111110]
indvar_flatten33_op    (add              ) [ 00000000]
indvar_flatten_next3   (select           ) [ 01111110]
p_4                    (phi              ) [ 00110000]
p_5                    (phi              ) [ 00110000]
p_6                    (phi              ) [ 00110000]
lhs_V_2                (zext             ) [ 00000000]
r_V_6                  (mul              ) [ 00000000]
lhs_V                  (zext             ) [ 00000000]
r_V                    (mul              ) [ 00000000]
rhs_V_6_cast           (zext             ) [ 00000000]
r_V_7                  (add              ) [ 00000000]
empty                  (speclooptripcount) [ 00000000]
StgValue_54            (br               ) [ 00000000]
p_4_mid                (select           ) [ 00000000]
lhs_V_2_mid1           (zext             ) [ 00000000]
r_V_8_mid1             (mul              ) [ 00000000]
r_V_8_mid2             (select           ) [ 00000000]
r_V_mid                (select           ) [ 00000000]
tmp_39                 (trunc            ) [ 00000000]
p_5_cast_mid           (and              ) [ 00000000]
tmp_16                 (icmp             ) [ 00000000]
tmp_18_mid             (and              ) [ 00000000]
exitcond               (icmp             ) [ 00000000]
exitcond4_mid          (and              ) [ 00000000]
tc_V                   (add              ) [ 00000000]
p_5_mid                (select           ) [ 00000000]
lhs_V_mid1             (zext             ) [ 00000000]
r_V_mid1               (mul              ) [ 00000000]
r_V_mid2               (select           ) [ 00000000]
tmp_16_mid2            (select           ) [ 01111110]
exitcond_flatten_not   (xor              ) [ 00000000]
not_exitcond_flatten_2 (or               ) [ 00000000]
p_5_cast_mid3          (and              ) [ 00000000]
tmp_18_mid3            (and              ) [ 00000000]
exitcond4_mid1         (and              ) [ 00000000]
i_V                    (add              ) [ 00000000]
tmp_19                 (or               ) [ 00000000]
tmp_40                 (or               ) [ 00000000]
p_6_mid2               (select           ) [ 00000000]
tmp_41                 (trunc            ) [ 00000000]
p_5_cast_mid2          (select           ) [ 00000000]
rhs_V_6_cast_mid1      (zext             ) [ 00000000]
r_V_9_mid1             (add              ) [ 00000000]
tmp_42                 (select           ) [ 00000000]
tmp_43                 (select           ) [ 00000000]
tmp_44                 (select           ) [ 00101000]
tmp_18_mid1            (icmp             ) [ 00000000]
tmp_18_mid2            (select           ) [ 00000000]
p_5_mid2               (select           ) [ 01111110]
tmp_45                 (trunc            ) [ 00000000]
tmp_10                 (or               ) [ 00101100]
rhs_V_5_cast           (zext             ) [ 00000000]
r_V_5                  (add              ) [ 00101000]
tmp_12                 (icmp             ) [ 00000000]
or_cond                (and              ) [ 00101110]
StgValue_97            (br               ) [ 00000000]
StgValue_98            (br               ) [ 00000000]
StgValue_99            (br               ) [ 00000000]
StgValue_100           (br               ) [ 00000000]
j_V                    (add              ) [ 01111110]
tmp_17_mid2_cast       (zext             ) [ 00000000]
tmp_20                 (mul              ) [ 00000000]
tmp_11_cast            (zext             ) [ 00000000]
tmp_21                 (add              ) [ 00000000]
tmp_32_cast            (sext             ) [ 00000000]
Input_0_addr           (getelementptr    ) [ 00100100]
Input_1_addr           (getelementptr    ) [ 00100100]
Input_2_addr           (getelementptr    ) [ 00100100]
Input_3_addr           (getelementptr    ) [ 00100100]
tmp_0_3_load           (load             ) [ 00000000]
p_tmp_0_3              (select           ) [ 00000000]
tmp_0                  (load             ) [ 00000000]
tmp_13                 (icmp             ) [ 00000000]
tmp_0_tmp_0_3          (select           ) [ 00100010]
StgValue_120           (store            ) [ 00000000]
tmp_1_2_load           (load             ) [ 00000000]
tmp_1_5                (select           ) [ 00000000]
tmp_1                  (load             ) [ 00000000]
tmp_52_1               (icmp             ) [ 00000000]
tmp_1_1                (select           ) [ 00100010]
StgValue_126           (store            ) [ 00000000]
tmp_2_2_load           (load             ) [ 00000000]
tmp_2_5                (select           ) [ 00000000]
tmp_2                  (load             ) [ 00000000]
tmp_52_2               (icmp             ) [ 00000000]
tmp_2_1                (select           ) [ 00100010]
StgValue_132           (store            ) [ 00000000]
tmp_3_2_load           (load             ) [ 00000000]
tmp_3_5                (select           ) [ 00000000]
tmp_3                  (load             ) [ 00000000]
tmp_52_3               (icmp             ) [ 00000000]
tmp_3_1                (select           ) [ 00100010]
StgValue_138           (store            ) [ 00000000]
tmp_15_mid2_cast       (zext             ) [ 00000000]
tmp_15                 (mul              ) [ 00000000]
tmp_16_mid2_cast       (zext             ) [ 00000000]
tmp_18                 (add              ) [ 00000000]
tmp_29_cast            (zext             ) [ 00000000]
Output_0_addr          (getelementptr    ) [ 00000000]
Output_1_addr          (getelementptr    ) [ 00000000]
Output_2_addr          (getelementptr    ) [ 00000000]
Output_3_addr          (getelementptr    ) [ 00000000]
tmp                    (specregionbegin  ) [ 00000000]
StgValue_149           (specpipeline     ) [ 00000000]
tmp_14                 (sext             ) [ 00000000]
StgValue_151           (store            ) [ 00000000]
StgValue_152           (br               ) [ 00000000]
tmp_53_1               (sext             ) [ 00000000]
StgValue_154           (store            ) [ 00000000]
StgValue_155           (br               ) [ 00000000]
tmp_53_2               (sext             ) [ 00000000]
StgValue_157           (store            ) [ 00000000]
StgValue_158           (br               ) [ 00000000]
tmp_53_3               (sext             ) [ 00000000]
StgValue_160           (store            ) [ 00000000]
StgValue_161           (br               ) [ 00000000]
empty_19               (specregionend    ) [ 00000000]
StgValue_163           (br               ) [ 01111110]
StgValue_164           (br               ) [ 00000000]
StgValue_165           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Output_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Output_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Output_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Output_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Kernel_stride">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kernel_stride"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="TR_MIN">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TR_MIN"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="TC_MIN">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TC_MIN"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="enable">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_0_3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_0_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_1_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_2_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_3_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_3_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="enable_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="TC_MIN_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TC_MIN_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="TR_MIN_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TR_MIN_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="Kernel_stride_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kernel_stride_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Input_0_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="13" slack="0"/>
<pin id="130" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_0_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="Input_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="13" slack="0"/>
<pin id="137" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_1_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Input_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="13" slack="0"/>
<pin id="144" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_2_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="Input_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="13" slack="0"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_3_addr/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_0/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Output_0_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="10" slack="0"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Output_0_addr/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="Output_1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Output_1_addr/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="Output_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Output_2_addr/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="Output_3_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Output_3_addr/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_151_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_151/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="StgValue_154_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_154/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="StgValue_157_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="StgValue_160_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/6 "/>
</bind>
</comp>

<comp id="230" class="1005" name="indvar_flatten3_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="1"/>
<pin id="232" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten3_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="12" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="p_s_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="1"/>
<pin id="243" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_s_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="indvar_flatten4_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="1"/>
<pin id="255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten4_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="indvar_flatten_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_flatten_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="p_4_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="2"/>
<pin id="277" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="p_4 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_4_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="2"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_5_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="2"/>
<pin id="288" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="p_5 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_5_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="2" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="297" class="1005" name="p_6_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="2"/>
<pin id="299" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="p_6 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_6_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="2"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="2" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="Kernel_stride_2b_V_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Kernel_stride_2b_V/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="rhs_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_37_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="bound8_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound8/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_38_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="cast_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast_cast/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="cast2_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2_cast/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="bound_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="exitcond_flatten4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="0" index="1" bw="12" slack="1"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="indvar_flatten_next4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tr_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_V/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="exitcond_flatten_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="1"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_15_mid2_v_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="0" index="2" bw="5" slack="0"/>
<pin id="376" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15_mid2_v/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="not_exitcond_flatten_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="exitcond_flatten2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond_flatten_mid_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_17_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="indvar_flatten_op_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="indvar_flatten_next_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="4" slack="0"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="indvar_flatten33_op_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten33_op/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="indvar_flatten_next3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next3/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="lhs_V_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="1"/>
<pin id="434" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="r_V_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="2"/>
<pin id="438" dir="0" index="1" bw="5" slack="0"/>
<pin id="439" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="lhs_V_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="r_V_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="2"/>
<pin id="447" dir="0" index="1" bw="5" slack="0"/>
<pin id="448" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="rhs_V_6_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_6_cast/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="r_V_7_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="7" slack="0"/>
<pin id="457" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_7/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_4_mid_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_4_mid/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="lhs_V_2_mid1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="1"/>
<pin id="469" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2_mid1/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="r_V_8_mid1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="2"/>
<pin id="472" dir="0" index="1" bw="5" slack="0"/>
<pin id="473" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_mid1/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="r_V_8_mid2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="0" index="2" bw="7" slack="0"/>
<pin id="479" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_8_mid2/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="r_V_mid_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="0" index="1" bw="7" slack="0"/>
<pin id="485" dir="0" index="2" bw="7" slack="0"/>
<pin id="486" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_mid/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_39_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_5_cast_mid_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="1"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_5_cast_mid/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_16_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_18_mid_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="1"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_18_mid/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="exitcond_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="0" index="1" bw="2" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="exitcond4_mid_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="1"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond4_mid/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tc_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tc_V/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_5_mid_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="0" index="2" bw="2" slack="0"/>
<pin id="530" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_5_mid/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="lhs_V_mid1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_mid1/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="r_V_mid1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="2"/>
<pin id="539" dir="0" index="1" bw="5" slack="0"/>
<pin id="540" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_mid1/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="r_V_mid2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="7" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_mid2/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_16_mid2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="0" index="2" bw="5" slack="0"/>
<pin id="553" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16_mid2/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="exitcond_flatten_not_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten_not/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="not_exitcond_flatten_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten_2/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_5_cast_mid3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_5_cast_mid3/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_18_mid3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_18_mid3/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="exitcond4_mid1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond4_mid1/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="i_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_19_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="1"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_40_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="1"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_6_mid2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="2" slack="0"/>
<pin id="603" dir="0" index="2" bw="2" slack="0"/>
<pin id="604" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_6_mid2/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_41_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="0"/>
<pin id="610" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_5_cast_mid2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_5_cast_mid2/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="rhs_V_6_cast_mid1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="0"/>
<pin id="622" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_6_cast_mid1/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="r_V_9_mid1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_9_mid1/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_42_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="0" index="1" bw="7" slack="0"/>
<pin id="633" dir="0" index="2" bw="7" slack="0"/>
<pin id="634" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_43_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="7" slack="0"/>
<pin id="640" dir="0" index="2" bw="7" slack="0"/>
<pin id="641" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_44_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="7" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_18_mid1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="0"/>
<pin id="654" dir="0" index="1" bw="2" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_mid1/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_18_mid2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="0" index="2" bw="1" slack="0"/>
<pin id="662" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18_mid2/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_5_mid2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="2" slack="0"/>
<pin id="669" dir="0" index="2" bw="2" slack="0"/>
<pin id="670" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_5_mid2/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_45_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_10_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="rhs_V_5_cast_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="0"/>
<pin id="686" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5_cast/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="r_V_5_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="0"/>
<pin id="690" dir="0" index="1" bw="7" slack="0"/>
<pin id="691" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_5/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_12_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="0"/>
<pin id="696" dir="0" index="1" bw="2" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="or_cond_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="j_V_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_17_mid2_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="7" slack="1"/>
<pin id="714" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_mid2_cast/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_11_cast_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="1"/>
<pin id="717" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_32_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="13" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_0_3_load_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="4"/>
<pin id="727" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_0_3_load/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="p_tmp_0_3_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="2"/>
<pin id="730" dir="0" index="1" bw="16" slack="0"/>
<pin id="731" dir="0" index="2" bw="16" slack="0"/>
<pin id="732" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_0_3/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_13_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="0"/>
<pin id="737" dir="0" index="1" bw="16" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_0_tmp_0_3_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="0"/>
<pin id="744" dir="0" index="2" bw="16" slack="0"/>
<pin id="745" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_0_tmp_0_3/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="StgValue_120_store_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="0"/>
<pin id="751" dir="0" index="1" bw="16" slack="4"/>
<pin id="752" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_1_2_load_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="4"/>
<pin id="756" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1_2_load/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_1_5_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="2"/>
<pin id="759" dir="0" index="1" bw="16" slack="0"/>
<pin id="760" dir="0" index="2" bw="16" slack="0"/>
<pin id="761" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_5/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_52_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52_1/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_1_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="16" slack="0"/>
<pin id="773" dir="0" index="2" bw="16" slack="0"/>
<pin id="774" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_1/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="StgValue_126_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="0" index="1" bw="16" slack="4"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_2_2_load_load_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="4"/>
<pin id="785" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2_2_load/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_2_5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="2"/>
<pin id="788" dir="0" index="1" bw="16" slack="0"/>
<pin id="789" dir="0" index="2" bw="16" slack="0"/>
<pin id="790" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_5/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_52_2_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="0" index="1" bw="16" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52_2/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_2_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="16" slack="0"/>
<pin id="802" dir="0" index="2" bw="16" slack="0"/>
<pin id="803" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_1/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="StgValue_132_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="0"/>
<pin id="809" dir="0" index="1" bw="16" slack="4"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_3_2_load_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="4"/>
<pin id="814" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_3_2_load/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_3_5_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="2"/>
<pin id="817" dir="0" index="1" bw="16" slack="0"/>
<pin id="818" dir="0" index="2" bw="16" slack="0"/>
<pin id="819" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_5/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_52_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="0"/>
<pin id="824" dir="0" index="1" bw="16" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52_3/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_3_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="16" slack="0"/>
<pin id="831" dir="0" index="2" bw="16" slack="0"/>
<pin id="832" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_1/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="StgValue_138_store_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="0"/>
<pin id="838" dir="0" index="1" bw="16" slack="4"/>
<pin id="839" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_15_mid2_cast_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="5" slack="4"/>
<pin id="843" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_mid2_cast/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_16_mid2_cast_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="5" slack="3"/>
<pin id="846" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_mid2_cast/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_29_cast_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="0"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_14_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_53_1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_1/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_53_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_2/6 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_53_3_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_3/6 "/>
</bind>
</comp>

<comp id="870" class="1007" name="grp_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="13" slack="0"/>
<pin id="872" dir="0" index="1" bw="7" slack="0"/>
<pin id="873" dir="0" index="2" bw="7" slack="0"/>
<pin id="874" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_20/4 tmp_21/4 "/>
</bind>
</comp>

<comp id="879" class="1007" name="grp_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="0"/>
<pin id="881" dir="0" index="1" bw="5" slack="0"/>
<pin id="882" dir="0" index="2" bw="5" slack="0"/>
<pin id="883" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_15/6 tmp_18/6 "/>
</bind>
</comp>

<comp id="888" class="1005" name="enable_read_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_read "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_0_3_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="4"/>
<pin id="894" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_0_3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_1_2_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="4"/>
<pin id="900" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_2_2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="4"/>
<pin id="906" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2_2 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_3_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="4"/>
<pin id="912" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_3_2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="rhs_V_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="2"/>
<pin id="918" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="924" class="1005" name="bound8_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="1"/>
<pin id="926" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bound8 "/>
</bind>
</comp>

<comp id="929" class="1005" name="bound_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="12" slack="1"/>
<pin id="931" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="934" class="1005" name="exitcond_flatten4_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten4 "/>
</bind>
</comp>

<comp id="938" class="1005" name="indvar_flatten_next4_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="12" slack="0"/>
<pin id="940" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="943" class="1005" name="tr_V_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="5" slack="1"/>
<pin id="945" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tr_V "/>
</bind>
</comp>

<comp id="948" class="1005" name="exitcond_flatten_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_15_mid2_v_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="5" slack="0"/>
<pin id="960" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_15_mid2_v "/>
</bind>
</comp>

<comp id="964" class="1005" name="not_exitcond_flatten_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten "/>
</bind>
</comp>

<comp id="971" class="1005" name="exitcond_flatten2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="exitcond_flatten_mid_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten_mid "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_17_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="989" class="1005" name="indvar_flatten_next_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="0"/>
<pin id="991" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="994" class="1005" name="indvar_flatten_next3_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="0"/>
<pin id="996" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="999" class="1005" name="tmp_16_mid2_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="5" slack="0"/>
<pin id="1001" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_16_mid2 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="tmp_44_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="7" slack="1"/>
<pin id="1007" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="p_5_mid2_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="2" slack="0"/>
<pin id="1012" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_5_mid2 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_10_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="2"/>
<pin id="1017" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="r_V_5_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="7" slack="1"/>
<pin id="1025" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="or_cond_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="3"/>
<pin id="1030" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1032" class="1005" name="j_V_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="2" slack="0"/>
<pin id="1034" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1037" class="1005" name="Input_0_addr_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="12" slack="1"/>
<pin id="1039" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Input_0_addr "/>
</bind>
</comp>

<comp id="1042" class="1005" name="Input_1_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="12" slack="1"/>
<pin id="1044" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Input_1_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="Input_2_addr_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="12" slack="1"/>
<pin id="1049" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Input_2_addr "/>
</bind>
</comp>

<comp id="1052" class="1005" name="Input_3_addr_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="12" slack="1"/>
<pin id="1054" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Input_3_addr "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_0_tmp_0_3_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="16" slack="1"/>
<pin id="1059" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_tmp_0_3 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_1_1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="1"/>
<pin id="1064" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_2_1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="1"/>
<pin id="1069" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_3_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="1"/>
<pin id="1074" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="126" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="133" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="140" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="147" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="178" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="185" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="192" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="199" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="120" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="108" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="114" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="320" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="336" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="234" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="234" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="42" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="245" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="257" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="361" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="245" pin="4"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="367" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="268" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="380" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="367" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="268" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="398" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="50" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="404" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="257" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="367" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="52" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="241" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="279" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="290" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="436" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="36" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="279" pin="4"/><net_sink comp="460" pin=2"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="436" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="60" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="445" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="492"><net_src comp="290" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="290" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="62" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="301" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="64" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="44" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="460" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="32" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="290" pin="4"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="520" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="482" pin="3"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="520" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="460" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="46" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="493" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="504" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="561" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="515" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="561" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="62" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="526" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="578" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="32" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="301" pin="4"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="584" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="578" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="566" pin="2"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="584" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="475" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="470" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="454" pin="2"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="475" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="643"><net_src comp="630" pin="3"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="578" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="624" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="637" pin="3"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="526" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="32" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="578" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="572" pin="2"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="578" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="584" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="526" pin="3"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="600" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="612" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="600" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="542" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="600" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="62" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="658" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="600" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="62" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="721"><net_src comp="718" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="734"><net_src comp="68" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="154" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="728" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="746"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="154" pin="3"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="728" pin="3"/><net_sink comp="741" pin=2"/></net>

<net id="753"><net_src comp="741" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="68" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="160" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="757" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="160" pin="3"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="757" pin="3"/><net_sink comp="770" pin=2"/></net>

<net id="782"><net_src comp="770" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="792"><net_src comp="68" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="166" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="786" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="793" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="166" pin="3"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="786" pin="3"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="799" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="821"><net_src comp="68" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="826"><net_src comp="172" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="815" pin="3"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="822" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="172" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="815" pin="3"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="850"><net_src comp="847" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="853"><net_src comp="847" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="857"><net_src comp="854" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="861"><net_src comp="858" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="865"><net_src comp="862" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="869"><net_src comp="866" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="875"><net_src comp="66" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="712" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="715" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="878"><net_src comp="870" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="884"><net_src comp="70" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="841" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="844" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="887"><net_src comp="879" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="891"><net_src comp="102" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="86" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="901"><net_src comp="90" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="907"><net_src comp="94" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="913"><net_src comp="98" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="919"><net_src comp="312" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="923"><net_src comp="916" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="927"><net_src comp="328" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="932"><net_src comp="344" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="937"><net_src comp="350" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="355" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="946"><net_src comp="361" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="951"><net_src comp="367" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="954"><net_src comp="948" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="955"><net_src comp="948" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="956"><net_src comp="948" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="957"><net_src comp="948" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="961"><net_src comp="372" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="967"><net_src comp="380" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="970"><net_src comp="964" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="974"><net_src comp="386" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="979"><net_src comp="392" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="982"><net_src comp="976" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="983"><net_src comp="976" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="987"><net_src comp="398" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="992"><net_src comp="410" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="997"><net_src comp="424" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1002"><net_src comp="549" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1008"><net_src comp="644" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1013"><net_src comp="666" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1018"><net_src comp="678" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1021"><net_src comp="1015" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1022"><net_src comp="1015" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1026"><net_src comp="688" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1031"><net_src comp="700" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="706" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1040"><net_src comp="126" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1045"><net_src comp="133" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1050"><net_src comp="140" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1055"><net_src comp="147" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1060"><net_src comp="741" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1065"><net_src comp="770" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1070"><net_src comp="799" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1075"><net_src comp="828" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="866" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Input_0 | {}
	Port: Input_1 | {}
	Port: Input_2 | {}
	Port: Input_3 | {}
	Port: Output_0 | {6 }
	Port: Output_1 | {6 }
	Port: Output_2 | {6 }
	Port: Output_3 | {6 }
 - Input state : 
	Port: pool_yolo26 : Input_0 | {4 5 }
	Port: pool_yolo26 : Input_1 | {4 5 }
	Port: pool_yolo26 : Input_2 | {4 5 }
	Port: pool_yolo26 : Input_3 | {4 5 }
	Port: pool_yolo26 : Output_0 | {}
	Port: pool_yolo26 : Output_1 | {}
	Port: pool_yolo26 : Output_2 | {}
	Port: pool_yolo26 : Output_3 | {}
	Port: pool_yolo26 : Kernel_stride | {1 }
	Port: pool_yolo26 : TR_MIN | {1 }
	Port: pool_yolo26 : TC_MIN | {1 }
	Port: pool_yolo26 : enable | {1 }
  - Chain level:
	State 1
		rhs_V : 1
		tmp_s : 1
		bound8 : 2
		cast_cast : 1
		cast2_cast : 2
		bound : 3
	State 2
		exitcond_flatten4 : 1
		indvar_flatten_next4 : 1
		tr_V : 1
		exitcond_flatten : 1
		tmp_15_mid2_v : 2
		not_exitcond_flatten : 2
		exitcond_flatten2 : 1
		exitcond_flatten_mid : 2
		tmp_17 : 2
		indvar_flatten_op : 1
		indvar_flatten_next : 2
		indvar_flatten33_op : 1
		indvar_flatten_next3 : 2
	State 3
		r_V_6 : 1
		lhs_V : 1
		r_V : 2
		rhs_V_6_cast : 1
		r_V_7 : 2
		p_4_mid : 1
		r_V_8_mid1 : 1
		r_V_8_mid2 : 2
		r_V_mid : 3
		tmp_39 : 1
		p_5_cast_mid : 2
		tmp_16 : 1
		tmp_18_mid : 2
		exitcond : 1
		exitcond4_mid : 2
		tc_V : 2
		p_5_mid : 1
		lhs_V_mid1 : 3
		r_V_mid1 : 4
		r_V_mid2 : 5
		tmp_16_mid2 : 3
		p_5_cast_mid3 : 2
		tmp_18_mid3 : 2
		exitcond4_mid1 : 2
		i_V : 2
		tmp_19 : 2
		tmp_40 : 2
		p_6_mid2 : 2
		tmp_41 : 3
		p_5_cast_mid2 : 2
		rhs_V_6_cast_mid1 : 3
		r_V_9_mid1 : 4
		tmp_42 : 3
		tmp_43 : 4
		tmp_44 : 5
		tmp_18_mid1 : 2
		tmp_18_mid2 : 2
		p_5_mid2 : 2
		tmp_45 : 3
		tmp_10 : 4
		rhs_V_5_cast : 3
		r_V_5 : 4
		tmp_12 : 3
		or_cond : 4
		StgValue_97 : 4
		StgValue_98 : 4
		StgValue_99 : 4
		StgValue_100 : 4
		j_V : 3
	State 4
		tmp_20 : 1
		tmp_21 : 2
		tmp_32_cast : 3
		Input_0_addr : 4
		Input_1_addr : 4
		Input_2_addr : 4
		Input_3_addr : 4
		tmp_0 : 5
		tmp_1 : 5
		tmp_2 : 5
		tmp_3 : 5
	State 5
		p_tmp_0_3 : 1
		tmp_13 : 2
		tmp_0_tmp_0_3 : 3
		StgValue_120 : 4
		tmp_1_5 : 1
		tmp_52_1 : 2
		tmp_1_1 : 3
		StgValue_126 : 4
		tmp_2_5 : 1
		tmp_52_2 : 2
		tmp_2_1 : 3
		StgValue_132 : 4
		tmp_3_5 : 1
		tmp_52_3 : 2
		tmp_3_1 : 3
		StgValue_138 : 4
	State 6
		tmp_15 : 1
		tmp_18 : 2
		tmp_29_cast : 3
		Output_0_addr : 4
		Output_1_addr : 4
		Output_2_addr : 4
		Output_3_addr : 4
		StgValue_151 : 5
		StgValue_154 : 5
		StgValue_157 : 5
		StgValue_160 : 5
		empty_19 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |      tmp_15_mid2_v_fu_372      |    0    |    0    |    5    |
|          |   indvar_flatten_next_fu_410   |    0    |    0    |    4    |
|          |   indvar_flatten_next3_fu_424  |    0    |    0    |    8    |
|          |         p_4_mid_fu_460         |    0    |    0    |    5    |
|          |        r_V_8_mid2_fu_475       |    0    |    0    |    7    |
|          |         r_V_mid_fu_482         |    0    |    0    |    7    |
|          |         p_5_mid_fu_526         |    0    |    0    |    2    |
|          |         r_V_mid2_fu_542        |    0    |    0    |    7    |
|          |       tmp_16_mid2_fu_549       |    0    |    0    |    5    |
|          |         p_6_mid2_fu_600        |    0    |    0    |    2    |
|          |      p_5_cast_mid2_fu_612      |    0    |    0    |    2    |
|  select  |          tmp_42_fu_630         |    0    |    0    |    7    |
|          |          tmp_43_fu_637         |    0    |    0    |    7    |
|          |          tmp_44_fu_644         |    0    |    0    |    7    |
|          |       tmp_18_mid2_fu_658       |    0    |    0    |    2    |
|          |         p_5_mid2_fu_666        |    0    |    0    |    2    |
|          |        p_tmp_0_3_fu_728        |    0    |    0    |    16   |
|          |      tmp_0_tmp_0_3_fu_741      |    0    |    0    |    16   |
|          |         tmp_1_5_fu_757         |    0    |    0    |    16   |
|          |         tmp_1_1_fu_770         |    0    |    0    |    16   |
|          |         tmp_2_5_fu_786         |    0    |    0    |    16   |
|          |         tmp_2_1_fu_799         |    0    |    0    |    16   |
|          |         tmp_3_5_fu_815         |    0    |    0    |    16   |
|          |         tmp_3_1_fu_828         |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|          |   indvar_flatten_next4_fu_355  |    0    |    0    |    12   |
|          |           tr_V_fu_361          |    0    |    0    |    15   |
|          |    indvar_flatten_op_fu_404    |    0    |    0    |    13   |
|          |   indvar_flatten33_op_fu_418   |    0    |    0    |    15   |
|    add   |          r_V_7_fu_454          |    0    |    0    |    15   |
|          |           tc_V_fu_520          |    0    |    0    |    15   |
|          |           i_V_fu_584           |    0    |    0    |    10   |
|          |        r_V_9_mid1_fu_624       |    0    |    0    |    15   |
|          |          r_V_5_fu_688          |    0    |    0    |    15   |
|          |           j_V_fu_706           |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|
|          |    exitcond_flatten4_fu_350    |    0    |    0    |    13   |
|          |     exitcond_flatten_fu_367    |    0    |    0    |    11   |
|          |    exitcond_flatten2_fu_386    |    0    |    0    |    9    |
|          |          tmp_16_fu_498         |    0    |    0    |    8    |
|          |         exitcond_fu_509        |    0    |    0    |    8    |
|   icmp   |       tmp_18_mid1_fu_652       |    0    |    0    |    8    |
|          |          tmp_12_fu_694         |    0    |    0    |    8    |
|          |          tmp_13_fu_735         |    0    |    0    |    13   |
|          |         tmp_52_1_fu_764        |    0    |    0    |    13   |
|          |         tmp_52_2_fu_793        |    0    |    0    |    13   |
|          |         tmp_52_3_fu_822        |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |          bound_fu_344          |    0    |    0    |    33   |
|          |          r_V_6_fu_436          |    0    |    0    |    17   |
|    mul   |           r_V_fu_445           |    0    |    0    |    17   |
|          |        r_V_8_mid1_fu_470       |    0    |    0    |    17   |
|          |         r_V_mid1_fu_537        |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|
|          |   exitcond_flatten_mid_fu_392  |    0    |    0    |    2    |
|          |       p_5_cast_mid_fu_493      |    0    |    0    |    2    |
|          |        tmp_18_mid_fu_504       |    0    |    0    |    2    |
|    and   |      exitcond4_mid_fu_515      |    0    |    0    |    2    |
|          |      p_5_cast_mid3_fu_566      |    0    |    0    |    2    |
|          |       tmp_18_mid3_fu_572       |    0    |    0    |    2    |
|          |      exitcond4_mid1_fu_578     |    0    |    0    |    2    |
|          |         or_cond_fu_700         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_17_fu_398         |    0    |    0    |    2    |
|          |  not_exitcond_flatten_2_fu_561 |    0    |    0    |    2    |
|    or    |          tmp_19_fu_590         |    0    |    0    |    2    |
|          |          tmp_40_fu_595         |    0    |    0    |    2    |
|          |          tmp_10_fu_678         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |   not_exitcond_flatten_fu_380  |    0    |    0    |    2    |
|          |   exitcond_flatten_not_fu_556  |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_870           |    1    |    0    |    0    |
|          |           grp_fu_879           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     enable_read_read_fu_102    |    0    |    0    |    0    |
|   read   |     TC_MIN_read_read_fu_108    |    0    |    0    |    0    |
|          |     TR_MIN_read_read_fu_114    |    0    |    0    |    0    |
|          | Kernel_stride_read_read_fu_120 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    Kernel_stride_2b_V_fu_308   |    0    |    0    |    0    |
|          |          tmp_37_fu_316         |    0    |    0    |    0    |
|   trunc  |          tmp_38_fu_332         |    0    |    0    |    0    |
|          |          tmp_39_fu_489         |    0    |    0    |    0    |
|          |          tmp_41_fu_608         |    0    |    0    |    0    |
|          |          tmp_45_fu_674         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          rhs_V_fu_312          |    0    |    0    |    0    |
|          |          bound8_fu_328         |    0    |    0    |    0    |
|          |        cast_cast_fu_336        |    0    |    0    |    0    |
|          |        cast2_cast_fu_340       |    0    |    0    |    0    |
|          |         lhs_V_2_fu_432         |    0    |    0    |    0    |
|          |          lhs_V_fu_441          |    0    |    0    |    0    |
|          |       rhs_V_6_cast_fu_450      |    0    |    0    |    0    |
|   zext   |       lhs_V_2_mid1_fu_467      |    0    |    0    |    0    |
|          |        lhs_V_mid1_fu_533       |    0    |    0    |    0    |
|          |    rhs_V_6_cast_mid1_fu_620    |    0    |    0    |    0    |
|          |       rhs_V_5_cast_fu_684      |    0    |    0    |    0    |
|          |     tmp_17_mid2_cast_fu_712    |    0    |    0    |    0    |
|          |       tmp_11_cast_fu_715       |    0    |    0    |    0    |
|          |     tmp_15_mid2_cast_fu_841    |    0    |    0    |    0    |
|          |     tmp_16_mid2_cast_fu_844    |    0    |    0    |    0    |
|          |       tmp_29_cast_fu_847       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_320          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       tmp_32_cast_fu_718       |    0    |    0    |    0    |
|          |          tmp_14_fu_854         |    0    |    0    |    0    |
|   sext   |         tmp_53_1_fu_858        |    0    |    0    |    0    |
|          |         tmp_53_2_fu_862        |    0    |    0    |    0    |
|          |         tmp_53_3_fu_866        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |    0    |   590   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    Input_0_addr_reg_1037   |   12   |
|    Input_1_addr_reg_1042   |   12   |
|    Input_2_addr_reg_1047   |   12   |
|    Input_3_addr_reg_1052   |   12   |
|       bound8_reg_924       |    8   |
|        bound_reg_929       |   12   |
|     enable_read_reg_888    |    1   |
|  exitcond_flatten2_reg_971 |    1   |
|  exitcond_flatten4_reg_934 |    1   |
|exitcond_flatten_mid_reg_976|    1   |
|  exitcond_flatten_reg_948  |    1   |
|   indvar_flatten3_reg_230  |   12   |
|   indvar_flatten4_reg_253  |    8   |
|indvar_flatten_next3_reg_994|    8   |
|indvar_flatten_next4_reg_938|   12   |
| indvar_flatten_next_reg_989|    4   |
|   indvar_flatten_reg_264   |    4   |
|        j_V_reg_1032        |    2   |
|not_exitcond_flatten_reg_964|    1   |
|      or_cond_reg_1028      |    1   |
|         p_4_reg_275        |    5   |
|      p_5_mid2_reg_1010     |    2   |
|         p_5_reg_286        |    2   |
|         p_6_reg_297        |    2   |
|         p_s_reg_241        |    5   |
|       r_V_5_reg_1023       |    7   |
|        rhs_V_reg_916       |    7   |
|       tmp_0_3_reg_892      |   16   |
|   tmp_0_tmp_0_3_reg_1057   |   16   |
|       tmp_10_reg_1015      |    1   |
|    tmp_15_mid2_v_reg_958   |    5   |
|     tmp_16_mid2_reg_999    |    5   |
|       tmp_17_reg_984       |    1   |
|      tmp_1_1_reg_1062      |   16   |
|       tmp_1_2_reg_898      |   16   |
|      tmp_2_1_reg_1067      |   16   |
|       tmp_2_2_reg_904      |   16   |
|      tmp_3_1_reg_1072      |   16   |
|       tmp_3_2_reg_910      |   16   |
|       tmp_44_reg_1005      |    7   |
|        tr_V_reg_943        |    5   |
+----------------------------+--------+
|            Total           |   307  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_154 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_160 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  12  |   24   ||    9    |
|    p_s_reg_241    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   106  ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   590  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   307  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   307  |   635  |
+-----------+--------+--------+--------+--------+
