# Lab 1

- are we not supposed to have multiple always blocks
- what does: this mean:
	- The output `result` is observed after a fixed latency of 1 cycle
- since we are adding, shouldn't the output have to have more bits than the input