<stg><name>ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI</name>


<trans_list>

<trans id="551" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg185 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg185"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg184 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg184"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %reuse_addr_reg179 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg179"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %reuse_reg178 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg178"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %reuse_addr_reg173 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg173"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %reuse_reg172 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg172"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %reuse_addr_reg167 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg167"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %reuse_reg166 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg166"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %reuse_addr_reg161 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg161"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %reuse_reg160 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg160"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %reuse_addr_reg155 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg155"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %reuse_reg154 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg154"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %reuse_addr_reg149 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg149"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %reuse_reg148 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg148"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %reuse_addr_reg143 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg143"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %reuse_reg142 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg142"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %reuse_addr_reg137 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg137"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %reuse_reg136 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg136"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %reuse_addr_reg131 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg131"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %reuse_reg130 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg130"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %reuse_addr_reg125 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg125"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %reuse_reg124 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg124"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %reuse_addr_reg119 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg119"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %reuse_reg118 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg118"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %reuse_addr_reg113 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg113"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %reuse_reg112 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg112"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %reuse_addr_reg107 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg107"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %reuse_reg106 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg106"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %reuse_addr_reg101 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg101"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %reuse_reg100 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg100"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="96" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %indvar_flatten14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %rep = alloca i32 1

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="124" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %indvar_flatten38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten38"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_16, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_17, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_18, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_19, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_20, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_21, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_22, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_23, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_24, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_25, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_26, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_27, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_28, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_29, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_30, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_31, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:86 %sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:87 %mul_ln630_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln630

]]></Node>
<StgValue><ssdm name="mul_ln630_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
newFuncRoot:88 %mul_ln630_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln630_1

]]></Node>
<StgValue><ssdm name="mul_ln630_1_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="124" op_0_bw="124" op_1_bw="124">
<![CDATA[
newFuncRoot:89 %mul_ln630_2_read = read i124 @_ssdm_op_Read.ap_auto.i124, i124 %mul_ln630_2

]]></Node>
<StgValue><ssdm name="mul_ln630_2_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:90 %C_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:91 %psum = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:92 %psum_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:93 %psum_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:94 %psum_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:95 %psum_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_4"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:96 %psum_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_5"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:97 %psum_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_6"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:98 %psum_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_7"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:99 %psum_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_8"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:100 %psum_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_9"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:101 %psum_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_10"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:102 %psum_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_11"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:103 %psum_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_12"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:104 %psum_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_13"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:105 %psum_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_14"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:106 %psum_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="psum_15"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="124" op_1_bw="124">
<![CDATA[
newFuncRoot:107 %store_ln0 = store i124 0, i124 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:108 %store_ln633 = store i28 0, i28 %rep

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="96" op_1_bw="96">
<![CDATA[
newFuncRoot:109 %store_ln0 = store i96 0, i96 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:110 %store_ln0 = store i64 0, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:111 %store_ln639 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln639"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:112 %store_ln642 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:113 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:114 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:115 %store_ln0 = store i32 0, i32 %reuse_reg100

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:116 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg101

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:117 %store_ln0 = store i32 0, i32 %reuse_reg106

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:118 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg107

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:119 %store_ln0 = store i32 0, i32 %reuse_reg112

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:120 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg113

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:121 %store_ln0 = store i32 0, i32 %reuse_reg118

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:122 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg119

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:123 %store_ln0 = store i32 0, i32 %reuse_reg124

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:124 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg125

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:125 %store_ln0 = store i32 0, i32 %reuse_reg130

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:126 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg131

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:127 %store_ln0 = store i32 0, i32 %reuse_reg136

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:128 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg137

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:129 %store_ln0 = store i32 0, i32 %reuse_reg142

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:130 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg143

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:131 %store_ln0 = store i32 0, i32 %reuse_reg148

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:132 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg149

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:133 %store_ln0 = store i32 0, i32 %reuse_reg154

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:134 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg155

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:135 %store_ln0 = store i32 0, i32 %reuse_reg160

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:136 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg161

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:137 %store_ln0 = store i32 0, i32 %reuse_reg166

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:138 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg167

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:139 %store_ln0 = store i32 0, i32 %reuse_reg172

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:140 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg173

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:141 %store_ln0 = store i32 0, i32 %reuse_reg178

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:142 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg179

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:143 %store_ln0 = store i32 0, i32 %reuse_reg184

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:144 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg185

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:145 %br_ln0 = br void %VITIS_LOOP_645_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_645_5:0 %i_5 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_645_5:1 %indvar_flatten_load = load i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
VITIS_LOOP_645_5:2 %indvar_flatten14_load = load i96 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="indvar_flatten14_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="124" op_0_bw="124" op_1_bw="0">
<![CDATA[
VITIS_LOOP_645_5:3 %indvar_flatten38_load = load i124 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="indvar_flatten38_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_645_5:4 %zext_ln642_1 = zext i5 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln642_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_645_5:5 %icmp_ln642 = icmp_eq  i32 %zext_ln642_1, i32 %C_read

]]></Node>
<StgValue><ssdm name="icmp_ln642"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="124" op_1_bw="124">
<![CDATA[
VITIS_LOOP_645_5:6 %icmp_ln633 = icmp_eq  i124 %indvar_flatten38_load, i124 %mul_ln630_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln633"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="124" op_0_bw="124" op_1_bw="124">
<![CDATA[
VITIS_LOOP_645_5:7 %add_ln633_1 = add i124 %indvar_flatten38_load, i124 1

]]></Node>
<StgValue><ssdm name="add_ln633_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_645_5:8 %br_ln633 = br i1 %icmp_ln633, void %for.inc63.loopexit, void %return.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln633"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc63.loopexit:0 %j_load = load i32 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
for.inc63.loopexit:1 %rep_load = load i28 %rep

]]></Node>
<StgValue><ssdm name="rep_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc63.loopexit:2 %add_ln633 = add i28 %rep_load, i28 1

]]></Node>
<StgValue><ssdm name="add_ln633"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
for.inc63.loopexit:5 %icmp_ln636 = icmp_eq  i96 %indvar_flatten14_load, i96 %mul_ln630_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln636"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63.loopexit:6 %icmp_ln642_1 = icmp_eq  i32 %C_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln642_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc63.loopexit:7 %select_ln633 = select i1 %icmp_ln636, i1 %icmp_ln642_1, i1 %icmp_ln642

]]></Node>
<StgValue><ssdm name="select_ln633"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc63.loopexit:8 %icmp_ln639 = icmp_eq  i64 %mul_ln630_read, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln639"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc63.loopexit:9 %icmp_ln639_1 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln630_read

]]></Node>
<StgValue><ssdm name="icmp_ln639_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc63.loopexit:10 %select_ln633_1 = select i1 %icmp_ln636, i1 %icmp_ln639, i1 %icmp_ln639_1

]]></Node>
<StgValue><ssdm name="select_ln633_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
for.inc63.loopexit:11 %select_ln633_2 = select i1 %icmp_ln636, i28 %add_ln633, i28 %rep_load

]]></Node>
<StgValue><ssdm name="select_ln633_2"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc63.loopexit:12 %or_ln636 = or i1 %select_ln633_1, i1 %icmp_ln636

]]></Node>
<StgValue><ssdm name="or_ln636"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc63.loopexit:13 %select_ln636 = select i1 %or_ln636, i32 0, i32 %j_load

]]></Node>
<StgValue><ssdm name="select_ln636"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc63.loopexit:14 %select_ln636_1 = select i1 %select_ln633_1, i1 %icmp_ln642_1, i1 %select_ln633

]]></Node>
<StgValue><ssdm name="select_ln636_1"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63.loopexit:15 %j_3 = add i32 %select_ln636, i32 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc63.loopexit:16 %or_ln639 = or i1 %select_ln636_1, i1 %select_ln633_1

]]></Node>
<StgValue><ssdm name="or_ln639"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc63.loopexit:17 %or_ln639_1 = or i1 %or_ln639, i1 %icmp_ln636

]]></Node>
<StgValue><ssdm name="or_ln639_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc63.loopexit:18 %select_ln639 = select i1 %or_ln639_1, i5 0, i5 %i_5

]]></Node>
<StgValue><ssdm name="select_ln639"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc63.loopexit:19 %select_ln639_1 = select i1 %select_ln636_1, i32 %j_3, i32 %select_ln636

]]></Node>
<StgValue><ssdm name="select_ln639_1"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="28">
<![CDATA[
for.inc63.loopexit:20 %trunc_ln633 = trunc i28 %select_ln633_2

]]></Node>
<StgValue><ssdm name="trunc_ln633"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc63.loopexit:21 %cond15 = icmp_eq  i5 %trunc_ln633, i5 0

]]></Node>
<StgValue><ssdm name="cond15"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63.loopexit:22 %cmp20 = icmp_eq  i32 %select_ln639_1, i32 0

]]></Node>
<StgValue><ssdm name="cmp20"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63.loopexit:23 %cmp44 = icmp_eq  i32 %select_ln639_1, i32 %sub_read

]]></Node>
<StgValue><ssdm name="cmp44"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="5">
<![CDATA[
for.inc63.loopexit:24 %zext_ln642 = zext i5 %select_ln639

]]></Node>
<StgValue><ssdm name="zext_ln642"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.loopexit:26 %psum_addr = getelementptr i32 %psum, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_addr"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc63.loopexit:28 %reuse_addr_reg185_load = load i64 %reuse_addr_reg185

]]></Node>
<StgValue><ssdm name="reuse_addr_reg185_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="4">
<![CDATA[
for.inc63.loopexit:29 %psum_load = load i4 %psum_addr

]]></Node>
<StgValue><ssdm name="psum_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc63.loopexit:30 %addr_cmp188 = icmp_eq  i64 %reuse_addr_reg185_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp188"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg185

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40:4 %br_ln656 = br i1 %cmp44, void %for.inc, void %if.then45

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45:0 %br_ln658 = br i1 %cond15, void %V.i2621.case.16, void %V.i2621.case.0

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
V.i2621.exit:0 %br_ln659 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:0 %psum_1_addr = getelementptr i32 %psum_1, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_1_addr"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc:2 %reuse_addr_reg179_load = load i64 %reuse_addr_reg179

]]></Node>
<StgValue><ssdm name="reuse_addr_reg179_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="4">
<![CDATA[
for.inc:3 %psum_1_load = load i4 %psum_1_addr

]]></Node>
<StgValue><ssdm name="psum_1_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:4 %addr_cmp182 = icmp_eq  i64 %reuse_addr_reg179_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp182"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.1:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg179

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.1:4 %br_ln656 = br i1 %cmp44, void %for.inc.1, void %if.then45.1

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.1:0 %br_ln658 = br i1 %cond15, void %V.i26.122.case.17, void %V.i26.122.case.1

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
V.i26.122.exit:0 %br_ln659 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1:0 %psum_2_addr = getelementptr i32 %psum_2, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_2_addr"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.1:2 %reuse_addr_reg173_load = load i64 %reuse_addr_reg173

]]></Node>
<StgValue><ssdm name="reuse_addr_reg173_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="4">
<![CDATA[
for.inc.1:3 %psum_2_load = load i4 %psum_2_addr

]]></Node>
<StgValue><ssdm name="psum_2_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.1:4 %addr_cmp176 = icmp_eq  i64 %reuse_addr_reg173_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp176"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.2:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg173

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.2:4 %br_ln656 = br i1 %cmp44, void %for.inc.2, void %if.then45.2

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.2:0 %br_ln658 = br i1 %cond15, void %V.i26.223.case.18, void %V.i26.223.case.2

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
V.i26.223.exit:0 %br_ln659 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:0 %psum_3_addr = getelementptr i32 %psum_3, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_3_addr"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.2:2 %reuse_addr_reg167_load = load i64 %reuse_addr_reg167

]]></Node>
<StgValue><ssdm name="reuse_addr_reg167_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
for.inc.2:3 %psum_3_load = load i4 %psum_3_addr

]]></Node>
<StgValue><ssdm name="psum_3_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.2:4 %addr_cmp170 = icmp_eq  i64 %reuse_addr_reg167_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp170"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.3:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg167

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.3:4 %br_ln656 = br i1 %cmp44, void %for.inc.3, void %if.then45.3

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.3:0 %br_ln658 = br i1 %cond15, void %V.i26.324.case.19, void %V.i26.324.case.3

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
V.i26.324.exit:0 %br_ln659 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:0 %psum_4_addr = getelementptr i32 %psum_4, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_4_addr"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.3:2 %reuse_addr_reg161_load = load i64 %reuse_addr_reg161

]]></Node>
<StgValue><ssdm name="reuse_addr_reg161_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="4">
<![CDATA[
for.inc.3:3 %psum_4_load = load i4 %psum_4_addr

]]></Node>
<StgValue><ssdm name="psum_4_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.3:4 %addr_cmp164 = icmp_eq  i64 %reuse_addr_reg161_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp164"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.4:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg161

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.4:4 %br_ln656 = br i1 %cmp44, void %for.inc.4, void %if.then45.4

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.4:0 %br_ln658 = br i1 %cond15, void %V.i26.425.case.20, void %V.i26.425.case.4

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
V.i26.425.exit:0 %br_ln659 = br void %for.inc.4

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.4:0 %psum_5_addr = getelementptr i32 %psum_5, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_5_addr"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.4:2 %reuse_addr_reg155_load = load i64 %reuse_addr_reg155

]]></Node>
<StgValue><ssdm name="reuse_addr_reg155_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="4">
<![CDATA[
for.inc.4:3 %psum_5_load = load i4 %psum_5_addr

]]></Node>
<StgValue><ssdm name="psum_5_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.4:4 %addr_cmp158 = icmp_eq  i64 %reuse_addr_reg155_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp158"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.5:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg155

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.5:4 %br_ln656 = br i1 %cmp44, void %for.inc.5, void %if.then45.5

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.5:0 %br_ln658 = br i1 %cond15, void %V.i26.526.case.21, void %V.i26.526.case.5

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
V.i26.526.exit:0 %br_ln659 = br void %for.inc.5

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.5:0 %psum_6_addr = getelementptr i32 %psum_6, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_6_addr"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.5:2 %reuse_addr_reg149_load = load i64 %reuse_addr_reg149

]]></Node>
<StgValue><ssdm name="reuse_addr_reg149_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="4">
<![CDATA[
for.inc.5:3 %psum_6_load = load i4 %psum_6_addr

]]></Node>
<StgValue><ssdm name="psum_6_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.5:4 %addr_cmp152 = icmp_eq  i64 %reuse_addr_reg149_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp152"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.6:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg149

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.6:4 %br_ln656 = br i1 %cmp44, void %for.inc.6, void %if.then45.6

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.6:0 %br_ln658 = br i1 %cond15, void %V.i26.627.case.22, void %V.i26.627.case.6

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
V.i26.627.exit:0 %br_ln659 = br void %for.inc.6

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.6:0 %psum_7_addr = getelementptr i32 %psum_7, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_7_addr"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.6:2 %reuse_addr_reg143_load = load i64 %reuse_addr_reg143

]]></Node>
<StgValue><ssdm name="reuse_addr_reg143_load"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="4">
<![CDATA[
for.inc.6:3 %psum_7_load = load i4 %psum_7_addr

]]></Node>
<StgValue><ssdm name="psum_7_load"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.6:4 %addr_cmp146 = icmp_eq  i64 %reuse_addr_reg143_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp146"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.7:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg143

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.7:4 %br_ln656 = br i1 %cmp44, void %for.inc.7, void %if.then45.7

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.7:0 %br_ln658 = br i1 %cond15, void %V.i26.728.case.23, void %V.i26.728.case.7

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
V.i26.728.exit:0 %br_ln659 = br void %for.inc.7

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7:0 %psum_8_addr = getelementptr i32 %psum_8, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_8_addr"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.7:2 %reuse_addr_reg137_load = load i64 %reuse_addr_reg137

]]></Node>
<StgValue><ssdm name="reuse_addr_reg137_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="4">
<![CDATA[
for.inc.7:3 %psum_8_load = load i4 %psum_8_addr

]]></Node>
<StgValue><ssdm name="psum_8_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.7:4 %addr_cmp140 = icmp_eq  i64 %reuse_addr_reg137_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp140"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.8:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg137

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.8:4 %br_ln656 = br i1 %cmp44, void %for.inc.8, void %if.then45.8

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.8:0 %br_ln658 = br i1 %cond15, void %V.i26.829.case.24, void %V.i26.829.case.8

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
V.i26.829.exit:0 %br_ln659 = br void %for.inc.8

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.8:0 %psum_9_addr = getelementptr i32 %psum_9, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_9_addr"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.8:2 %reuse_addr_reg131_load = load i64 %reuse_addr_reg131

]]></Node>
<StgValue><ssdm name="reuse_addr_reg131_load"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="4">
<![CDATA[
for.inc.8:3 %psum_9_load = load i4 %psum_9_addr

]]></Node>
<StgValue><ssdm name="psum_9_load"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.8:4 %addr_cmp134 = icmp_eq  i64 %reuse_addr_reg131_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp134"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.9:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg131

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.9:4 %br_ln656 = br i1 %cmp44, void %for.inc.9, void %if.then45.9

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.9:0 %br_ln658 = br i1 %cond15, void %V.i26.930.case.25, void %V.i26.930.case.9

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
V.i26.930.exit:0 %br_ln659 = br void %for.inc.9

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.9:0 %psum_10_addr = getelementptr i32 %psum_10, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_10_addr"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.9:2 %reuse_addr_reg125_load = load i64 %reuse_addr_reg125

]]></Node>
<StgValue><ssdm name="reuse_addr_reg125_load"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="4">
<![CDATA[
for.inc.9:3 %psum_10_load = load i4 %psum_10_addr

]]></Node>
<StgValue><ssdm name="psum_10_load"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.9:4 %addr_cmp128 = icmp_eq  i64 %reuse_addr_reg125_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp128"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.10:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg125

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.10:4 %br_ln656 = br i1 %cmp44, void %for.inc.10, void %if.then45.10

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.10:0 %br_ln658 = br i1 %cond15, void %V.i26.1031.case.26, void %V.i26.1031.case.10

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1031.exit:0 %br_ln659 = br void %for.inc.10

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.10:0 %psum_11_addr = getelementptr i32 %psum_11, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_11_addr"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.10:2 %reuse_addr_reg119_load = load i64 %reuse_addr_reg119

]]></Node>
<StgValue><ssdm name="reuse_addr_reg119_load"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="4">
<![CDATA[
for.inc.10:3 %psum_11_load = load i4 %psum_11_addr

]]></Node>
<StgValue><ssdm name="psum_11_load"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.10:4 %addr_cmp122 = icmp_eq  i64 %reuse_addr_reg119_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp122"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.11:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg119

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.11:4 %br_ln656 = br i1 %cmp44, void %for.inc.11, void %if.then45.11

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.11:0 %br_ln658 = br i1 %cond15, void %V.i26.1132.case.27, void %V.i26.1132.case.11

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1132.exit:0 %br_ln659 = br void %for.inc.11

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:0 %psum_12_addr = getelementptr i32 %psum_12, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_12_addr"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.11:2 %reuse_addr_reg113_load = load i64 %reuse_addr_reg113

]]></Node>
<StgValue><ssdm name="reuse_addr_reg113_load"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="4">
<![CDATA[
for.inc.11:3 %psum_12_load = load i4 %psum_12_addr

]]></Node>
<StgValue><ssdm name="psum_12_load"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.11:4 %addr_cmp116 = icmp_eq  i64 %reuse_addr_reg113_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp116"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.12:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg113

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.12:4 %br_ln656 = br i1 %cmp44, void %for.inc.12, void %if.then45.12

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.12:0 %br_ln658 = br i1 %cond15, void %V.i26.1233.case.28, void %V.i26.1233.case.12

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1233.exit:0 %br_ln659 = br void %for.inc.12

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.12:0 %psum_13_addr = getelementptr i32 %psum_13, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_13_addr"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.12:2 %reuse_addr_reg107_load = load i64 %reuse_addr_reg107

]]></Node>
<StgValue><ssdm name="reuse_addr_reg107_load"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="4">
<![CDATA[
for.inc.12:3 %psum_13_load = load i4 %psum_13_addr

]]></Node>
<StgValue><ssdm name="psum_13_load"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.12:4 %addr_cmp110 = icmp_eq  i64 %reuse_addr_reg107_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp110"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.13:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg107

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.13:4 %br_ln656 = br i1 %cmp44, void %for.inc.13, void %if.then45.13

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.13:0 %br_ln658 = br i1 %cond15, void %V.i26.1334.case.29, void %V.i26.1334.case.13

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1334.exit:0 %br_ln659 = br void %for.inc.13

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.13:0 %psum_14_addr = getelementptr i32 %psum_14, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_14_addr"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.13:2 %reuse_addr_reg101_load = load i64 %reuse_addr_reg101

]]></Node>
<StgValue><ssdm name="reuse_addr_reg101_load"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="4">
<![CDATA[
for.inc.13:3 %psum_14_load = load i4 %psum_14_addr

]]></Node>
<StgValue><ssdm name="psum_14_load"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.13:4 %addr_cmp104 = icmp_eq  i64 %reuse_addr_reg101_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp104"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.14:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg101

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.14:4 %br_ln656 = br i1 %cmp44, void %for.inc.14, void %if.then45.14

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.14:0 %br_ln658 = br i1 %cond15, void %V.i26.1435.case.30, void %V.i26.1435.case.14

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1435.exit:0 %br_ln659 = br void %for.inc.14

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.14:0 %psum_15_addr = getelementptr i32 %psum_15, i64 0, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="psum_15_addr"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.14:2 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="4">
<![CDATA[
for.inc.14:3 %psum_15_load = load i4 %psum_15_addr

]]></Node>
<StgValue><ssdm name="psum_15_load"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.14:4 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln642

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.15:3 %store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end40.15:4 %br_ln656 = br i1 %cmp44, void %for.inc.15, void %if.then45.15

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.15:0 %br_ln658 = br i1 %cond15, void %V.i26.1536.case.31, void %V.i26.1536.case.15

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1536.exit:0 %br_ln659 = br void %for.inc.15

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.15:0 %add_ln642 = add i5 %select_ln639, i5 1

]]></Node>
<StgValue><ssdm name="add_ln642"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.15:1 %add_ln639_1 = add i64 %indvar_flatten_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln639_1"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.15:2 %select_ln639_2 = select i1 %or_ln636, i64 1, i64 %add_ln639_1

]]></Node>
<StgValue><ssdm name="select_ln639_2"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
for.inc.15:3 %add_ln636 = add i96 %indvar_flatten14_load, i96 1

]]></Node>
<StgValue><ssdm name="add_ln636"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="96" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
for.inc.15:4 %select_ln636_2 = select i1 %icmp_ln636, i96 1, i96 %add_ln636

]]></Node>
<StgValue><ssdm name="select_ln636_2"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="124" op_1_bw="124" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.15:5 %store_ln633 = store i124 %add_ln633_1, i124 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.15:6 %store_ln633 = store i28 %select_ln633_2, i28 %rep

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="96" op_1_bw="96" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.15:7 %store_ln636 = store i96 %select_ln636_2, i96 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln636"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.15:8 %store_ln639 = store i64 %select_ln639_2, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln639"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.15:9 %store_ln639 = store i32 %select_ln639_1, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln639"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.15:10 %store_ln642 = store i5 %add_ln642, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
for.inc.15:11 %br_ln642 = br void %VITIS_LOOP_645_5

]]></Node>
<StgValue><ssdm name="br_ln642"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0">
<![CDATA[
return.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc63.loopexit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc63.loopexit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc63.loopexit:25 %specpipeline_ln642 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln642"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc63.loopexit:27 %reuse_reg184_load = load i32 %reuse_reg184

]]></Node>
<StgValue><ssdm name="reuse_reg184_load"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="4">
<![CDATA[
for.inc63.loopexit:29 %psum_load = load i4 %psum_addr

]]></Node>
<StgValue><ssdm name="psum_load"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc63.loopexit:31 %reuse_select189 = select i1 %addr_cmp188, i32 %reuse_reg184_load, i32 %psum_load

]]></Node>
<StgValue><ssdm name="reuse_select189"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63.loopexit:32 %fifo_CONV3_ACC_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_0

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_0_read"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63.loopexit:33 %br_ln648 = br i1 %cmp20, void %if.else, void %if.end40

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %add_ln654 = add i32 %reuse_select189, i32 %fifo_CONV3_ACC_0_read

]]></Node>
<StgValue><ssdm name="add_ln654"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
if.else:1 %br_ln0 = br void %if.end40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40:0 %p_071 = phi i32 %add_ln654, void %if.else, i32 %fifo_CONV3_ACC_0_read, void %for.inc63.loopexit

]]></Node>
<StgValue><ssdm name="p_071"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40:1 %store_ln650 = store i32 %p_071, i4 %psum_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40:2 %store_ln654 = store i32 %p_071, i32 %reuse_reg184

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i2621.case.16:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_16, i32 %p_071

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
V.i2621.case.16:1 %br_ln658 = br void %V.i2621.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i2621.case.0:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_0, i32 %p_071

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
V.i2621.case.0:1 %br_ln658 = br void %V.i2621.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:1 %reuse_reg178_load = load i32 %reuse_reg178

]]></Node>
<StgValue><ssdm name="reuse_reg178_load"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="4">
<![CDATA[
for.inc:3 %psum_1_load = load i4 %psum_1_addr

]]></Node>
<StgValue><ssdm name="psum_1_load"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc:5 %reuse_select183 = select i1 %addr_cmp182, i32 %reuse_reg178_load, i32 %psum_1_load

]]></Node>
<StgValue><ssdm name="reuse_select183"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:6 %fifo_CONV3_ACC_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_1

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_1_read"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:7 %br_ln648 = br i1 %cmp20, void %if.else.1, void %if.end40.1

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.1:0 %add_ln654_1 = add i32 %reuse_select183, i32 %fifo_CONV3_ACC_1_read

]]></Node>
<StgValue><ssdm name="add_ln654_1"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
if.else.1:1 %br_ln0 = br void %if.end40.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.1:0 %p_073 = phi i32 %add_ln654_1, void %if.else.1, i32 %fifo_CONV3_ACC_1_read, void %for.inc

]]></Node>
<StgValue><ssdm name="p_073"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.1:1 %store_ln650 = store i32 %p_073, i4 %psum_1_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.1:2 %store_ln654 = store i32 %p_073, i32 %reuse_reg178

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.122.case.17:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_17, i32 %p_073

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
V.i26.122.case.17:1 %br_ln658 = br void %V.i26.122.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.122.case.1:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_1, i32 %p_073

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
V.i26.122.case.1:1 %br_ln658 = br void %V.i26.122.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.1:1 %reuse_reg172_load = load i32 %reuse_reg172

]]></Node>
<StgValue><ssdm name="reuse_reg172_load"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="4">
<![CDATA[
for.inc.1:3 %psum_2_load = load i4 %psum_2_addr

]]></Node>
<StgValue><ssdm name="psum_2_load"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1:5 %reuse_select177 = select i1 %addr_cmp176, i32 %reuse_reg172_load, i32 %psum_2_load

]]></Node>
<StgValue><ssdm name="reuse_select177"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:6 %fifo_CONV3_ACC_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_2

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_2_read"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:7 %br_ln648 = br i1 %cmp20, void %if.else.2, void %if.end40.2

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.2:0 %add_ln654_2 = add i32 %reuse_select177, i32 %fifo_CONV3_ACC_2_read

]]></Node>
<StgValue><ssdm name="add_ln654_2"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
if.else.2:1 %br_ln0 = br void %if.end40.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.2:0 %p_075 = phi i32 %add_ln654_2, void %if.else.2, i32 %fifo_CONV3_ACC_2_read, void %for.inc.1

]]></Node>
<StgValue><ssdm name="p_075"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.2:1 %store_ln650 = store i32 %p_075, i4 %psum_2_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.2:2 %store_ln654 = store i32 %p_075, i32 %reuse_reg172

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.223.case.18:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_18, i32 %p_075

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
V.i26.223.case.18:1 %br_ln658 = br void %V.i26.223.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.223.case.2:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_2, i32 %p_075

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
V.i26.223.case.2:1 %br_ln658 = br void %V.i26.223.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.2:1 %reuse_reg166_load = load i32 %reuse_reg166

]]></Node>
<StgValue><ssdm name="reuse_reg166_load"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
for.inc.2:3 %psum_3_load = load i4 %psum_3_addr

]]></Node>
<StgValue><ssdm name="psum_3_load"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.2:5 %reuse_select171 = select i1 %addr_cmp170, i32 %reuse_reg166_load, i32 %psum_3_load

]]></Node>
<StgValue><ssdm name="reuse_select171"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:6 %fifo_CONV3_ACC_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_3

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_3_read"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:7 %br_ln648 = br i1 %cmp20, void %if.else.3, void %if.end40.3

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.3:0 %add_ln654_3 = add i32 %reuse_select171, i32 %fifo_CONV3_ACC_3_read

]]></Node>
<StgValue><ssdm name="add_ln654_3"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
if.else.3:1 %br_ln0 = br void %if.end40.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.3:0 %p_077 = phi i32 %add_ln654_3, void %if.else.3, i32 %fifo_CONV3_ACC_3_read, void %for.inc.2

]]></Node>
<StgValue><ssdm name="p_077"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.3:1 %store_ln650 = store i32 %p_077, i4 %psum_3_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.3:2 %store_ln654 = store i32 %p_077, i32 %reuse_reg166

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.324.case.19:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_19, i32 %p_077

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
V.i26.324.case.19:1 %br_ln658 = br void %V.i26.324.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.324.case.3:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_3, i32 %p_077

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
V.i26.324.case.3:1 %br_ln658 = br void %V.i26.324.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.3:1 %reuse_reg160_load = load i32 %reuse_reg160

]]></Node>
<StgValue><ssdm name="reuse_reg160_load"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="4">
<![CDATA[
for.inc.3:3 %psum_4_load = load i4 %psum_4_addr

]]></Node>
<StgValue><ssdm name="psum_4_load"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.3:5 %reuse_select165 = select i1 %addr_cmp164, i32 %reuse_reg160_load, i32 %psum_4_load

]]></Node>
<StgValue><ssdm name="reuse_select165"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.3:6 %fifo_CONV3_ACC_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_4

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_4_read"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.3:7 %br_ln648 = br i1 %cmp20, void %if.else.4, void %if.end40.4

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.4:0 %add_ln654_4 = add i32 %reuse_select165, i32 %fifo_CONV3_ACC_4_read

]]></Node>
<StgValue><ssdm name="add_ln654_4"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
if.else.4:1 %br_ln0 = br void %if.end40.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.4:0 %p_079 = phi i32 %add_ln654_4, void %if.else.4, i32 %fifo_CONV3_ACC_4_read, void %for.inc.3

]]></Node>
<StgValue><ssdm name="p_079"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.4:1 %store_ln650 = store i32 %p_079, i4 %psum_4_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.4:2 %store_ln654 = store i32 %p_079, i32 %reuse_reg160

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.425.case.20:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_20, i32 %p_079

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
V.i26.425.case.20:1 %br_ln658 = br void %V.i26.425.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.425.case.4:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_4, i32 %p_079

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
V.i26.425.case.4:1 %br_ln658 = br void %V.i26.425.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.4:1 %reuse_reg154_load = load i32 %reuse_reg154

]]></Node>
<StgValue><ssdm name="reuse_reg154_load"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="4">
<![CDATA[
for.inc.4:3 %psum_5_load = load i4 %psum_5_addr

]]></Node>
<StgValue><ssdm name="psum_5_load"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.4:5 %reuse_select159 = select i1 %addr_cmp158, i32 %reuse_reg154_load, i32 %psum_5_load

]]></Node>
<StgValue><ssdm name="reuse_select159"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.4:6 %fifo_CONV3_ACC_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_5

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_5_read"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.4:7 %br_ln648 = br i1 %cmp20, void %if.else.5, void %if.end40.5

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.5:0 %add_ln654_5 = add i32 %reuse_select159, i32 %fifo_CONV3_ACC_5_read

]]></Node>
<StgValue><ssdm name="add_ln654_5"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
if.else.5:1 %br_ln0 = br void %if.end40.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.5:0 %p_081 = phi i32 %add_ln654_5, void %if.else.5, i32 %fifo_CONV3_ACC_5_read, void %for.inc.4

]]></Node>
<StgValue><ssdm name="p_081"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.5:1 %store_ln650 = store i32 %p_081, i4 %psum_5_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.5:2 %store_ln654 = store i32 %p_081, i32 %reuse_reg154

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.526.case.21:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_21, i32 %p_081

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
V.i26.526.case.21:1 %br_ln658 = br void %V.i26.526.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.526.case.5:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_5, i32 %p_081

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
V.i26.526.case.5:1 %br_ln658 = br void %V.i26.526.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.5:1 %reuse_reg148_load = load i32 %reuse_reg148

]]></Node>
<StgValue><ssdm name="reuse_reg148_load"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="4">
<![CDATA[
for.inc.5:3 %psum_6_load = load i4 %psum_6_addr

]]></Node>
<StgValue><ssdm name="psum_6_load"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.5:5 %reuse_select153 = select i1 %addr_cmp152, i32 %reuse_reg148_load, i32 %psum_6_load

]]></Node>
<StgValue><ssdm name="reuse_select153"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.5:6 %fifo_CONV3_ACC_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_6

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_6_read"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.5:7 %br_ln648 = br i1 %cmp20, void %if.else.6, void %if.end40.6

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.6:0 %add_ln654_6 = add i32 %reuse_select153, i32 %fifo_CONV3_ACC_6_read

]]></Node>
<StgValue><ssdm name="add_ln654_6"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
if.else.6:1 %br_ln0 = br void %if.end40.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.6:0 %p_083 = phi i32 %add_ln654_6, void %if.else.6, i32 %fifo_CONV3_ACC_6_read, void %for.inc.5

]]></Node>
<StgValue><ssdm name="p_083"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.6:1 %store_ln650 = store i32 %p_083, i4 %psum_6_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.6:2 %store_ln654 = store i32 %p_083, i32 %reuse_reg148

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.627.case.22:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_22, i32 %p_083

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
V.i26.627.case.22:1 %br_ln658 = br void %V.i26.627.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.627.case.6:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_6, i32 %p_083

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
V.i26.627.case.6:1 %br_ln658 = br void %V.i26.627.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.6:1 %reuse_reg142_load = load i32 %reuse_reg142

]]></Node>
<StgValue><ssdm name="reuse_reg142_load"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="4">
<![CDATA[
for.inc.6:3 %psum_7_load = load i4 %psum_7_addr

]]></Node>
<StgValue><ssdm name="psum_7_load"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.6:5 %reuse_select147 = select i1 %addr_cmp146, i32 %reuse_reg142_load, i32 %psum_7_load

]]></Node>
<StgValue><ssdm name="reuse_select147"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.6:6 %fifo_CONV3_ACC_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_7

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_7_read"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.6:7 %br_ln648 = br i1 %cmp20, void %if.else.7, void %if.end40.7

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.7:0 %add_ln654_7 = add i32 %reuse_select147, i32 %fifo_CONV3_ACC_7_read

]]></Node>
<StgValue><ssdm name="add_ln654_7"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
if.else.7:1 %br_ln0 = br void %if.end40.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.7:0 %p_085 = phi i32 %add_ln654_7, void %if.else.7, i32 %fifo_CONV3_ACC_7_read, void %for.inc.6

]]></Node>
<StgValue><ssdm name="p_085"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.7:1 %store_ln650 = store i32 %p_085, i4 %psum_7_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.7:2 %store_ln654 = store i32 %p_085, i32 %reuse_reg142

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.728.case.23:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_23, i32 %p_085

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
V.i26.728.case.23:1 %br_ln658 = br void %V.i26.728.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.728.case.7:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_7, i32 %p_085

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
V.i26.728.case.7:1 %br_ln658 = br void %V.i26.728.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.7:1 %reuse_reg136_load = load i32 %reuse_reg136

]]></Node>
<StgValue><ssdm name="reuse_reg136_load"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="4">
<![CDATA[
for.inc.7:3 %psum_8_load = load i4 %psum_8_addr

]]></Node>
<StgValue><ssdm name="psum_8_load"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.7:5 %reuse_select141 = select i1 %addr_cmp140, i32 %reuse_reg136_load, i32 %psum_8_load

]]></Node>
<StgValue><ssdm name="reuse_select141"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7:6 %fifo_CONV3_ACC_8_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_8

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_8_read"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.7:7 %br_ln648 = br i1 %cmp20, void %if.else.8, void %if.end40.8

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.8:0 %add_ln654_8 = add i32 %reuse_select141, i32 %fifo_CONV3_ACC_8_read

]]></Node>
<StgValue><ssdm name="add_ln654_8"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
if.else.8:1 %br_ln0 = br void %if.end40.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.8:0 %p_087 = phi i32 %add_ln654_8, void %if.else.8, i32 %fifo_CONV3_ACC_8_read, void %for.inc.7

]]></Node>
<StgValue><ssdm name="p_087"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.8:1 %store_ln650 = store i32 %p_087, i4 %psum_8_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.8:2 %store_ln654 = store i32 %p_087, i32 %reuse_reg136

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.829.case.24:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_24, i32 %p_087

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
V.i26.829.case.24:1 %br_ln658 = br void %V.i26.829.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.829.case.8:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_8, i32 %p_087

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
V.i26.829.case.8:1 %br_ln658 = br void %V.i26.829.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.8:1 %reuse_reg130_load = load i32 %reuse_reg130

]]></Node>
<StgValue><ssdm name="reuse_reg130_load"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="4">
<![CDATA[
for.inc.8:3 %psum_9_load = load i4 %psum_9_addr

]]></Node>
<StgValue><ssdm name="psum_9_load"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.8:5 %reuse_select135 = select i1 %addr_cmp134, i32 %reuse_reg130_load, i32 %psum_9_load

]]></Node>
<StgValue><ssdm name="reuse_select135"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.8:6 %fifo_CONV3_ACC_9_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_9

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_9_read"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.8:7 %br_ln648 = br i1 %cmp20, void %if.else.9, void %if.end40.9

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.9:0 %add_ln654_9 = add i32 %reuse_select135, i32 %fifo_CONV3_ACC_9_read

]]></Node>
<StgValue><ssdm name="add_ln654_9"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
if.else.9:1 %br_ln0 = br void %if.end40.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.9:0 %p_089 = phi i32 %add_ln654_9, void %if.else.9, i32 %fifo_CONV3_ACC_9_read, void %for.inc.8

]]></Node>
<StgValue><ssdm name="p_089"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.9:1 %store_ln650 = store i32 %p_089, i4 %psum_9_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.9:2 %store_ln654 = store i32 %p_089, i32 %reuse_reg130

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.930.case.25:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_25, i32 %p_089

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
V.i26.930.case.25:1 %br_ln658 = br void %V.i26.930.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.930.case.9:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_9, i32 %p_089

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
V.i26.930.case.9:1 %br_ln658 = br void %V.i26.930.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.9:1 %reuse_reg124_load = load i32 %reuse_reg124

]]></Node>
<StgValue><ssdm name="reuse_reg124_load"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="4">
<![CDATA[
for.inc.9:3 %psum_10_load = load i4 %psum_10_addr

]]></Node>
<StgValue><ssdm name="psum_10_load"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.9:5 %reuse_select129 = select i1 %addr_cmp128, i32 %reuse_reg124_load, i32 %psum_10_load

]]></Node>
<StgValue><ssdm name="reuse_select129"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.9:6 %fifo_CONV3_ACC_10_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_10

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_10_read"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.9:7 %br_ln648 = br i1 %cmp20, void %if.else.10, void %if.end40.10

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.10:0 %add_ln654_10 = add i32 %reuse_select129, i32 %fifo_CONV3_ACC_10_read

]]></Node>
<StgValue><ssdm name="add_ln654_10"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
if.else.10:1 %br_ln0 = br void %if.end40.10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.10:0 %p_091 = phi i32 %add_ln654_10, void %if.else.10, i32 %fifo_CONV3_ACC_10_read, void %for.inc.9

]]></Node>
<StgValue><ssdm name="p_091"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.10:1 %store_ln650 = store i32 %p_091, i4 %psum_10_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.10:2 %store_ln654 = store i32 %p_091, i32 %reuse_reg124

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1031.case.26:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_26, i32 %p_091

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1031.case.26:1 %br_ln658 = br void %V.i26.1031.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1031.case.10:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_10, i32 %p_091

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1031.case.10:1 %br_ln658 = br void %V.i26.1031.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.10:1 %reuse_reg118_load = load i32 %reuse_reg118

]]></Node>
<StgValue><ssdm name="reuse_reg118_load"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="4">
<![CDATA[
for.inc.10:3 %psum_11_load = load i4 %psum_11_addr

]]></Node>
<StgValue><ssdm name="psum_11_load"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.10:5 %reuse_select123 = select i1 %addr_cmp122, i32 %reuse_reg118_load, i32 %psum_11_load

]]></Node>
<StgValue><ssdm name="reuse_select123"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.10:6 %fifo_CONV3_ACC_11_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_11

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_11_read"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.10:7 %br_ln648 = br i1 %cmp20, void %if.else.11, void %if.end40.11

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.11:0 %add_ln654_11 = add i32 %reuse_select123, i32 %fifo_CONV3_ACC_11_read

]]></Node>
<StgValue><ssdm name="add_ln654_11"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
if.else.11:1 %br_ln0 = br void %if.end40.11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.11:0 %p_093 = phi i32 %add_ln654_11, void %if.else.11, i32 %fifo_CONV3_ACC_11_read, void %for.inc.10

]]></Node>
<StgValue><ssdm name="p_093"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.11:1 %store_ln650 = store i32 %p_093, i4 %psum_11_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.11:2 %store_ln654 = store i32 %p_093, i32 %reuse_reg118

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1132.case.27:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_27, i32 %p_093

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1132.case.27:1 %br_ln658 = br void %V.i26.1132.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1132.case.11:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_11, i32 %p_093

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1132.case.11:1 %br_ln658 = br void %V.i26.1132.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.11:1 %reuse_reg112_load = load i32 %reuse_reg112

]]></Node>
<StgValue><ssdm name="reuse_reg112_load"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="4">
<![CDATA[
for.inc.11:3 %psum_12_load = load i4 %psum_12_addr

]]></Node>
<StgValue><ssdm name="psum_12_load"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.11:5 %reuse_select117 = select i1 %addr_cmp116, i32 %reuse_reg112_load, i32 %psum_12_load

]]></Node>
<StgValue><ssdm name="reuse_select117"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.11:6 %fifo_CONV3_ACC_12_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_12

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_12_read"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.11:7 %br_ln648 = br i1 %cmp20, void %if.else.12, void %if.end40.12

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.12:0 %add_ln654_12 = add i32 %reuse_select117, i32 %fifo_CONV3_ACC_12_read

]]></Node>
<StgValue><ssdm name="add_ln654_12"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
if.else.12:1 %br_ln0 = br void %if.end40.12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.12:0 %p_095 = phi i32 %add_ln654_12, void %if.else.12, i32 %fifo_CONV3_ACC_12_read, void %for.inc.11

]]></Node>
<StgValue><ssdm name="p_095"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.12:1 %store_ln650 = store i32 %p_095, i4 %psum_12_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.12:2 %store_ln654 = store i32 %p_095, i32 %reuse_reg112

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1233.case.28:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_28, i32 %p_095

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1233.case.28:1 %br_ln658 = br void %V.i26.1233.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1233.case.12:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_12, i32 %p_095

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1233.case.12:1 %br_ln658 = br void %V.i26.1233.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.12:1 %reuse_reg106_load = load i32 %reuse_reg106

]]></Node>
<StgValue><ssdm name="reuse_reg106_load"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="4">
<![CDATA[
for.inc.12:3 %psum_13_load = load i4 %psum_13_addr

]]></Node>
<StgValue><ssdm name="psum_13_load"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.12:5 %reuse_select111 = select i1 %addr_cmp110, i32 %reuse_reg106_load, i32 %psum_13_load

]]></Node>
<StgValue><ssdm name="reuse_select111"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.12:6 %fifo_CONV3_ACC_13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_13

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_13_read"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.12:7 %br_ln648 = br i1 %cmp20, void %if.else.13, void %if.end40.13

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.13:0 %add_ln654_13 = add i32 %reuse_select111, i32 %fifo_CONV3_ACC_13_read

]]></Node>
<StgValue><ssdm name="add_ln654_13"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
if.else.13:1 %br_ln0 = br void %if.end40.13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.13:0 %p_097 = phi i32 %add_ln654_13, void %if.else.13, i32 %fifo_CONV3_ACC_13_read, void %for.inc.12

]]></Node>
<StgValue><ssdm name="p_097"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.13:1 %store_ln650 = store i32 %p_097, i4 %psum_13_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.13:2 %store_ln654 = store i32 %p_097, i32 %reuse_reg106

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1334.case.29:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_29, i32 %p_097

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1334.case.29:1 %br_ln658 = br void %V.i26.1334.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1334.case.13:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_13, i32 %p_097

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1334.case.13:1 %br_ln658 = br void %V.i26.1334.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.13:1 %reuse_reg100_load = load i32 %reuse_reg100

]]></Node>
<StgValue><ssdm name="reuse_reg100_load"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="4">
<![CDATA[
for.inc.13:3 %psum_14_load = load i4 %psum_14_addr

]]></Node>
<StgValue><ssdm name="psum_14_load"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.13:5 %reuse_select105 = select i1 %addr_cmp104, i32 %reuse_reg100_load, i32 %psum_14_load

]]></Node>
<StgValue><ssdm name="reuse_select105"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.13:6 %fifo_CONV3_ACC_14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_14

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_14_read"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.13:7 %br_ln648 = br i1 %cmp20, void %if.else.14, void %if.end40.14

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.14:0 %add_ln654_14 = add i32 %reuse_select105, i32 %fifo_CONV3_ACC_14_read

]]></Node>
<StgValue><ssdm name="add_ln654_14"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
if.else.14:1 %br_ln0 = br void %if.end40.14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.14:0 %p_099 = phi i32 %add_ln654_14, void %if.else.14, i32 %fifo_CONV3_ACC_14_read, void %for.inc.13

]]></Node>
<StgValue><ssdm name="p_099"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.14:1 %store_ln650 = store i32 %p_099, i4 %psum_14_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.14:2 %store_ln654 = store i32 %p_099, i32 %reuse_reg100

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1435.case.30:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_30, i32 %p_099

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1435.case.30:1 %br_ln658 = br void %V.i26.1435.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1435.case.14:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_14, i32 %p_099

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1435.case.14:1 %br_ln658 = br void %V.i26.1435.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.14:1 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="4">
<![CDATA[
for.inc.14:3 %psum_15_load = load i4 %psum_15_addr

]]></Node>
<StgValue><ssdm name="psum_15_load"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.14:5 %reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %psum_15_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.14:6 %fifo_CONV3_ACC_15_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_15

]]></Node>
<StgValue><ssdm name="fifo_CONV3_ACC_15_read"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.14:7 %br_ln648 = br i1 %cmp20, void %if.else.15, void %if.end40.15

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.15:0 %add_ln654_15 = add i32 %reuse_select, i32 %fifo_CONV3_ACC_15_read

]]></Node>
<StgValue><ssdm name="add_ln654_15"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
if.else.15:1 %br_ln0 = br void %if.end40.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end40.15:0 %p_0 = phi i32 %add_ln654_15, void %if.else.15, i32 %fifo_CONV3_ACC_15_read, void %for.inc.14

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end40.15:1 %store_ln650 = store i32 %p_0, i4 %psum_15_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40.15:2 %store_ln654 = store i32 %p_0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1536.case.31:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_31, i32 %p_0

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1536.case.31:1 %br_ln658 = br void %V.i26.1536.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i26.1536.case.15:0 %write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_15, i32 %p_0

]]></Node>
<StgValue><ssdm name="write_ln658"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp44" val="1"/>
<literal name="cond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
V.i26.1536.case.15:1 %br_ln658 = br void %V.i26.1536.exit

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
