xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../../xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_fifo.sv,systemverilog,xil_defaultlib,../../../../../../../../../../xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_timer_v2_0_vh_rfs.vhd,vhdl,axi_timer_v2_0_20,../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_timer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_uartlite_v2_0_vh_rfs.vhd,vhdl,axi_uartlite_v2_0_22,../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_blk_mem_gen_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_cdma_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_pc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_pc_1_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_pc_2_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
