#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Jan 19 13:46:48 2018
# Process ID: 30223
# Current directory: /home/sean/vivado_workspace/sudoku_dt/sudoku_dt.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/vivado_workspace/sudoku_dt/sudoku_dt.runs/impl_1/top.vdi
# Journal file: /home/sean/vivado_workspace/sudoku_dt/sudoku_dt.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'sudoku' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/sudoku_dt/sudoku_dt.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1450.543 ; gain = 64.031 ; free physical = 20043 ; free virtual = 123513
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 15015fee7

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15015fee7

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1868.973 ; gain = 0.000 ; free physical = 19696 ; free virtual = 123166

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 7 cells.
Phase 2 Constant Propagation | Checksum: 149303021

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1868.973 ; gain = 0.000 ; free physical = 19692 ; free virtual = 123163

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 117 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1808dcae9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1868.973 ; gain = 0.000 ; free physical = 19692 ; free virtual = 123163

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1868.973 ; gain = 0.000 ; free physical = 19692 ; free virtual = 123163
Ending Logic Optimization Task | Checksum: 1808dcae9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1868.973 ; gain = 0.000 ; free physical = 19692 ; free virtual = 123163

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1808dcae9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1868.973 ; gain = 0.000 ; free physical = 19692 ; free virtual = 123163
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.973 ; gain = 482.461 ; free physical = 19692 ; free virtual = 123163
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1900.988 ; gain = 0.000 ; free physical = 19685 ; free virtual = 123156
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sudoku_dt/sudoku_dt.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1933.004 ; gain = 0.000 ; free physical = 19672 ; free virtual = 123146
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1933.004 ; gain = 0.000 ; free physical = 19672 ; free virtual = 123146

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 9e7988ac

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1933.004 ; gain = 0.000 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 9e7988ac

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1933.004 ; gain = 0.000 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.4 IOBufferPlacementChecker

Phase 1.1.1.3 DSPChecker

Phase 1.1.1.6 ClockRegionPlacementChecker

Phase 1.1.1.5 IOLockPlacementChecker
Phase 1.1.1.3 DSPChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146
Phase 1.1.1.5 IOLockPlacementChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.11 HdioRelatedChecker
Phase 1.1.1.4 IOBufferPlacementChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.12 DisallowedInsts | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.11 HdioRelatedChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146
Phase 1.1.1.6 ClockRegionPlacementChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19672 ; free virtual = 123146
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 9e7988ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19654 ; free virtual = 123128
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 9e7988ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19654 ; free virtual = 123128

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 9e7988ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19654 ; free virtual = 123128

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: b82a6c03

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19654 ; free virtual = 123128
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: b82a6c03

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19654 ; free virtual = 123128
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c4ea318e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19654 ; free virtual = 123128

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: d1556da0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.012 ; gain = 16.008 ; free physical = 19640 ; free virtual = 123113

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: d1556da0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1958.832 ; gain = 25.828 ; free physical = 19579 ; free virtual = 123052
Phase 1.2.1 Place Init Design | Checksum: 101c56d46

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.875 ; gain = 64.871 ; free physical = 19562 ; free virtual = 123036
Phase 1.2 Build Placer Netlist Model | Checksum: 101c56d46

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.875 ; gain = 64.871 ; free physical = 19562 ; free virtual = 123036

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 101c56d46

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.875 ; gain = 64.871 ; free physical = 19562 ; free virtual = 123036
Phase 1 Placer Initialization | Checksum: 101c56d46

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.875 ; gain = 64.871 ; free physical = 19562 ; free virtual = 123036

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19972e601

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19517 ; free virtual = 122991

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19972e601

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19517 ; free virtual = 122991

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 6126e484

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19517 ; free virtual = 122991

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 712482bf

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19517 ; free virtual = 122991

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 712482bf

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19517 ; free virtual = 122991

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f45195b8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19517 ; free virtual = 122990

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: f7a483b3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19516 ; free virtual = 122990

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1b1ac5b8d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19500 ; free virtual = 122974

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 103e2041e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19500 ; free virtual = 122974

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 103e2041e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19500 ; free virtual = 122974

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: d844d6ad

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19500 ; free virtual = 122974
Phase 3 Detail Placement | Checksum: d844d6ad

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19500 ; free virtual = 122974

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: de9f5e0e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.503. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: dced5975

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961
Phase 4.1 Post Commit Optimization | Checksum: dced5975

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: dced5975

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: dced5975

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: dced5975

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: dced5975

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 19aa1c987

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19aa1c987

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961
Ending Placer Task | Checksum: 11b1b3842

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2097.113 ; gain = 164.109 ; free physical = 19487 ; free virtual = 122961
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2097.113 ; gain = 0.000 ; free physical = 19454 ; free virtual = 122962
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2097.113 ; gain = 0.000 ; free physical = 19480 ; free virtual = 122960
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2097.113 ; gain = 0.000 ; free physical = 19480 ; free virtual = 122960
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2097.113 ; gain = 0.000 ; free physical = 19480 ; free virtual = 122960
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 50a702a5 ConstDB: 0 ShapeSum: ca74359d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e17b7d65

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2175.969 ; gain = 78.855 ; free physical = 19388 ; free virtual = 122868

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e17b7d65

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2175.969 ; gain = 78.855 ; free physical = 19388 ; free virtual = 122868

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e17b7d65

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2175.969 ; gain = 78.855 ; free physical = 19364 ; free virtual = 122844

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e17b7d65

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2175.969 ; gain = 78.855 ; free physical = 19364 ; free virtual = 122844
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a2584de9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19322 ; free virtual = 122802
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.652  | TNS=0.000  | WHS=-0.164 | THS=-69.987|

Phase 2 Router Initialization | Checksum: 1772cc88d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19322 ; free virtual = 122802

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17fdd8ff5

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19308 ; free virtual = 122788

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13458
 Number of Nodes with overlaps = 1881
 Number of Nodes with overlaps = 423
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12fd4e398

Time (s): cpu = 00:05:03 ; elapsed = 00:01:03 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19300 ; free virtual = 122780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.340  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 6d943e9e

Time (s): cpu = 00:05:03 ; elapsed = 00:01:03 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779
Phase 4 Rip-up And Reroute | Checksum: 6d943e9e

Time (s): cpu = 00:05:03 ; elapsed = 00:01:03 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d93bd8a4

Time (s): cpu = 00:05:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.345  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d93bd8a4

Time (s): cpu = 00:05:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d93bd8a4

Time (s): cpu = 00:05:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779
Phase 5 Delay and Skew Optimization | Checksum: d93bd8a4

Time (s): cpu = 00:05:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c84fabaa

Time (s): cpu = 00:05:06 ; elapsed = 00:01:04 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.345  | TNS=0.000  | WHS=0.127  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c84fabaa

Time (s): cpu = 00:05:06 ; elapsed = 00:01:04 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779
Phase 6 Post Hold Fix | Checksum: c84fabaa

Time (s): cpu = 00:05:07 ; elapsed = 00:01:05 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.4378 %
  Global Horizontal Routing Utilization  = 20.5972 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 121c41b86

Time (s): cpu = 00:05:07 ; elapsed = 00:01:05 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 121c41b86

Time (s): cpu = 00:05:07 ; elapsed = 00:01:05 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1771859ba

Time (s): cpu = 00:05:09 ; elapsed = 00:01:06 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.345  | TNS=0.000  | WHS=0.127  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1771859ba

Time (s): cpu = 00:05:09 ; elapsed = 00:01:06 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:09 ; elapsed = 00:01:07 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:11 ; elapsed = 00:01:08 . Memory (MB): peak = 2200.223 ; gain = 103.109 ; free physical = 19299 ; free virtual = 122779
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.223 ; gain = 0.000 ; free physical = 19255 ; free virtual = 122780
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sudoku_dt/sudoku_dt.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Fri Jan 19 13:49:04 2018...
