
*** Running vivado
    with args -log Slave_Endpoint_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Slave_Endpoint_top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Slave_Endpoint_top.tcl -notrace
Command: synth_design -top Slave_Endpoint_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 282.141 ; gain = 72.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Slave_Endpoint_top' [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_basic' [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_tick_gen' [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 7 - type: integer 
	Parameter INCREMENT bound to: 2416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:38]
INFO: [Synth 8-256] done synthesizing module 'uart_baud_tick_gen' (1#1) [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_rx.v:10]
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_START bound to: 1 - type: integer 
	Parameter RX_RECV bound to: 2 - type: integer 
	Parameter RX_STOP bound to: 3 - type: integer 
	Parameter RX_READY bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_sync' [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/data_sync.v:11]
INFO: [Synth 8-256] done synthesizing module 'data_sync' (2#1) [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_rx.v:78]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (3#1) [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_rx.v:10]
INFO: [Synth 8-638] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 4 - type: integer 
	Parameter INCREMENT bound to: 302 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_tick_gen__parameterized0' (3#1) [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_tx.v:10]
	Parameter TX_IDLE bound to: 2'b00 
	Parameter TX_START bound to: 2'b01 
	Parameter TX_SEND bound to: 2'b10 
	Parameter TX_STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (4#1) [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_tx.v:10]
INFO: [Synth 8-256] done synthesizing module 'uart_basic' (5#1) [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/imports/uart/uart_basic.v:10]
INFO: [Synth 8-638] synthesizing module 'UART_RX_CTRL' [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/UART_RX_CTRL.v:22]
	Parameter WAIT_OP1_LSB bound to: 4'b0001 
	Parameter STORE_OP1_LSB bound to: 4'b0010 
	Parameter WAIT_OP1_MSB bound to: 4'b0011 
	Parameter STORE_OP1_MSB bound to: 4'b0100 
	Parameter WAIT_OP2_LSB bound to: 4'b0101 
	Parameter STORE_OP2_LSB bound to: 4'b0110 
	Parameter WAIT_OP2_MSB bound to: 4'b0111 
	Parameter STORE_OP2_MSB bound to: 4'b1000 
	Parameter WAIT_CMD bound to: 4'b1001 
	Parameter STORE_CMD bound to: 4'b1010 
	Parameter DELAY_1_CYCLE bound to: 4'b1011 
	Parameter TRIGGER_TX_RESULT bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/UART_RX_CTRL.v:57]
WARNING: [Synth 8-3848] Net tx_notice_me in module/entity UART_RX_CTRL does not have driver. [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/UART_RX_CTRL.v:25]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_CTRL' (6#1) [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/UART_RX_CTRL.v:22]
WARNING: [Synth 8-3848] Net tx_data in module/entity Slave_Endpoint_top does not have driver. [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:28]
INFO: [Synth 8-256] done synthesizing module 'Slave_Endpoint_top' (7#1) [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:23]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port tx_notice_me
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port rx_data[7]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port rx_data[6]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port rx_data[5]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port rx_data[4]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port rx_data[3]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port rx_data[2]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port rx_data[1]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port rx_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 319.434 ; gain = 109.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart_basic_inst:tx_start to constant 0 [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:34]
WARNING: [Synth 8-3295] tying undriven pin uart_basic_inst:tx_data[7] to constant 0 [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:34]
WARNING: [Synth 8-3295] tying undriven pin uart_basic_inst:tx_data[6] to constant 0 [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:34]
WARNING: [Synth 8-3295] tying undriven pin uart_basic_inst:tx_data[5] to constant 0 [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:34]
WARNING: [Synth 8-3295] tying undriven pin uart_basic_inst:tx_data[4] to constant 0 [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:34]
WARNING: [Synth 8-3295] tying undriven pin uart_basic_inst:tx_data[3] to constant 0 [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:34]
WARNING: [Synth 8-3295] tying undriven pin uart_basic_inst:tx_data[2] to constant 0 [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:34]
WARNING: [Synth 8-3295] tying undriven pin uart_basic_inst:tx_data[1] to constant 0 [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:34]
WARNING: [Synth 8-3295] tying undriven pin uart_basic_inst:tx_data[0] to constant 0 [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/sources_1/new/Slave_Endpoint_top.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 319.434 ; gain = 109.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]
Finished Parsing XDC File [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Slave_Endpoint_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Slave_Endpoint_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 626.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_RX_CTRL'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            WAIT_OP1_LSB |                             0000 |                             0001
           STORE_OP1_LSB |                             0001 |                             0010
            WAIT_OP1_MSB |                             0010 |                             0011
           STORE_OP1_MSB |                             0011 |                             0100
            WAIT_OP2_LSB |                             0100 |                             0101
           STORE_OP2_LSB |                             0101 |                             0110
            WAIT_OP2_MSB |                             0110 |                             0111
           STORE_OP2_MSB |                             0111 |                             1000
                WAIT_CMD |                             1000 |                             1001
               STORE_CMD |                             1001 |                             1010
           DELAY_1_CYCLE |                             1010 |                             1011
       TRIGGER_TX_RESULT |                             1011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_RX_CTRL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_baud_tick_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module data_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module uart_baud_tick_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module uart_basic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module UART_RX_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/tx_data_reg_reg[1]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]) is unused and will be removed from module Slave_Endpoint_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/counter_reg[2]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/counter_reg[1]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/counter_reg[0]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/state_reg[1]) is unused and will be removed from module Slave_Endpoint_top.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/state_reg[0]) is unused and will be removed from module Slave_Endpoint_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    33|
|4     |LUT2   |     1|
|5     |LUT3   |     7|
|6     |LUT4   |     9|
|7     |LUT5   |     5|
|8     |LUT6   |     6|
|9     |FDCE   |     4|
|10    |FDRE   |    49|
|11    |FDSE   |     5|
|12    |IBUF   |     3|
|13    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------------------------+------+
|      |Instance            |Module                             |Cells |
+------+--------------------+-----------------------------------+------+
|1     |top                 |                                   |   136|
|2     |  UART_RX_CTRL_inst |UART_RX_CTRL                       |    12|
|3     |  uart_basic_inst   |uart_basic                         |   116|
|4     |    baud8_tick_blk  |uart_baud_tick_gen                 |    38|
|5     |    baud_tick_blk   |uart_baud_tick_gen__parameterized0 |    42|
|6     |    uart_rx_blk     |uart_rx                            |    34|
|7     |      rx_sync_inst  |data_sync                          |    12|
+------+--------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 626.098 ; gain = 416.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 626.098 ; gain = 109.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 626.098 ; gain = 416.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 626.098 ; gain = 416.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/LabDigitales2017/UART_RX_CTRL/UART_RX_CTRL.runs/synth_1/Slave_Endpoint_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 626.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 06 17:51:38 2017...
