# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1digLedSequentie.srcs/sources_1/new/LedSequenties.vhd" \
"../../../../1digLedSequentie.srcs/sim_1/imports/new/roodSchermTestBench.vhd" \

# Do not sort compile order
nosort
