Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar  9 14:58:34 2025
| Host         : DESKTOP-LIMK86K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEPCS_3000_S7_timing_summary_routed.rpt -pb NEPCS_3000_S7_timing_summary_routed.pb -rpx NEPCS_3000_S7_timing_summary_routed.rpx -warn_on_violation
| Design       : NEPCS_3000_S7
| Device       : 7s75-fgga484
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 104 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/PWM_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][3]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][7]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[101][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[102][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][7]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[103][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][3]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][4]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][7]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[104][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][3]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][4]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][7]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[105][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][3]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[106][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][4]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][7]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[107][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][7]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[108][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][4]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][5]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][7]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[109][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ARM_comm_Inst/SettingBuffer_reg[112][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: NEPCS_100_V01_PLD_Inst/clk_0p1Hz_reg/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: NEPCS_100_V01_PLD_Inst/g_clk2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_sequential_StateCode_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_sequential_StateCode_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_sequential_StateCode_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2465 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 63 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.168     -418.244                    762                78168        0.071        0.000                      0                78160        4.500        0.000                       0                 25259  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
g_clk             {20.000 40.000}    40.000          25.000          
  CLK200M         {0.000 5.000}      10.000          100.000         
  CLK25M          {20.000 40.000}    40.000          25.000          
  clkfbout_mmcm0  {20.000 40.000}    40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
g_clk                                                                                                                                                              15.000        0.000                       0                     1  
  CLK200M              -8.168     -418.244                    762                 8698        0.160        0.000                      0                 8698        4.500        0.000                       0                  4353  
  CLK25M                2.429        0.000                      0                69208        0.071        0.000                      0                69208       18.870        0.000                       0                 20902  
  clkfbout_mmcm0                                                                                                                                                   38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK25M             CLK25M                  28.967        0.000                      0                  254        0.642        0.000                      0                  254  
**default**        input port clock                            4.686        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  g_clk
  To Clock:  g_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         g_clk
Waveform(ns):       { 20.000 40.000 }
Period(ns):         40.000
Sources:            { g_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK200M
  To Clock:  CLK200M

Setup :          762  Failing Endpoints,  Worst Slack       -8.168ns,  Total Violation     -418.244ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.168ns  (required time - arrival time)
  Source:                 ARM_comm_Inst/SettingBuffer_reg[93][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/DATA_Temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK200M rise@10.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        17.977ns  (logic 7.355ns (40.914%)  route 10.622ns (59.086%))
  Logic Levels:           36  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=4 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 8.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.948    -3.460 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.440    -2.020    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.939 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.437    -0.502    ARM_comm_Inst/cl100m
    SLICE_X71Y50         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[93][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.123 r  ARM_comm_Inst/SettingBuffer_reg[93][1]/Q
                         net (fo=3, routed)           0.499     0.376    ARM_comm_Inst/CarryShift_b12[1]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_31/O
                         net (fo=1, routed)           0.000     0.481    ARM_comm_Inst/Unit_Delay58_out1_3_i_31_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.925 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14/CO[3]
                         net (fo=1, routed)           0.001     0.925    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.025 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.025    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.287 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_2/O[3]
                         net (fo=54, routed)          0.489     1.776    ARM_comm_Inst/Unit_Delay58_out1_3_reg[1]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.250     2.026 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_40/O
                         net (fo=1, routed)           0.376     2.403    ARM_comm_Inst/InvControlLoop_V40b_Inst/Data_Type_Conversion1_out1_6[0]
    SLICE_X73Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.883 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33/CO[3]
                         net (fo=1, routed)           0.001     2.883    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.981    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.161 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_27/O[0]
                         net (fo=6, routed)           0.627     3.788    InvControlLoop_V40b_Inst/Add6_out1_3[8]
    SLICE_X71Y51         LUT4 (Prop_lut4_I3_O)        0.249     4.037 r  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7/O
                         net (fo=1, routed)           0.000     4.037    InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     4.417 f  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_reg_i_2/CO[1]
                         net (fo=13, routed)          0.451     4.868    InvControlLoop_V40b_Inst/RO85_relop1
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.275     5.143 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4/O
                         net (fo=21, routed)          0.175     5.318    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.423 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3/O
                         net (fo=4, routed)           0.355     5.779    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I5_O)        0.105     5.884 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2/O
                         net (fo=2, routed)           0.372     6.255    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.584 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30_reg[7]_i_2/CO[3]
                         net (fo=12, routed)          0.869     7.453    InvControlLoop_V40b_Inst/Dy720_relop1
    SLICE_X67Y58         LUT3 (Prop_lut3_I0_O)        0.105     7.558 r  InvControlLoop_V40b_Inst/PWM5_DeadDly[7]_i_15__0/O
                         net (fo=2, routed)           0.243     7.801    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/p_54_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.105     7.906 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0/O
                         net (fo=1, routed)           0.461     8.367    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     8.895 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.895    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.073 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_4__0/O[0]
                         net (fo=3, routed)           0.515     9.588    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Add2_out1[5]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.238     9.826 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2/O
                         net (fo=1, routed)           0.112     9.937    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.105    10.042 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_2__0/O
                         net (fo=17, routed)          0.625    10.667    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/CT6_out1
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.105    10.772 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2/O
                         net (fo=1, routed)           0.000    10.772    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.104 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_3__0/CO[3]
                         net (fo=11, routed)          0.824    11.928    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Dy2_relop1
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.105    12.033 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWM6_DeadDly[7]_i_4__0_replica/O
                         net (fo=1, routed)           0.516    12.549    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWMB_Temp_6_repN
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105    12.654 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/State7_reg[14]_i_3/O
                         net (fo=1, routed)           0.507    13.161    InvControlLoop_V40b_Inst/APWMTime_V1_InstA/PWMBin_Err
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.105    13.266 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstA/State7_reg[14]_i_1/O
                         net (fo=4, routed)           0.240    13.507    PwmErrChk_INSTA/m_sel_r_reg_1[1]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.612 f  PwmErrChk_INSTA/checksta_i_15/O
                         net (fo=1, routed)           0.224    13.836    NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/Unit_Delay18_out1_reg
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.105    13.941 f  NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/checksta_i_8/O
                         net (fo=2, routed)           0.126    14.067    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta4
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.105    14.172 f  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta_i_5/O
                         net (fo=1, routed)           0.253    14.426    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FilberErr_reg
    SLICE_X59Y65         LUT5 (Prop_lut5_I3_O)        0.105    14.531 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3/O
                         net (fo=7, routed)           0.257    14.788    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.105    14.893 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode[2]_i_15/O
                         net (fo=11, routed)          0.429    15.322    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode_reg[1]_1
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.105    15.427 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[2]_i_88/O
                         net (fo=1, routed)           0.000    15.427    fsm_inst/Unit_Delay148_out1_reg_0
    SLICE_X58Y73         MUXF7 (Prop_muxf7_I1_O)      0.206    15.633 r  fsm_inst/DATA_Temp_reg[2]_i_43/O
                         net (fo=1, routed)           0.501    16.134    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/ErrOut_reg
    SLICE_X58Y76         LUT6 (Prop_lut6_I0_O)        0.242    16.376 r  NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/DATA_Temp[2]_i_17/O
                         net (fo=1, routed)           0.236    16.611    ARM_comm_Inst/FaultDramInstPWMW1/ErrOut_reg
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.105    16.716 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[2]_i_7/O
                         net (fo=1, routed)           0.000    16.716    ARM_comm_Inst/DramInst8/PWM_FaultRD_ADD_reg[2]
    SLICE_X58Y77         MUXF7 (Prop_muxf7_I1_O)      0.178    16.894 r  ARM_comm_Inst/DramInst8/DATA_Temp_reg[2]_i_3/O
                         net (fo=1, routed)           0.338    17.233    ARM_comm_Inst/DramInst8/DATA_Temp_reg[2]_i_3_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I4_O)        0.242    17.475 r  ARM_comm_Inst/DramInst8/DATA_Temp[2]_i_1/O
                         net (fo=1, routed)           0.000    17.475    ARM_comm_Inst/DramInst8_n_9
    SLICE_X58Y76         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)   10.000    10.000 r  
    T3                                                0.000    10.000 r  g_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    11.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.083     6.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     7.649    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.726 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.238     8.963    ARM_comm_Inst/cl100m
    SLICE_X58Y76         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[2]/C
                         clock pessimism              0.401     9.365    
                         clock uncertainty           -0.164     9.200    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.106     9.306    ARM_comm_Inst/DATA_Temp_reg[2]
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                         -17.475    
  -------------------------------------------------------------------
                         slack                                 -8.168    

Slack (VIOLATED) :        -7.921ns  (required time - arrival time)
  Source:                 ARM_comm_Inst/SettingBuffer_reg[93][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/DATA_Temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK200M rise@10.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        17.699ns  (logic 7.116ns (40.205%)  route 10.583ns (59.795%))
  Logic Levels:           36  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.948    -3.460 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.440    -2.020    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.939 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.437    -0.502    ARM_comm_Inst/cl100m
    SLICE_X71Y50         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[93][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.123 r  ARM_comm_Inst/SettingBuffer_reg[93][1]/Q
                         net (fo=3, routed)           0.499     0.376    ARM_comm_Inst/CarryShift_b12[1]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_31/O
                         net (fo=1, routed)           0.000     0.481    ARM_comm_Inst/Unit_Delay58_out1_3_i_31_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.925 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14/CO[3]
                         net (fo=1, routed)           0.001     0.925    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.025 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.025    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.287 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_2/O[3]
                         net (fo=54, routed)          0.489     1.776    ARM_comm_Inst/Unit_Delay58_out1_3_reg[1]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.250     2.026 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_40/O
                         net (fo=1, routed)           0.376     2.403    ARM_comm_Inst/InvControlLoop_V40b_Inst/Data_Type_Conversion1_out1_6[0]
    SLICE_X73Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.883 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33/CO[3]
                         net (fo=1, routed)           0.001     2.883    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.981    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.161 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_27/O[0]
                         net (fo=6, routed)           0.627     3.788    InvControlLoop_V40b_Inst/Add6_out1_3[8]
    SLICE_X71Y51         LUT4 (Prop_lut4_I3_O)        0.249     4.037 r  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7/O
                         net (fo=1, routed)           0.000     4.037    InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     4.417 f  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_reg_i_2/CO[1]
                         net (fo=13, routed)          0.451     4.868    InvControlLoop_V40b_Inst/RO85_relop1
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.275     5.143 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4/O
                         net (fo=21, routed)          0.175     5.318    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.423 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3/O
                         net (fo=4, routed)           0.355     5.779    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I5_O)        0.105     5.884 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2/O
                         net (fo=2, routed)           0.372     6.255    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.584 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30_reg[7]_i_2/CO[3]
                         net (fo=12, routed)          0.869     7.453    InvControlLoop_V40b_Inst/Dy720_relop1
    SLICE_X67Y58         LUT3 (Prop_lut3_I0_O)        0.105     7.558 r  InvControlLoop_V40b_Inst/PWM5_DeadDly[7]_i_15__0/O
                         net (fo=2, routed)           0.243     7.801    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/p_54_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.105     7.906 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0/O
                         net (fo=1, routed)           0.461     8.367    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     8.895 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.895    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.073 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_4__0/O[0]
                         net (fo=3, routed)           0.515     9.588    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Add2_out1[5]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.238     9.826 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2/O
                         net (fo=1, routed)           0.112     9.937    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.105    10.042 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_2__0/O
                         net (fo=17, routed)          0.625    10.667    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/CT6_out1
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.105    10.772 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2/O
                         net (fo=1, routed)           0.000    10.772    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.104 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_3__0/CO[3]
                         net (fo=11, routed)          0.824    11.928    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Dy2_relop1
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.105    12.033 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWM6_DeadDly[7]_i_4__0_replica/O
                         net (fo=1, routed)           0.516    12.549    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWMB_Temp_6_repN
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105    12.654 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/State7_reg[14]_i_3/O
                         net (fo=1, routed)           0.507    13.161    InvControlLoop_V40b_Inst/APWMTime_V1_InstA/PWMBin_Err
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.105    13.266 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstA/State7_reg[14]_i_1/O
                         net (fo=4, routed)           0.240    13.507    PwmErrChk_INSTA/m_sel_r_reg_1[1]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.612 f  PwmErrChk_INSTA/checksta_i_15/O
                         net (fo=1, routed)           0.224    13.836    NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/Unit_Delay18_out1_reg
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.105    13.941 f  NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/checksta_i_8/O
                         net (fo=2, routed)           0.126    14.067    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta4
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.105    14.172 f  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta_i_5/O
                         net (fo=1, routed)           0.253    14.426    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FilberErr_reg
    SLICE_X59Y65         LUT5 (Prop_lut5_I3_O)        0.105    14.531 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3/O
                         net (fo=7, routed)           0.253    14.784    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.889 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode[1]_i_5/O
                         net (fo=8, routed)           0.413    15.302    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode_reg[1]_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I0_O)        0.105    15.407 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[3]_i_87/O
                         net (fo=1, routed)           0.122    15.529    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[3]_i_87_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.105    15.634 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[3]_i_43/O
                         net (fo=1, routed)           0.341    15.974    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[3]_i_43_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.105    16.079 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[3]_i_17/O
                         net (fo=1, routed)           0.235    16.314    ARM_comm_Inst/FaultDramInstPWMW1/ErrOut_reg_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.105    16.419 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[3]_i_7/O
                         net (fo=1, routed)           0.000    16.419    ARM_comm_Inst/DramInst8/PWM_FaultRD_ADD_reg[3]
    SLICE_X58Y72         MUXF7 (Prop_muxf7_I1_O)      0.178    16.597 r  ARM_comm_Inst/DramInst8/DATA_Temp_reg[3]_i_3/O
                         net (fo=1, routed)           0.359    16.956    ARM_comm_Inst/DramInst8/DATA_Temp_reg[3]_i_3_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.241    17.197 r  ARM_comm_Inst/DramInst8/DATA_Temp[3]_i_1/O
                         net (fo=1, routed)           0.000    17.197    ARM_comm_Inst/DramInst8_n_8
    SLICE_X58Y72         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)   10.000    10.000 r  
    T3                                                0.000    10.000 r  g_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    11.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.083     6.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     7.649    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.726 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.240     8.965    ARM_comm_Inst/cl100m
    SLICE_X58Y72         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[3]/C
                         clock pessimism              0.401     9.367    
                         clock uncertainty           -0.164     9.202    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.074     9.276    ARM_comm_Inst/DATA_Temp_reg[3]
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                         -17.197    
  -------------------------------------------------------------------
                         slack                                 -7.921    

Slack (VIOLATED) :        -7.821ns  (required time - arrival time)
  Source:                 ARM_comm_Inst/SettingBuffer_reg[93][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/DATA_Temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK200M rise@10.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        17.592ns  (logic 7.190ns (40.871%)  route 10.402ns (59.129%))
  Logic Levels:           36  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=11 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 8.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.948    -3.460 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.440    -2.020    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.939 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.437    -0.502    ARM_comm_Inst/cl100m
    SLICE_X71Y50         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[93][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.123 r  ARM_comm_Inst/SettingBuffer_reg[93][1]/Q
                         net (fo=3, routed)           0.499     0.376    ARM_comm_Inst/CarryShift_b12[1]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_31/O
                         net (fo=1, routed)           0.000     0.481    ARM_comm_Inst/Unit_Delay58_out1_3_i_31_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.925 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14/CO[3]
                         net (fo=1, routed)           0.001     0.925    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.025 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.025    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.287 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_2/O[3]
                         net (fo=54, routed)          0.489     1.776    ARM_comm_Inst/Unit_Delay58_out1_3_reg[1]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.250     2.026 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_40/O
                         net (fo=1, routed)           0.376     2.403    ARM_comm_Inst/InvControlLoop_V40b_Inst/Data_Type_Conversion1_out1_6[0]
    SLICE_X73Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.883 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33/CO[3]
                         net (fo=1, routed)           0.001     2.883    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.981    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.161 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_27/O[0]
                         net (fo=6, routed)           0.627     3.788    InvControlLoop_V40b_Inst/Add6_out1_3[8]
    SLICE_X71Y51         LUT4 (Prop_lut4_I3_O)        0.249     4.037 r  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7/O
                         net (fo=1, routed)           0.000     4.037    InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     4.417 f  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_reg_i_2/CO[1]
                         net (fo=13, routed)          0.451     4.868    InvControlLoop_V40b_Inst/RO85_relop1
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.275     5.143 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4/O
                         net (fo=21, routed)          0.175     5.318    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.423 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3/O
                         net (fo=4, routed)           0.355     5.779    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I5_O)        0.105     5.884 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2/O
                         net (fo=2, routed)           0.372     6.255    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.584 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30_reg[7]_i_2/CO[3]
                         net (fo=12, routed)          0.869     7.453    InvControlLoop_V40b_Inst/Dy720_relop1
    SLICE_X67Y58         LUT3 (Prop_lut3_I0_O)        0.105     7.558 r  InvControlLoop_V40b_Inst/PWM5_DeadDly[7]_i_15__0/O
                         net (fo=2, routed)           0.243     7.801    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/p_54_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.105     7.906 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0/O
                         net (fo=1, routed)           0.461     8.367    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     8.895 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.895    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.073 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_4__0/O[0]
                         net (fo=3, routed)           0.515     9.588    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Add2_out1[5]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.238     9.826 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2/O
                         net (fo=1, routed)           0.112     9.937    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.105    10.042 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_2__0/O
                         net (fo=17, routed)          0.625    10.667    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/CT6_out1
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.105    10.772 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2/O
                         net (fo=1, routed)           0.000    10.772    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.104 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_3__0/CO[3]
                         net (fo=11, routed)          0.824    11.928    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Dy2_relop1
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.105    12.033 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWM6_DeadDly[7]_i_4__0_replica/O
                         net (fo=1, routed)           0.516    12.549    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWMB_Temp_6_repN
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105    12.654 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/State7_reg[14]_i_3/O
                         net (fo=1, routed)           0.507    13.161    InvControlLoop_V40b_Inst/APWMTime_V1_InstA/PWMBin_Err
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.105    13.266 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstA/State7_reg[14]_i_1/O
                         net (fo=4, routed)           0.240    13.507    PwmErrChk_INSTA/m_sel_r_reg_1[1]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.612 f  PwmErrChk_INSTA/checksta_i_15/O
                         net (fo=1, routed)           0.224    13.836    NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/Unit_Delay18_out1_reg
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.105    13.941 f  NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/checksta_i_8/O
                         net (fo=2, routed)           0.548    14.489    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta4
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.105    14.594 f  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta_i_5_replica/O
                         net (fo=1, routed)           0.231    14.825    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/State12_reg_reg[1]_repN_alias
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    14.930 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/State12_reg[1]_i_2/O
                         net (fo=4, routed)           0.143    15.072    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/SettingBuffer_reg[111][11]
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.105    15.177 r  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/FSM_sequential_StateCode[2]_i_17/O
                         net (fo=6, routed)           0.429    15.606    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/FSM_sequential_StateCode_reg[2][0]
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.105    15.711 r  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/DATA_Temp[0]_i_61/O
                         net (fo=1, routed)           0.000    15.711    NEPCS_100_V01_PLD_Inst/IGBTErr_A1/Unit_Delay29_out1_reg
    SLICE_X57Y80         MUXF7 (Prop_muxf7_I1_O)      0.182    15.893 r  NEPCS_100_V01_PLD_Inst/IGBTErr_A1/DATA_Temp_reg[0]_i_30/O
                         net (fo=1, routed)           0.000    15.893    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/ErrOut_reg_1
    SLICE_X57Y80         MUXF8 (Prop_muxf8_I1_O)      0.079    15.972 r  NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/DATA_Temp_reg[0]_i_13/O
                         net (fo=1, routed)           0.329    16.302    NEPCS_100_V01_PLD_Inst/AverFilterP32Ch16_V10_Inst/Unit_Delay23_out1_reg
    SLICE_X57Y82         LUT6 (Prop_lut6_I3_O)        0.264    16.566 r  NEPCS_100_V01_PLD_Inst/AverFilterP32Ch16_V10_Inst/DATA_Temp[0]_i_5/O
                         net (fo=1, routed)           0.241    16.807    ARM_comm_Inst/FaultDramInstPWMW1/Unit_Delay30_out1_reg[5]
    SLICE_X56Y84         LUT5 (Prop_lut5_I2_O)        0.105    16.912 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[0]_i_2/O
                         net (fo=1, routed)           0.000    16.912    ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[0]_i_2_n_0
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I0_O)      0.178    17.090 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.090    ARM_comm_Inst/FaultDramInstPWMW1_n_5
    SLICE_X56Y84         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)   10.000    10.000 r  
    T3                                                0.000    10.000 r  g_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    11.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.083     6.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     7.649    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.726 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.246     8.971    ARM_comm_Inst/cl100m
    SLICE_X56Y84         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[0]/C
                         clock pessimism              0.401     9.373    
                         clock uncertainty           -0.164     9.208    
    SLICE_X56Y84         FDRE (Setup_fdre_C_D)        0.060     9.268    ARM_comm_Inst/DATA_Temp_reg[0]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                         -17.090    
  -------------------------------------------------------------------
                         slack                                 -7.821    

Slack (VIOLATED) :        -7.819ns  (required time - arrival time)
  Source:                 ARM_comm_Inst/SettingBuffer_reg[93][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/DATA_Temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK200M rise@10.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        17.559ns  (logic 7.355ns (41.886%)  route 10.204ns (58.114%))
  Logic Levels:           36  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=4 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 8.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.948    -3.460 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.440    -2.020    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.939 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.437    -0.502    ARM_comm_Inst/cl100m
    SLICE_X71Y50         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[93][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.123 r  ARM_comm_Inst/SettingBuffer_reg[93][1]/Q
                         net (fo=3, routed)           0.499     0.376    ARM_comm_Inst/CarryShift_b12[1]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_31/O
                         net (fo=1, routed)           0.000     0.481    ARM_comm_Inst/Unit_Delay58_out1_3_i_31_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.925 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14/CO[3]
                         net (fo=1, routed)           0.001     0.925    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.025 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.025    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.287 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_2/O[3]
                         net (fo=54, routed)          0.489     1.776    ARM_comm_Inst/Unit_Delay58_out1_3_reg[1]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.250     2.026 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_40/O
                         net (fo=1, routed)           0.376     2.403    ARM_comm_Inst/InvControlLoop_V40b_Inst/Data_Type_Conversion1_out1_6[0]
    SLICE_X73Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.883 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33/CO[3]
                         net (fo=1, routed)           0.001     2.883    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.981    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.161 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_27/O[0]
                         net (fo=6, routed)           0.627     3.788    InvControlLoop_V40b_Inst/Add6_out1_3[8]
    SLICE_X71Y51         LUT4 (Prop_lut4_I3_O)        0.249     4.037 r  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7/O
                         net (fo=1, routed)           0.000     4.037    InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     4.417 f  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_reg_i_2/CO[1]
                         net (fo=13, routed)          0.451     4.868    InvControlLoop_V40b_Inst/RO85_relop1
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.275     5.143 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4/O
                         net (fo=21, routed)          0.175     5.318    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.423 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3/O
                         net (fo=4, routed)           0.355     5.779    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I5_O)        0.105     5.884 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2/O
                         net (fo=2, routed)           0.372     6.255    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.584 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30_reg[7]_i_2/CO[3]
                         net (fo=12, routed)          0.869     7.453    InvControlLoop_V40b_Inst/Dy720_relop1
    SLICE_X67Y58         LUT3 (Prop_lut3_I0_O)        0.105     7.558 r  InvControlLoop_V40b_Inst/PWM5_DeadDly[7]_i_15__0/O
                         net (fo=2, routed)           0.243     7.801    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/p_54_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.105     7.906 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0/O
                         net (fo=1, routed)           0.461     8.367    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     8.895 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.895    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.073 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_4__0/O[0]
                         net (fo=3, routed)           0.515     9.588    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Add2_out1[5]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.238     9.826 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2/O
                         net (fo=1, routed)           0.112     9.937    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.105    10.042 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_2__0/O
                         net (fo=17, routed)          0.625    10.667    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/CT6_out1
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.105    10.772 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2/O
                         net (fo=1, routed)           0.000    10.772    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.104 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_3__0/CO[3]
                         net (fo=11, routed)          0.824    11.928    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Dy2_relop1
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.105    12.033 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWM6_DeadDly[7]_i_4__0_replica/O
                         net (fo=1, routed)           0.516    12.549    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWMB_Temp_6_repN
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105    12.654 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/State7_reg[14]_i_3/O
                         net (fo=1, routed)           0.507    13.161    InvControlLoop_V40b_Inst/APWMTime_V1_InstA/PWMBin_Err
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.105    13.266 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstA/State7_reg[14]_i_1/O
                         net (fo=4, routed)           0.240    13.507    PwmErrChk_INSTA/m_sel_r_reg_1[1]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.612 f  PwmErrChk_INSTA/checksta_i_15/O
                         net (fo=1, routed)           0.224    13.836    NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/Unit_Delay18_out1_reg
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.105    13.941 f  NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/checksta_i_8/O
                         net (fo=2, routed)           0.126    14.067    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta4
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.105    14.172 f  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta_i_5/O
                         net (fo=1, routed)           0.253    14.426    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FilberErr_reg
    SLICE_X59Y65         LUT5 (Prop_lut5_I3_O)        0.105    14.531 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3/O
                         net (fo=7, routed)           0.253    14.784    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.889 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode[1]_i_5/O
                         net (fo=8, routed)           0.262    15.150    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode_reg[1]_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.105    15.255 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[5]_i_88/O
                         net (fo=1, routed)           0.000    15.255    NEPCS_100_V01_PLD_Inst/IGBTErr_B2/Unit_Delay18_out1_reg
    SLICE_X55Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    15.437 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B2/DATA_Temp_reg[5]_i_43/O
                         net (fo=1, routed)           0.352    15.789    NEPCS_100_V01_PLD_Inst/IGBTErr_B2/DATA_Temp_reg[5]_i_43_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.252    16.041 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B2/DATA_Temp[5]_i_17/O
                         net (fo=1, routed)           0.243    16.284    ARM_comm_Inst/FaultDramInstPWMW1/StateLast1Code_reg[1]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.105    16.389 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[5]_i_7/O
                         net (fo=1, routed)           0.000    16.389    ARM_comm_Inst/DramInst8/PWM_FaultRD_ADD_reg[5]
    SLICE_X52Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    16.571 r  ARM_comm_Inst/DramInst8/DATA_Temp_reg[5]_i_3/O
                         net (fo=1, routed)           0.234    16.805    ARM_comm_Inst/DramInst8/DATA_Temp_reg[5]_i_3_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.252    17.057 r  ARM_comm_Inst/DramInst8/DATA_Temp[5]_i_1/O
                         net (fo=1, routed)           0.000    17.057    ARM_comm_Inst/DramInst8_n_7
    SLICE_X52Y67         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)   10.000    10.000 r  
    T3                                                0.000    10.000 r  g_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    11.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.083     6.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     7.649    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.726 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.244     8.969    ARM_comm_Inst/cl100m
    SLICE_X52Y67         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[5]/C
                         clock pessimism              0.401     9.371    
                         clock uncertainty           -0.164     9.206    
    SLICE_X52Y67         FDRE (Setup_fdre_C_D)        0.032     9.238    ARM_comm_Inst/DATA_Temp_reg[5]
  -------------------------------------------------------------------
                         required time                          9.238    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                 -7.819    

Slack (VIOLATED) :        -7.740ns  (required time - arrival time)
  Source:                 ARM_comm_Inst/SettingBuffer_reg[93][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/DATA_Temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK200M rise@10.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        17.547ns  (logic 7.185ns (40.948%)  route 10.362ns (59.052%))
  Logic Levels:           36  (CARRY4=11 LUT2=3 LUT3=3 LUT4=4 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 8.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.948    -3.460 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.440    -2.020    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.939 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.437    -0.502    ARM_comm_Inst/cl100m
    SLICE_X71Y50         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[93][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.123 r  ARM_comm_Inst/SettingBuffer_reg[93][1]/Q
                         net (fo=3, routed)           0.499     0.376    ARM_comm_Inst/CarryShift_b12[1]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_31/O
                         net (fo=1, routed)           0.000     0.481    ARM_comm_Inst/Unit_Delay58_out1_3_i_31_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.925 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14/CO[3]
                         net (fo=1, routed)           0.001     0.925    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.025 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.025    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.287 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_2/O[3]
                         net (fo=54, routed)          0.489     1.776    ARM_comm_Inst/Unit_Delay58_out1_3_reg[1]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.250     2.026 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_40/O
                         net (fo=1, routed)           0.376     2.403    ARM_comm_Inst/InvControlLoop_V40b_Inst/Data_Type_Conversion1_out1_6[0]
    SLICE_X73Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.883 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33/CO[3]
                         net (fo=1, routed)           0.001     2.883    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.981    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.161 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_27/O[0]
                         net (fo=6, routed)           0.627     3.788    InvControlLoop_V40b_Inst/Add6_out1_3[8]
    SLICE_X71Y51         LUT4 (Prop_lut4_I3_O)        0.249     4.037 r  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7/O
                         net (fo=1, routed)           0.000     4.037    InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     4.417 f  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_reg_i_2/CO[1]
                         net (fo=13, routed)          0.451     4.868    InvControlLoop_V40b_Inst/RO85_relop1
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.275     5.143 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4/O
                         net (fo=21, routed)          0.175     5.318    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.423 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3/O
                         net (fo=4, routed)           0.355     5.779    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I5_O)        0.105     5.884 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2/O
                         net (fo=2, routed)           0.372     6.255    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.584 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30_reg[7]_i_2/CO[3]
                         net (fo=12, routed)          0.869     7.453    InvControlLoop_V40b_Inst/Dy720_relop1
    SLICE_X67Y58         LUT3 (Prop_lut3_I0_O)        0.105     7.558 r  InvControlLoop_V40b_Inst/PWM5_DeadDly[7]_i_15__0/O
                         net (fo=2, routed)           0.243     7.801    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/p_54_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.105     7.906 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0/O
                         net (fo=1, routed)           0.461     8.367    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     8.895 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.895    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.073 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_4__0/O[0]
                         net (fo=3, routed)           0.515     9.588    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Add2_out1[5]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.238     9.826 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2/O
                         net (fo=1, routed)           0.112     9.937    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.105    10.042 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_2__0/O
                         net (fo=17, routed)          0.625    10.667    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/CT6_out1
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.105    10.772 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2/O
                         net (fo=1, routed)           0.000    10.772    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.104 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_3__0/CO[3]
                         net (fo=11, routed)          0.824    11.928    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Dy2_relop1
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.105    12.033 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWM6_DeadDly[7]_i_4__0_replica/O
                         net (fo=1, routed)           0.516    12.549    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWMB_Temp_6_repN
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105    12.654 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/State7_reg[14]_i_3/O
                         net (fo=1, routed)           0.507    13.161    InvControlLoop_V40b_Inst/APWMTime_V1_InstA/PWMBin_Err
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.105    13.266 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstA/State7_reg[14]_i_1/O
                         net (fo=4, routed)           0.240    13.507    PwmErrChk_INSTA/m_sel_r_reg_1[1]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.612 f  PwmErrChk_INSTA/checksta_i_15/O
                         net (fo=1, routed)           0.224    13.836    NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/Unit_Delay18_out1_reg
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.105    13.941 f  NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/checksta_i_8/O
                         net (fo=2, routed)           0.548    14.489    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta4
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.105    14.594 f  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta_i_5_replica/O
                         net (fo=1, routed)           0.231    14.825    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/State12_reg_reg[1]_repN_alias
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    14.930 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/State12_reg[1]_i_2/O
                         net (fo=4, routed)           0.264    15.194    ARM_comm_Inst/SettingBuffer_reg[111][11]_0
    SLICE_X59Y75         LUT2 (Prop_lut2_I1_O)        0.105    15.299 r  ARM_comm_Inst/FSM_sequential_StateCode[2]_i_4/O
                         net (fo=6, routed)           0.249    15.548    NEPCS_100_V01_PLD_Inst/RelayPulseCtrl_CH4_V10_Inst/SettingBuffer_reg[111][4][0]
    SLICE_X59Y76         LUT5 (Prop_lut5_I0_O)        0.105    15.653 r  NEPCS_100_V01_PLD_Inst/RelayPulseCtrl_CH4_V10_Inst/DATA_Temp[1]_i_61/O
                         net (fo=1, routed)           0.000    15.653    NEPCS_100_V01_PLD_Inst/IGBTErr_A2/signal1_12_reg
    SLICE_X59Y76         MUXF7 (Prop_muxf7_I1_O)      0.182    15.835 r  NEPCS_100_V01_PLD_Inst/IGBTErr_A2/DATA_Temp_reg[1]_i_30/O
                         net (fo=1, routed)           0.000    15.835    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/ErrOut_reg_0
    SLICE_X59Y76         MUXF8 (Prop_muxf8_I1_O)      0.079    15.914 r  NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/DATA_Temp_reg[1]_i_13/O
                         net (fo=1, routed)           0.346    16.260    NEPCS_100_V01_PLD_Inst/AverFilterP32Ch16_V10_Inst/Unit_Delay8_out1_reg
    SLICE_X58Y78         LUT6 (Prop_lut6_I3_O)        0.264    16.524 r  NEPCS_100_V01_PLD_Inst/AverFilterP32Ch16_V10_Inst/DATA_Temp[1]_i_5/O
                         net (fo=1, routed)           0.243    16.767    ARM_comm_Inst/FaultDramInstPWMW1/Unit_Delay30_out1_reg[6]
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.105    16.872 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[1]_i_2/O
                         net (fo=1, routed)           0.000    16.872    ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[1]_i_2_n_0
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.173    17.045 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.045    ARM_comm_Inst/FaultDramInstPWMW1_n_4
    SLICE_X58Y76         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)   10.000    10.000 r  
    T3                                                0.000    10.000 r  g_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    11.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.083     6.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     7.649    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.726 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.238     8.963    ARM_comm_Inst/cl100m
    SLICE_X58Y76         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[1]/C
                         clock pessimism              0.401     9.365    
                         clock uncertainty           -0.164     9.200    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.104     9.304    ARM_comm_Inst/DATA_Temp_reg[1]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                         -17.045    
  -------------------------------------------------------------------
                         slack                                 -7.740    

Slack (VIOLATED) :        -7.380ns  (required time - arrival time)
  Source:                 ARM_comm_Inst/SettingBuffer_reg[93][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/DATA_Temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK200M rise@10.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        17.151ns  (logic 7.211ns (42.044%)  route 9.940ns (57.956%))
  Logic Levels:           36  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=4 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 8.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.948    -3.460 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.440    -2.020    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.939 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.437    -0.502    ARM_comm_Inst/cl100m
    SLICE_X71Y50         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[93][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.123 r  ARM_comm_Inst/SettingBuffer_reg[93][1]/Q
                         net (fo=3, routed)           0.499     0.376    ARM_comm_Inst/CarryShift_b12[1]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_31/O
                         net (fo=1, routed)           0.000     0.481    ARM_comm_Inst/Unit_Delay58_out1_3_i_31_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.925 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14/CO[3]
                         net (fo=1, routed)           0.001     0.925    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.025 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.025    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.287 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_2/O[3]
                         net (fo=54, routed)          0.489     1.776    ARM_comm_Inst/Unit_Delay58_out1_3_reg[1]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.250     2.026 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_40/O
                         net (fo=1, routed)           0.376     2.403    ARM_comm_Inst/InvControlLoop_V40b_Inst/Data_Type_Conversion1_out1_6[0]
    SLICE_X73Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.883 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33/CO[3]
                         net (fo=1, routed)           0.001     2.883    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.981    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.161 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_27/O[0]
                         net (fo=6, routed)           0.627     3.788    InvControlLoop_V40b_Inst/Add6_out1_3[8]
    SLICE_X71Y51         LUT4 (Prop_lut4_I3_O)        0.249     4.037 r  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7/O
                         net (fo=1, routed)           0.000     4.037    InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     4.417 f  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_reg_i_2/CO[1]
                         net (fo=13, routed)          0.451     4.868    InvControlLoop_V40b_Inst/RO85_relop1
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.275     5.143 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4/O
                         net (fo=21, routed)          0.175     5.318    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.423 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3/O
                         net (fo=4, routed)           0.355     5.779    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I5_O)        0.105     5.884 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2/O
                         net (fo=2, routed)           0.372     6.255    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.584 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30_reg[7]_i_2/CO[3]
                         net (fo=12, routed)          0.869     7.453    InvControlLoop_V40b_Inst/Dy720_relop1
    SLICE_X67Y58         LUT3 (Prop_lut3_I0_O)        0.105     7.558 r  InvControlLoop_V40b_Inst/PWM5_DeadDly[7]_i_15__0/O
                         net (fo=2, routed)           0.243     7.801    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/p_54_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.105     7.906 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0/O
                         net (fo=1, routed)           0.461     8.367    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     8.895 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.895    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.073 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_4__0/O[0]
                         net (fo=3, routed)           0.515     9.588    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Add2_out1[5]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.238     9.826 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2/O
                         net (fo=1, routed)           0.112     9.937    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.105    10.042 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_2__0/O
                         net (fo=17, routed)          0.625    10.667    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/CT6_out1
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.105    10.772 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2/O
                         net (fo=1, routed)           0.000    10.772    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.104 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_3__0/CO[3]
                         net (fo=11, routed)          0.824    11.928    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Dy2_relop1
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.105    12.033 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWM6_DeadDly[7]_i_4__0_replica/O
                         net (fo=1, routed)           0.516    12.549    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWMB_Temp_6_repN
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105    12.654 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/State7_reg[14]_i_3/O
                         net (fo=1, routed)           0.507    13.161    InvControlLoop_V40b_Inst/APWMTime_V1_InstA/PWMBin_Err
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.105    13.266 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstA/State7_reg[14]_i_1/O
                         net (fo=4, routed)           0.240    13.507    PwmErrChk_INSTA/m_sel_r_reg_1[1]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.612 f  PwmErrChk_INSTA/checksta_i_15/O
                         net (fo=1, routed)           0.224    13.836    NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/Unit_Delay18_out1_reg
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.105    13.941 f  NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/checksta_i_8/O
                         net (fo=2, routed)           0.126    14.067    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta4
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.105    14.172 f  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta_i_5/O
                         net (fo=1, routed)           0.253    14.426    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FilberErr_reg
    SLICE_X59Y65         LUT5 (Prop_lut5_I3_O)        0.105    14.531 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3/O
                         net (fo=7, routed)           0.257    14.788    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.105    14.893 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode[2]_i_15/O
                         net (fo=11, routed)          0.372    15.264    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode_reg[1]_1
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.105    15.369 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[4]_i_63/O
                         net (fo=1, routed)           0.000    15.369    NEPCS_100_V01_PLD_Inst/StateOnCheck_CH8_V10_Inst/Unit_Delay20_out1_reg
    SLICE_X59Y67         MUXF7 (Prop_muxf7_I1_O)      0.182    15.551 r  NEPCS_100_V01_PLD_Inst/StateOnCheck_CH8_V10_Inst/DATA_Temp_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    15.551    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/StateLast1Code_reg[0]
    SLICE_X59Y67         MUXF8 (Prop_muxf8_I1_O)      0.079    15.630 r  NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/DATA_Temp_reg[4]_i_14/O
                         net (fo=1, routed)           0.335    15.965    NEPCS_100_V01_PLD_Inst/AverFilterP32Ch16_V10_Inst/Unit_Delay10_out1_reg
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.264    16.229 r  NEPCS_100_V01_PLD_Inst/AverFilterP32Ch16_V10_Inst/DATA_Temp[4]_i_5/O
                         net (fo=1, routed)           0.116    16.345    ARM_comm_Inst/FaultDramInstPWMW1/Unit_Delay30_out1_reg[9]
    SLICE_X57Y66         LUT5 (Prop_lut5_I2_O)        0.105    16.450 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[4]_i_2/O
                         net (fo=1, routed)           0.000    16.450    ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[4]_i_2_n_0
    SLICE_X57Y66         MUXF7 (Prop_muxf7_I0_O)      0.199    16.649 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.649    ARM_comm_Inst/FaultDramInstPWMW1_n_3
    SLICE_X57Y66         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)   10.000    10.000 r  
    T3                                                0.000    10.000 r  g_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    11.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.083     6.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     7.649    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.726 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.246     8.971    ARM_comm_Inst/cl100m
    SLICE_X57Y66         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[4]/C
                         clock pessimism              0.401     9.373    
                         clock uncertainty           -0.164     9.208    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)        0.060     9.268    ARM_comm_Inst/DATA_Temp_reg[4]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                         -16.649    
  -------------------------------------------------------------------
                         slack                                 -7.380    

Slack (VIOLATED) :        -7.380ns  (required time - arrival time)
  Source:                 ARM_comm_Inst/SettingBuffer_reg[93][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/DATA_Temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK200M rise@10.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        17.149ns  (logic 7.190ns (41.926%)  route 9.959ns (58.074%))
  Logic Levels:           36  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=3 LUT6=10 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 8.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.948    -3.460 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.440    -2.020    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.939 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.437    -0.502    ARM_comm_Inst/cl100m
    SLICE_X71Y50         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[93][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.123 r  ARM_comm_Inst/SettingBuffer_reg[93][1]/Q
                         net (fo=3, routed)           0.499     0.376    ARM_comm_Inst/CarryShift_b12[1]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_31/O
                         net (fo=1, routed)           0.000     0.481    ARM_comm_Inst/Unit_Delay58_out1_3_i_31_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.925 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14/CO[3]
                         net (fo=1, routed)           0.001     0.925    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.025 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.025    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.287 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_2/O[3]
                         net (fo=54, routed)          0.489     1.776    ARM_comm_Inst/Unit_Delay58_out1_3_reg[1]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.250     2.026 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_40/O
                         net (fo=1, routed)           0.376     2.403    ARM_comm_Inst/InvControlLoop_V40b_Inst/Data_Type_Conversion1_out1_6[0]
    SLICE_X73Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.883 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33/CO[3]
                         net (fo=1, routed)           0.001     2.883    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.981    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.161 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_27/O[0]
                         net (fo=6, routed)           0.627     3.788    InvControlLoop_V40b_Inst/Add6_out1_3[8]
    SLICE_X71Y51         LUT4 (Prop_lut4_I3_O)        0.249     4.037 r  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7/O
                         net (fo=1, routed)           0.000     4.037    InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     4.417 f  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_reg_i_2/CO[1]
                         net (fo=13, routed)          0.451     4.868    InvControlLoop_V40b_Inst/RO85_relop1
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.275     5.143 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4/O
                         net (fo=21, routed)          0.175     5.318    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.423 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3/O
                         net (fo=4, routed)           0.355     5.779    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I5_O)        0.105     5.884 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2/O
                         net (fo=2, routed)           0.372     6.255    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.584 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30_reg[7]_i_2/CO[3]
                         net (fo=12, routed)          0.869     7.453    InvControlLoop_V40b_Inst/Dy720_relop1
    SLICE_X67Y58         LUT3 (Prop_lut3_I0_O)        0.105     7.558 r  InvControlLoop_V40b_Inst/PWM5_DeadDly[7]_i_15__0/O
                         net (fo=2, routed)           0.243     7.801    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/p_54_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.105     7.906 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0/O
                         net (fo=1, routed)           0.461     8.367    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     8.895 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.895    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.073 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_4__0/O[0]
                         net (fo=3, routed)           0.515     9.588    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Add2_out1[5]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.238     9.826 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2/O
                         net (fo=1, routed)           0.112     9.937    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.105    10.042 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_2__0/O
                         net (fo=17, routed)          0.625    10.667    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/CT6_out1
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.105    10.772 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2/O
                         net (fo=1, routed)           0.000    10.772    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.104 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_3__0/CO[3]
                         net (fo=11, routed)          0.824    11.928    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Dy2_relop1
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.105    12.033 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWM6_DeadDly[7]_i_4__0_replica/O
                         net (fo=1, routed)           0.516    12.549    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWMB_Temp_6_repN
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105    12.654 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/State7_reg[14]_i_3/O
                         net (fo=1, routed)           0.507    13.161    InvControlLoop_V40b_Inst/APWMTime_V1_InstA/PWMBin_Err
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.105    13.266 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstA/State7_reg[14]_i_1/O
                         net (fo=4, routed)           0.240    13.507    PwmErrChk_INSTA/m_sel_r_reg_1[1]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.612 f  PwmErrChk_INSTA/checksta_i_15/O
                         net (fo=1, routed)           0.224    13.836    NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/Unit_Delay18_out1_reg
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.105    13.941 f  NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/checksta_i_8/O
                         net (fo=2, routed)           0.126    14.067    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta4
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.105    14.172 f  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta_i_5/O
                         net (fo=1, routed)           0.253    14.426    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FilberErr_reg
    SLICE_X59Y65         LUT5 (Prop_lut5_I3_O)        0.105    14.531 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3/O
                         net (fo=7, routed)           0.257    14.788    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I5_O)        0.105    14.893 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode[1]_i_4/O
                         net (fo=6, routed)           0.250    15.143    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode_reg[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.105    15.248 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[6]_i_61/O
                         net (fo=1, routed)           0.000    15.248    NEPCS_100_V01_PLD_Inst/IGBTErr_B3/signal1_4_reg
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I1_O)      0.182    15.430 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B3/DATA_Temp_reg[6]_i_30/O
                         net (fo=1, routed)           0.000    15.430    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/StateLast1Code_reg[2]
    SLICE_X56Y65         MUXF8 (Prop_muxf8_I1_O)      0.079    15.509 r  NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/DATA_Temp_reg[6]_i_13/O
                         net (fo=1, routed)           0.362    15.871    NEPCS_100_V01_PLD_Inst/AverFilterP32Ch16_V10_Inst/Unit_Delay14_out1_reg
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.264    16.135 r  NEPCS_100_V01_PLD_Inst/AverFilterP32Ch16_V10_Inst/DATA_Temp[6]_i_5/O
                         net (fo=1, routed)           0.229    16.364    ARM_comm_Inst/FaultDramInstPWMW1/Unit_Delay30_out1_reg[11]
    SLICE_X52Y65         LUT5 (Prop_lut5_I2_O)        0.105    16.469 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[6]_i_2/O
                         net (fo=1, routed)           0.000    16.469    ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[6]_i_2_n_0
    SLICE_X52Y65         MUXF7 (Prop_muxf7_I0_O)      0.178    16.647 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    16.647    ARM_comm_Inst/FaultDramInstPWMW1_n_2
    SLICE_X52Y65         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)   10.000    10.000 r  
    T3                                                0.000    10.000 r  g_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    11.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.083     6.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     7.649    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.726 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.245     8.970    ARM_comm_Inst/cl100m
    SLICE_X52Y65         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[6]/C
                         clock pessimism              0.401     9.372    
                         clock uncertainty           -0.164     9.207    
    SLICE_X52Y65         FDRE (Setup_fdre_C_D)        0.060     9.267    ARM_comm_Inst/DATA_Temp_reg[6]
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -16.647    
  -------------------------------------------------------------------
                         slack                                 -7.380    

Slack (VIOLATED) :        -7.290ns  (required time - arrival time)
  Source:                 ARM_comm_Inst/SettingBuffer_reg[93][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/DATA_Temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK200M rise@10.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 7.190ns (42.145%)  route 9.870ns (57.855%))
  Logic Levels:           36  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=3 LUT6=10 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 8.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.948    -3.460 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.440    -2.020    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.939 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.437    -0.502    ARM_comm_Inst/cl100m
    SLICE_X71Y50         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[93][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.123 r  ARM_comm_Inst/SettingBuffer_reg[93][1]/Q
                         net (fo=3, routed)           0.499     0.376    ARM_comm_Inst/CarryShift_b12[1]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_31/O
                         net (fo=1, routed)           0.000     0.481    ARM_comm_Inst/Unit_Delay58_out1_3_i_31_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.925 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14/CO[3]
                         net (fo=1, routed)           0.001     0.925    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.025 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.025    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.287 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_2/O[3]
                         net (fo=54, routed)          0.489     1.776    ARM_comm_Inst/Unit_Delay58_out1_3_reg[1]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.250     2.026 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_40/O
                         net (fo=1, routed)           0.376     2.403    ARM_comm_Inst/InvControlLoop_V40b_Inst/Data_Type_Conversion1_out1_6[0]
    SLICE_X73Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.883 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33/CO[3]
                         net (fo=1, routed)           0.001     2.883    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.981    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.161 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_27/O[0]
                         net (fo=6, routed)           0.627     3.788    InvControlLoop_V40b_Inst/Add6_out1_3[8]
    SLICE_X71Y51         LUT4 (Prop_lut4_I3_O)        0.249     4.037 r  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7/O
                         net (fo=1, routed)           0.000     4.037    InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     4.417 f  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_reg_i_2/CO[1]
                         net (fo=13, routed)          0.451     4.868    InvControlLoop_V40b_Inst/RO85_relop1
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.275     5.143 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4/O
                         net (fo=21, routed)          0.175     5.318    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.423 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3/O
                         net (fo=4, routed)           0.355     5.779    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I5_O)        0.105     5.884 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2/O
                         net (fo=2, routed)           0.372     6.255    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.584 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30_reg[7]_i_2/CO[3]
                         net (fo=12, routed)          0.869     7.453    InvControlLoop_V40b_Inst/Dy720_relop1
    SLICE_X67Y58         LUT3 (Prop_lut3_I0_O)        0.105     7.558 r  InvControlLoop_V40b_Inst/PWM5_DeadDly[7]_i_15__0/O
                         net (fo=2, routed)           0.243     7.801    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/p_54_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.105     7.906 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0/O
                         net (fo=1, routed)           0.461     8.367    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     8.895 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.895    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.073 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_4__0/O[0]
                         net (fo=3, routed)           0.515     9.588    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Add2_out1[5]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.238     9.826 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2/O
                         net (fo=1, routed)           0.112     9.937    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.105    10.042 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_2__0/O
                         net (fo=17, routed)          0.625    10.667    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/CT6_out1
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.105    10.772 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2/O
                         net (fo=1, routed)           0.000    10.772    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.104 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_3__0/CO[3]
                         net (fo=11, routed)          0.824    11.928    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Dy2_relop1
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.105    12.033 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWM6_DeadDly[7]_i_4__0_replica/O
                         net (fo=1, routed)           0.516    12.549    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWMB_Temp_6_repN
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105    12.654 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/State7_reg[14]_i_3/O
                         net (fo=1, routed)           0.507    13.161    InvControlLoop_V40b_Inst/APWMTime_V1_InstA/PWMBin_Err
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.105    13.266 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstA/State7_reg[14]_i_1/O
                         net (fo=4, routed)           0.240    13.507    PwmErrChk_INSTA/m_sel_r_reg_1[1]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.612 f  PwmErrChk_INSTA/checksta_i_15/O
                         net (fo=1, routed)           0.224    13.836    NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/Unit_Delay18_out1_reg
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.105    13.941 f  NEPCS_100_V01_PLD_Inst/FrequencyMonitor_V10_Inst/checksta_i_8/O
                         net (fo=2, routed)           0.126    14.067    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta4
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.105    14.172 f  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/checksta_i_5/O
                         net (fo=1, routed)           0.253    14.426    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FilberErr_reg
    SLICE_X59Y65         LUT5 (Prop_lut5_I3_O)        0.105    14.531 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3/O
                         net (fo=7, routed)           0.257    14.788    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/checksta_i_3_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I5_O)        0.105    14.893 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode[1]_i_4/O
                         net (fo=6, routed)           0.269    15.162    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/FSM_sequential_StateCode_reg[1]
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.105    15.267 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[7]_i_61/O
                         net (fo=1, routed)           0.000    15.267    NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp[7]_i_61_n_0
    SLICE_X55Y65         MUXF7 (Prop_muxf7_I1_O)      0.182    15.449 r  NEPCS_100_V01_PLD_Inst/IGBTErr_B4/DATA_Temp_reg[7]_i_30/O
                         net (fo=1, routed)           0.000    15.449    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/StateLast1Code_reg[3]
    SLICE_X55Y65         MUXF8 (Prop_muxf8_I1_O)      0.079    15.528 r  NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/DATA_Temp_reg[7]_i_13/O
                         net (fo=1, routed)           0.261    15.789    NEPCS_100_V01_PLD_Inst/AverFilterP32Ch16_V10_Inst/Unit_Delay16_out1_reg
    SLICE_X55Y66         LUT6 (Prop_lut6_I3_O)        0.264    16.053 r  NEPCS_100_V01_PLD_Inst/AverFilterP32Ch16_V10_Inst/DATA_Temp[7]_i_5/O
                         net (fo=1, routed)           0.222    16.275    ARM_comm_Inst/FaultDramInstPWMW1/Unit_Delay30_out1_reg[12]
    SLICE_X53Y66         LUT5 (Prop_lut5_I2_O)        0.105    16.380 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[7]_i_2/O
                         net (fo=1, routed)           0.000    16.380    ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[7]_i_2_n_0
    SLICE_X53Y66         MUXF7 (Prop_muxf7_I0_O)      0.178    16.558 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    16.558    ARM_comm_Inst/FaultDramInstPWMW1_n_1
    SLICE_X53Y66         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)   10.000    10.000 r  
    T3                                                0.000    10.000 r  g_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    11.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.083     6.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     7.649    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.726 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.245     8.970    ARM_comm_Inst/cl100m
    SLICE_X53Y66         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[7]/C
                         clock pessimism              0.401     9.372    
                         clock uncertainty           -0.164     9.207    
    SLICE_X53Y66         FDRE (Setup_fdre_C_D)        0.060     9.267    ARM_comm_Inst/DATA_Temp_reg[7]
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -16.558    
  -------------------------------------------------------------------
                         slack                                 -7.290    

Slack (VIOLATED) :        -6.271ns  (required time - arrival time)
  Source:                 ARM_comm_Inst/SettingBuffer_reg[93][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/DATA_Temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK200M rise@10.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        16.016ns  (logic 6.711ns (41.901%)  route 9.305ns (58.099%))
  Logic Levels:           32  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.026ns = ( 8.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.948    -3.460 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.440    -2.020    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.939 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.437    -0.502    ARM_comm_Inst/cl100m
    SLICE_X71Y50         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[93][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.123 r  ARM_comm_Inst/SettingBuffer_reg[93][1]/Q
                         net (fo=3, routed)           0.499     0.376    ARM_comm_Inst/CarryShift_b12[1]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_31/O
                         net (fo=1, routed)           0.000     0.481    ARM_comm_Inst/Unit_Delay58_out1_3_i_31_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.925 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14/CO[3]
                         net (fo=1, routed)           0.001     0.925    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.025 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.025    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.287 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_2/O[3]
                         net (fo=54, routed)          0.489     1.776    ARM_comm_Inst/Unit_Delay58_out1_3_reg[1]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.250     2.026 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_40/O
                         net (fo=1, routed)           0.376     2.403    ARM_comm_Inst/InvControlLoop_V40b_Inst/Data_Type_Conversion1_out1_6[0]
    SLICE_X73Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.883 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33/CO[3]
                         net (fo=1, routed)           0.001     2.883    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.981    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.161 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_27/O[0]
                         net (fo=6, routed)           0.627     3.788    InvControlLoop_V40b_Inst/Add6_out1_3[8]
    SLICE_X71Y51         LUT4 (Prop_lut4_I3_O)        0.249     4.037 r  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7/O
                         net (fo=1, routed)           0.000     4.037    InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     4.417 f  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_reg_i_2/CO[1]
                         net (fo=13, routed)          0.451     4.868    InvControlLoop_V40b_Inst/RO85_relop1
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.275     5.143 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4/O
                         net (fo=21, routed)          0.175     5.318    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.423 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3/O
                         net (fo=4, routed)           0.355     5.779    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I5_O)        0.105     5.884 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2/O
                         net (fo=2, routed)           0.372     6.255    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.584 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30_reg[7]_i_2/CO[3]
                         net (fo=12, routed)          0.869     7.453    InvControlLoop_V40b_Inst/Dy720_relop1
    SLICE_X67Y58         LUT3 (Prop_lut3_I0_O)        0.105     7.558 r  InvControlLoop_V40b_Inst/PWM5_DeadDly[7]_i_15__0/O
                         net (fo=2, routed)           0.243     7.801    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/p_54_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.105     7.906 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0/O
                         net (fo=1, routed)           0.461     8.367    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     8.895 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.895    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.073 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_4__0/O[0]
                         net (fo=3, routed)           0.515     9.588    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Add2_out1[5]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.238     9.826 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2/O
                         net (fo=1, routed)           0.112     9.937    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.105    10.042 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_2__0/O
                         net (fo=17, routed)          0.625    10.667    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/CT6_out1
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.105    10.772 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2/O
                         net (fo=1, routed)           0.000    10.772    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.104 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_3__0/CO[3]
                         net (fo=11, routed)          0.824    11.928    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Dy2_relop1
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.105    12.033 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWM6_DeadDly[7]_i_4__0_replica/O
                         net (fo=1, routed)           0.516    12.549    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWMB_Temp_6_repN
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105    12.654 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/State7_reg[14]_i_3/O
                         net (fo=1, routed)           0.507    13.161    InvControlLoop_V40b_Inst/APWMTime_V1_InstA/PWMBin_Err
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.105    13.266 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstA/State7_reg[14]_i_1/O
                         net (fo=4, routed)           0.134    13.401    PwmErrChk_INSTA/m_sel_r_reg_1[1]
    SLICE_X61Y62         LUT5 (Prop_lut5_I1_O)        0.105    13.506 r  PwmErrChk_INSTA/State4_reg[15]_i_1/O
                         net (fo=2, routed)           0.125    13.631    ARM_comm_Inst/SettingBuffer_reg[112][9]_0[0]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.105    13.736 r  ARM_comm_Inst/DATA_Temp[15]_i_107/O
                         net (fo=1, routed)           0.336    14.072    ARM_comm_Inst/DATA_Temp[15]_i_107_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.177 r  ARM_comm_Inst/DATA_Temp[15]_i_59/O
                         net (fo=1, routed)           0.229    14.406    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/Unit_Delay25_out1_reg
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.105    14.511 r  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/DATA_Temp[15]_i_30/O
                         net (fo=1, routed)           0.232    14.743    ARM_comm_Inst/FaultDramInstPWMW1/Unit_Delay25_out1_reg
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.105    14.848 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[15]_i_16/O
                         net (fo=1, routed)           0.000    14.848    ARM_comm_Inst/DramInst8/PWM_FaultRD_ADD_reg[15]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I1_O)      0.182    15.030 r  ARM_comm_Inst/DramInst8/DATA_Temp_reg[15]_i_8/O
                         net (fo=1, routed)           0.232    15.262    ARM_comm_Inst/DramInst8/DATA_Temp_reg[15]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.252    15.514 r  ARM_comm_Inst/DramInst8/DATA_Temp[15]_i_2/O
                         net (fo=1, routed)           0.000    15.514    ARM_comm_Inst/DramInst8_n_0
    SLICE_X60Y62         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)   10.000    10.000 r  
    T3                                                0.000    10.000 r  g_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    11.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.083     6.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     7.649    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.726 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.249     8.974    ARM_comm_Inst/cl100m
    SLICE_X60Y62         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[15]/C
                         clock pessimism              0.401     9.376    
                         clock uncertainty           -0.164     9.211    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)        0.032     9.243    ARM_comm_Inst/DATA_Temp_reg[15]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                 -6.271    

Slack (VIOLATED) :        -6.215ns  (required time - arrival time)
  Source:                 ARM_comm_Inst/SettingBuffer_reg[93][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/DATA_Temp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK200M rise@10.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        15.960ns  (logic 6.848ns (42.906%)  route 9.112ns (57.094%))
  Logic Levels:           31  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.026ns = ( 8.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.948    -3.460 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.440    -2.020    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.939 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.437    -0.502    ARM_comm_Inst/cl100m
    SLICE_X71Y50         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[93][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.123 r  ARM_comm_Inst/SettingBuffer_reg[93][1]/Q
                         net (fo=3, routed)           0.499     0.376    ARM_comm_Inst/CarryShift_b12[1]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_31/O
                         net (fo=1, routed)           0.000     0.481    ARM_comm_Inst/Unit_Delay58_out1_3_i_31_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.925 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14/CO[3]
                         net (fo=1, routed)           0.001     0.925    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_14_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.025 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.025    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_4_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.287 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_2/O[3]
                         net (fo=54, routed)          0.489     1.776    ARM_comm_Inst/Unit_Delay58_out1_3_reg[1]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.250     2.026 r  ARM_comm_Inst/Unit_Delay58_out1_3_i_40/O
                         net (fo=1, routed)           0.376     2.403    ARM_comm_Inst/InvControlLoop_V40b_Inst/Data_Type_Conversion1_out1_6[0]
    SLICE_X73Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.883 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33/CO[3]
                         net (fo=1, routed)           0.001     2.883    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_33_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.981    ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_28_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.161 r  ARM_comm_Inst/Unit_Delay58_out1_3_reg_i_27/O[0]
                         net (fo=6, routed)           0.627     3.788    InvControlLoop_V40b_Inst/Add6_out1_3[8]
    SLICE_X71Y51         LUT4 (Prop_lut4_I3_O)        0.249     4.037 r  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7/O
                         net (fo=1, routed)           0.000     4.037    InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     4.417 f  InvControlLoop_V40b_Inst/Unit_Delay60_out1_2_reg_i_2/CO[1]
                         net (fo=13, routed)          0.451     4.868    InvControlLoop_V40b_Inst/RO85_relop1
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.275     5.143 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4/O
                         net (fo=21, routed)          0.175     5.318    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_4_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.423 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3/O
                         net (fo=4, routed)           0.355     5.779    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[7]_i_3_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I5_O)        0.105     5.884 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2/O
                         net (fo=2, routed)           0.372     6.255    InvControlLoop_V40b_Inst/Unit_Delay1_out1_30[5]_i_2_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.584 r  InvControlLoop_V40b_Inst/Unit_Delay1_out1_30_reg[7]_i_2/CO[3]
                         net (fo=12, routed)          0.869     7.453    InvControlLoop_V40b_Inst/Dy720_relop1
    SLICE_X67Y58         LUT3 (Prop_lut3_I0_O)        0.105     7.558 r  InvControlLoop_V40b_Inst/PWM5_DeadDly[7]_i_15__0/O
                         net (fo=2, routed)           0.243     7.801    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/p_54_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.105     7.906 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0/O
                         net (fo=1, routed)           0.461     8.367    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[4]_i_7__0_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     8.895 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.895    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[4]_i_2__0_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.073 f  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_4__0/O[0]
                         net (fo=3, routed)           0.515     9.588    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Add2_out1[5]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.238     9.826 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2/O
                         net (fo=1, routed)           0.112     9.937    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_5__2_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.105    10.042 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_2__0/O
                         net (fo=17, routed)          0.625    10.667    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/CT6_out1
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.105    10.772 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2/O
                         net (fo=1, routed)           0.000    10.772    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1[7]_i_8__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.104 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Unit_Delay4_out1_reg[7]_i_3__0/CO[3]
                         net (fo=11, routed)          0.824    11.928    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/Dy2_relop1
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.105    12.033 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWM6_DeadDly[7]_i_4__0_replica/O
                         net (fo=1, routed)           0.516    12.549    InvControlLoop_V40b_Inst/APWMTime_V1_InstB/PWMB_Temp_6_repN
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105    12.654 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstB/State7_reg[14]_i_3/O
                         net (fo=1, routed)           0.507    13.161    InvControlLoop_V40b_Inst/APWMTime_V1_InstA/PWMBin_Err
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.105    13.266 r  InvControlLoop_V40b_Inst/APWMTime_V1_InstA/State7_reg[14]_i_1/O
                         net (fo=4, routed)           0.389    13.655    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/PWM5out_reg[2]
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.105    13.760 r  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/DATA_Temp[14]_i_83/O
                         net (fo=1, routed)           0.000    13.760    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/DATA_Temp[14]_i_83_n_0
    SLICE_X56Y62         MUXF7 (Prop_muxf7_I0_O)      0.178    13.938 r  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/DATA_Temp_reg[14]_i_42/O
                         net (fo=1, routed)           0.234    14.172    NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/DATA_Temp_reg[14]_i_42_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.252    14.424 r  NEPCS_100_V01_PLD_Inst/BitFilter_V11_Inst/DATA_Temp[14]_i_17/O
                         net (fo=1, routed)           0.239    14.663    ARM_comm_Inst/FaultDramInstPWMW1/Unit_Delay31_out1_reg
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.105    14.768 r  ARM_comm_Inst/FaultDramInstPWMW1/DATA_Temp[14]_i_7/O
                         net (fo=1, routed)           0.000    14.768    ARM_comm_Inst/DramInst8/FIFO_Read_Akn_r_reg
    SLICE_X60Y63         MUXF7 (Prop_muxf7_I1_O)      0.206    14.974 r  ARM_comm_Inst/DramInst8/DATA_Temp_reg[14]_i_3/O
                         net (fo=1, routed)           0.234    15.208    ARM_comm_Inst/DramInst8/DATA_Temp_reg[14]_i_3_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.250    15.458 r  ARM_comm_Inst/DramInst8/DATA_Temp[14]_i_1/O
                         net (fo=1, routed)           0.000    15.458    ARM_comm_Inst/DramInst8_n_1
    SLICE_X60Y62         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)   10.000    10.000 r  
    T3                                                0.000    10.000 r  g_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    11.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.083     6.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     7.649    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.726 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        1.249     8.974    ARM_comm_Inst/cl100m
    SLICE_X60Y62         FDRE                                         r  ARM_comm_Inst/DATA_Temp_reg[14]/C
                         clock pessimism              0.401     9.376    
                         clock uncertainty           -0.164     9.211    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)        0.032     9.243    ARM_comm_Inst/DATA_Temp_reg[14]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -6.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/FSMC_DATA_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/FSMC_DATA_CHK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK200M rise@0.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (63.963%)  route 0.079ns (36.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.672 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.177    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.151 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.599    -0.552    ARM_comm_Inst/cl100m
    SLICE_X1Y91          FDRE                                         r  ARM_comm_Inst/FSMC_DATA_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ARM_comm_Inst/FSMC_DATA_r1_reg[10]/Q
                         net (fo=4, routed)           0.079    -0.332    ARM_comm_Inst/p_2_in[10]
    SLICE_X0Y91          FDRE                                         r  ARM_comm_Inst/FSMC_DATA_CHK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.229 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.689    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.660 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.871    -0.789    ARM_comm_Inst/cl100m
    SLICE_X0Y91          FDRE                                         r  ARM_comm_Inst/FSMC_DATA_CHK_reg[2]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.047    -0.492    ARM_comm_Inst/FSMC_DATA_CHK_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/FSMC_DATA_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/FSMC_DATA_CHK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK200M rise@0.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.879%)  route 0.080ns (36.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.672 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.177    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.151 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.599    -0.552    ARM_comm_Inst/cl100m
    SLICE_X1Y91          FDRE                                         r  ARM_comm_Inst/FSMC_DATA_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ARM_comm_Inst/FSMC_DATA_r1_reg[8]/Q
                         net (fo=4, routed)           0.080    -0.332    ARM_comm_Inst/p_2_in[8]
    SLICE_X0Y91          FDRE                                         r  ARM_comm_Inst/FSMC_DATA_CHK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.229 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.689    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.660 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.871    -0.789    ARM_comm_Inst/cl100m
    SLICE_X0Y91          FDRE                                         r  ARM_comm_Inst/FSMC_DATA_CHK_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.046    -0.493    ARM_comm_Inst/FSMC_DATA_CHK_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/FSMC_DATA_CHK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/SettingBuffer_reg[206][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK200M rise@0.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.218%)  route 0.326ns (71.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.672 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.177    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.151 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.599    -0.552    ARM_comm_Inst/cl100m
    SLICE_X0Y92          FDRE                                         r  ARM_comm_Inst/FSMC_DATA_CHK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ARM_comm_Inst/FSMC_DATA_CHK_reg[8]/Q
                         net (fo=260, routed)         0.326    -0.099    ARM_comm_Inst/Q[8]
    SLICE_X4Y100         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[206][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.229 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.689    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.660 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.869    -0.791    ARM_comm_Inst/cl100m
    SLICE_X4Y100         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[206][8]/C
                         clock pessimism              0.509    -0.281    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.019    -0.262    ARM_comm_Inst/SettingBuffer_reg[206][8]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/FSMC_DATA_CHK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/SettingBuffer_reg[205][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK200M rise@0.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.267%)  route 0.325ns (71.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.672 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.177    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.151 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.599    -0.552    ARM_comm_Inst/cl100m
    SLICE_X0Y91          FDRE                                         r  ARM_comm_Inst/FSMC_DATA_CHK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ARM_comm_Inst/FSMC_DATA_CHK_reg[5]/Q
                         net (fo=281, routed)         0.325    -0.099    ARM_comm_Inst/Q[5]
    SLICE_X4Y103         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[205][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.229 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.689    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.660 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.868    -0.792    ARM_comm_Inst/cl100m
    SLICE_X4Y103         FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[205][5]/C
                         clock pessimism              0.509    -0.282    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.017    -0.265    ARM_comm_Inst/SettingBuffer_reg[205][5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/FSMC_ADD_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/FSMC_ADD_CHK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK200M rise@0.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.440%)  route 0.123ns (46.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.672 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.177    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.151 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.592    -0.559    ARM_comm_Inst/cl100m
    SLICE_X0Y69          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  ARM_comm_Inst/FSMC_ADD_r1_reg[7]/Q
                         net (fo=3, routed)           0.123    -0.295    ARM_comm_Inst/FSMC_ADD_r1_reg_n_0_[7]
    SLICE_X1Y68          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_CHK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.229 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.689    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.660 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.863    -0.797    ARM_comm_Inst/cl100m
    SLICE_X1Y68          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_CHK_reg[7]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.076    -0.468    ARM_comm_Inst/FSMC_ADD_CHK_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/FSMC_ADD_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/FSMC_ADD_CHK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK200M rise@0.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.672 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.177    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.151 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.592    -0.559    ARM_comm_Inst/cl100m
    SLICE_X1Y69          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  ARM_comm_Inst/FSMC_ADD_r1_reg[1]/Q
                         net (fo=3, routed)           0.116    -0.302    ARM_comm_Inst/FSMC_ADD_r1_reg_n_0_[1]
    SLICE_X1Y70          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_CHK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.229 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.689    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.660 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.861    -0.799    ARM_comm_Inst/cl100m
    SLICE_X1Y70          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_CHK_reg[1]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.070    -0.476    ARM_comm_Inst/FSMC_ADD_CHK_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/FSMC_ADD_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/FSMC_ADD_CHK_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK200M rise@0.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.059%)  route 0.125ns (46.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.672 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.177    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.151 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.592    -0.559    ARM_comm_Inst/cl100m
    SLICE_X0Y69          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  ARM_comm_Inst/FSMC_ADD_r1_reg[8]/Q
                         net (fo=3, routed)           0.125    -0.294    ARM_comm_Inst/FSMC_ADD_r1_reg_n_0_[8]
    SLICE_X1Y70          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_CHK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.229 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.689    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.660 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.861    -0.799    ARM_comm_Inst/cl100m
    SLICE_X1Y70          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_CHK_reg[8]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.072    -0.474    ARM_comm_Inst/FSMC_ADD_CHK_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/FSMC_DATA_CHK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/SettingBuffer_reg[61][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK200M rise@0.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.774%)  route 0.148ns (51.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.672 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.177    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.151 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.599    -0.552    ARM_comm_Inst/cl100m
    SLICE_X0Y92          FDRE                                         r  ARM_comm_Inst/FSMC_DATA_CHK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ARM_comm_Inst/FSMC_DATA_CHK_reg[10]/Q
                         net (fo=261, routed)         0.148    -0.263    ARM_comm_Inst/Q[10]
    SLICE_X5Y92          FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[61][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.229 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.689    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.660 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.870    -0.790    ARM_comm_Inst/cl100m
    SLICE_X5Y92          FDRE                                         r  ARM_comm_Inst/SettingBuffer_reg[61][10]/C
                         clock pessimism              0.275    -0.515    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.070    -0.445    ARM_comm_Inst/SettingBuffer_reg[61][10]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/FSMC_ADD_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/FSMC_ADD_CHK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK200M rise@0.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.672 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.177    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.151 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.592    -0.559    ARM_comm_Inst/cl100m
    SLICE_X0Y69          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  ARM_comm_Inst/FSMC_ADD_r1_reg[0]/Q
                         net (fo=4, routed)           0.125    -0.293    ARM_comm_Inst/FSMC_ADD_r1_reg_n_0_[0]
    SLICE_X1Y68          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_CHK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.229 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.689    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.660 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.863    -0.797    ARM_comm_Inst/cl100m
    SLICE_X1Y68          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_CHK_reg[0]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.066    -0.478    ARM_comm_Inst/FSMC_ADD_CHK_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/FSMC_ADD_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARM_comm_Inst/FSMC_ADD_CHK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK200M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK200M rise@0.000ns - CLK200M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.216%)  route 0.108ns (39.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.672 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.177    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.151 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.594    -0.557    ARM_comm_Inst/cl100m
    SLICE_X2Y67          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  ARM_comm_Inst/FSMC_ADD_r1_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.285    ARM_comm_Inst/FSMC_ADD_r1_reg_n_0_[4]
    SLICE_X1Y67          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_CHK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK200M rise edge)    0.000     0.000 r  
    T3                                                0.000     0.000 r  g_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.229 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.689    mmcm0_inst/inst/cl100m_mmcm0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.660 r  mmcm0_inst/inst/clkout2_buf/O
                         net (fo=4354, routed)        0.864    -0.796    ARM_comm_Inst/cl100m
    SLICE_X1Y67          FDRE                                         r  ARM_comm_Inst/FSMC_ADD_CHK_reg[4]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.066    -0.477    ARM_comm_Inst/FSMC_ADD_CHK_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK200M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    mmcm0_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y51     ARM_comm_Inst/SettingBuffer_reg[93][0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y84     ARM_comm_Inst/DATA_Temp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y72     ARM_comm_Inst/DATA_Temp_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y68     ARM_comm_Inst/DATA_Temp_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y67     ARM_comm_Inst/DATA_Temp_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y69     ARM_comm_Inst/DATA_Temp_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y62     ARM_comm_Inst/DATA_Temp_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y62     ARM_comm_Inst/DATA_Temp_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68     ARM_comm_Inst/RD_ADD_reg[0]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68     ARM_comm_Inst/RD_ADD_reg[0]_rep__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68     ARM_comm_Inst/RD_ADD_reg[4]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68     ARM_comm_Inst/RD_ADD_reg[4]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y68     ARM_comm_Inst/SettingBuffer_reg[112][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y68     ARM_comm_Inst/SettingBuffer_reg[112][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y120    ARM_comm_Inst/SettingBuffer_reg[123][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y120    ARM_comm_Inst/SettingBuffer_reg[123][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      ARM_comm_Inst/SettingBuffer_reg[145][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y61      ARM_comm_Inst/SettingBuffer_reg[146][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y72     ARM_comm_Inst/DATA_Temp_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68     ARM_comm_Inst/DATA_Temp_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y72     ARM_comm_Inst/DATA_Temp_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84     ARM_comm_Inst/DATA_Temp_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y70     ARM_comm_Inst/DATA_Temp_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y67      ARM_comm_Inst/FSMC_ADD_CHK_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67      ARM_comm_Inst/FSMC_ADD_r1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y48     ARM_comm_Inst/FSMC_ADD_r1_reg[9]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y48     ARM_comm_Inst/FSMC_ADD_r1_reg[9]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90      ARM_comm_Inst/FSMC_DATA_CHK254_L8_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK25M
  To Clock:  CLK25M

Setup :            0  Failing Endpoints,  Worst Slack        2.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        37.241ns  (logic 16.058ns (43.119%)  route 21.183ns (56.881%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 59.203 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 19.565 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.504    19.565    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/clk25m
    SLICE_X67Y36         FDRE                                         r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.379    19.944 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/Q
                         net (fo=14, routed)          0.811    20.755    LvrtIq_VZ6T_inst/I_lim_s12[2]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.105    20.860 r  LvrtIq_VZ6T_inst/TxBuf8[7]_i_138/O
                         net (fo=1, routed)           0.000    20.860    LvrtIq_VZ6T_inst/TxBuf8[7]_i_138_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.317 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    21.317    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.415 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_80/CO[3]
                         net (fo=42, routed)          1.048    22.463    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_0[0]
    SLICE_X66Y34         LUT3 (Prop_lut3_I2_O)        0.118    22.581 f  LvrtIq_VZ6T_inst/TxBuf8[7]_i_140/O
                         net (fo=2, routed)           0.457    23.038    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Switch41_out1_6[3]
    SLICE_X68Y33         LUT6 (Prop_lut6_I4_O)        0.283    23.321 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122/O
                         net (fo=1, routed)           0.366    23.687    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.005 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    24.005    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.103 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_79/CO[3]
                         net (fo=20, routed)          1.354    25.458    LvrtIq_VZ6T_inst/s1z1_out1_5_reg[24]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105    25.563 r  LvrtIq_VZ6T_inst/TxBuf8[3]_i_6/O
                         net (fo=1, routed)           0.000    25.563    LvrtIq_VZ6T_inst/TxBuf8[3]_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    25.895 r  LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.895    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.993 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.993    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.091 r  LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.091    LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.291 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_76/O[2]
                         net (fo=4, routed)           0.757    27.048    NEPCS_100_V01_PLD_Inst/Add16_3_out1[14]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.253    27.301 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64/O
                         net (fo=1, routed)           0.000    27.301    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.633 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_25/CO[3]
                         net (fo=33, routed)          1.022    28.655    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO63_relop1
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.127    28.782 f  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92/O
                         net (fo=2, routed)           0.581    29.363    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I4_O)        0.268    29.631 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70/O
                         net (fo=1, routed)           0.387    30.017    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    30.435 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.435    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.533 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_23/CO[3]
                         net (fo=12, routed)          1.092    31.625    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO13_relop1
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.105    31.730 r  NEPCS_100_V01_PLD_Inst/TxBuf8[3]_i_4/O
                         net (fo=5, routed)           0.625    32.355    NEPCS_100_V01_PLD_Inst/S12_1_out1_1[3]
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.105    32.460 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32/O
                         net (fo=1, routed)           0.000    32.460    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.904 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.904    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.035 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_4/CO[1]
                         net (fo=13, routed)          0.435    33.470    LvrtIq_VZ6T_inst/CO[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.277    33.747 r  LvrtIq_VZ6T_inst/TxBuf8[1]_i_2/O
                         net (fo=8, routed)           0.820    34.567    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[7]_i_12_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    35.124 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[7]_i_7/O[2]
                         net (fo=2, routed)           0.701    35.824    LvrtIq_VZ6T_inst/Abs5_y0[3]
    SLICE_X70Y30         LUT3 (Prop_lut3_I1_O)        0.264    36.088 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_72/O
                         net (fo=2, routed)           0.378    36.467    LvrtIq_VZ6T_inst/Abs5_out1[3]
    SLICE_X68Y29         LUT6 (Prop_lut6_I4_O)        0.264    36.731 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46/O
                         net (fo=1, routed)           0.561    37.292    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    37.722 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.722    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.853 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_4/CO[1]
                         net (fo=124, routed)         0.769    38.622    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[0][0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.277    38.899 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29/O
                         net (fo=1, routed)           0.000    38.899    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.343 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.343    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    39.534 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_7/CO[2]
                         net (fo=36, routed)          0.569    40.103    LvrtIq_VZ6T_inst/RO68_relop1
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.255    40.358 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43/O
                         net (fo=1, routed)           0.352    40.709    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.267    40.976 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32/O
                         net (fo=1, routed)           0.525    41.501    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    41.830 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.830    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    42.020 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_8/CO[2]
                         net (fo=12, routed)          0.403    42.423    LvrtIq_VZ6T_inst/RO18_relop1
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.261    42.684 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4/O
                         net (fo=1, routed)           0.000    42.684    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.141 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.141    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    43.416 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[7]_i_1/O[3]
                         net (fo=2, routed)           1.297    44.713    InvControlLoop_V40b_Inst/Iqn_ref20[7]
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.257    44.970 r  InvControlLoop_V40b_Inst/Unit_Delay23_out1_2[7]_i_24/O
                         net (fo=13, routed)          0.935    45.905    InvControlLoop_V40b_Inst/Iqn_ref_in_b12[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.105    46.010 r  InvControlLoop_V40b_Inst/Product_out1_1_i_263/O
                         net (fo=1, routed)           0.000    46.010    InvControlLoop_V40b_Inst/s_314[7]
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    46.188 r  InvControlLoop_V40b_Inst/Product_out1_1_i_193/O
                         net (fo=1, routed)           0.453    46.641    InvControlLoop_V40b_Inst/s_315[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.252    46.893 r  InvControlLoop_V40b_Inst/Product_out1_1_i_121/O
                         net (fo=1, routed)           0.331    47.224    InvControlLoop_V40b_Inst/s_316[7]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.105    47.329 r  InvControlLoop_V40b_Inst/Product_out1_1_i_46/O
                         net (fo=1, routed)           0.000    47.329    InvControlLoop_V40b_Inst/s_317[7]
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    47.507 r  InvControlLoop_V40b_Inst/Product_out1_1_i_5/O
                         net (fo=1, routed)           0.594    48.101    InvControlLoop_V40b_Inst/B[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      3.212    51.313 f  InvControlLoop_V40b_Inst/Product_out1_1/P[23]
                         net (fo=12, routed)          0.689    52.002    InvControlLoop_V40b_Inst/Data_Type_S10_out1_1[12]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.105    52.107 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29/O
                         net (fo=1, routed)           0.000    52.107    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    52.551 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.551    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.651 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_4/CO[3]
                         net (fo=33, routed)          0.968    53.620    InvControlLoop_V40b_Inst/RO113_relop1
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.105    53.725 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42/O
                         net (fo=1, routed)           0.000    53.725    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.182 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.182    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.280 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.280    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.378 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.378    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.594 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_3/CO[0]
                         net (fo=12, routed)          0.747    55.341    InvControlLoop_V40b_Inst/RO122_relop1
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.309    55.650 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_2/O
                         net (fo=16, routed)          1.157    56.806    InvControlLoop_V40b_Inst/Data_Type_S8_out1_1[11]
    SLICE_X1Y13          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.477    59.203    InvControlLoop_V40b_Inst/clk25m
    SLICE_X1Y13          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[11]/C
                         clock pessimism              0.348    59.551    
                         clock uncertainty           -0.237    59.314    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)       -0.079    59.235    InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[11]
  -------------------------------------------------------------------
                         required time                         59.235    
                         arrival time                         -56.806    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        37.252ns  (logic 16.058ns (43.107%)  route 21.194ns (56.893%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 59.204 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 19.565 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.504    19.565    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/clk25m
    SLICE_X67Y36         FDRE                                         r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.379    19.944 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/Q
                         net (fo=14, routed)          0.811    20.755    LvrtIq_VZ6T_inst/I_lim_s12[2]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.105    20.860 r  LvrtIq_VZ6T_inst/TxBuf8[7]_i_138/O
                         net (fo=1, routed)           0.000    20.860    LvrtIq_VZ6T_inst/TxBuf8[7]_i_138_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.317 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    21.317    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.415 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_80/CO[3]
                         net (fo=42, routed)          1.048    22.463    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_0[0]
    SLICE_X66Y34         LUT3 (Prop_lut3_I2_O)        0.118    22.581 f  LvrtIq_VZ6T_inst/TxBuf8[7]_i_140/O
                         net (fo=2, routed)           0.457    23.038    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Switch41_out1_6[3]
    SLICE_X68Y33         LUT6 (Prop_lut6_I4_O)        0.283    23.321 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122/O
                         net (fo=1, routed)           0.366    23.687    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.005 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    24.005    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.103 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_79/CO[3]
                         net (fo=20, routed)          1.354    25.458    LvrtIq_VZ6T_inst/s1z1_out1_5_reg[24]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105    25.563 r  LvrtIq_VZ6T_inst/TxBuf8[3]_i_6/O
                         net (fo=1, routed)           0.000    25.563    LvrtIq_VZ6T_inst/TxBuf8[3]_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    25.895 r  LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.895    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.993 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.993    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.091 r  LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.091    LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.291 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_76/O[2]
                         net (fo=4, routed)           0.757    27.048    NEPCS_100_V01_PLD_Inst/Add16_3_out1[14]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.253    27.301 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64/O
                         net (fo=1, routed)           0.000    27.301    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.633 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_25/CO[3]
                         net (fo=33, routed)          1.022    28.655    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO63_relop1
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.127    28.782 f  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92/O
                         net (fo=2, routed)           0.581    29.363    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I4_O)        0.268    29.631 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70/O
                         net (fo=1, routed)           0.387    30.017    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    30.435 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.435    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.533 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_23/CO[3]
                         net (fo=12, routed)          1.092    31.625    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO13_relop1
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.105    31.730 r  NEPCS_100_V01_PLD_Inst/TxBuf8[3]_i_4/O
                         net (fo=5, routed)           0.625    32.355    NEPCS_100_V01_PLD_Inst/S12_1_out1_1[3]
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.105    32.460 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32/O
                         net (fo=1, routed)           0.000    32.460    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.904 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.904    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.035 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_4/CO[1]
                         net (fo=13, routed)          0.435    33.470    LvrtIq_VZ6T_inst/CO[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.277    33.747 r  LvrtIq_VZ6T_inst/TxBuf8[1]_i_2/O
                         net (fo=8, routed)           0.820    34.567    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[7]_i_12_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    35.124 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[7]_i_7/O[2]
                         net (fo=2, routed)           0.701    35.824    LvrtIq_VZ6T_inst/Abs5_y0[3]
    SLICE_X70Y30         LUT3 (Prop_lut3_I1_O)        0.264    36.088 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_72/O
                         net (fo=2, routed)           0.378    36.467    LvrtIq_VZ6T_inst/Abs5_out1[3]
    SLICE_X68Y29         LUT6 (Prop_lut6_I4_O)        0.264    36.731 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46/O
                         net (fo=1, routed)           0.561    37.292    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    37.722 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.722    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.853 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_4/CO[1]
                         net (fo=124, routed)         0.769    38.622    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[0][0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.277    38.899 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29/O
                         net (fo=1, routed)           0.000    38.899    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.343 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.343    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    39.534 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_7/CO[2]
                         net (fo=36, routed)          0.569    40.103    LvrtIq_VZ6T_inst/RO68_relop1
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.255    40.358 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43/O
                         net (fo=1, routed)           0.352    40.709    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.267    40.976 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32/O
                         net (fo=1, routed)           0.525    41.501    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    41.830 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.830    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    42.020 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_8/CO[2]
                         net (fo=12, routed)          0.403    42.423    LvrtIq_VZ6T_inst/RO18_relop1
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.261    42.684 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4/O
                         net (fo=1, routed)           0.000    42.684    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.141 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.141    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    43.416 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[7]_i_1/O[3]
                         net (fo=2, routed)           1.297    44.713    InvControlLoop_V40b_Inst/Iqn_ref20[7]
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.257    44.970 r  InvControlLoop_V40b_Inst/Unit_Delay23_out1_2[7]_i_24/O
                         net (fo=13, routed)          0.935    45.905    InvControlLoop_V40b_Inst/Iqn_ref_in_b12[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.105    46.010 r  InvControlLoop_V40b_Inst/Product_out1_1_i_263/O
                         net (fo=1, routed)           0.000    46.010    InvControlLoop_V40b_Inst/s_314[7]
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    46.188 r  InvControlLoop_V40b_Inst/Product_out1_1_i_193/O
                         net (fo=1, routed)           0.453    46.641    InvControlLoop_V40b_Inst/s_315[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.252    46.893 r  InvControlLoop_V40b_Inst/Product_out1_1_i_121/O
                         net (fo=1, routed)           0.331    47.224    InvControlLoop_V40b_Inst/s_316[7]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.105    47.329 r  InvControlLoop_V40b_Inst/Product_out1_1_i_46/O
                         net (fo=1, routed)           0.000    47.329    InvControlLoop_V40b_Inst/s_317[7]
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    47.507 r  InvControlLoop_V40b_Inst/Product_out1_1_i_5/O
                         net (fo=1, routed)           0.594    48.101    InvControlLoop_V40b_Inst/B[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      3.212    51.313 f  InvControlLoop_V40b_Inst/Product_out1_1/P[23]
                         net (fo=12, routed)          0.689    52.002    InvControlLoop_V40b_Inst/Data_Type_S10_out1_1[12]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.105    52.107 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29/O
                         net (fo=1, routed)           0.000    52.107    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    52.551 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.551    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.651 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_4/CO[3]
                         net (fo=33, routed)          0.968    53.620    InvControlLoop_V40b_Inst/RO113_relop1
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.105    53.725 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42/O
                         net (fo=1, routed)           0.000    53.725    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.182 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.182    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.280 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.280    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.378 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.378    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.594 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_3/CO[0]
                         net (fo=12, routed)          0.747    55.341    InvControlLoop_V40b_Inst/RO122_relop1
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.309    55.650 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_2/O
                         net (fo=16, routed)          1.167    56.817    InvControlLoop_V40b_Inst/Data_Type_S8_out1_1[11]
    SLICE_X1Y12          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.478    59.204    InvControlLoop_V40b_Inst/clk25m
    SLICE_X1Y12          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[11]/C
                         clock pessimism              0.348    59.552    
                         clock uncertainty           -0.237    59.315    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.047    59.268    InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[11]
  -------------------------------------------------------------------
                         required time                         59.268    
                         arrival time                         -56.817    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        37.179ns  (logic 16.058ns (43.191%)  route 21.121ns (56.809%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 59.204 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 19.565 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.504    19.565    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/clk25m
    SLICE_X67Y36         FDRE                                         r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.379    19.944 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/Q
                         net (fo=14, routed)          0.811    20.755    LvrtIq_VZ6T_inst/I_lim_s12[2]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.105    20.860 r  LvrtIq_VZ6T_inst/TxBuf8[7]_i_138/O
                         net (fo=1, routed)           0.000    20.860    LvrtIq_VZ6T_inst/TxBuf8[7]_i_138_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.317 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    21.317    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.415 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_80/CO[3]
                         net (fo=42, routed)          1.048    22.463    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_0[0]
    SLICE_X66Y34         LUT3 (Prop_lut3_I2_O)        0.118    22.581 f  LvrtIq_VZ6T_inst/TxBuf8[7]_i_140/O
                         net (fo=2, routed)           0.457    23.038    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Switch41_out1_6[3]
    SLICE_X68Y33         LUT6 (Prop_lut6_I4_O)        0.283    23.321 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122/O
                         net (fo=1, routed)           0.366    23.687    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.005 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    24.005    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.103 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_79/CO[3]
                         net (fo=20, routed)          1.354    25.458    LvrtIq_VZ6T_inst/s1z1_out1_5_reg[24]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105    25.563 r  LvrtIq_VZ6T_inst/TxBuf8[3]_i_6/O
                         net (fo=1, routed)           0.000    25.563    LvrtIq_VZ6T_inst/TxBuf8[3]_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    25.895 r  LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.895    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.993 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.993    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.091 r  LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.091    LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.291 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_76/O[2]
                         net (fo=4, routed)           0.757    27.048    NEPCS_100_V01_PLD_Inst/Add16_3_out1[14]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.253    27.301 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64/O
                         net (fo=1, routed)           0.000    27.301    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.633 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_25/CO[3]
                         net (fo=33, routed)          1.022    28.655    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO63_relop1
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.127    28.782 f  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92/O
                         net (fo=2, routed)           0.581    29.363    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I4_O)        0.268    29.631 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70/O
                         net (fo=1, routed)           0.387    30.017    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    30.435 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.435    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.533 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_23/CO[3]
                         net (fo=12, routed)          1.092    31.625    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO13_relop1
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.105    31.730 r  NEPCS_100_V01_PLD_Inst/TxBuf8[3]_i_4/O
                         net (fo=5, routed)           0.625    32.355    NEPCS_100_V01_PLD_Inst/S12_1_out1_1[3]
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.105    32.460 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32/O
                         net (fo=1, routed)           0.000    32.460    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.904 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.904    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.035 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_4/CO[1]
                         net (fo=13, routed)          0.435    33.470    LvrtIq_VZ6T_inst/CO[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.277    33.747 r  LvrtIq_VZ6T_inst/TxBuf8[1]_i_2/O
                         net (fo=8, routed)           0.820    34.567    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[7]_i_12_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    35.124 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[7]_i_7/O[2]
                         net (fo=2, routed)           0.701    35.824    LvrtIq_VZ6T_inst/Abs5_y0[3]
    SLICE_X70Y30         LUT3 (Prop_lut3_I1_O)        0.264    36.088 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_72/O
                         net (fo=2, routed)           0.378    36.467    LvrtIq_VZ6T_inst/Abs5_out1[3]
    SLICE_X68Y29         LUT6 (Prop_lut6_I4_O)        0.264    36.731 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46/O
                         net (fo=1, routed)           0.561    37.292    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    37.722 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.722    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.853 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_4/CO[1]
                         net (fo=124, routed)         0.769    38.622    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[0][0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.277    38.899 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29/O
                         net (fo=1, routed)           0.000    38.899    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.343 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.343    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    39.534 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_7/CO[2]
                         net (fo=36, routed)          0.569    40.103    LvrtIq_VZ6T_inst/RO68_relop1
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.255    40.358 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43/O
                         net (fo=1, routed)           0.352    40.709    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.267    40.976 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32/O
                         net (fo=1, routed)           0.525    41.501    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    41.830 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.830    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    42.020 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_8/CO[2]
                         net (fo=12, routed)          0.403    42.423    LvrtIq_VZ6T_inst/RO18_relop1
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.261    42.684 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4/O
                         net (fo=1, routed)           0.000    42.684    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.141 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.141    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    43.416 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[7]_i_1/O[3]
                         net (fo=2, routed)           1.297    44.713    InvControlLoop_V40b_Inst/Iqn_ref20[7]
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.257    44.970 r  InvControlLoop_V40b_Inst/Unit_Delay23_out1_2[7]_i_24/O
                         net (fo=13, routed)          0.935    45.905    InvControlLoop_V40b_Inst/Iqn_ref_in_b12[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.105    46.010 r  InvControlLoop_V40b_Inst/Product_out1_1_i_263/O
                         net (fo=1, routed)           0.000    46.010    InvControlLoop_V40b_Inst/s_314[7]
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    46.188 r  InvControlLoop_V40b_Inst/Product_out1_1_i_193/O
                         net (fo=1, routed)           0.453    46.641    InvControlLoop_V40b_Inst/s_315[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.252    46.893 r  InvControlLoop_V40b_Inst/Product_out1_1_i_121/O
                         net (fo=1, routed)           0.331    47.224    InvControlLoop_V40b_Inst/s_316[7]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.105    47.329 r  InvControlLoop_V40b_Inst/Product_out1_1_i_46/O
                         net (fo=1, routed)           0.000    47.329    InvControlLoop_V40b_Inst/s_317[7]
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    47.507 r  InvControlLoop_V40b_Inst/Product_out1_1_i_5/O
                         net (fo=1, routed)           0.594    48.101    InvControlLoop_V40b_Inst/B[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      3.212    51.313 f  InvControlLoop_V40b_Inst/Product_out1_1/P[23]
                         net (fo=12, routed)          0.689    52.002    InvControlLoop_V40b_Inst/Data_Type_S10_out1_1[12]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.105    52.107 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29/O
                         net (fo=1, routed)           0.000    52.107    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    52.551 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.551    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.651 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_4/CO[3]
                         net (fo=33, routed)          0.968    53.620    InvControlLoop_V40b_Inst/RO113_relop1
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.105    53.725 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42/O
                         net (fo=1, routed)           0.000    53.725    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.182 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.182    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.280 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.280    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.378 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.378    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.594 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_3/CO[0]
                         net (fo=12, routed)          0.567    55.161    InvControlLoop_V40b_Inst/RO122_relop1
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.309    55.470 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[9]_i_1/O
                         net (fo=16, routed)          1.274    56.744    InvControlLoop_V40b_Inst/Data_Type_S8_out1_1[9]
    SLICE_X1Y12          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.478    59.204    InvControlLoop_V40b_Inst/clk25m
    SLICE_X1Y12          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[9]/C
                         clock pessimism              0.348    59.552    
                         clock uncertainty           -0.237    59.315    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.077    59.238    InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[9]
  -------------------------------------------------------------------
                         required time                         59.238    
                         arrival time                         -56.744    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        37.187ns  (logic 16.058ns (43.181%)  route 21.129ns (56.819%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 59.206 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 19.565 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.504    19.565    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/clk25m
    SLICE_X67Y36         FDRE                                         r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.379    19.944 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/Q
                         net (fo=14, routed)          0.811    20.755    LvrtIq_VZ6T_inst/I_lim_s12[2]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.105    20.860 r  LvrtIq_VZ6T_inst/TxBuf8[7]_i_138/O
                         net (fo=1, routed)           0.000    20.860    LvrtIq_VZ6T_inst/TxBuf8[7]_i_138_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.317 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    21.317    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.415 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_80/CO[3]
                         net (fo=42, routed)          1.048    22.463    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_0[0]
    SLICE_X66Y34         LUT3 (Prop_lut3_I2_O)        0.118    22.581 f  LvrtIq_VZ6T_inst/TxBuf8[7]_i_140/O
                         net (fo=2, routed)           0.457    23.038    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Switch41_out1_6[3]
    SLICE_X68Y33         LUT6 (Prop_lut6_I4_O)        0.283    23.321 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122/O
                         net (fo=1, routed)           0.366    23.687    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.005 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    24.005    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.103 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_79/CO[3]
                         net (fo=20, routed)          1.354    25.458    LvrtIq_VZ6T_inst/s1z1_out1_5_reg[24]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105    25.563 r  LvrtIq_VZ6T_inst/TxBuf8[3]_i_6/O
                         net (fo=1, routed)           0.000    25.563    LvrtIq_VZ6T_inst/TxBuf8[3]_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    25.895 r  LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.895    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.993 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.993    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.091 r  LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.091    LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.291 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_76/O[2]
                         net (fo=4, routed)           0.757    27.048    NEPCS_100_V01_PLD_Inst/Add16_3_out1[14]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.253    27.301 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64/O
                         net (fo=1, routed)           0.000    27.301    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.633 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_25/CO[3]
                         net (fo=33, routed)          1.022    28.655    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO63_relop1
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.127    28.782 f  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92/O
                         net (fo=2, routed)           0.581    29.363    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I4_O)        0.268    29.631 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70/O
                         net (fo=1, routed)           0.387    30.017    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    30.435 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.435    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.533 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_23/CO[3]
                         net (fo=12, routed)          1.092    31.625    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO13_relop1
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.105    31.730 r  NEPCS_100_V01_PLD_Inst/TxBuf8[3]_i_4/O
                         net (fo=5, routed)           0.625    32.355    NEPCS_100_V01_PLD_Inst/S12_1_out1_1[3]
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.105    32.460 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32/O
                         net (fo=1, routed)           0.000    32.460    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.904 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.904    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.035 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_4/CO[1]
                         net (fo=13, routed)          0.435    33.470    LvrtIq_VZ6T_inst/CO[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.277    33.747 r  LvrtIq_VZ6T_inst/TxBuf8[1]_i_2/O
                         net (fo=8, routed)           0.820    34.567    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[7]_i_12_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    35.124 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[7]_i_7/O[2]
                         net (fo=2, routed)           0.701    35.824    LvrtIq_VZ6T_inst/Abs5_y0[3]
    SLICE_X70Y30         LUT3 (Prop_lut3_I1_O)        0.264    36.088 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_72/O
                         net (fo=2, routed)           0.378    36.467    LvrtIq_VZ6T_inst/Abs5_out1[3]
    SLICE_X68Y29         LUT6 (Prop_lut6_I4_O)        0.264    36.731 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46/O
                         net (fo=1, routed)           0.561    37.292    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    37.722 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.722    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.853 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_4/CO[1]
                         net (fo=124, routed)         0.769    38.622    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[0][0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.277    38.899 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29/O
                         net (fo=1, routed)           0.000    38.899    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.343 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.343    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    39.534 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_7/CO[2]
                         net (fo=36, routed)          0.569    40.103    LvrtIq_VZ6T_inst/RO68_relop1
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.255    40.358 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43/O
                         net (fo=1, routed)           0.352    40.709    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.267    40.976 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32/O
                         net (fo=1, routed)           0.525    41.501    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    41.830 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.830    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    42.020 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_8/CO[2]
                         net (fo=12, routed)          0.403    42.423    LvrtIq_VZ6T_inst/RO18_relop1
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.261    42.684 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4/O
                         net (fo=1, routed)           0.000    42.684    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.141 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.141    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    43.416 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[7]_i_1/O[3]
                         net (fo=2, routed)           1.297    44.713    InvControlLoop_V40b_Inst/Iqn_ref20[7]
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.257    44.970 r  InvControlLoop_V40b_Inst/Unit_Delay23_out1_2[7]_i_24/O
                         net (fo=13, routed)          0.935    45.905    InvControlLoop_V40b_Inst/Iqn_ref_in_b12[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.105    46.010 r  InvControlLoop_V40b_Inst/Product_out1_1_i_263/O
                         net (fo=1, routed)           0.000    46.010    InvControlLoop_V40b_Inst/s_314[7]
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    46.188 r  InvControlLoop_V40b_Inst/Product_out1_1_i_193/O
                         net (fo=1, routed)           0.453    46.641    InvControlLoop_V40b_Inst/s_315[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.252    46.893 r  InvControlLoop_V40b_Inst/Product_out1_1_i_121/O
                         net (fo=1, routed)           0.331    47.224    InvControlLoop_V40b_Inst/s_316[7]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.105    47.329 r  InvControlLoop_V40b_Inst/Product_out1_1_i_46/O
                         net (fo=1, routed)           0.000    47.329    InvControlLoop_V40b_Inst/s_317[7]
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    47.507 r  InvControlLoop_V40b_Inst/Product_out1_1_i_5/O
                         net (fo=1, routed)           0.594    48.101    InvControlLoop_V40b_Inst/B[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      3.212    51.313 f  InvControlLoop_V40b_Inst/Product_out1_1/P[23]
                         net (fo=12, routed)          0.689    52.002    InvControlLoop_V40b_Inst/Data_Type_S10_out1_1[12]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.105    52.107 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29/O
                         net (fo=1, routed)           0.000    52.107    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    52.551 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.551    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.651 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_4/CO[3]
                         net (fo=33, routed)          0.968    53.620    InvControlLoop_V40b_Inst/RO113_relop1
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.105    53.725 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42/O
                         net (fo=1, routed)           0.000    53.725    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.182 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.182    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.280 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.280    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.378 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.378    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.594 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_3/CO[0]
                         net (fo=12, routed)          0.725    55.319    InvControlLoop_V40b_Inst/RO122_relop1
    SLICE_X10Y23         LUT3 (Prop_lut3_I2_O)        0.309    55.628 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[3]_i_1/O
                         net (fo=16, routed)          1.125    56.752    InvControlLoop_V40b_Inst/Data_Type_S8_out1_1[3]
    SLICE_X1Y9           FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.480    59.206    InvControlLoop_V40b_Inst/clk25m
    SLICE_X1Y9           FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[3]/C
                         clock pessimism              0.348    59.554    
                         clock uncertainty           -0.237    59.317    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.047    59.270    InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[3]
  -------------------------------------------------------------------
                         required time                         59.270    
                         arrival time                         -56.752    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/Unit_Delay12_out1_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        37.082ns  (logic 16.058ns (43.304%)  route 21.024ns (56.696%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.868ns = ( 59.132 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 19.565 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.504    19.565    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/clk25m
    SLICE_X67Y36         FDRE                                         r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.379    19.944 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/Q
                         net (fo=14, routed)          0.811    20.755    LvrtIq_VZ6T_inst/I_lim_s12[2]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.105    20.860 r  LvrtIq_VZ6T_inst/TxBuf8[7]_i_138/O
                         net (fo=1, routed)           0.000    20.860    LvrtIq_VZ6T_inst/TxBuf8[7]_i_138_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.317 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    21.317    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.415 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_80/CO[3]
                         net (fo=42, routed)          1.048    22.463    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_0[0]
    SLICE_X66Y34         LUT3 (Prop_lut3_I2_O)        0.118    22.581 f  LvrtIq_VZ6T_inst/TxBuf8[7]_i_140/O
                         net (fo=2, routed)           0.457    23.038    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Switch41_out1_6[3]
    SLICE_X68Y33         LUT6 (Prop_lut6_I4_O)        0.283    23.321 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122/O
                         net (fo=1, routed)           0.366    23.687    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.005 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    24.005    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.103 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_79/CO[3]
                         net (fo=20, routed)          1.354    25.458    LvrtIq_VZ6T_inst/s1z1_out1_5_reg[24]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105    25.563 r  LvrtIq_VZ6T_inst/TxBuf8[3]_i_6/O
                         net (fo=1, routed)           0.000    25.563    LvrtIq_VZ6T_inst/TxBuf8[3]_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    25.895 r  LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.895    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.993 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.993    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.091 r  LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.091    LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.291 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_76/O[2]
                         net (fo=4, routed)           0.757    27.048    NEPCS_100_V01_PLD_Inst/Add16_3_out1[14]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.253    27.301 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64/O
                         net (fo=1, routed)           0.000    27.301    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.633 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_25/CO[3]
                         net (fo=33, routed)          1.022    28.655    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO63_relop1
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.127    28.782 f  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92/O
                         net (fo=2, routed)           0.581    29.363    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I4_O)        0.268    29.631 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70/O
                         net (fo=1, routed)           0.387    30.017    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    30.435 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.435    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.533 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_23/CO[3]
                         net (fo=12, routed)          1.092    31.625    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO13_relop1
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.105    31.730 r  NEPCS_100_V01_PLD_Inst/TxBuf8[3]_i_4/O
                         net (fo=5, routed)           0.625    32.355    NEPCS_100_V01_PLD_Inst/S12_1_out1_1[3]
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.105    32.460 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32/O
                         net (fo=1, routed)           0.000    32.460    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.904 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.904    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.035 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_4/CO[1]
                         net (fo=13, routed)          0.435    33.470    LvrtIq_VZ6T_inst/CO[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.277    33.747 r  LvrtIq_VZ6T_inst/TxBuf8[1]_i_2/O
                         net (fo=8, routed)           0.820    34.567    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[7]_i_12_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    35.124 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[7]_i_7/O[2]
                         net (fo=2, routed)           0.701    35.824    LvrtIq_VZ6T_inst/Abs5_y0[3]
    SLICE_X70Y30         LUT3 (Prop_lut3_I1_O)        0.264    36.088 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_72/O
                         net (fo=2, routed)           0.378    36.467    LvrtIq_VZ6T_inst/Abs5_out1[3]
    SLICE_X68Y29         LUT6 (Prop_lut6_I4_O)        0.264    36.731 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46/O
                         net (fo=1, routed)           0.561    37.292    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    37.722 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.722    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.853 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_4/CO[1]
                         net (fo=124, routed)         0.769    38.622    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[0][0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.277    38.899 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29/O
                         net (fo=1, routed)           0.000    38.899    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.343 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.343    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    39.534 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_7/CO[2]
                         net (fo=36, routed)          0.569    40.103    LvrtIq_VZ6T_inst/RO68_relop1
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.255    40.358 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43/O
                         net (fo=1, routed)           0.352    40.709    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.267    40.976 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32/O
                         net (fo=1, routed)           0.525    41.501    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    41.830 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.830    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    42.020 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_8/CO[2]
                         net (fo=12, routed)          0.403    42.423    LvrtIq_VZ6T_inst/RO18_relop1
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.261    42.684 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4/O
                         net (fo=1, routed)           0.000    42.684    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.141 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.141    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    43.416 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[7]_i_1/O[3]
                         net (fo=2, routed)           1.297    44.713    InvControlLoop_V40b_Inst/Iqn_ref20[7]
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.257    44.970 r  InvControlLoop_V40b_Inst/Unit_Delay23_out1_2[7]_i_24/O
                         net (fo=13, routed)          0.935    45.905    InvControlLoop_V40b_Inst/Iqn_ref_in_b12[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.105    46.010 r  InvControlLoop_V40b_Inst/Product_out1_1_i_263/O
                         net (fo=1, routed)           0.000    46.010    InvControlLoop_V40b_Inst/s_314[7]
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    46.188 r  InvControlLoop_V40b_Inst/Product_out1_1_i_193/O
                         net (fo=1, routed)           0.453    46.641    InvControlLoop_V40b_Inst/s_315[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.252    46.893 r  InvControlLoop_V40b_Inst/Product_out1_1_i_121/O
                         net (fo=1, routed)           0.331    47.224    InvControlLoop_V40b_Inst/s_316[7]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.105    47.329 r  InvControlLoop_V40b_Inst/Product_out1_1_i_46/O
                         net (fo=1, routed)           0.000    47.329    InvControlLoop_V40b_Inst/s_317[7]
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    47.507 r  InvControlLoop_V40b_Inst/Product_out1_1_i_5/O
                         net (fo=1, routed)           0.594    48.101    InvControlLoop_V40b_Inst/B[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      3.212    51.313 f  InvControlLoop_V40b_Inst/Product_out1_1/P[23]
                         net (fo=12, routed)          0.689    52.002    InvControlLoop_V40b_Inst/Data_Type_S10_out1_1[12]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.105    52.107 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29/O
                         net (fo=1, routed)           0.000    52.107    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    52.551 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.551    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.651 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_4/CO[3]
                         net (fo=33, routed)          0.968    53.620    InvControlLoop_V40b_Inst/RO113_relop1
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.105    53.725 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42/O
                         net (fo=1, routed)           0.000    53.725    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.182 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.182    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.280 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.280    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.378 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.378    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.594 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_3/CO[0]
                         net (fo=12, routed)          0.746    55.340    InvControlLoop_V40b_Inst/RO122_relop1
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.309    55.649 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[6]_i_1/O
                         net (fo=16, routed)          0.998    56.647    InvControlLoop_V40b_Inst/Data_Type_S8_out1_1[6]
    SLICE_X18Y12         FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay12_out1_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.406    59.132    InvControlLoop_V40b_Inst/clk25m
    SLICE_X18Y12         FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay12_out1_3_reg[6]/C
                         clock pessimism              0.348    59.480    
                         clock uncertainty           -0.237    59.243    
    SLICE_X18Y12         FDRE (Setup_fdre_C_D)       -0.063    59.180    InvControlLoop_V40b_Inst/Unit_Delay12_out1_3_reg[6]
  -------------------------------------------------------------------
                         required time                         59.180    
                         arrival time                         -56.647    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/Unit_Delay56_out1_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        37.150ns  (logic 16.058ns (43.224%)  route 21.092ns (56.776%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 59.202 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 19.565 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.504    19.565    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/clk25m
    SLICE_X67Y36         FDRE                                         r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.379    19.944 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/Q
                         net (fo=14, routed)          0.811    20.755    LvrtIq_VZ6T_inst/I_lim_s12[2]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.105    20.860 r  LvrtIq_VZ6T_inst/TxBuf8[7]_i_138/O
                         net (fo=1, routed)           0.000    20.860    LvrtIq_VZ6T_inst/TxBuf8[7]_i_138_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.317 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    21.317    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.415 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_80/CO[3]
                         net (fo=42, routed)          1.048    22.463    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_0[0]
    SLICE_X66Y34         LUT3 (Prop_lut3_I2_O)        0.118    22.581 f  LvrtIq_VZ6T_inst/TxBuf8[7]_i_140/O
                         net (fo=2, routed)           0.457    23.038    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Switch41_out1_6[3]
    SLICE_X68Y33         LUT6 (Prop_lut6_I4_O)        0.283    23.321 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122/O
                         net (fo=1, routed)           0.366    23.687    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.005 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    24.005    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.103 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_79/CO[3]
                         net (fo=20, routed)          1.354    25.458    LvrtIq_VZ6T_inst/s1z1_out1_5_reg[24]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105    25.563 r  LvrtIq_VZ6T_inst/TxBuf8[3]_i_6/O
                         net (fo=1, routed)           0.000    25.563    LvrtIq_VZ6T_inst/TxBuf8[3]_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    25.895 r  LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.895    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.993 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.993    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.091 r  LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.091    LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.291 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_76/O[2]
                         net (fo=4, routed)           0.757    27.048    NEPCS_100_V01_PLD_Inst/Add16_3_out1[14]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.253    27.301 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64/O
                         net (fo=1, routed)           0.000    27.301    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.633 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_25/CO[3]
                         net (fo=33, routed)          1.022    28.655    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO63_relop1
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.127    28.782 f  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92/O
                         net (fo=2, routed)           0.581    29.363    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I4_O)        0.268    29.631 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70/O
                         net (fo=1, routed)           0.387    30.017    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    30.435 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.435    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.533 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_23/CO[3]
                         net (fo=12, routed)          1.092    31.625    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO13_relop1
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.105    31.730 r  NEPCS_100_V01_PLD_Inst/TxBuf8[3]_i_4/O
                         net (fo=5, routed)           0.625    32.355    NEPCS_100_V01_PLD_Inst/S12_1_out1_1[3]
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.105    32.460 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32/O
                         net (fo=1, routed)           0.000    32.460    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.904 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.904    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.035 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_4/CO[1]
                         net (fo=13, routed)          0.435    33.470    LvrtIq_VZ6T_inst/CO[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.277    33.747 r  LvrtIq_VZ6T_inst/TxBuf8[1]_i_2/O
                         net (fo=8, routed)           0.820    34.567    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[7]_i_12_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    35.124 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[7]_i_7/O[2]
                         net (fo=2, routed)           0.701    35.824    LvrtIq_VZ6T_inst/Abs5_y0[3]
    SLICE_X70Y30         LUT3 (Prop_lut3_I1_O)        0.264    36.088 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_72/O
                         net (fo=2, routed)           0.378    36.467    LvrtIq_VZ6T_inst/Abs5_out1[3]
    SLICE_X68Y29         LUT6 (Prop_lut6_I4_O)        0.264    36.731 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46/O
                         net (fo=1, routed)           0.561    37.292    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    37.722 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.722    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.853 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_4/CO[1]
                         net (fo=124, routed)         0.769    38.622    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[0][0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.277    38.899 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29/O
                         net (fo=1, routed)           0.000    38.899    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.343 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.343    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    39.534 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_7/CO[2]
                         net (fo=36, routed)          0.569    40.103    LvrtIq_VZ6T_inst/RO68_relop1
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.255    40.358 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43/O
                         net (fo=1, routed)           0.352    40.709    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.267    40.976 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32/O
                         net (fo=1, routed)           0.525    41.501    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    41.830 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.830    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    42.020 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_8/CO[2]
                         net (fo=12, routed)          0.403    42.423    LvrtIq_VZ6T_inst/RO18_relop1
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.261    42.684 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4/O
                         net (fo=1, routed)           0.000    42.684    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.141 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.141    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    43.416 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[7]_i_1/O[3]
                         net (fo=2, routed)           1.297    44.713    InvControlLoop_V40b_Inst/Iqn_ref20[7]
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.257    44.970 r  InvControlLoop_V40b_Inst/Unit_Delay23_out1_2[7]_i_24/O
                         net (fo=13, routed)          0.935    45.905    InvControlLoop_V40b_Inst/Iqn_ref_in_b12[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.105    46.010 r  InvControlLoop_V40b_Inst/Product_out1_1_i_263/O
                         net (fo=1, routed)           0.000    46.010    InvControlLoop_V40b_Inst/s_314[7]
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    46.188 r  InvControlLoop_V40b_Inst/Product_out1_1_i_193/O
                         net (fo=1, routed)           0.453    46.641    InvControlLoop_V40b_Inst/s_315[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.252    46.893 r  InvControlLoop_V40b_Inst/Product_out1_1_i_121/O
                         net (fo=1, routed)           0.331    47.224    InvControlLoop_V40b_Inst/s_316[7]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.105    47.329 r  InvControlLoop_V40b_Inst/Product_out1_1_i_46/O
                         net (fo=1, routed)           0.000    47.329    InvControlLoop_V40b_Inst/s_317[7]
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    47.507 r  InvControlLoop_V40b_Inst/Product_out1_1_i_5/O
                         net (fo=1, routed)           0.594    48.101    InvControlLoop_V40b_Inst/B[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      3.212    51.313 f  InvControlLoop_V40b_Inst/Product_out1_1/P[23]
                         net (fo=12, routed)          0.689    52.002    InvControlLoop_V40b_Inst/Data_Type_S10_out1_1[12]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.105    52.107 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29/O
                         net (fo=1, routed)           0.000    52.107    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    52.551 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.551    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.651 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_4/CO[3]
                         net (fo=33, routed)          0.968    53.620    InvControlLoop_V40b_Inst/RO113_relop1
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.105    53.725 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42/O
                         net (fo=1, routed)           0.000    53.725    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.182 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.182    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.280 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.280    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.378 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.378    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.594 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_3/CO[0]
                         net (fo=12, routed)          0.678    55.272    InvControlLoop_V40b_Inst/RO122_relop1
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.309    55.581 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[0]_i_1/O
                         net (fo=16, routed)          1.135    56.716    InvControlLoop_V40b_Inst/Data_Type_S8_out1_1[0]
    SLICE_X5Y9           FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay56_out1_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.476    59.202    InvControlLoop_V40b_Inst/clk25m
    SLICE_X5Y9           FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay56_out1_3_reg[0]/C
                         clock pessimism              0.348    59.550    
                         clock uncertainty           -0.237    59.313    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)       -0.063    59.250    InvControlLoop_V40b_Inst/Unit_Delay56_out1_3_reg[0]
  -------------------------------------------------------------------
                         required time                         59.250    
                         arrival time                         -56.716    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        37.133ns  (logic 16.058ns (43.245%)  route 21.075ns (56.755%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 59.204 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 19.565 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.504    19.565    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/clk25m
    SLICE_X67Y36         FDRE                                         r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.379    19.944 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/Q
                         net (fo=14, routed)          0.811    20.755    LvrtIq_VZ6T_inst/I_lim_s12[2]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.105    20.860 r  LvrtIq_VZ6T_inst/TxBuf8[7]_i_138/O
                         net (fo=1, routed)           0.000    20.860    LvrtIq_VZ6T_inst/TxBuf8[7]_i_138_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.317 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    21.317    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.415 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_80/CO[3]
                         net (fo=42, routed)          1.048    22.463    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_0[0]
    SLICE_X66Y34         LUT3 (Prop_lut3_I2_O)        0.118    22.581 f  LvrtIq_VZ6T_inst/TxBuf8[7]_i_140/O
                         net (fo=2, routed)           0.457    23.038    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Switch41_out1_6[3]
    SLICE_X68Y33         LUT6 (Prop_lut6_I4_O)        0.283    23.321 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122/O
                         net (fo=1, routed)           0.366    23.687    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.005 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    24.005    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.103 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_79/CO[3]
                         net (fo=20, routed)          1.354    25.458    LvrtIq_VZ6T_inst/s1z1_out1_5_reg[24]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105    25.563 r  LvrtIq_VZ6T_inst/TxBuf8[3]_i_6/O
                         net (fo=1, routed)           0.000    25.563    LvrtIq_VZ6T_inst/TxBuf8[3]_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    25.895 r  LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.895    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.993 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.993    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.091 r  LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.091    LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.291 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_76/O[2]
                         net (fo=4, routed)           0.757    27.048    NEPCS_100_V01_PLD_Inst/Add16_3_out1[14]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.253    27.301 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64/O
                         net (fo=1, routed)           0.000    27.301    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.633 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_25/CO[3]
                         net (fo=33, routed)          1.022    28.655    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO63_relop1
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.127    28.782 f  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92/O
                         net (fo=2, routed)           0.581    29.363    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I4_O)        0.268    29.631 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70/O
                         net (fo=1, routed)           0.387    30.017    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    30.435 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.435    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.533 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_23/CO[3]
                         net (fo=12, routed)          1.092    31.625    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO13_relop1
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.105    31.730 r  NEPCS_100_V01_PLD_Inst/TxBuf8[3]_i_4/O
                         net (fo=5, routed)           0.625    32.355    NEPCS_100_V01_PLD_Inst/S12_1_out1_1[3]
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.105    32.460 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32/O
                         net (fo=1, routed)           0.000    32.460    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.904 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.904    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.035 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_4/CO[1]
                         net (fo=13, routed)          0.435    33.470    LvrtIq_VZ6T_inst/CO[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.277    33.747 r  LvrtIq_VZ6T_inst/TxBuf8[1]_i_2/O
                         net (fo=8, routed)           0.820    34.567    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[7]_i_12_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    35.124 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[7]_i_7/O[2]
                         net (fo=2, routed)           0.701    35.824    LvrtIq_VZ6T_inst/Abs5_y0[3]
    SLICE_X70Y30         LUT3 (Prop_lut3_I1_O)        0.264    36.088 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_72/O
                         net (fo=2, routed)           0.378    36.467    LvrtIq_VZ6T_inst/Abs5_out1[3]
    SLICE_X68Y29         LUT6 (Prop_lut6_I4_O)        0.264    36.731 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46/O
                         net (fo=1, routed)           0.561    37.292    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    37.722 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.722    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.853 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_4/CO[1]
                         net (fo=124, routed)         0.769    38.622    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[0][0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.277    38.899 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29/O
                         net (fo=1, routed)           0.000    38.899    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.343 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.343    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    39.534 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_7/CO[2]
                         net (fo=36, routed)          0.569    40.103    LvrtIq_VZ6T_inst/RO68_relop1
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.255    40.358 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43/O
                         net (fo=1, routed)           0.352    40.709    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.267    40.976 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32/O
                         net (fo=1, routed)           0.525    41.501    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    41.830 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.830    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    42.020 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_8/CO[2]
                         net (fo=12, routed)          0.403    42.423    LvrtIq_VZ6T_inst/RO18_relop1
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.261    42.684 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4/O
                         net (fo=1, routed)           0.000    42.684    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.141 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.141    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    43.416 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[7]_i_1/O[3]
                         net (fo=2, routed)           1.297    44.713    InvControlLoop_V40b_Inst/Iqn_ref20[7]
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.257    44.970 r  InvControlLoop_V40b_Inst/Unit_Delay23_out1_2[7]_i_24/O
                         net (fo=13, routed)          0.935    45.905    InvControlLoop_V40b_Inst/Iqn_ref_in_b12[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.105    46.010 r  InvControlLoop_V40b_Inst/Product_out1_1_i_263/O
                         net (fo=1, routed)           0.000    46.010    InvControlLoop_V40b_Inst/s_314[7]
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    46.188 r  InvControlLoop_V40b_Inst/Product_out1_1_i_193/O
                         net (fo=1, routed)           0.453    46.641    InvControlLoop_V40b_Inst/s_315[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.252    46.893 r  InvControlLoop_V40b_Inst/Product_out1_1_i_121/O
                         net (fo=1, routed)           0.331    47.224    InvControlLoop_V40b_Inst/s_316[7]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.105    47.329 r  InvControlLoop_V40b_Inst/Product_out1_1_i_46/O
                         net (fo=1, routed)           0.000    47.329    InvControlLoop_V40b_Inst/s_317[7]
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    47.507 r  InvControlLoop_V40b_Inst/Product_out1_1_i_5/O
                         net (fo=1, routed)           0.594    48.101    InvControlLoop_V40b_Inst/B[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      3.212    51.313 f  InvControlLoop_V40b_Inst/Product_out1_1/P[23]
                         net (fo=12, routed)          0.689    52.002    InvControlLoop_V40b_Inst/Data_Type_S10_out1_1[12]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.105    52.107 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29/O
                         net (fo=1, routed)           0.000    52.107    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    52.551 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.551    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.651 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_4/CO[3]
                         net (fo=33, routed)          0.968    53.620    InvControlLoop_V40b_Inst/RO113_relop1
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.105    53.725 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42/O
                         net (fo=1, routed)           0.000    53.725    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.182 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.182    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.280 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.280    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.378 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.378    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.594 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_3/CO[0]
                         net (fo=12, routed)          0.676    55.269    InvControlLoop_V40b_Inst/RO122_relop1
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.309    55.578 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[2]_i_1/O
                         net (fo=16, routed)          1.120    56.698    InvControlLoop_V40b_Inst/Data_Type_S8_out1_1[2]
    SLICE_X1Y12          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.478    59.204    InvControlLoop_V40b_Inst/clk25m
    SLICE_X1Y12          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[2]/C
                         clock pessimism              0.348    59.552    
                         clock uncertainty           -0.237    59.315    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.081    59.234    InvControlLoop_V40b_Inst/Unit_Delay10_out1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         59.234    
                         arrival time                         -56.698    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/Unit_Delay11_out1_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        37.128ns  (logic 16.058ns (43.250%)  route 21.070ns (56.750%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 59.202 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 19.565 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.504    19.565    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/clk25m
    SLICE_X67Y36         FDRE                                         r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.379    19.944 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/Q
                         net (fo=14, routed)          0.811    20.755    LvrtIq_VZ6T_inst/I_lim_s12[2]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.105    20.860 r  LvrtIq_VZ6T_inst/TxBuf8[7]_i_138/O
                         net (fo=1, routed)           0.000    20.860    LvrtIq_VZ6T_inst/TxBuf8[7]_i_138_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.317 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    21.317    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.415 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_80/CO[3]
                         net (fo=42, routed)          1.048    22.463    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_0[0]
    SLICE_X66Y34         LUT3 (Prop_lut3_I2_O)        0.118    22.581 f  LvrtIq_VZ6T_inst/TxBuf8[7]_i_140/O
                         net (fo=2, routed)           0.457    23.038    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Switch41_out1_6[3]
    SLICE_X68Y33         LUT6 (Prop_lut6_I4_O)        0.283    23.321 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122/O
                         net (fo=1, routed)           0.366    23.687    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.005 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    24.005    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.103 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_79/CO[3]
                         net (fo=20, routed)          1.354    25.458    LvrtIq_VZ6T_inst/s1z1_out1_5_reg[24]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105    25.563 r  LvrtIq_VZ6T_inst/TxBuf8[3]_i_6/O
                         net (fo=1, routed)           0.000    25.563    LvrtIq_VZ6T_inst/TxBuf8[3]_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    25.895 r  LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.895    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.993 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.993    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.091 r  LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.091    LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.291 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_76/O[2]
                         net (fo=4, routed)           0.757    27.048    NEPCS_100_V01_PLD_Inst/Add16_3_out1[14]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.253    27.301 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64/O
                         net (fo=1, routed)           0.000    27.301    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.633 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_25/CO[3]
                         net (fo=33, routed)          1.022    28.655    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO63_relop1
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.127    28.782 f  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92/O
                         net (fo=2, routed)           0.581    29.363    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I4_O)        0.268    29.631 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70/O
                         net (fo=1, routed)           0.387    30.017    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    30.435 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.435    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.533 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_23/CO[3]
                         net (fo=12, routed)          1.092    31.625    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO13_relop1
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.105    31.730 r  NEPCS_100_V01_PLD_Inst/TxBuf8[3]_i_4/O
                         net (fo=5, routed)           0.625    32.355    NEPCS_100_V01_PLD_Inst/S12_1_out1_1[3]
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.105    32.460 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32/O
                         net (fo=1, routed)           0.000    32.460    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.904 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.904    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.035 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_4/CO[1]
                         net (fo=13, routed)          0.435    33.470    LvrtIq_VZ6T_inst/CO[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.277    33.747 r  LvrtIq_VZ6T_inst/TxBuf8[1]_i_2/O
                         net (fo=8, routed)           0.820    34.567    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[7]_i_12_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    35.124 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[7]_i_7/O[2]
                         net (fo=2, routed)           0.701    35.824    LvrtIq_VZ6T_inst/Abs5_y0[3]
    SLICE_X70Y30         LUT3 (Prop_lut3_I1_O)        0.264    36.088 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_72/O
                         net (fo=2, routed)           0.378    36.467    LvrtIq_VZ6T_inst/Abs5_out1[3]
    SLICE_X68Y29         LUT6 (Prop_lut6_I4_O)        0.264    36.731 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46/O
                         net (fo=1, routed)           0.561    37.292    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    37.722 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.722    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.853 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_4/CO[1]
                         net (fo=124, routed)         0.769    38.622    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[0][0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.277    38.899 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29/O
                         net (fo=1, routed)           0.000    38.899    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.343 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.343    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    39.534 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_7/CO[2]
                         net (fo=36, routed)          0.569    40.103    LvrtIq_VZ6T_inst/RO68_relop1
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.255    40.358 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43/O
                         net (fo=1, routed)           0.352    40.709    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.267    40.976 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32/O
                         net (fo=1, routed)           0.525    41.501    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    41.830 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.830    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    42.020 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_8/CO[2]
                         net (fo=12, routed)          0.403    42.423    LvrtIq_VZ6T_inst/RO18_relop1
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.261    42.684 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4/O
                         net (fo=1, routed)           0.000    42.684    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.141 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.141    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    43.416 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[7]_i_1/O[3]
                         net (fo=2, routed)           1.297    44.713    InvControlLoop_V40b_Inst/Iqn_ref20[7]
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.257    44.970 r  InvControlLoop_V40b_Inst/Unit_Delay23_out1_2[7]_i_24/O
                         net (fo=13, routed)          0.935    45.905    InvControlLoop_V40b_Inst/Iqn_ref_in_b12[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.105    46.010 r  InvControlLoop_V40b_Inst/Product_out1_1_i_263/O
                         net (fo=1, routed)           0.000    46.010    InvControlLoop_V40b_Inst/s_314[7]
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    46.188 r  InvControlLoop_V40b_Inst/Product_out1_1_i_193/O
                         net (fo=1, routed)           0.453    46.641    InvControlLoop_V40b_Inst/s_315[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.252    46.893 r  InvControlLoop_V40b_Inst/Product_out1_1_i_121/O
                         net (fo=1, routed)           0.331    47.224    InvControlLoop_V40b_Inst/s_316[7]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.105    47.329 r  InvControlLoop_V40b_Inst/Product_out1_1_i_46/O
                         net (fo=1, routed)           0.000    47.329    InvControlLoop_V40b_Inst/s_317[7]
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    47.507 r  InvControlLoop_V40b_Inst/Product_out1_1_i_5/O
                         net (fo=1, routed)           0.594    48.101    InvControlLoop_V40b_Inst/B[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      3.212    51.313 f  InvControlLoop_V40b_Inst/Product_out1_1/P[23]
                         net (fo=12, routed)          0.689    52.002    InvControlLoop_V40b_Inst/Data_Type_S10_out1_1[12]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.105    52.107 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29/O
                         net (fo=1, routed)           0.000    52.107    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    52.551 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.551    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.651 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_4/CO[3]
                         net (fo=33, routed)          0.968    53.620    InvControlLoop_V40b_Inst/RO113_relop1
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.105    53.725 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42/O
                         net (fo=1, routed)           0.000    53.725    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.182 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.182    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.280 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.280    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.378 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.378    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.594 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_3/CO[0]
                         net (fo=12, routed)          0.678    55.272    InvControlLoop_V40b_Inst/RO122_relop1
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.309    55.581 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[0]_i_1/O
                         net (fo=16, routed)          1.112    56.693    InvControlLoop_V40b_Inst/Data_Type_S8_out1_1[0]
    SLICE_X5Y8           FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay11_out1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.476    59.202    InvControlLoop_V40b_Inst/clk25m
    SLICE_X5Y8           FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay11_out1_2_reg[0]/C
                         clock pessimism              0.348    59.550    
                         clock uncertainty           -0.237    59.313    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)       -0.063    59.250    InvControlLoop_V40b_Inst/Unit_Delay11_out1_2_reg[0]
  -------------------------------------------------------------------
                         required time                         59.250    
                         arrival time                         -56.693    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        37.131ns  (logic 16.058ns (43.247%)  route 21.073ns (56.753%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 59.206 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 19.565 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.504    19.565    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/clk25m
    SLICE_X67Y36         FDRE                                         r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.379    19.944 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/Q
                         net (fo=14, routed)          0.811    20.755    LvrtIq_VZ6T_inst/I_lim_s12[2]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.105    20.860 r  LvrtIq_VZ6T_inst/TxBuf8[7]_i_138/O
                         net (fo=1, routed)           0.000    20.860    LvrtIq_VZ6T_inst/TxBuf8[7]_i_138_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.317 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    21.317    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.415 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_80/CO[3]
                         net (fo=42, routed)          1.048    22.463    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_0[0]
    SLICE_X66Y34         LUT3 (Prop_lut3_I2_O)        0.118    22.581 f  LvrtIq_VZ6T_inst/TxBuf8[7]_i_140/O
                         net (fo=2, routed)           0.457    23.038    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Switch41_out1_6[3]
    SLICE_X68Y33         LUT6 (Prop_lut6_I4_O)        0.283    23.321 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122/O
                         net (fo=1, routed)           0.366    23.687    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.005 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    24.005    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.103 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_79/CO[3]
                         net (fo=20, routed)          1.354    25.458    LvrtIq_VZ6T_inst/s1z1_out1_5_reg[24]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105    25.563 r  LvrtIq_VZ6T_inst/TxBuf8[3]_i_6/O
                         net (fo=1, routed)           0.000    25.563    LvrtIq_VZ6T_inst/TxBuf8[3]_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    25.895 r  LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.895    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.993 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.993    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.091 r  LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.091    LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.291 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_76/O[2]
                         net (fo=4, routed)           0.757    27.048    NEPCS_100_V01_PLD_Inst/Add16_3_out1[14]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.253    27.301 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64/O
                         net (fo=1, routed)           0.000    27.301    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.633 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_25/CO[3]
                         net (fo=33, routed)          1.022    28.655    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO63_relop1
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.127    28.782 f  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92/O
                         net (fo=2, routed)           0.581    29.363    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I4_O)        0.268    29.631 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70/O
                         net (fo=1, routed)           0.387    30.017    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    30.435 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.435    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.533 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_23/CO[3]
                         net (fo=12, routed)          1.092    31.625    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO13_relop1
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.105    31.730 r  NEPCS_100_V01_PLD_Inst/TxBuf8[3]_i_4/O
                         net (fo=5, routed)           0.625    32.355    NEPCS_100_V01_PLD_Inst/S12_1_out1_1[3]
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.105    32.460 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32/O
                         net (fo=1, routed)           0.000    32.460    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.904 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.904    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.035 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_4/CO[1]
                         net (fo=13, routed)          0.435    33.470    LvrtIq_VZ6T_inst/CO[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.277    33.747 r  LvrtIq_VZ6T_inst/TxBuf8[1]_i_2/O
                         net (fo=8, routed)           0.820    34.567    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[7]_i_12_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    35.124 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[7]_i_7/O[2]
                         net (fo=2, routed)           0.701    35.824    LvrtIq_VZ6T_inst/Abs5_y0[3]
    SLICE_X70Y30         LUT3 (Prop_lut3_I1_O)        0.264    36.088 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_72/O
                         net (fo=2, routed)           0.378    36.467    LvrtIq_VZ6T_inst/Abs5_out1[3]
    SLICE_X68Y29         LUT6 (Prop_lut6_I4_O)        0.264    36.731 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46/O
                         net (fo=1, routed)           0.561    37.292    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    37.722 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.722    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.853 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_4/CO[1]
                         net (fo=124, routed)         0.769    38.622    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[0][0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.277    38.899 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29/O
                         net (fo=1, routed)           0.000    38.899    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.343 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.343    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    39.534 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_7/CO[2]
                         net (fo=36, routed)          0.569    40.103    LvrtIq_VZ6T_inst/RO68_relop1
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.255    40.358 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43/O
                         net (fo=1, routed)           0.352    40.709    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.267    40.976 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32/O
                         net (fo=1, routed)           0.525    41.501    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    41.830 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.830    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    42.020 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_8/CO[2]
                         net (fo=12, routed)          0.403    42.423    LvrtIq_VZ6T_inst/RO18_relop1
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.261    42.684 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4/O
                         net (fo=1, routed)           0.000    42.684    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.141 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.141    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    43.416 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[7]_i_1/O[3]
                         net (fo=2, routed)           1.297    44.713    InvControlLoop_V40b_Inst/Iqn_ref20[7]
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.257    44.970 r  InvControlLoop_V40b_Inst/Unit_Delay23_out1_2[7]_i_24/O
                         net (fo=13, routed)          0.935    45.905    InvControlLoop_V40b_Inst/Iqn_ref_in_b12[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.105    46.010 r  InvControlLoop_V40b_Inst/Product_out1_1_i_263/O
                         net (fo=1, routed)           0.000    46.010    InvControlLoop_V40b_Inst/s_314[7]
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    46.188 r  InvControlLoop_V40b_Inst/Product_out1_1_i_193/O
                         net (fo=1, routed)           0.453    46.641    InvControlLoop_V40b_Inst/s_315[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.252    46.893 r  InvControlLoop_V40b_Inst/Product_out1_1_i_121/O
                         net (fo=1, routed)           0.331    47.224    InvControlLoop_V40b_Inst/s_316[7]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.105    47.329 r  InvControlLoop_V40b_Inst/Product_out1_1_i_46/O
                         net (fo=1, routed)           0.000    47.329    InvControlLoop_V40b_Inst/s_317[7]
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    47.507 r  InvControlLoop_V40b_Inst/Product_out1_1_i_5/O
                         net (fo=1, routed)           0.594    48.101    InvControlLoop_V40b_Inst/B[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      3.212    51.313 f  InvControlLoop_V40b_Inst/Product_out1_1/P[23]
                         net (fo=12, routed)          0.689    52.002    InvControlLoop_V40b_Inst/Data_Type_S10_out1_1[12]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.105    52.107 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29/O
                         net (fo=1, routed)           0.000    52.107    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    52.551 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.551    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.651 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_4/CO[3]
                         net (fo=33, routed)          0.968    53.620    InvControlLoop_V40b_Inst/RO113_relop1
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.105    53.725 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42/O
                         net (fo=1, routed)           0.000    53.725    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.182 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.182    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.280 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.280    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.378 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.378    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.594 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_3/CO[0]
                         net (fo=12, routed)          0.729    55.323    InvControlLoop_V40b_Inst/RO122_relop1
    SLICE_X10Y23         LUT3 (Prop_lut3_I2_O)        0.309    55.632 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[5]_i_1/O
                         net (fo=16, routed)          1.064    56.696    InvControlLoop_V40b_Inst/Data_Type_S8_out1_1[5]
    SLICE_X1Y9           FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.480    59.206    InvControlLoop_V40b_Inst/clk25m
    SLICE_X1Y9           FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[5]/C
                         clock pessimism              0.348    59.554    
                         clock uncertainty           -0.237    59.317    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.059    59.258    InvControlLoop_V40b_Inst/Unit_Delay6_out1_3_reg[5]
  -------------------------------------------------------------------
                         required time                         59.258    
                         arrival time                         -56.696    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/Unit_Delay12_out1_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        37.048ns  (logic 16.058ns (43.344%)  route 20.990ns (56.656%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 59.130 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 19.565 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.504    19.565    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/clk25m
    SLICE_X67Y36         FDRE                                         r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.379    19.944 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Unit_Delay16_out1_reg[2]/Q
                         net (fo=14, routed)          0.811    20.755    LvrtIq_VZ6T_inst/I_lim_s12[2]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.105    20.860 r  LvrtIq_VZ6T_inst/TxBuf8[7]_i_138/O
                         net (fo=1, routed)           0.000    20.860    LvrtIq_VZ6T_inst/TxBuf8[7]_i_138_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.317 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    21.317    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_109_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.415 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_80/CO[3]
                         net (fo=42, routed)          1.048    22.463    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_0[0]
    SLICE_X66Y34         LUT3 (Prop_lut3_I2_O)        0.118    22.581 f  LvrtIq_VZ6T_inst/TxBuf8[7]_i_140/O
                         net (fo=2, routed)           0.457    23.038    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/Switch41_out1_6[3]
    SLICE_X68Y33         LUT6 (Prop_lut6_I4_O)        0.283    23.321 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122/O
                         net (fo=1, routed)           0.366    23.687    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8[7]_i_122_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.005 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    24.005    NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_100_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.103 r  NEPCS_100_V01_PLD_Inst/MulMpy_V10Warn_Inst/TxBuf8_reg[7]_i_79/CO[3]
                         net (fo=20, routed)          1.354    25.458    LvrtIq_VZ6T_inst/s1z1_out1_5_reg[24]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105    25.563 r  LvrtIq_VZ6T_inst/TxBuf8[3]_i_6/O
                         net (fo=1, routed)           0.000    25.563    LvrtIq_VZ6T_inst/TxBuf8[3]_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    25.895 r  LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.895    LvrtIq_VZ6T_inst/TxBuf8_reg[3]_i_5_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.993 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.993    LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_24_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.091 r  LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.091    LvrtIq_VZ6T_inst/TxBuf7_reg[3]_i_14_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.291 r  LvrtIq_VZ6T_inst/TxBuf8_reg[7]_i_76/O[2]
                         net (fo=4, routed)           0.757    27.048    NEPCS_100_V01_PLD_Inst/Add16_3_out1[14]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.253    27.301 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64/O
                         net (fo=1, routed)           0.000    27.301    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_64_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.633 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_25/CO[3]
                         net (fo=33, routed)          1.022    28.655    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO63_relop1
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.127    28.782 f  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92/O
                         net (fo=2, routed)           0.581    29.363    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_92_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I4_O)        0.268    29.631 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70/O
                         net (fo=1, routed)           0.387    30.017    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_70_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    30.435 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.435    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_46_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.533 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_23/CO[3]
                         net (fo=12, routed)          1.092    31.625    NEPCS_100_V01_PLD_Inst/LvrtIq_VZ6T_inst/RO13_relop1
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.105    31.730 r  NEPCS_100_V01_PLD_Inst/TxBuf8[3]_i_4/O
                         net (fo=5, routed)           0.625    32.355    NEPCS_100_V01_PLD_Inst/S12_1_out1_1[3]
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.105    32.460 r  NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32/O
                         net (fo=1, routed)           0.000    32.460    NEPCS_100_V01_PLD_Inst/TxBuf8[7]_i_32_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.904 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.904    NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_8_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.035 r  NEPCS_100_V01_PLD_Inst/TxBuf8_reg[7]_i_4/CO[1]
                         net (fo=13, routed)          0.435    33.470    LvrtIq_VZ6T_inst/CO[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.277    33.747 r  LvrtIq_VZ6T_inst/TxBuf8[1]_i_2/O
                         net (fo=8, routed)           0.820    34.567    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[7]_i_12_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    35.124 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[7]_i_7/O[2]
                         net (fo=2, routed)           0.701    35.824    LvrtIq_VZ6T_inst/Abs5_y0[3]
    SLICE_X70Y30         LUT3 (Prop_lut3_I1_O)        0.264    36.088 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_72/O
                         net (fo=2, routed)           0.378    36.467    LvrtIq_VZ6T_inst/Abs5_out1[3]
    SLICE_X68Y29         LUT6 (Prop_lut6_I4_O)        0.264    36.731 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46/O
                         net (fo=1, routed)           0.561    37.292    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9[11]_i_46_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    37.722 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.722    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_17_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.853 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[11]_i_4/CO[1]
                         net (fo=124, routed)         0.769    38.622    LvrtIq_VZ6T_inst/Unit_Delay39_out1_9_reg[0][0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.277    38.899 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29/O
                         net (fo=1, routed)           0.000    38.899    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_29_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.343 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.343    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_9_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    39.534 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_7/CO[2]
                         net (fo=36, routed)          0.569    40.103    LvrtIq_VZ6T_inst/RO68_relop1
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.255    40.358 f  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43/O
                         net (fo=1, routed)           0.352    40.709    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_43_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.267    40.976 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32/O
                         net (fo=1, routed)           0.525    41.501    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[11]_i_32_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    41.830 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.830    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_16_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    42.020 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[11]_i_8/CO[2]
                         net (fo=12, routed)          0.403    42.423    LvrtIq_VZ6T_inst/RO18_relop1
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.261    42.684 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4/O
                         net (fo=1, routed)           0.000    42.684    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8[3]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.141 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.141    LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[3]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    43.416 r  LvrtIq_VZ6T_inst/Unit_Delay39_out1_8_reg[7]_i_1/O[3]
                         net (fo=2, routed)           1.297    44.713    InvControlLoop_V40b_Inst/Iqn_ref20[7]
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.257    44.970 r  InvControlLoop_V40b_Inst/Unit_Delay23_out1_2[7]_i_24/O
                         net (fo=13, routed)          0.935    45.905    InvControlLoop_V40b_Inst/Iqn_ref_in_b12[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.105    46.010 r  InvControlLoop_V40b_Inst/Product_out1_1_i_263/O
                         net (fo=1, routed)           0.000    46.010    InvControlLoop_V40b_Inst/s_314[7]
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    46.188 r  InvControlLoop_V40b_Inst/Product_out1_1_i_193/O
                         net (fo=1, routed)           0.453    46.641    InvControlLoop_V40b_Inst/s_315[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.252    46.893 r  InvControlLoop_V40b_Inst/Product_out1_1_i_121/O
                         net (fo=1, routed)           0.331    47.224    InvControlLoop_V40b_Inst/s_316[7]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.105    47.329 r  InvControlLoop_V40b_Inst/Product_out1_1_i_46/O
                         net (fo=1, routed)           0.000    47.329    InvControlLoop_V40b_Inst/s_317[7]
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    47.507 r  InvControlLoop_V40b_Inst/Product_out1_1_i_5/O
                         net (fo=1, routed)           0.594    48.101    InvControlLoop_V40b_Inst/B[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      3.212    51.313 f  InvControlLoop_V40b_Inst/Product_out1_1/P[23]
                         net (fo=12, routed)          0.689    52.002    InvControlLoop_V40b_Inst/Data_Type_S10_out1_1[12]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.105    52.107 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29/O
                         net (fo=1, routed)           0.000    52.107    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_29_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    52.551 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.551    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.651 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_4/CO[3]
                         net (fo=33, routed)          0.968    53.620    InvControlLoop_V40b_Inst/RO113_relop1
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.105    53.725 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42/O
                         net (fo=1, routed)           0.000    53.725    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[11]_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.182 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.182    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_31_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.280 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.280    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_15_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.378 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.378    InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.594 f  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2_reg[11]_i_3/CO[0]
                         net (fo=12, routed)          0.676    55.269    InvControlLoop_V40b_Inst/RO122_relop1
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.309    55.578 r  InvControlLoop_V40b_Inst/Unit_Delay58_out1_2[2]_i_1/O
                         net (fo=16, routed)          1.034    56.613    InvControlLoop_V40b_Inst/Data_Type_S8_out1_1[2]
    SLICE_X21Y14         FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay12_out1_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.404    59.130    InvControlLoop_V40b_Inst/clk25m
    SLICE_X21Y14         FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay12_out1_3_reg[2]/C
                         clock pessimism              0.348    59.478    
                         clock uncertainty           -0.237    59.241    
    SLICE_X21Y14         FDRE (Setup_fdre_C_D)       -0.047    59.194    InvControlLoop_V40b_Inst/Unit_Delay12_out1_3_reg[2]
  -------------------------------------------------------------------
                         required time                         59.194    
                         arrival time                         -56.613    
  -------------------------------------------------------------------
                         slack                                  2.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.606%)  route 0.255ns (64.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 19.282 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 19.515 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.666    19.515    InvControlLoop_V40b_Inst/clk25m
    SLICE_X83Y2          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDRE (Prop_fdre_C_Q)         0.141    19.656 r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/Q
                         net (fo=18, routed)          0.255    19.911    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/ADDRD1
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.942    19.282    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.250    19.531    
    SLICE_X84Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    19.840    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                        -19.840    
                         arrival time                          19.911    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.606%)  route 0.255ns (64.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 19.282 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 19.515 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.666    19.515    InvControlLoop_V40b_Inst/clk25m
    SLICE_X83Y2          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDRE (Prop_fdre_C_Q)         0.141    19.656 r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/Q
                         net (fo=18, routed)          0.255    19.911    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/ADDRD1
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.942    19.282    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.250    19.531    
    SLICE_X84Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    19.840    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -19.840    
                         arrival time                          19.911    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.606%)  route 0.255ns (64.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 19.282 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 19.515 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.666    19.515    InvControlLoop_V40b_Inst/clk25m
    SLICE_X83Y2          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDRE (Prop_fdre_C_Q)         0.141    19.656 r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/Q
                         net (fo=18, routed)          0.255    19.911    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/ADDRD1
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.942    19.282    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.250    19.531    
    SLICE_X84Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    19.840    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                        -19.840    
                         arrival time                          19.911    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.606%)  route 0.255ns (64.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 19.282 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 19.515 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.666    19.515    InvControlLoop_V40b_Inst/clk25m
    SLICE_X83Y2          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDRE (Prop_fdre_C_Q)         0.141    19.656 r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/Q
                         net (fo=18, routed)          0.255    19.911    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/ADDRD1
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.942    19.282    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.250    19.531    
    SLICE_X84Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    19.840    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -19.840    
                         arrival time                          19.911    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.606%)  route 0.255ns (64.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 19.282 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 19.515 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.666    19.515    InvControlLoop_V40b_Inst/clk25m
    SLICE_X83Y2          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDRE (Prop_fdre_C_Q)         0.141    19.656 r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/Q
                         net (fo=18, routed)          0.255    19.911    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/ADDRD1
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.942    19.282    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.250    19.531    
    SLICE_X84Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    19.840    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                        -19.840    
                         arrival time                          19.911    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.606%)  route 0.255ns (64.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 19.282 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 19.515 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.666    19.515    InvControlLoop_V40b_Inst/clk25m
    SLICE_X83Y2          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDRE (Prop_fdre_C_Q)         0.141    19.656 r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/Q
                         net (fo=18, routed)          0.255    19.911    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/ADDRD1
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.942    19.282    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y2          RAMD32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.250    19.531    
    SLICE_X84Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    19.840    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -19.840    
                         arrival time                          19.911    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.606%)  route 0.255ns (64.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 19.282 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 19.515 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.666    19.515    InvControlLoop_V40b_Inst/clk25m
    SLICE_X83Y2          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDRE (Prop_fdre_C_Q)         0.141    19.656 r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/Q
                         net (fo=18, routed)          0.255    19.911    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/ADDRD1
    SLICE_X84Y2          RAMS32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.942    19.282    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y2          RAMS32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMD/CLK
                         clock pessimism              0.250    19.531    
    SLICE_X84Y2          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    19.840    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                        -19.840    
                         arrival time                          19.911    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.606%)  route 0.255ns (64.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 19.282 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 19.515 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.666    19.515    InvControlLoop_V40b_Inst/clk25m
    SLICE_X83Y2          FDRE                                         r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDRE (Prop_fdre_C_Q)         0.141    19.656 r  InvControlLoop_V40b_Inst/Unit_Delay42_out1_3_reg[1]/Q
                         net (fo=18, routed)          0.255    19.911    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/ADDRD1
    SLICE_X84Y2          RAMS32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.942    19.282    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y2          RAMS32                                       r  InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism              0.250    19.531    
    SLICE_X84Y2          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    19.840    InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                        -19.840    
                         arrival time                          19.911    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 GridPll_V10_Inst/Unit_Delay33_out1_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            GridPll_V10_Inst/Unit_Delay1_out1_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.731%)  route 0.290ns (67.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 19.210 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.601    19.450    GridPll_V10_Inst/clk25m
    SLICE_X1Y99          FDRE                                         r  GridPll_V10_Inst/Unit_Delay33_out1_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    19.591 r  GridPll_V10_Inst/Unit_Delay33_out1_1_reg[14]/Q
                         net (fo=6, routed)           0.290    19.880    GridPll_V10_Inst/Unit_Delay33_out1_1[14]
    SLICE_X2Y100         FDRE                                         r  GridPll_V10_Inst/Unit_Delay1_out1_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.870    19.210    GridPll_V10_Inst/clk25m
    SLICE_X2Y100         FDRE                                         r  GridPll_V10_Inst/Unit_Delay1_out1_2_reg[8]/C
                         clock pessimism              0.509    19.720    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.088    19.808    GridPll_V10_Inst/Unit_Delay1_out1_2_reg[8]
  -------------------------------------------------------------------
                         required time                        -19.808    
                         arrival time                          19.880    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ARM_comm_Inst/WR_ADD_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            ARM_comm_Inst/DramInst0/ram_reg_256_319_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             CLK25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.838%)  route 0.188ns (57.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 19.173 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 19.412 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.563    19.412    ARM_comm_Inst/clk25m
    SLICE_X47Y51         FDRE                                         r  ARM_comm_Inst/WR_ADD_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141    19.553 r  ARM_comm_Inst/WR_ADD_reg[3]_rep__0/Q
                         net (fo=615, routed)         0.188    19.741    ARM_comm_Inst/DramInst0/ram_reg_256_319_6_8/ADDRD3
    SLICE_X46Y50         RAMD64E                                      r  ARM_comm_Inst/DramInst0/ram_reg_256_319_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.833    19.173    ARM_comm_Inst/DramInst0/ram_reg_256_319_6_8/WCLK
    SLICE_X46Y50         RAMD64E                                      r  ARM_comm_Inst/DramInst0/ram_reg_256_319_6_8/RAMA/CLK
                         clock pessimism              0.255    19.428    
    SLICE_X46Y50         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    19.668    ARM_comm_Inst/DramInst0/ram_reg_256_319_6_8/RAMA
  -------------------------------------------------------------------
                         required time                        -19.668    
                         arrival time                          19.741    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK25M
Waveform(ns):       { 20.000 40.000 }
Period(ns):         40.000
Sources:            { mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y2      AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X2Y0      AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X0Y11     InvControlLoop_V40b_Inst/RR_VZ1_dp/u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_generic/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X0Y7      InvControlLoop_V40b_Inst/RR_VZ1_dp/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y6      AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X1Y6      AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y5      AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X1Y5      AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X2Y8      AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X0Y20     AverFilterP128Ch4_V10_inst5ms_1/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X54Y87     NEPCS_100_V01_PLD_Inst/AnalogMonitorWarn_V10_inst1/u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X54Y87     NEPCS_100_V01_PLD_Inst/AnalogMonitorWarn_V10_inst1/u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X54Y87     NEPCS_100_V01_PLD_Inst/AnalogMonitorWarn_V10_inst1/u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X54Y87     NEPCS_100_V01_PLD_Inst/AnalogMonitorWarn_V10_inst1/u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X54Y87     NEPCS_100_V01_PLD_Inst/AnalogMonitorWarn_V10_inst1/u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X54Y87     NEPCS_100_V01_PLD_Inst/AnalogMonitorWarn_V10_inst1/u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X54Y87     NEPCS_100_V01_PLD_Inst/AnalogMonitorWarn_V10_inst1/u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X54Y87     NEPCS_100_V01_PLD_Inst/AnalogMonitorWarn_V10_inst1/u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X54Y90     NEPCS_100_V01_PLD_Inst/AnalogMonitorWarn_V10_inst1/u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X54Y90     NEPCS_100_V01_PLD_Inst/AnalogMonitorWarn_V10_inst1/u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X74Y134    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg_128_191_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X74Y134    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg_128_191_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X74Y134    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg_128_191_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X74Y134    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg_128_191_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X76Y133    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg_192_255_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X76Y133    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg_192_255_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X76Y133    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg_192_255_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X76Y133    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg_192_255_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X74Y135    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg_64_127_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X74Y135    NEPCS_100_V01_PLD_Inst/RMSP64Ch4_V10_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg_64_127_15_17/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm0
  To Clock:  clkfbout_mmcm0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm0
Waveform(ns):       { 20.000 40.000 }
Period(ns):         40.000
Sources:            { mmcm0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y4    mmcm0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  mmcm0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK25M
  To Clock:  CLK25M

Setup :            0  Failing Endpoints,  Worst Slack       28.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.967ns  (required time - arrival time)
  Source:                 sys_rst_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            fsm_inst/FSM_sequential_StateCode_reg[1]/CLR
                            (recovery check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        10.349ns  (logic 0.484ns (4.677%)  route 9.865ns (95.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 58.972 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.369    19.430    clk25m
    SLICE_X39Y65         FDRE                                         r  sys_rst_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.379    19.809 r  sys_rst_cnt_reg[24]/Q
                         net (fo=72, routed)          4.621    24.430    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/sys_rst_cnt_reg[24][0]
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.105    24.535 f  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/Unit_Delay43_out1[4]_i_1/O
                         net (fo=4196, routed)        5.244    29.779    fsm_inst/p_0_in
    SLICE_X59Y64         FDCE                                         f  fsm_inst/FSM_sequential_StateCode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.247    58.972    fsm_inst/clk25m
    SLICE_X59Y64         FDCE                                         r  fsm_inst/FSM_sequential_StateCode_reg[1]/C
                         clock pessimism              0.341    59.314    
                         clock uncertainty           -0.237    59.077    
    SLICE_X59Y64         FDCE (Recov_fdce_C_CLR)     -0.331    58.746    fsm_inst/FSM_sequential_StateCode_reg[1]
  -------------------------------------------------------------------
                         required time                         58.746    
                         arrival time                         -29.779    
  -------------------------------------------------------------------
                         slack                                 28.967    

Slack (MET) :             28.967ns  (required time - arrival time)
  Source:                 sys_rst_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            fsm_inst/StateLast1Code_reg[1]/CLR
                            (recovery check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        10.349ns  (logic 0.484ns (4.677%)  route 9.865ns (95.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 58.972 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.369    19.430    clk25m
    SLICE_X39Y65         FDRE                                         r  sys_rst_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.379    19.809 r  sys_rst_cnt_reg[24]/Q
                         net (fo=72, routed)          4.621    24.430    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/sys_rst_cnt_reg[24][0]
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.105    24.535 f  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/Unit_Delay43_out1[4]_i_1/O
                         net (fo=4196, routed)        5.244    29.779    fsm_inst/p_0_in
    SLICE_X59Y64         FDCE                                         f  fsm_inst/StateLast1Code_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.247    58.972    fsm_inst/clk25m
    SLICE_X59Y64         FDCE                                         r  fsm_inst/StateLast1Code_reg[1]/C
                         clock pessimism              0.341    59.314    
                         clock uncertainty           -0.237    59.077    
    SLICE_X59Y64         FDCE (Recov_fdce_C_CLR)     -0.331    58.746    fsm_inst/StateLast1Code_reg[1]
  -------------------------------------------------------------------
                         required time                         58.746    
                         arrival time                         -29.779    
  -------------------------------------------------------------------
                         slack                                 28.967    

Slack (MET) :             28.967ns  (required time - arrival time)
  Source:                 sys_rst_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            fsm_inst/StateLast1Code_reg[2]/CLR
                            (recovery check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        10.349ns  (logic 0.484ns (4.677%)  route 9.865ns (95.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 58.972 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.369    19.430    clk25m
    SLICE_X39Y65         FDRE                                         r  sys_rst_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.379    19.809 r  sys_rst_cnt_reg[24]/Q
                         net (fo=72, routed)          4.621    24.430    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/sys_rst_cnt_reg[24][0]
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.105    24.535 f  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/Unit_Delay43_out1[4]_i_1/O
                         net (fo=4196, routed)        5.244    29.779    fsm_inst/p_0_in
    SLICE_X59Y64         FDCE                                         f  fsm_inst/StateLast1Code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.247    58.972    fsm_inst/clk25m
    SLICE_X59Y64         FDCE                                         r  fsm_inst/StateLast1Code_reg[2]/C
                         clock pessimism              0.341    59.314    
                         clock uncertainty           -0.237    59.077    
    SLICE_X59Y64         FDCE (Recov_fdce_C_CLR)     -0.331    58.746    fsm_inst/StateLast1Code_reg[2]
  -------------------------------------------------------------------
                         required time                         58.746    
                         arrival time                         -29.779    
  -------------------------------------------------------------------
                         slack                                 28.967    

Slack (MET) :             29.057ns  (required time - arrival time)
  Source:                 sys_rst_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            fsm_inst/StateLast1Code_reg[3]/CLR
                            (recovery check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        10.256ns  (logic 0.484ns (4.719%)  route 9.772ns (95.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 58.969 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.369    19.430    clk25m
    SLICE_X39Y65         FDRE                                         r  sys_rst_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.379    19.809 r  sys_rst_cnt_reg[24]/Q
                         net (fo=72, routed)          4.621    24.430    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/sys_rst_cnt_reg[24][0]
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.105    24.535 f  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/Unit_Delay43_out1[4]_i_1/O
                         net (fo=4196, routed)        5.151    29.686    fsm_inst/p_0_in
    SLICE_X57Y68         FDCE                                         f  fsm_inst/StateLast1Code_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.244    58.969    fsm_inst/clk25m
    SLICE_X57Y68         FDCE                                         r  fsm_inst/StateLast1Code_reg[3]/C
                         clock pessimism              0.341    59.311    
                         clock uncertainty           -0.237    59.074    
    SLICE_X57Y68         FDCE (Recov_fdce_C_CLR)     -0.331    58.743    fsm_inst/StateLast1Code_reg[3]
  -------------------------------------------------------------------
                         required time                         58.743    
                         arrival time                         -29.686    
  -------------------------------------------------------------------
                         slack                                 29.057    

Slack (MET) :             29.057ns  (required time - arrival time)
  Source:                 sys_rst_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            fsm_inst/StateLast2Code_reg[3]/CLR
                            (recovery check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        10.256ns  (logic 0.484ns (4.719%)  route 9.772ns (95.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 58.969 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.369    19.430    clk25m
    SLICE_X39Y65         FDRE                                         r  sys_rst_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.379    19.809 r  sys_rst_cnt_reg[24]/Q
                         net (fo=72, routed)          4.621    24.430    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/sys_rst_cnt_reg[24][0]
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.105    24.535 f  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/Unit_Delay43_out1[4]_i_1/O
                         net (fo=4196, routed)        5.151    29.686    fsm_inst/p_0_in
    SLICE_X57Y68         FDCE                                         f  fsm_inst/StateLast2Code_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.244    58.969    fsm_inst/clk25m
    SLICE_X57Y68         FDCE                                         r  fsm_inst/StateLast2Code_reg[3]/C
                         clock pessimism              0.341    59.311    
                         clock uncertainty           -0.237    59.074    
    SLICE_X57Y68         FDCE (Recov_fdce_C_CLR)     -0.331    58.743    fsm_inst/StateLast2Code_reg[3]
  -------------------------------------------------------------------
                         required time                         58.743    
                         arrival time                         -29.686    
  -------------------------------------------------------------------
                         slack                                 29.057    

Slack (MET) :             29.057ns  (required time - arrival time)
  Source:                 sys_rst_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            fsm_inst/StateLast3Code_reg[3]/CLR
                            (recovery check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        10.256ns  (logic 0.484ns (4.719%)  route 9.772ns (95.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 58.969 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.369    19.430    clk25m
    SLICE_X39Y65         FDRE                                         r  sys_rst_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.379    19.809 r  sys_rst_cnt_reg[24]/Q
                         net (fo=72, routed)          4.621    24.430    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/sys_rst_cnt_reg[24][0]
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.105    24.535 f  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/Unit_Delay43_out1[4]_i_1/O
                         net (fo=4196, routed)        5.151    29.686    fsm_inst/p_0_in
    SLICE_X57Y68         FDCE                                         f  fsm_inst/StateLast3Code_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.244    58.969    fsm_inst/clk25m
    SLICE_X57Y68         FDCE                                         r  fsm_inst/StateLast3Code_reg[3]/C
                         clock pessimism              0.341    59.311    
                         clock uncertainty           -0.237    59.074    
    SLICE_X57Y68         FDCE (Recov_fdce_C_CLR)     -0.331    58.743    fsm_inst/StateLast3Code_reg[3]
  -------------------------------------------------------------------
                         required time                         58.743    
                         arrival time                         -29.686    
  -------------------------------------------------------------------
                         slack                                 29.057    

Slack (MET) :             29.192ns  (required time - arrival time)
  Source:                 sys_rst_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            fsm_inst/State_Reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        10.196ns  (logic 0.484ns (4.747%)  route 9.712ns (95.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.016ns = ( 58.984 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.369    19.430    clk25m
    SLICE_X39Y65         FDRE                                         r  sys_rst_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.379    19.809 r  sys_rst_cnt_reg[24]/Q
                         net (fo=72, routed)          4.621    24.430    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/sys_rst_cnt_reg[24][0]
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.105    24.535 f  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/Unit_Delay43_out1[4]_i_1/O
                         net (fo=4196, routed)        5.091    29.626    fsm_inst/p_0_in
    SLICE_X47Y60         FDCE                                         f  fsm_inst/State_Reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.259    58.984    fsm_inst/clk25m
    SLICE_X47Y60         FDCE                                         r  fsm_inst/State_Reg_reg[1]/C
                         clock pessimism              0.401    59.386    
                         clock uncertainty           -0.237    59.149    
    SLICE_X47Y60         FDCE (Recov_fdce_C_CLR)     -0.331    58.818    fsm_inst/State_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         58.818    
                         arrival time                         -29.626    
  -------------------------------------------------------------------
                         slack                                 29.192    

Slack (MET) :             29.192ns  (required time - arrival time)
  Source:                 sys_rst_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            fsm_inst/State_Reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        10.196ns  (logic 0.484ns (4.747%)  route 9.712ns (95.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.016ns = ( 58.984 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.369    19.430    clk25m
    SLICE_X39Y65         FDRE                                         r  sys_rst_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.379    19.809 r  sys_rst_cnt_reg[24]/Q
                         net (fo=72, routed)          4.621    24.430    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/sys_rst_cnt_reg[24][0]
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.105    24.535 f  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/Unit_Delay43_out1[4]_i_1/O
                         net (fo=4196, routed)        5.091    29.626    fsm_inst/p_0_in
    SLICE_X47Y60         FDCE                                         f  fsm_inst/State_Reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.259    58.984    fsm_inst/clk25m
    SLICE_X47Y60         FDCE                                         r  fsm_inst/State_Reg_reg[2]/C
                         clock pessimism              0.401    59.386    
                         clock uncertainty           -0.237    59.149    
    SLICE_X47Y60         FDCE (Recov_fdce_C_CLR)     -0.331    58.818    fsm_inst/State_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         58.818    
                         arrival time                         -29.626    
  -------------------------------------------------------------------
                         slack                                 29.192    

Slack (MET) :             29.341ns  (required time - arrival time)
  Source:                 sys_rst_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            fsm_inst/StateLast2Code_reg[2]/CLR
                            (recovery check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        9.976ns  (logic 0.484ns (4.852%)  route 9.492ns (95.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 58.973 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.369    19.430    clk25m
    SLICE_X39Y65         FDRE                                         r  sys_rst_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.379    19.809 r  sys_rst_cnt_reg[24]/Q
                         net (fo=72, routed)          4.621    24.430    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/sys_rst_cnt_reg[24][0]
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.105    24.535 f  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/Unit_Delay43_out1[4]_i_1/O
                         net (fo=4196, routed)        4.871    29.406    fsm_inst/p_0_in
    SLICE_X57Y63         FDCE                                         f  fsm_inst/StateLast2Code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.248    58.973    fsm_inst/clk25m
    SLICE_X57Y63         FDCE                                         r  fsm_inst/StateLast2Code_reg[2]/C
                         clock pessimism              0.341    59.315    
                         clock uncertainty           -0.237    59.078    
    SLICE_X57Y63         FDCE (Recov_fdce_C_CLR)     -0.331    58.747    fsm_inst/StateLast2Code_reg[2]
  -------------------------------------------------------------------
                         required time                         58.747    
                         arrival time                         -29.406    
  -------------------------------------------------------------------
                         slack                                 29.341    

Slack (MET) :             29.341ns  (required time - arrival time)
  Source:                 sys_rst_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            fsm_inst/StateLast3Code_reg[2]/CLR
                            (recovery check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25M rise@60.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        9.976ns  (logic 0.484ns (4.852%)  route 9.492ns (95.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 58.973 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.424    21.424 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.489    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.948    16.540 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    17.980    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.061 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.369    19.430    clk25m
    SLICE_X39Y65         FDRE                                         r  sys_rst_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.379    19.809 r  sys_rst_cnt_reg[24]/Q
                         net (fo=72, routed)          4.621    24.430    NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/sys_rst_cnt_reg[24][0]
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.105    24.535 f  NEPCS_100_V01_PLD_Inst/AnalogMonitor_V10_Inst/Unit_Delay43_out1[4]_i_1/O
                         net (fo=4196, routed)        4.871    29.406    fsm_inst/p_0_in
    SLICE_X57Y63         FDCE                                         f  fsm_inst/StateLast3Code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    60.000    60.000 r  
    T3                                                0.000    60.000 r  g_clk (IN)
                         net (fo=0)                   0.000    60.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         1.358    61.358 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    62.361    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.083    56.278 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    57.649    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    57.726 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       1.248    58.973    fsm_inst/clk25m
    SLICE_X57Y63         FDCE                                         r  fsm_inst/StateLast3Code_reg[2]/C
                         clock pessimism              0.341    59.315    
                         clock uncertainty           -0.237    59.078    
    SLICE_X57Y63         FDCE (Recov_fdce_C_CLR)     -0.331    58.747    fsm_inst/StateLast3Code_reg[2]
  -------------------------------------------------------------------
                         required time                         58.747    
                         arrival time                         -29.406    
  -------------------------------------------------------------------
                         slack                                 29.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[0]/CLR
                            (removal check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.674%)  route 0.401ns (68.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 19.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.550    19.399    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X57Y78         FDRE                                         r  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141    19.540 f  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/Q
                         net (fo=5, routed)           0.226    19.766    NEPCS_100_V01_PLD_Inst/FaultState_r
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.045    19.811 f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2/O
                         net (fo=88, routed)          0.175    19.986    NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2_n_0
    SLICE_X61Y79         FDCE                                         f  NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.821    19.161    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X61Y79         FDCE                                         r  NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[0]/C
                         clock pessimism              0.275    19.436    
    SLICE_X61Y79         FDCE (Remov_fdce_C_CLR)     -0.092    19.344    NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.344    
                         arrival time                          19.986    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[1]/CLR
                            (removal check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.674%)  route 0.401ns (68.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 19.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.550    19.399    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X57Y78         FDRE                                         r  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141    19.540 f  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/Q
                         net (fo=5, routed)           0.226    19.766    NEPCS_100_V01_PLD_Inst/FaultState_r
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.045    19.811 f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2/O
                         net (fo=88, routed)          0.175    19.986    NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2_n_0
    SLICE_X61Y79         FDCE                                         f  NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.821    19.161    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X61Y79         FDCE                                         r  NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[1]/C
                         clock pessimism              0.275    19.436    
    SLICE_X61Y79         FDCE (Remov_fdce_C_CLR)     -0.092    19.344    NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.344    
                         arrival time                          19.986    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[9]/CLR
                            (removal check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.674%)  route 0.401ns (68.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 19.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.550    19.399    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X57Y78         FDRE                                         r  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141    19.540 f  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/Q
                         net (fo=5, routed)           0.226    19.766    NEPCS_100_V01_PLD_Inst/FaultState_r
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.045    19.811 f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2/O
                         net (fo=88, routed)          0.175    19.986    NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2_n_0
    SLICE_X61Y79         FDCE                                         f  NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.821    19.161    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X61Y79         FDCE                                         r  NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[9]/C
                         clock pessimism              0.275    19.436    
    SLICE_X61Y79         FDCE (Remov_fdce_C_CLR)     -0.092    19.344    NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[9]
  -------------------------------------------------------------------
                         required time                        -19.344    
                         arrival time                          19.986    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[14]/CLR
                            (removal check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.439%)  route 0.724ns (79.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 19.163 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.550    19.399    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X57Y78         FDRE                                         r  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141    19.540 f  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/Q
                         net (fo=5, routed)           0.226    19.766    NEPCS_100_V01_PLD_Inst/FaultState_r
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.045    19.811 f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2/O
                         net (fo=88, routed)          0.498    20.309    NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2_n_0
    SLICE_X46Y81         FDCE                                         f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.823    19.163    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X46Y81         FDCE                                         r  NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[14]/C
                         clock pessimism              0.504    19.667    
    SLICE_X46Y81         FDCE (Remov_fdce_C_CLR)     -0.067    19.600    NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[14]
  -------------------------------------------------------------------
                         required time                        -19.600    
                         arrival time                          20.309    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[11]/CLR
                            (removal check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.253%)  route 0.472ns (71.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 19.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.550    19.399    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X57Y78         FDRE                                         r  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141    19.540 f  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/Q
                         net (fo=5, routed)           0.226    19.766    NEPCS_100_V01_PLD_Inst/FaultState_r
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.045    19.811 f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2/O
                         net (fo=88, routed)          0.246    20.057    NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2_n_0
    SLICE_X55Y79         FDCE                                         f  NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.820    19.160    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X55Y79         FDCE                                         r  NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[11]/C
                         clock pessimism              0.275    19.435    
    SLICE_X55Y79         FDCE (Remov_fdce_C_CLR)     -0.092    19.343    NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[11]
  -------------------------------------------------------------------
                         required time                        -19.343    
                         arrival time                          20.057    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[7]/CLR
                            (removal check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.253%)  route 0.472ns (71.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 19.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.550    19.399    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X57Y78         FDRE                                         r  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141    19.540 f  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/Q
                         net (fo=5, routed)           0.226    19.766    NEPCS_100_V01_PLD_Inst/FaultState_r
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.045    19.811 f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2/O
                         net (fo=88, routed)          0.246    20.057    NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2_n_0
    SLICE_X55Y79         FDCE                                         f  NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.820    19.160    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X55Y79         FDCE                                         r  NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[7]/C
                         clock pessimism              0.275    19.435    
    SLICE_X55Y79         FDCE (Remov_fdce_C_CLR)     -0.092    19.343    NEPCS_100_V01_PLD_Inst/Err_Lock_State14_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.343    
                         arrival time                          20.057    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[0]/CLR
                            (removal check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.253%)  route 0.472ns (71.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 19.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.550    19.399    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X57Y78         FDRE                                         r  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141    19.540 f  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/Q
                         net (fo=5, routed)           0.226    19.766    NEPCS_100_V01_PLD_Inst/FaultState_r
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.045    19.811 f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2/O
                         net (fo=88, routed)          0.246    20.057    NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2_n_0
    SLICE_X55Y79         FDCE                                         f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.820    19.160    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X55Y79         FDCE                                         r  NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[0]/C
                         clock pessimism              0.275    19.435    
    SLICE_X55Y79         FDCE (Remov_fdce_C_CLR)     -0.092    19.343    NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.343    
                         arrival time                          20.057    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[11]/CLR
                            (removal check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.253%)  route 0.472ns (71.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 19.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.550    19.399    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X57Y78         FDRE                                         r  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141    19.540 f  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/Q
                         net (fo=5, routed)           0.226    19.766    NEPCS_100_V01_PLD_Inst/FaultState_r
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.045    19.811 f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2/O
                         net (fo=88, routed)          0.246    20.057    NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2_n_0
    SLICE_X55Y79         FDCE                                         f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.820    19.160    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X55Y79         FDCE                                         r  NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[11]/C
                         clock pessimism              0.275    19.435    
    SLICE_X55Y79         FDCE (Remov_fdce_C_CLR)     -0.092    19.343    NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[11]
  -------------------------------------------------------------------
                         required time                        -19.343    
                         arrival time                          20.057    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[2]/CLR
                            (removal check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.253%)  route 0.472ns (71.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 19.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.550    19.399    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X57Y78         FDRE                                         r  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141    19.540 f  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/Q
                         net (fo=5, routed)           0.226    19.766    NEPCS_100_V01_PLD_Inst/FaultState_r
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.045    19.811 f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2/O
                         net (fo=88, routed)          0.246    20.057    NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2_n_0
    SLICE_X55Y79         FDCE                                         f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.820    19.160    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X55Y79         FDCE                                         r  NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[2]/C
                         clock pessimism              0.275    19.435    
    SLICE_X55Y79         FDCE (Remov_fdce_C_CLR)     -0.092    19.343    NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.343    
                         arrival time                          20.057    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[9]/CLR
                            (removal check against rising-edge clock CLK25M  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25M rise@20.000ns - CLK25M rise@20.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.253%)  route 0.472ns (71.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 19.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.261    20.261 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.701    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.372    18.328 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    18.823    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.849 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.550    19.399    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X57Y78         FDRE                                         r  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141    19.540 f  NEPCS_100_V01_PLD_Inst/FaultState_r_reg/Q
                         net (fo=5, routed)           0.226    19.766    NEPCS_100_V01_PLD_Inst/FaultState_r
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.045    19.811 f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2/O
                         net (fo=88, routed)          0.246    20.057    NEPCS_100_V01_PLD_Inst/Err_Lock_State15[15]_i_2_n_0
    SLICE_X55Y79         FDCE                                         f  NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK25M rise edge)    20.000    20.000 r  
    T3                                                0.000    20.000 r  g_clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0_inst/inst/clk_in1
    T3                   IBUF (Prop_ibuf_I_O)         0.448    20.448 r  mmcm0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.929    mmcm0_inst/inst/clk_in1_mmcm0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.157    17.771 r  mmcm0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    18.311    mmcm0_inst/inst/clk25m_mmcm0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.340 r  mmcm0_inst/inst/clkout3_buf/O
                         net (fo=20920, routed)       0.820    19.160    NEPCS_100_V01_PLD_Inst/clk25m
    SLICE_X55Y79         FDCE                                         r  NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[9]/C
                         clock pessimism              0.275    19.435    
    SLICE_X55Y79         FDCE (Remov_fdce_C_CLR)     -0.092    19.343    NEPCS_100_V01_PLD_Inst/Err_Lock_State15_reg[9]
  -------------------------------------------------------------------
                         required time                        -19.343    
                         arrival time                          20.057    
  -------------------------------------------------------------------
                         slack                                  0.714    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        4.686ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 AMBUS_CE
                            (input port)
  Destination:            AMBUS_DB[11]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        10.314ns  (logic 5.046ns (48.928%)  route 5.267ns (51.072%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 f  AMBUS_CE (IN)
                         net (fo=0)                   0.000     0.000    AMBUS_CE
    B21                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  AMBUS_CE_IBUF_inst/O
                         net (fo=15, routed)          2.417     3.873    ARM_comm_Inst/AMBUS_CE_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.126     3.999 f  ARM_comm_Inst/IOBUF8_i_2/O
                         net (fo=8, routed)           2.850     6.849    ARM_comm_Inst/IOBUF11/T
    R20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.464    10.314 r  ARM_comm_Inst/IOBUF11/OBUFT/O
                         net (fo=1, unset)            0.000    10.314    AMBUS_DB[11]
    R20                                                               r  AMBUS_DB[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 AMBUS_CE
                            (input port)
  Destination:            AMBUS_DB[15]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.866ns  (logic 5.078ns (51.463%)  route 4.789ns (48.537%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 f  AMBUS_CE (IN)
                         net (fo=0)                   0.000     0.000    AMBUS_CE
    B21                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  AMBUS_CE_IBUF_inst/O
                         net (fo=15, routed)          2.417     3.873    ARM_comm_Inst/AMBUS_CE_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.126     3.999 f  ARM_comm_Inst/IOBUF8_i_2/O
                         net (fo=8, routed)           2.372     6.371    ARM_comm_Inst/IOBUF15/T
    U20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.496     9.866 r  ARM_comm_Inst/IOBUF15/OBUFT/O
                         net (fo=1, unset)            0.000     9.866    AMBUS_DB[15]
    U20                                                               r  AMBUS_DB[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 AMBUS_CE
                            (input port)
  Destination:            AMBUS_DB[14]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.632ns  (logic 5.091ns (52.857%)  route 4.541ns (47.143%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 f  AMBUS_CE (IN)
                         net (fo=0)                   0.000     0.000    AMBUS_CE
    B21                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  AMBUS_CE_IBUF_inst/O
                         net (fo=15, routed)          2.417     3.873    ARM_comm_Inst/AMBUS_CE_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.126     3.999 f  ARM_comm_Inst/IOBUF8_i_2/O
                         net (fo=8, routed)           2.124     6.122    ARM_comm_Inst/IOBUF14/T
    U22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.509     9.632 r  ARM_comm_Inst/IOBUF14/OBUFT/O
                         net (fo=1, unset)            0.000     9.632    AMBUS_DB[14]
    U22                                                               r  AMBUS_DB[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 AMBUS_CE
                            (input port)
  Destination:            AMBUS_DB[12]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.386ns  (logic 5.081ns (54.138%)  route 4.304ns (45.862%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 f  AMBUS_CE (IN)
                         net (fo=0)                   0.000     0.000    AMBUS_CE
    B21                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  AMBUS_CE_IBUF_inst/O
                         net (fo=15, routed)          2.417     3.873    ARM_comm_Inst/AMBUS_CE_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.126     3.999 f  ARM_comm_Inst/IOBUF8_i_2/O
                         net (fo=8, routed)           1.887     5.886    ARM_comm_Inst/IOBUF12/T
    T22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.499     9.386 r  ARM_comm_Inst/IOBUF12/OBUFT/O
                         net (fo=1, unset)            0.000     9.386    AMBUS_DB[12]
    T22                                                               r  AMBUS_DB[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 AMBUS_CE
                            (input port)
  Destination:            AMBUS_DB[13]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.273ns  (logic 5.085ns (54.840%)  route 4.188ns (45.160%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 f  AMBUS_CE (IN)
                         net (fo=0)                   0.000     0.000    AMBUS_CE
    B21                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  AMBUS_CE_IBUF_inst/O
                         net (fo=15, routed)          2.417     3.873    ARM_comm_Inst/AMBUS_CE_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.126     3.999 f  ARM_comm_Inst/IOBUF8_i_2/O
                         net (fo=8, routed)           1.771     5.769    ARM_comm_Inst/IOBUF13/T
    T21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.503     9.273 r  ARM_comm_Inst/IOBUF13/OBUFT/O
                         net (fo=1, unset)            0.000     9.273    AMBUS_DB[13]
    T21                                                               r  AMBUS_DB[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 AMBUS_CE
                            (input port)
  Destination:            AMBUS_DB[9]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.007ns  (logic 5.070ns (56.293%)  route 3.937ns (43.707%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 f  AMBUS_CE (IN)
                         net (fo=0)                   0.000     0.000    AMBUS_CE
    B21                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  AMBUS_CE_IBUF_inst/O
                         net (fo=15, routed)          2.417     3.873    ARM_comm_Inst/AMBUS_CE_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.126     3.999 f  ARM_comm_Inst/IOBUF8_i_2/O
                         net (fo=8, routed)           1.520     5.518    ARM_comm_Inst/IOBUF9/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.489     9.007 r  ARM_comm_Inst/IOBUF9/OBUFT/O
                         net (fo=1, unset)            0.000     9.007    AMBUS_DB[9]
    P21                                                               r  AMBUS_DB[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 AMBUS_CE
                            (input port)
  Destination:            AMBUS_DB[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        8.990ns  (logic 5.049ns (56.162%)  route 3.941ns (43.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 f  AMBUS_CE (IN)
                         net (fo=0)                   0.000     0.000    AMBUS_CE
    B21                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  AMBUS_CE_IBUF_inst/O
                         net (fo=15, routed)          2.417     3.873    ARM_comm_Inst/AMBUS_CE_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.126     3.999 f  ARM_comm_Inst/IOBUF8_i_2/O
                         net (fo=8, routed)           1.524     5.523    ARM_comm_Inst/IOBUF8/T
    N20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.467     8.990 r  ARM_comm_Inst/IOBUF8/OBUFT/O
                         net (fo=1, unset)            0.000     8.990    AMBUS_DB[8]
    N20                                                               r  AMBUS_DB[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 AMBUS_CE
                            (input port)
  Destination:            AMBUS_DB[10]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        8.891ns  (logic 5.066ns (56.985%)  route 3.824ns (43.015%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 f  AMBUS_CE (IN)
                         net (fo=0)                   0.000     0.000    AMBUS_CE
    B21                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  AMBUS_CE_IBUF_inst/O
                         net (fo=15, routed)          2.417     3.873    ARM_comm_Inst/AMBUS_CE_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.126     3.999 f  ARM_comm_Inst/IOBUF8_i_2/O
                         net (fo=8, routed)           1.407     5.406    ARM_comm_Inst/IOBUF10/T
    P22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.484     8.891 r  ARM_comm_Inst/IOBUF10/OBUFT/O
                         net (fo=1, unset)            0.000     8.891    AMBUS_DB[10]
    P22                                                               r  AMBUS_DB[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  6.109    





