<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p489" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_489{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_489{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_489{left:275px;bottom:1141px;letter-spacing:-0.14px;}
#t4_489{left:70px;bottom:1084px;}
#t5_489{left:96px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t6_489{left:96px;bottom:1063px;}
#t7_489{left:122px;bottom:1063px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_489{left:122px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t9_489{left:122px;bottom:1020px;}
#ta_489{left:148px;bottom:1022px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tb_489{left:147px;bottom:1005px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tc_489{left:122px;bottom:979px;}
#td_489{left:148px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_489{left:147px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_489{left:122px;bottom:937px;}
#tg_489{left:148px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_489{left:147px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_489{left:122px;bottom:896px;}
#tj_489{left:148px;bottom:898px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_489{left:147px;bottom:881px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tl_489{left:505px;bottom:881px;}
#tm_489{left:514px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tn_489{left:147px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_489{left:122px;bottom:838px;}
#tp_489{left:148px;bottom:840px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_489{left:147px;bottom:823px;letter-spacing:-0.2px;word-spacing:-0.38px;}
#tr_489{left:409px;bottom:823px;}
#ts_489{left:418px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_489{left:147px;bottom:807px;letter-spacing:-0.13px;}
#tu_489{left:122px;bottom:780px;}
#tv_489{left:148px;bottom:782px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_489{left:147px;bottom:765px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tx_489{left:147px;bottom:749px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_489{left:96px;bottom:724px;}
#tz_489{left:122px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_489{left:122px;bottom:707px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t11_489{left:70px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_489{left:70px;bottom:624px;letter-spacing:0.13px;}
#t13_489{left:152px;bottom:624px;letter-spacing:0.15px;word-spacing:0.01px;}
#t14_489{left:70px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t15_489{left:70px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_489{left:70px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t17_489{left:70px;bottom:540px;}
#t18_489{left:96px;bottom:544px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t19_489{left:70px;bottom:517px;}
#t1a_489{left:96px;bottom:521px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#t1b_489{left:70px;bottom:495px;}
#t1c_489{left:96px;bottom:498px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1d_489{left:70px;bottom:472px;}
#t1e_489{left:96px;bottom:475px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#t1f_489{left:70px;bottom:449px;}
#t1g_489{left:96px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_489{left:70px;bottom:426px;}
#t1i_489{left:96px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_489{left:70px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1k_489{left:70px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_489{left:70px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1m_489{left:70px;bottom:347px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1n_489{left:70px;bottom:330px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1o_489{left:70px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1p_489{left:70px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1q_489{left:70px;bottom:272px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#t1r_489{left:70px;bottom:255px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1s_489{left:70px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1t_489{left:519px;bottom:245px;}
#t1u_489{left:535px;bottom:238px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1v_489{left:70px;bottom:221px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t1w_489{left:70px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1x_489{left:70px;bottom:180px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1y_489{left:70px;bottom:163px;letter-spacing:-0.13px;word-spacing:-0.51px;}

.s1_489{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_489{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_489{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_489{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_489{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_489{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s7_489{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_489{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts489" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg489Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg489" style="-webkit-user-select: none;"><object width="935" height="1210" data="489/489.svg" type="image/svg+xml" id="pdf489" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_489" class="t s1_489">Vol. 3A </span><span id="t2_489" class="t s1_489">14-5 </span>
<span id="t3_489" class="t s2_489">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_489" class="t s3_489">• </span><span id="t5_489" class="t s4_489">System Exceptions: </span>
<span id="t6_489" class="t s4_489">— </span><span id="t7_489" class="t s4_489">Invalid-opcode exception (#UD). This exception is generated when executing SSE instructions under the </span>
<span id="t8_489" class="t s4_489">following conditions: </span>
<span id="t9_489" class="t s5_489">• </span><span id="ta_489" class="t s4_489">SSE/SSE2/SSE3/SSSE3/SSE4_1/SSE4_2 feature flags returned by CPUID are set to 0. This condition </span>
<span id="tb_489" class="t s4_489">does not affect the CLFLUSH instruction, nor POPCNT. </span>
<span id="tc_489" class="t s5_489">• </span><span id="td_489" class="t s4_489">The CLFSH feature flag returned by the CPUID instruction is set to 0. This exception condition only </span>
<span id="te_489" class="t s4_489">pertains to the execution of the CLFLUSH instruction. </span>
<span id="tf_489" class="t s5_489">• </span><span id="tg_489" class="t s4_489">The POPCNT feature flag returned by the CPUID instruction is set to 0. This exception condition only </span>
<span id="th_489" class="t s4_489">pertains to the execution of the POPCNT instruction. </span>
<span id="ti_489" class="t s5_489">• </span><span id="tj_489" class="t s4_489">The EM flag (bit 2) in control register CR0 is set to 1, regardless of the value of TS flag (bit 3) of CR0. </span>
<span id="tk_489" class="t s4_489">This condition does not affect the PAUSE, PREFETCH</span><span id="tl_489" class="t s6_489">h</span><span id="tm_489" class="t s4_489">, MOVNTI, SFENCE, LFENCE, MFENCE, CLFLUSH, </span>
<span id="tn_489" class="t s4_489">CRC32, and POPCNT instructions. </span>
<span id="to_489" class="t s5_489">• </span><span id="tp_489" class="t s4_489">The OSFXSR flag (bit 9) in control register CR4 is set to 0. This condition does not affect the PSHUFW, </span>
<span id="tq_489" class="t s4_489">MOVNTQ, MOVNTI, PAUSE, PREFETCH</span><span id="tr_489" class="t s6_489">h</span><span id="ts_489" class="t s4_489">, SFENCE, LFENCE, MFENCE, CLFLUSH, CRC32, and POPCNT </span>
<span id="tt_489" class="t s4_489">instructions. </span>
<span id="tu_489" class="t s5_489">• </span><span id="tv_489" class="t s4_489">Executing an instruction that causes a SIMD floating-point exception when the OSXMMEXCPT flag (bit </span>
<span id="tw_489" class="t s4_489">10) in control register CR4 is set to 0. See Section 14.4.1, “Using the TS Flag to Control the Saving of </span>
<span id="tx_489" class="t s4_489">the x87 FPU and SSE State.” </span>
<span id="ty_489" class="t s4_489">— </span><span id="tz_489" class="t s4_489">Device not available (#NM). This exception is generated by executing a SSE instruction when the TS flag </span>
<span id="t10_489" class="t s4_489">(bit 3) of CR0 is set to 1. </span>
<span id="t11_489" class="t s4_489">Other exceptions can occur during delivery of the above exceptions. </span>
<span id="t12_489" class="t s7_489">14.1.5 </span><span id="t13_489" class="t s7_489">Providing a Handler for the SIMD Floating-Point Exception (#XM) </span>
<span id="t14_489" class="t s4_489">SSE instructions do not generate numeric exceptions on packed integer operations. They can generate the </span>
<span id="t15_489" class="t s4_489">following numeric (SIMD floating-point) exceptions on packed and scalar single precision and double precision </span>
<span id="t16_489" class="t s4_489">floating-point operations. </span>
<span id="t17_489" class="t s3_489">• </span><span id="t18_489" class="t s4_489">Invalid operation (#I) </span>
<span id="t19_489" class="t s3_489">• </span><span id="t1a_489" class="t s4_489">Divide-by-zero (#Z) </span>
<span id="t1b_489" class="t s3_489">• </span><span id="t1c_489" class="t s4_489">Denormal operand (#D) </span>
<span id="t1d_489" class="t s3_489">• </span><span id="t1e_489" class="t s4_489">Numeric overflow (#O) </span>
<span id="t1f_489" class="t s3_489">• </span><span id="t1g_489" class="t s4_489">Numeric underflow (#U) </span>
<span id="t1h_489" class="t s3_489">• </span><span id="t1i_489" class="t s4_489">Inexact result (Precision) (#P) </span>
<span id="t1j_489" class="t s4_489">These SIMD floating-point exceptions (with the exception of the denormal operand exception) are defined in the </span>
<span id="t1k_489" class="t s4_489">IEEE Standard 754 for Floating-Point Arithmetic and represent the same conditions that cause x87 FPU floating- </span>
<span id="t1l_489" class="t s4_489">point error exceptions (#MF) to be generated for x87 FPU instructions. </span>
<span id="t1m_489" class="t s4_489">Each of these exceptions can be masked, in which case the processor returns a reasonable result to the destination </span>
<span id="t1n_489" class="t s4_489">operand without invoking an exception handler. However, if any of these exceptions are left unmasked, detection </span>
<span id="t1o_489" class="t s4_489">of the exception condition results in a SIMD floating-point exception (#XM) being generated. See Chapter 6, </span>
<span id="t1p_489" class="t s4_489">“Interrupt 19—SIMD Floating-Point Exception (#XM).” </span>
<span id="t1q_489" class="t s4_489">To handle unmasked SIMD floating-point exceptions, the operating system or executive must provide an exception </span>
<span id="t1r_489" class="t s4_489">handler. The section titled “SSE and SSE2 SIMD Floating-Point Exceptions” in Chapter 11, “Programming with </span>
<span id="t1s_489" class="t s4_489">Intel® Streaming SIMD Extensions 2 (Intel® SSE2),” of the Intel </span>
<span id="t1t_489" class="t s8_489">® </span>
<span id="t1u_489" class="t s4_489">64 and IA-32 Architectures Software Devel- </span>
<span id="t1v_489" class="t s4_489">oper’s Manual, Volume 1, describes the SIMD floating-point exception classes and gives suggestions for writing an </span>
<span id="t1w_489" class="t s4_489">exception handler to handle them. </span>
<span id="t1x_489" class="t s4_489">To indicate that the operating system provides a handler for SIMD floating-point exceptions (#XM), the OSXM- </span>
<span id="t1y_489" class="t s4_489">MEXCPT flag (bit 10) must be set in control register CR4. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
