// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module outer_product_mergeRows (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        colind1_dout,
        colind1_empty_n,
        colind1_read,
        colind2_dout,
        colind2_empty_n,
        colind2_read,
        data1_dout,
        data1_empty_n,
        data1_read,
        data2_dout,
        data2_empty_n,
        data2_read,
        merged_colind_din,
        merged_colind_full_n,
        merged_colind_write,
        merged_data_din,
        merged_data_full_n,
        merged_data_write,
        ap_return
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_pp0_stage0 = 8'd2;
parameter    ap_ST_fsm_pp0_stage1 = 8'd4;
parameter    ap_ST_fsm_state5 = 8'd8;
parameter    ap_ST_fsm_pp1_stage0 = 8'd16;
parameter    ap_ST_fsm_state8 = 8'd32;
parameter    ap_ST_fsm_pp2_stage0 = 8'd64;
parameter    ap_ST_fsm_state10 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] colind1_dout;
input   colind1_empty_n;
output   colind1_read;
input  [31:0] colind2_dout;
input   colind2_empty_n;
output   colind2_read;
input  [31:0] data1_dout;
input   data1_empty_n;
output   data1_read;
input  [31:0] data2_dout;
input   data2_empty_n;
output   data2_read;
output  [31:0] merged_colind_din;
input   merged_colind_full_n;
output   merged_colind_write;
output  [31:0] merged_data_din;
input   merged_data_full_n;
output   merged_data_write;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg colind1_read;
reg colind2_read;
reg data1_read;
reg data2_read;
reg[31:0] merged_colind_din;
reg merged_colind_write;
reg[31:0] merged_data_din;
reg merged_data_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    colind1_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
wire   [0:0] grp_nbreadreq_fu_68_p3;
wire   [0:0] grp_nbreadreq_fu_83_p3;
wire   [0:0] grp_nbreadreq_fu_75_p3;
reg   [0:0] tmp_reg_283;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage0;
wire   [0:0] grp_nbreadreq_fu_60_p3;
reg    colind2_blk_n;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage0;
reg    data1_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_1_reg_287;
reg   [0:0] tmp_3_reg_295;
reg   [0:0] icmp_ln132_reg_307;
reg   [0:0] tmp_2_reg_291;
reg   [0:0] icmp_ln140_reg_311;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] tmp_9_reg_334;
reg   [0:0] tmp_7_reg_330;
reg    data2_blk_n;
reg    ap_enable_reg_pp2_iter1;
reg   [0:0] tmp_6_reg_361;
reg   [0:0] tmp_5_reg_357;
reg    merged_colind_blk_n;
reg    merged_data_blk_n;
reg   [31:0] colind1_peek_3_reg_152;
reg   [31:0] colind2_peek_3_reg_166;
reg   [31:0] merge_data_size_0_reg_180;
reg   [31:0] merge_data_size_2_reg_192;
reg   [31:0] merge_data_size_3_reg_213;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op57_read_state4;
reg    ap_predicate_op58_read_state4;
reg    ap_predicate_op59_write_state4;
reg    ap_predicate_op60_read_state4;
reg    ap_predicate_op61_write_state4;
wire    colind1_buff_full_n;
reg    colind1_buff_write;
reg    ap_predicate_op62_write_state4;
reg    ap_predicate_op64_write_state4;
reg    ap_predicate_op65_read_state4;
reg    ap_predicate_op66_write_state4;
wire    colind2_buff_full_n;
reg    colind2_buff_write;
reg    ap_predicate_op67_write_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_283_pp0_iter1_reg;
reg    ap_predicate_op36_read_state3;
wire   [31:0] colind1_buff_dout;
wire    colind1_buff_empty_n;
reg    colind1_buff_read;
reg    ap_predicate_op38_read_state3;
reg    ap_predicate_op43_read_state3;
wire   [31:0] colind2_buff_dout;
wire    colind2_buff_empty_n;
reg    colind2_buff_read;
reg    ap_predicate_op45_read_state3;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_predicate_op110_write_state12;
reg    ap_predicate_op112_write_state12;
reg    ap_block_state12_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln132_fu_234_p2;
wire   [0:0] icmp_ln140_fu_240_p2;
wire   [31:0] add_ln154_fu_246_p2;
reg   [31:0] add_ln154_reg_315;
reg   [31:0] tmp_29_reg_320;
reg   [31:0] tmp_30_reg_325;
reg    ap_predicate_op76_read_state6;
reg    ap_predicate_op78_read_state6;
reg    ap_block_state6_pp1_stage0_iter0;
reg    ap_predicate_op84_write_state7;
reg    ap_predicate_op85_read_state7;
reg    ap_predicate_op86_write_state7;
reg    ap_block_state7_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [31:0] add_ln174_fu_252_p2;
reg    ap_predicate_op99_read_state9;
reg    ap_predicate_op101_read_state9;
reg    ap_block_state9_pp2_stage0_iter0;
reg    ap_predicate_op105_write_state11;
reg    ap_predicate_op106_read_state11;
reg    ap_predicate_op107_write_state11;
reg    ap_block_state11_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [31:0] add_ln192_fu_258_p2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_predicate_tran4to5_state3;
reg    ap_condition_pp0_flush_enable;
reg    ap_block_pp0_stage0_subdone;
wire    ap_CS_fsm_state5;
reg    ap_block_pp1_stage0_subdone;
reg    ap_predicate_tran7to8_state6;
reg    ap_condition_pp1_flush_enable;
wire    ap_CS_fsm_state8;
reg    ap_block_pp2_stage0_subdone;
reg    ap_predicate_tran9to10_state9;
reg    ap_condition_pp2_exit_iter0_state9;
reg   [31:0] ap_phi_mux_colind1_peek_3_phi_fu_157_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_colind1_peek_3_reg_152;
reg   [31:0] ap_phi_mux_colind2_peek_3_phi_fu_171_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_colind2_peek_3_reg_166;
wire   [31:0] ap_phi_reg_pp1_iter0_colind1_peek_1_reg_203;
reg   [31:0] ap_phi_reg_pp1_iter1_colind1_peek_1_reg_203;
wire   [31:0] ap_phi_reg_pp2_iter0_colind2_peek_1_reg_224;
reg   [31:0] ap_phi_reg_pp2_iter1_colind2_peek_1_reg_224;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp2_stage0_01001;
reg    ap_block_pp0_stage1_01001;
wire   [31:0] add_ln703_fu_264_p2;
wire    ap_CS_fsm_state10;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_106;
reg    ap_condition_399;
reg    ap_condition_423;
reg    ap_condition_133;
reg    ap_condition_443;
reg    ap_condition_467;
reg    ap_condition_88;
reg    ap_condition_319;
reg    ap_condition_358;
reg    ap_condition_117;
reg    ap_condition_338;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
end

outer_product_fifo_w32_d2_S colind1_buff_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(colind1_peek_3_reg_152),
    .if_full_n(colind1_buff_full_n),
    .if_write(colind1_buff_write),
    .if_dout(colind1_buff_dout),
    .if_empty_n(colind1_buff_empty_n),
    .if_read(colind1_buff_read)
);

outer_product_fifo_w32_d2_S colind2_buff_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(colind2_peek_3_reg_166),
    .if_full_n(colind2_buff_full_n),
    .if_write(colind2_buff_write),
    .if_dout(colind2_buff_dout),
    .if_empty_n(colind2_buff_empty_n),
    .if_read(colind2_buff_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state9))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state9);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_423)) begin
        if ((1'b1 == ap_condition_399)) begin
            ap_phi_reg_pp1_iter1_colind1_peek_1_reg_203 <= colind1_buff_dout;
        end else if ((1'b1 == ap_condition_106)) begin
            ap_phi_reg_pp1_iter1_colind1_peek_1_reg_203 <= colind1_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_colind1_peek_1_reg_203 <= ap_phi_reg_pp1_iter0_colind1_peek_1_reg_203;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_467)) begin
        if ((1'b1 == ap_condition_443)) begin
            ap_phi_reg_pp2_iter1_colind2_peek_1_reg_224 <= colind2_buff_dout;
        end else if ((1'b1 == ap_condition_133)) begin
            ap_phi_reg_pp2_iter1_colind2_peek_1_reg_224 <= colind2_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_colind2_peek_1_reg_224 <= ap_phi_reg_pp2_iter0_colind2_peek_1_reg_224;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_358)) begin
        if ((1'b1 == ap_condition_319)) begin
            colind1_peek_3_reg_152 <= colind1_buff_dout;
        end else if ((1'b1 == ap_condition_88)) begin
            colind1_peek_3_reg_152 <= colind1_dout;
        end else if ((1'b1 == 1'b1)) begin
            colind1_peek_3_reg_152 <= ap_phi_reg_pp0_iter0_colind1_peek_3_reg_152;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_358)) begin
        if ((1'b1 == ap_condition_338)) begin
            colind2_peek_3_reg_166 <= colind2_buff_dout;
        end else if ((1'b1 == ap_condition_117)) begin
            colind2_peek_3_reg_166 <= colind2_dout;
        end else if ((1'b1 == 1'b1)) begin
            colind2_peek_3_reg_166 <= ap_phi_reg_pp0_iter0_colind2_peek_3_reg_166;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (((((tmp_2_reg_291 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283_pp0_iter1_reg == 1'd1) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283_pp0_iter1_reg == 1'd1) & (tmp_2_reg_291 == 1'd1))))) begin
        merge_data_size_0_reg_180 <= add_ln154_reg_315;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        merge_data_size_0_reg_180 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        merge_data_size_2_reg_192 <= merge_data_size_0_reg_180;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & ((tmp_7_reg_330 == 1'd1) | (tmp_9_reg_334 == 1'd1)))) begin
        merge_data_size_2_reg_192 <= add_ln174_fu_252_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        merge_data_size_3_reg_213 <= merge_data_size_2_reg_192;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & ((tmp_5_reg_357 == 1'd1) | (tmp_6_reg_361 == 1'd1)))) begin
        merge_data_size_3_reg_213 <= add_ln192_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        add_ln154_reg_315 <= add_ln154_fu_246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1))))) begin
        icmp_ln132_reg_307 <= icmp_ln132_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1) & (icmp_ln132_fu_234_p2 == 1'd0)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1) & (icmp_ln132_fu_234_p2 == 1'd0))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (icmp_ln132_fu_234_p2 == 1'd0))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (icmp_ln132_fu_234_p2 == 1'd0))))) begin
        icmp_ln140_reg_311 <= icmp_ln140_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_283 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_1_reg_287 <= grp_nbreadreq_fu_68_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op57_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_29_reg_320 <= data1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((tmp_reg_283 == 1'd1) | (grp_nbreadreq_fu_68_p3 == 1'd1)))) begin
        tmp_2_reg_291 <= grp_nbreadreq_fu_75_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op58_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_30_reg_325 <= data2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd0)) | ((grp_nbreadreq_fu_75_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1))))) begin
        tmp_3_reg_295 <= grp_nbreadreq_fu_83_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        tmp_5_reg_357 <= grp_nbreadreq_fu_75_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_75_p3 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        tmp_6_reg_361 <= grp_nbreadreq_fu_83_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_7_reg_330 <= grp_nbreadreq_fu_60_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (grp_nbreadreq_fu_60_p3 == 1'd0))) begin
        tmp_9_reg_334 <= grp_nbreadreq_fu_68_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_283 <= grp_nbreadreq_fu_60_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_283_pp0_iter1_reg <= tmp_reg_283;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_predicate_tran4to5_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_predicate_tran7to8_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((ap_predicate_tran9to10_state9 == 1'b1)) begin
        ap_condition_pp2_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if ((((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1)))) begin
        ap_phi_mux_colind1_peek_3_phi_fu_157_p4 = colind1_buff_dout;
    end else if ((((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0)))) begin
        ap_phi_mux_colind1_peek_3_phi_fu_157_p4 = colind1_dout;
    end else begin
        ap_phi_mux_colind1_peek_3_phi_fu_157_p4 = ap_phi_reg_pp0_iter0_colind1_peek_3_reg_152;
    end
end

always @ (*) begin
    if ((((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1)))) begin
        ap_phi_mux_colind2_peek_3_phi_fu_171_p4 = colind2_buff_dout;
    end else if ((((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0)))) begin
        ap_phi_mux_colind2_peek_3_phi_fu_171_p4 = colind2_dout;
    end else begin
        ap_phi_mux_colind2_peek_3_phi_fu_171_p4 = ap_phi_reg_pp0_iter0_colind2_peek_3_reg_166;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (((grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_60_p3 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0)))))) begin
        colind1_blk_n = colind1_empty_n;
    end else begin
        colind1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op78_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op38_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        colind1_buff_read = 1'b1;
    end else begin
        colind1_buff_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op62_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        colind1_buff_write = 1'b1;
    end else begin
        colind1_buff_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op76_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op36_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        colind1_read = 1'b1;
    end else begin
        colind1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0)))) | ((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0)) | ((grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1)))))) begin
        colind2_blk_n = colind2_empty_n;
    end else begin
        colind2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_predicate_op101_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op45_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        colind2_buff_read = 1'b1;
    end else begin
        colind2_buff_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op67_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        colind2_buff_write = 1'b1;
    end else begin
        colind2_buff_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_predicate_op99_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op43_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        colind2_read = 1'b1;
    end else begin
        colind2_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (((((icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd0) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd0) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (((((tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1)))) | ((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & ((tmp_7_reg_330 == 1'd1) | (tmp_9_reg_334 == 1'd1))))) begin
        data1_blk_n = data1_empty_n;
    end else begin
        data1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op85_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op65_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op57_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        data1_read = 1'b1;
    end else begin
        data1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (((((icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (((((icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd0) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd0) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)))) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & ((tmp_5_reg_357 == 1'd1) | (tmp_6_reg_361 == 1'd1))))) begin
        data2_blk_n = data2_empty_n;
    end else begin
        data2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_predicate_op106_read_state11 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op60_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op58_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        data2_read = 1'b1;
    end else begin
        data2_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (((((icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (((((tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1)))) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & ((tmp_5_reg_357 == 1'd1) | (tmp_6_reg_361 == 1'd1))) | ((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & ((tmp_7_reg_330 == 1'd1) | (tmp_9_reg_334 == 1'd1))))) begin
        merged_colind_blk_n = merged_colind_full_n;
    end else begin
        merged_colind_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_01001) & (ap_predicate_op105_write_state11 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        merged_colind_din = ap_phi_reg_pp2_iter1_colind2_peek_1_reg_224;
    end else if (((1'b0 == ap_block_pp1_stage0_01001) & (ap_predicate_op84_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        merged_colind_din = ap_phi_reg_pp1_iter1_colind1_peek_1_reg_203;
    end else if ((((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op110_write_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op64_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        merged_colind_din = colind1_peek_3_reg_152;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op59_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        merged_colind_din = colind2_peek_3_reg_166;
    end else begin
        merged_colind_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_predicate_op105_write_state11 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op84_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op110_write_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op64_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op59_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        merged_colind_write = 1'b1;
    end else begin
        merged_colind_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (((((icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (((((tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1)))) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & ((tmp_5_reg_357 == 1'd1) | (tmp_6_reg_361 == 1'd1))) | ((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & ((tmp_7_reg_330 == 1'd1) | (tmp_9_reg_334 == 1'd1))))) begin
        merged_data_blk_n = merged_data_full_n;
    end else begin
        merged_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op112_write_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        merged_data_din = add_ln703_fu_264_p2;
    end else if ((((1'b0 == ap_block_pp1_stage0_01001) & (ap_predicate_op86_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op66_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        merged_data_din = data1_dout;
    end else if ((((1'b0 == ap_block_pp2_stage0_01001) & (ap_predicate_op107_write_state11 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op61_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        merged_data_din = data2_dout;
    end else begin
        merged_data_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_predicate_op107_write_state11 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op86_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op112_write_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op66_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op61_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        merged_data_write = 1'b1;
    end else begin
        merged_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_predicate_tran9to10_state9 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_predicate_tran9to10_state9 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln154_fu_246_p2 = (merge_data_size_0_reg_180 + 32'd1);

assign add_ln174_fu_252_p2 = (merge_data_size_2_reg_192 + 32'd1);

assign add_ln192_fu_258_p2 = (merge_data_size_3_reg_213 + 32'd1);

assign add_ln703_fu_264_p2 = (tmp_30_reg_325 + tmp_29_reg_320);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op67_write_state4 == 1'b1) & (colind2_buff_full_n == 1'b0)) | ((ap_predicate_op62_write_state4 == 1'b1) & (colind1_buff_full_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op66_write_state4 == 1'b1)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op61_write_state4 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op64_write_state4 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op59_write_state4 == 1'b1)) | ((data2_empty_n == 1'b0) & (ap_predicate_op60_read_state4 == 1'b1)) | ((data2_empty_n == 1'b0) & (ap_predicate_op58_read_state4 == 1'b1)) | ((data1_empty_n == 1'b0) & (ap_predicate_op65_read_state4 == 1'b1)) | ((data1_empty_n == 1'b0) & (ap_predicate_op57_read_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op67_write_state4 == 1'b1) & (colind2_buff_full_n == 1'b0)) | ((ap_predicate_op62_write_state4 == 1'b1) & (colind1_buff_full_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op66_write_state4 == 1'b1)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op61_write_state4 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op64_write_state4 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op59_write_state4 == 1'b1)) | ((data2_empty_n == 1'b0) & (ap_predicate_op60_read_state4 == 1'b1)) | ((data2_empty_n == 1'b0) & (ap_predicate_op58_read_state4 == 1'b1)) | ((data1_empty_n == 1'b0) & (ap_predicate_op65_read_state4 == 1'b1)) | ((data1_empty_n == 1'b0) & (ap_predicate_op57_read_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op67_write_state4 == 1'b1) & (colind2_buff_full_n == 1'b0)) | ((ap_predicate_op62_write_state4 == 1'b1) & (colind1_buff_full_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op66_write_state4 == 1'b1)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op61_write_state4 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op64_write_state4 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op59_write_state4 == 1'b1)) | ((data2_empty_n == 1'b0) & (ap_predicate_op60_read_state4 == 1'b1)) | ((data2_empty_n == 1'b0) & (ap_predicate_op58_read_state4 == 1'b1)) | ((data1_empty_n == 1'b0) & (ap_predicate_op65_read_state4 == 1'b1)) | ((data1_empty_n == 1'b0) & (ap_predicate_op57_read_state4 == 1'b1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op45_read_state3 == 1'b1) & (colind2_buff_empty_n == 1'b0)) | ((colind2_empty_n == 1'b0) & (ap_predicate_op43_read_state3 == 1'b1)) | ((ap_predicate_op38_read_state3 == 1'b1) & (colind1_buff_empty_n == 1'b0)) | ((colind1_empty_n == 1'b0) & (ap_predicate_op36_read_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((merged_data_full_n == 1'b0) & (ap_predicate_op112_write_state12 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op110_write_state12 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op45_read_state3 == 1'b1) & (colind2_buff_empty_n == 1'b0)) | ((colind2_empty_n == 1'b0) & (ap_predicate_op43_read_state3 == 1'b1)) | ((ap_predicate_op38_read_state3 == 1'b1) & (colind1_buff_empty_n == 1'b0)) | ((colind1_empty_n == 1'b0) & (ap_predicate_op36_read_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((merged_data_full_n == 1'b0) & (ap_predicate_op112_write_state12 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op110_write_state12 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op45_read_state3 == 1'b1) & (colind2_buff_empty_n == 1'b0)) | ((colind2_empty_n == 1'b0) & (ap_predicate_op43_read_state3 == 1'b1)) | ((ap_predicate_op38_read_state3 == 1'b1) & (colind1_buff_empty_n == 1'b0)) | ((colind1_empty_n == 1'b0) & (ap_predicate_op36_read_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((merged_data_full_n == 1'b0) & (ap_predicate_op112_write_state12 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op110_write_state12 == 1'b1)))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op78_read_state6 == 1'b1) & (colind1_buff_empty_n == 1'b0)) | ((ap_predicate_op76_read_state6 == 1'b1) & (colind1_empty_n == 1'b0)))) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((ap_predicate_op85_read_state7 == 1'b1) & (data1_empty_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op86_write_state7 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op84_write_state7 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op78_read_state6 == 1'b1) & (colind1_buff_empty_n == 1'b0)) | ((ap_predicate_op76_read_state6 == 1'b1) & (colind1_empty_n == 1'b0)))) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((ap_predicate_op85_read_state7 == 1'b1) & (data1_empty_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op86_write_state7 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op84_write_state7 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op78_read_state6 == 1'b1) & (colind1_buff_empty_n == 1'b0)) | ((ap_predicate_op76_read_state6 == 1'b1) & (colind1_empty_n == 1'b0)))) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((ap_predicate_op85_read_state7 == 1'b1) & (data1_empty_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op86_write_state7 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op84_write_state7 == 1'b1)))));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = (((ap_enable_reg_pp2_iter1 == 1'b1) & (((ap_predicate_op106_read_state11 == 1'b1) & (data2_empty_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op107_write_state11 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op105_write_state11 == 1'b1)))) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op101_read_state9 == 1'b1) & (colind2_buff_empty_n == 1'b0)) | ((ap_predicate_op99_read_state9 == 1'b1) & (colind2_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((ap_enable_reg_pp2_iter1 == 1'b1) & (((ap_predicate_op106_read_state11 == 1'b1) & (data2_empty_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op107_write_state11 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op105_write_state11 == 1'b1)))) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op101_read_state9 == 1'b1) & (colind2_buff_empty_n == 1'b0)) | ((ap_predicate_op99_read_state9 == 1'b1) & (colind2_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((ap_enable_reg_pp2_iter1 == 1'b1) & (((ap_predicate_op106_read_state11 == 1'b1) & (data2_empty_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op107_write_state11 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op105_write_state11 == 1'b1)))) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op101_read_state9 == 1'b1) & (colind2_buff_empty_n == 1'b0)) | ((ap_predicate_op99_read_state9 == 1'b1) & (colind2_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state11_pp2_stage0_iter1 = (((ap_predicate_op106_read_state11 == 1'b1) & (data2_empty_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op107_write_state11 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op105_write_state11 == 1'b1)));
end

always @ (*) begin
    ap_block_state12_pp0_stage1_iter1 = (((merged_data_full_n == 1'b0) & (ap_predicate_op112_write_state12 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op110_write_state12 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((ap_predicate_op45_read_state3 == 1'b1) & (colind2_buff_empty_n == 1'b0)) | ((colind2_empty_n == 1'b0) & (ap_predicate_op43_read_state3 == 1'b1)) | ((ap_predicate_op38_read_state3 == 1'b1) & (colind1_buff_empty_n == 1'b0)) | ((colind1_empty_n == 1'b0) & (ap_predicate_op36_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((ap_predicate_op67_write_state4 == 1'b1) & (colind2_buff_full_n == 1'b0)) | ((ap_predicate_op62_write_state4 == 1'b1) & (colind1_buff_full_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op66_write_state4 == 1'b1)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op61_write_state4 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op64_write_state4 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op59_write_state4 == 1'b1)) | ((data2_empty_n == 1'b0) & (ap_predicate_op60_read_state4 == 1'b1)) | ((data2_empty_n == 1'b0) & (ap_predicate_op58_read_state4 == 1'b1)) | ((data1_empty_n == 1'b0) & (ap_predicate_op65_read_state4 == 1'b1)) | ((data1_empty_n == 1'b0) & (ap_predicate_op57_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp1_stage0_iter0 = (((ap_predicate_op78_read_state6 == 1'b1) & (colind1_buff_empty_n == 1'b0)) | ((ap_predicate_op76_read_state6 == 1'b1) & (colind1_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp1_stage0_iter1 = (((ap_predicate_op85_read_state7 == 1'b1) & (data1_empty_n == 1'b0)) | ((merged_data_full_n == 1'b0) & (ap_predicate_op86_write_state7 == 1'b1)) | ((merged_colind_full_n == 1'b0) & (ap_predicate_op84_write_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_state9_pp2_stage0_iter0 = (((ap_predicate_op101_read_state9 == 1'b1) & (colind2_buff_empty_n == 1'b0)) | ((ap_predicate_op99_read_state9 == 1'b1) & (colind2_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_106 = (((grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_60_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_117 = (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0)));
end

always @ (*) begin
    ap_condition_133 = (((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0)) | ((grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_319 = (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_338 = (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_358 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_399 = ((grp_nbreadreq_fu_68_p3 == 1'd1) | ((grp_nbreadreq_fu_68_p3 == 1'd1) & (grp_nbreadreq_fu_60_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_423 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_443 = ((grp_nbreadreq_fu_83_p3 == 1'd1) | ((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_467 = ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_88 = (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_colind1_peek_3_reg_152 = 'bx;

assign ap_phi_reg_pp0_iter0_colind2_peek_3_reg_166 = 'bx;

assign ap_phi_reg_pp1_iter0_colind1_peek_1_reg_203 = 'bx;

assign ap_phi_reg_pp2_iter0_colind2_peek_1_reg_224 = 'bx;

always @ (*) begin
    ap_predicate_op101_read_state9 = ((grp_nbreadreq_fu_83_p3 == 1'd1) | ((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op105_write_state11 = ((tmp_5_reg_357 == 1'd1) | (tmp_6_reg_361 == 1'd1));
end

always @ (*) begin
    ap_predicate_op106_read_state11 = ((tmp_5_reg_357 == 1'd1) | (tmp_6_reg_361 == 1'd1));
end

always @ (*) begin
    ap_predicate_op107_write_state11 = ((tmp_5_reg_357 == 1'd1) | (tmp_6_reg_361 == 1'd1));
end

always @ (*) begin
    ap_predicate_op110_write_state12 = ((icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op112_write_state12 = ((icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op36_read_state3 = (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op38_read_state3 = (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op43_read_state3 = (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op45_read_state3 = (((((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_83_p3 == 1'd1) & (grp_nbreadreq_fu_68_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op57_read_state4 = (((((icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd0) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd0) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op58_read_state4 = (((((icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd0) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd0) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd0) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op59_write_state4 = (((((icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op60_read_state4 = (((((icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op61_write_state4 = (((((icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op62_write_state4 = (((((icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (icmp_ln132_reg_307 == 1'd0) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln140_reg_311 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op64_write_state4 = (((((tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op65_read_state4 = (((((tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op66_write_state4 = (((((tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op67_write_state4 = (((((tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_1_reg_287 == 1'd1)) | ((icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1) & (tmp_1_reg_287 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (icmp_ln132_reg_307 == 1'd1) & (tmp_3_reg_295 == 1'd1))) | ((tmp_reg_283 == 1'd1) & (tmp_2_reg_291 == 1'd1) & (icmp_ln132_reg_307 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op76_read_state6 = (((grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd1)) | ((grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_60_p3 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op78_read_state6 = ((grp_nbreadreq_fu_68_p3 == 1'd1) | ((grp_nbreadreq_fu_68_p3 == 1'd1) & (grp_nbreadreq_fu_60_p3 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op84_write_state7 = ((tmp_7_reg_330 == 1'd1) | (tmp_9_reg_334 == 1'd1));
end

always @ (*) begin
    ap_predicate_op85_read_state7 = ((tmp_7_reg_330 == 1'd1) | (tmp_9_reg_334 == 1'd1));
end

always @ (*) begin
    ap_predicate_op86_write_state7 = ((tmp_7_reg_330 == 1'd1) | (tmp_9_reg_334 == 1'd1));
end

always @ (*) begin
    ap_predicate_op99_read_state9 = (((grp_nbreadreq_fu_75_p3 == 1'd1) & (grp_nbreadreq_fu_83_p3 == 1'd0)) | ((grp_nbreadreq_fu_83_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd1)));
end

always @ (*) begin
    ap_predicate_tran4to5_state3 = (((grp_nbreadreq_fu_75_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd0)) | ((tmp_reg_283 == 1'd0) & (grp_nbreadreq_fu_68_p3 == 1'd0)));
end

always @ (*) begin
    ap_predicate_tran7to8_state6 = ((grp_nbreadreq_fu_68_p3 == 1'd0) & (grp_nbreadreq_fu_60_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_tran9to10_state9 = ((grp_nbreadreq_fu_75_p3 == 1'd0) & (grp_nbreadreq_fu_83_p3 == 1'd0));
end

assign ap_return = merge_data_size_3_reg_213;

assign grp_nbreadreq_fu_60_p3 = colind1_empty_n;

assign grp_nbreadreq_fu_68_p3 = colind1_buff_empty_n;

assign grp_nbreadreq_fu_75_p3 = colind2_empty_n;

assign grp_nbreadreq_fu_83_p3 = colind2_buff_empty_n;

assign icmp_ln132_fu_234_p2 = (($signed(ap_phi_mux_colind1_peek_3_phi_fu_157_p4) < $signed(ap_phi_mux_colind2_peek_3_phi_fu_171_p4)) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_240_p2 = (($signed(ap_phi_mux_colind1_peek_3_phi_fu_157_p4) > $signed(ap_phi_mux_colind2_peek_3_phi_fu_171_p4)) ? 1'b1 : 1'b0);

endmodule //outer_product_mergeRows
