$date
	Fri Sep 08 16:32:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module day5_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5
b1 !
b1 $
1"
#10
0"
0#
#15
b11 !
b11 $
1"
#20
0"
#25
b101 !
b101 $
1"
#30
0"
#35
b111 !
b111 $
1"
#40
0"
#45
b1001 !
b1001 $
1"
#50
0"
#55
b1011 !
b1011 $
1"
#60
0"
#65
b1101 !
b1101 $
1"
#70
0"
#75
b1111 !
b1111 $
1"
#80
0"
#85
b10001 !
b10001 $
1"
#90
0"
#95
b10011 !
b10011 $
1"
#100
0"
#105
b10101 !
b10101 $
1"
#110
0"
