// Package ppu models the NES Picture Processing Unit (2C02 / 2C07).
//
// v0.1 ships background-only rendering. The PPU advances three dots per
// CPU cycle, walks the 341 × 262 NTSC frame timing diagram, sets the
// vblank flag at scanline 241 dot 1 (with NMI if PPUCTRL bit 7 is set),
// and at that boundary renders the visible 256 × 240 region to an RGBA
// framebuffer using the nametable / attribute / pattern-table state in
// effect at vblank entry.
//
// Out of scope for v0.1 (deliberately deferred):
//   - Sprites (OAM rendering, sprite-0 hit, sprite overflow)
//   - $4014 OAMDMA — the byte copy is straightforward but it requires
//     a CPU "stall N cycles" hook that doesn't exist yet (#175 added
//     the inbound Ticker direction, not outbound stall).
//   - Mid-frame scrolling and the v/t/x/w internal-latch state machine.
//   - Greyscale and color-emphasis bits (PPUMASK bits 0, 5-7).
//   - Pre-render scanline odd-frame dot-skip.
//
// These cost real ROMs accuracy on dynamic / scrolling games, but v0.1
// only commits to static title screens.
package ppu

import (
	"sync"

	"github.com/nkane/chippy/cpu"
	"github.com/nkane/nessy/internal/nes"
)

const (
	ScreenWidth  = 256
	ScreenHeight = 240

	// preRenderScanline is the NTSC pre-render line index — kept as a
	// const because the PPU's odd-frame + register tests pin against
	// it. Runtime reads p.timing.PreRenderScanline (defaults to this
	// value via nes.NTSC; PAL/Dendy override).
	preRenderScanline = 261
)

// Cart is the PPU-side view of the cartridge. cart.Cartridge satisfies
// this; the ppu package only needs the PPU bus and the mirroring scheme.
type Cart interface {
	PPURead(addr uint16) byte
	PPUWrite(addr uint16, v byte)
	Mirroring() nes.Mirroring
}

// vramAddrHook is the optional cart surface for A12-edge clocking
// (MMC3). The PPU notifies it whenever the VRAM address register is
// driven onto the bus OUTSIDE a CHR fetch — i.e. the $2006 second
// write and the $2007 auto-increment while rendering is off. CHR
// fetches already reach the cart through PPURead/PPUWrite, so the
// MMC3 IRQ counter clocks off those directly; this hook closes the
// "A12 toggled via PPUADDR" gap (Blargg mmc3_test 1 + 3). Mirrors
// Mesen2 NesPpu::SetBusAddress → NotifyVramAddressChange.
type vramAddrHook interface {
	NotifyVRAMAddr(addr uint16)
}

// chrPeeker is the optional cart surface for a side-effect-free CHR
// read. MMC3's PPURead clocks the A12 IRQ counter, so the debugger's
// PPU viewer (#29) must not use it to dump pattern tables — it reads
// through PeekCHR instead. Mappers with a pure PPURead don't implement
// this; the PPU falls back to PPURead for them.
type chrPeeker interface {
	PeekCHR(addr uint16) byte
}

// NMI is the CPU's non-maskable-interrupt line. The PPU drives it as a
// level via SetNMILine (= vblank-flag AND PPUCTRL.7); the CPU edge-detects
// it per cycle, which makes the 2C02 NMI-suppression race fall out (#342).
// TriggerNMI is retained for callers that want a one-shot edge. *cpu.CPU
// satisfies both. Kept as an interface so tests can observe NMI without a
// full CPU.
type NMI interface {
	TriggerNMI()
	SetNMILine(level bool)
}

// PPU is the Peripheral that claims $2000-$3FFF on the CPU bus. The
// 8-byte register window at $2000-$2007 is mirrored every 8 bytes up
// to $3FFF.
type PPU struct {
	cart     Cart
	vramHook vramAddrHook // non-nil iff cart implements NotifyVRAMAddr (MMC3)
	chrPeek  chrPeeker    // non-nil iff cart implements PeekCHR (MMC3)
	nmi      NMI

	// Latched registers ($2000-$2007).
	ctrl    byte // $2000 PPUCTRL
	mask    byte // $2001 PPUMASK
	status  byte // $2002 PPUSTATUS (bit 7 = vblank)
	oamAddr byte // $2003 OAMADDR

	// VRAM addressing latches per the nesdev "loopy" register layout
	// (issue #268). Both v and t are 15-bit; their layout is:
	//
	//   yyy NN YYYYY XXXXX
	//   ||| || ||||| +++++-- coarse X scroll (5 bits)
	//   ||| || +++++-------- coarse Y scroll (5 bits)
	//   ||| ++-------------- nametable select (2 bits)
	//   +++----------------- fine Y scroll (3 bits)
	//
	// fineX (x) is a separate 3-bit latch that picks the leftmost
	// rendered bit of the prefetched pattern row. w is the shared
	// write-toggle for $2005 + $2006 (cleared by $2002 reads).
	v       uint16 // current VRAM address — drives $2007 + per-dot fetches
	t       uint16 // temp VRAM address — staged for the next render
	x       byte   // fine X scroll (3 bits)
	w       bool   // $2005 / $2006 write toggle
	readBuf byte   // $2007 read returns the previously-buffered byte
	// scrollX / scrollY are the legacy per-frame snapshot path —
	// kept alongside the loopy latches until renderScanline migrates
	// to per-dot v reads (later commit in this branch).
	scrollX  byte
	scrollY  byte
	scrollHi bool // tracks $2005 toggle state alongside $2006

	// openBus mirrors the PPU's external data bus latch. Real
	// silicon's PPU bus is shared between CPU + PPU reads; the latch
	// retains whatever byte last crossed it. Writes to ANY $2000-$2007
	// register update it; reads from write-only registers ($2000,
	// $2001, $2003, $2005, $2006) return it as-is; $2002 reads return
	// status bits 5-7 OR'd with latch bits 0-4; $2004 / $2007 reads
	// return their value AND update the latch. Open-bus quirks
	// matter for ppu_open_bus.nes — see #272.
	//
	// Real silicon has per-bit DRAM-cell decay (~1 frame). We don't
	// model the decay; latch holds the last value indefinitely. Good
	// enough for every shipping ROM that probes the latch.
	openBus byte

	// Memory the PPU owns directly.
	vram    [0x800]byte // 2 KiB nametable RAM
	oam     [256]byte   // sprite memory
	palette [32]byte    // palette RAM

	// Timing.
	scanline   int
	dot        int
	frameCount uint64

	// Per-dot vblank-flag race state (#342, #372 redesign). Mesen2
	// NesPpu model:
	//
	//   - vblank-SET race: a $2002 read on the PPU clock immediately
	//     before the set (scanline 241, dot 0) returns bit 7 clear AND
	//     latches preventVblFlag, which suppresses the next dot's
	//     vblank-set entirely for this frame. "Reading one PPU clock
	//     before reads it as clear and never sets the flag or generates
	//     NMI for that frame."
	//
	//   - vblank-CLEAR race: a $2002 read on the auto-clear dot at
	//     pre-render scanline dot 1 still reads the pre-clear value
	//     (flag set), winning the race. vblClearAtDots records that
	//     dot so the read path can detect it.
	dots           uint64
	vblClearAtDots uint64
	preventVblFlag bool

	// oddSkipArmed latches renderingEnabled() at dot 339 of the
	// pre-render scanline; the next dot's boundary check uses it to
	// decide the odd-frame dot-skip, matching the hardware sample point
	// relative to a $2001 BG-enable write (#342, Blargg 10-even_odd).
	oddSkipArmed bool

	// renderingEnabledDelayed mirrors Mesen2's _renderingEnabled — a
	// 1-PPU-clock delayed view of (mask & 0x18 != 0). Per Mesen
	// comment: "Rendering enabled flag is apparently set with a 1
	// cycle delay (i.e setting it at cycle 5 will render cycle 6 like
	// cycle 5 and then take the new settings for cycle 7)". Updated
	// at end of each stepDot from the live mask. Used by the
	// oddSkipArmed check at pre-render dot 339 so Blargg
	// 10-even_odd_timing sees the BG-enable write at the right cycle
	// boundary (#372).
	renderingEnabledDelayed bool

	// masterClock is the PPU's running master-clock counter, advanced
	// 4 master clocks per dot (NTSC; PAL = 5). The CPU drives PPU.Run
	// with a deadline in master-clock units; Run advances dot-by-dot
	// while the next dot's end stays under the deadline. This mirrors
	// Mesen2 NesPpu::Run and closes the per-cycle phase gap chippy's
	// older "tick N cycles in batch" model exposed against cpu_inter
	// rupts_v2 test 3 calibration (#342, #372 redesign).
	masterClock uint64

	// cpuDriven is set once the CPU's Run hook is wired. While true,
	// Tick(cpuCycles) is a no-op so MMIO's Ticker fan-out doesn't
	// double-advance the PPU; the CPU drives advance via Run(deadline).
	cpuDriven bool

	// timing holds the region-specific frame geometry (NTSC / PAL /
	// Dendy). Defaults to NTSC in New so existing callers + the
	// SHA-pinned demos render byte-identically; buildNES calls
	// SetRegion when a PAL/Dendy cart loads.
	timing nes.Timing

	// Framebuffer pair. `frame` is the back / work buffer that
	// per-scanline render writes to. `displayFrame` is the
	// presentation buffer Ebiten's Draw goroutine reads from via
	// FrameBuffer(). At vblank entry the back buffer copies into
	// displayFrame so Draw always sees a fully-rendered frame
	// regardless of where the emulator's per-dot stepping is.
	// Without the split, Ebiten's multi-thread mode could sample
	// `frame` while only the top N scanlines had rendered this
	// frame → visible horizontal tear.
	frame        [ScreenWidth * ScreenHeight * 4]byte
	displayFrame [ScreenWidth * ScreenHeight * 4]byte
	displayMu    sync.Mutex

	// bgOpaque mirrors `frame` at 1 bool per pixel and records whether
	// the BG plane wrote a non-zero (i.e. opaque) palette index there.
	// renderSprites consults this for sprite-0 hit detection and for
	// the priority-bit "sprite behind BG" composite rule. Populated
	// by renderFrame; consumed by renderSprites within the same vblank
	// pass.
	bgOpaque [ScreenWidth * ScreenHeight]bool

	// Scroll capture for mid-frame splits (issue #206). frameStartScroll
	// is snapshotted at the end of vblank (when scanline rolls back to
	// 0) so renderFrame knows what scroll values were active for the
	// scanlines BEFORE any mid-frame $2005 / $2006 / $2000 writes.
	// scrollEvents records every such write that occurs during visible
	// scanlines 0..239; renderFrame walks them in order to derive the
	// active snapshot per scanline. Reset after renderFrame consumes
	// them. SMB1's status-bar split uses exactly this surface.
	frameStartScroll scrollSnapshot
	scrollEvents     []scrollSnapshot
}

// scrollSnapshot bundles the scroll-relevant state captured at a
// specific scanline. baseNametable holds PPUCTRL bits 0-1; scrollX /
// scrollY are the most recent $2005 writes (or $2006 dervied
// equivalents — game-of-life scroll updates).
type scrollSnapshot struct {
	scanline      int
	scrollX       byte
	scrollY       byte
	baseNametable byte // PPUCTRL bits 0-1
}

// New constructs a PPU wired to a cartridge (for PPU-bus pattern-table
// access + nametable mirroring) and an NMI sink (the CPU). Both may be
// nil for register-level tests that don't exercise rendering or NMI.
func New(cart Cart, nmi NMI) *PPU {
	p := &PPU{cart: cart, nmi: nmi, timing: nes.NTSC}
	if h, ok := cart.(vramAddrHook); ok {
		p.vramHook = h
	}
	if pk, ok := cart.(chrPeeker); ok {
		p.chrPeek = pk
	}
	p.Reset()
	return p
}

// SetRegion swaps the PPU's frame geometry (NTSC / PAL / Dendy).
// Call before stepping; mid-frame swaps aren't meaningful. The
// pre-render scanline index changes with the region, so re-seat
// the scanline cursor onto it to stay consistent.
func (p *PPU) SetRegion(t nes.Timing) {
	p.timing = t
	// Match Mesen2 NesPpu::Reset's "First execution will be cycle 0,
	// scanline 0" by seating the cursor at the very last dot of pre-
	// render so the next stepDot wraps straight to (sl=0, dot=0) of
	// frame 1 — instead of walking the whole pre-render scanline
	// first (#372).
	p.scanline, p.dot, p.frameCount = t.PreRenderScanline, t.DotsPerScanline-1, 1
}

// Reset clears the PPU to a deterministic post-power state. Real
// silicon's reset behavior is a bit fuzzier (writes ignored for a
// short window, etc.) — chippy follows the convention emulators settle
// on.
func (p *PPU) Reset() {
	if p.timing.ScanlinesPerFrame == 0 {
		p.timing = nes.NTSC // defensive: zero-value PPU (direct struct literal in a test)
	}
	p.ctrl, p.mask, p.status, p.oamAddr = 0, 0, 0, 0
	p.v, p.t, p.x, p.w, p.readBuf = 0, 0, 0, false, 0
	p.scrollX, p.scrollY, p.scrollHi = 0, 0, false
	// Mesen2 NesPpu::Reset sets (_scanline=-1, _cycle=340, _frameCount=1)
	// — pre-render scanline at its final dot, so the first stepDot wraps
	// straight to (sl=0, dot=0) of the visible frame instead of walking
	// through the whole 341-dot pre-render scanline first. Matches
	// Mesen's "First execution will be cycle 0, scanline 0" comment.
	// Closing the ~340-dot phase gap aligns vblank-set timing for the
	// $4017-write-parity branches in cpu_interrupts_v2 test 3 (#372).
	p.scanline, p.dot, p.frameCount = p.timing.PreRenderScanline, p.timing.DotsPerScanline-1, 1
	p.dots, p.vblClearAtDots, p.preventVblFlag = 0, ^uint64(0), false
	p.masterClock = 0
	for i := range p.vram {
		p.vram[i] = 0
	}
	for i := range p.oam {
		p.oam[i] = 0
	}
	for i := range p.palette {
		p.palette[i] = 0
	}
	for i := range p.frame {
		p.frame[i] = 0
	}
}

// Range claims $2000-$3FFF (the mirrored register window). $4014
// OAMDMA is deliberately not claimed here — see package doc.
func (p *PPU) Range() (uint16, uint16) { return 0x2000, 0x3FFF }

// Read services CPU reads of mirrored PPU registers. Every read
// updates the open-bus latch with whatever value gets returned (the
// 2C02 places the result on the shared PPU bus). Reads from
// write-only registers return the latch as-is.
// updateNMI drives the CPU's /NMI line from the current (vblank-flag AND
// PPUCTRL.7). Called whenever the flag or PPUCTRL bit 7 changes (#342).
func (p *PPU) updateNMI() {
	if p.nmi != nil {
		p.nmi.SetNMILine(p.status&0x80 != 0 && p.ctrl&0x80 != 0)
	}
}

func (p *PPU) Read(addr uint16) byte {
	switch 0x2000 | (addr & 0x0007) {
	case 0x2002:
		// PPUSTATUS: top 3 bits (vblank / sprite-0 / overflow) come
		// from the live status register; bottom 5 bits come from
		// the open-bus latch (real silicon doesn't drive them).
		// Reading also clears vblank + the $2005/$2006 toggle.
		out := (p.status & 0xE0) | (p.openBus & 0x1F)
		// 2C02 vblank-set race per Mesen2 NesPpu::UpdateStatusFlag:
		// a $2002 read on the PPU clock immediately before vblank-set
		// (scanline 241, dot 0) returns bit 7 clear AND latches
		// preventVblFlag, suppressing the dot-1 set for this whole
		// frame. The vblank-CLEAR race (read on pre-render dot 1 sees
		// pre-clear value) emerges naturally from the master-clock
		// model — no explicit code needed; the PPU.Run deadline at the
		// pre-bus split leaves PPU at the dot BEFORE clear so the read
		// observes the flag still set (Blargg 03-vbl_clear_time).
		if p.scanline == p.timing.VBlankScanline && p.dot == 0 {
			out &^= 0x80
			p.preventVblFlag = true
		}
		p.status &^= 0x80
		p.w = false
		p.scrollHi = false
		// Clearing the flag drops /NMI; if this read coincides with the
		// set cycle the line never stays high long enough for the CPU to
		// latch the edge — the suppression race (#342).
		p.updateNMI()
		// Only the high 3 bits leave on the bus; latch's high 3
		// bits get the status, low 5 unchanged.
		p.openBus = (p.openBus & 0x1F) | (p.status & 0xE0)
		return out
	case 0x2004:
		out := p.oam[p.oamAddr]
		p.openBus = out
		return out
	case 0x2007:
		// $2007 reads are buffered: each read returns the previously
		// buffered byte, then refills the buffer from VRAM[v]. Reads
		// from palette space ($3F00-$3FFF) bypass the buffer and
		// return immediately; the buffer is loaded with the mirrored
		// nametable byte underneath the palette region. Palette reads
		// only place 6 bits on the bus (the palette RAM is 6-bit) —
		// the upper 2 bits come from the open-bus latch.
		var out byte
		addrV := p.v & 0x3FFF
		if addrV >= 0x3F00 {
			pal := p.busRead(addrV) & 0x3F
			out = pal | (p.openBus & 0xC0)
			p.readBuf = p.busRead(addrV - 0x1000)
			// Palette reads put the 6 palette bits on the bus.
			p.openBus = (p.openBus & 0xC0) | pal
		} else {
			out = p.readBuf
			p.readBuf = p.busRead(addrV)
			p.openBus = out
		}
		p.incVRAMAddr()
		return out
	}
	// Write-only registers ($2000 / $2001 / $2003 / $2005 / $2006)
	// return the open-bus latch verbatim.
	return p.openBus
}

// Write services CPU writes to mirrored PPU registers. Every write
// updates the open-bus latch with the byte that just crossed the bus.
func (p *PPU) Write(addr uint16, v byte) {
	p.openBus = v
	switch 0x2000 | (addr & 0x0007) {
	case 0x2000:
		prev := p.ctrl
		p.ctrl = v
		// Drive /NMI from the new (flag AND bit 7). Enabling NMI while
		// the vblank flag is set raises the line → the CPU takes an NMI;
		// the level model also means re-writing $80 while already enabled
		// raises no new edge (no duplicate NMI).
		if prev&0x80 != v&0x80 {
			p.updateNMI()
		}
		// Per nesdev: $2000 writes update t's nametable-select bits
		// (10-11) from data bits 0-1.
		p.t = (p.t & 0xF3FF) | (uint16(v&0x03) << 10)
		// Mid-frame nametable swap also logs a scroll event so the
		// legacy per-scanline snapshot path captures the change.
		if prev&0x03 != v&0x03 {
			p.recordScrollChange()
		}
	case 0x2001:
		p.mask = v
	case 0x2003:
		p.oamAddr = v
	case 0x2004:
		p.oam[p.oamAddr] = v
		p.oamAddr++
	case 0x2005:
		if !p.w {
			// First write: t coarseX = data >> 3; x = data & 7.
			p.t = (p.t & 0xFFE0) | uint16(v>>3)
			p.x = v & 0x07
			p.scrollX = v
			p.w = true
		} else {
			// Second write: t fineY (bits 12-14) = data & 7;
			// t coarseY (bits 5-9) = data >> 3.
			p.t = (p.t & 0x8C1F) |
				(uint16(v&0x07) << 12) |
				(uint16(v&0xF8) << 2)
			p.scrollY = v
			p.w = false
		}
		// Keep the legacy scrollHi toggle in sync until the snapshot
		// path is fully retired by the per-dot v reads.
		p.scrollHi = p.w
		p.recordScrollChange()
	case 0x2006:
		if !p.w {
			// First write: t high byte = data & $3F (bit 14 cleared
			// per nesdev). Don't touch v yet.
			p.t = (p.t & 0x00FF) | (uint16(v&0x3F) << 8)
			p.t &= 0x7FFF  // ensure bit 15 stays 0 (15-bit register)
			p.t &^= 0x4000 // bit 14 cleared by $2006 first write
			p.w = true
		} else {
			// Second write: t low byte = data; then v ← t.
			p.t = (p.t & 0xFF00) | uint16(v)
			p.v = p.t
			p.w = false
			// $2006's second write commits a fresh VRAM address that
			// the rendering pipeline reads coarse-X / coarse-Y /
			// nametable bits out of. SMB1 uses $2006 mid-frame to
			// reset scroll for its status-bar split.
			p.scrollFromV()
			p.recordScrollChange()
			// The new address is driven onto the PPU bus, so A12 can
			// rise here without any CHR fetch — this is the path MMC3
			// games + Blargg mmc3_test use to clock the IRQ counter via
			// PPUADDR. Mesen2 only puts v on the bus here when rendering
			// is off (UpdateState's $2006-delay branch gates on
			// "!IsRenderingEnabled()"); during rendering the fetch
			// pipeline owns A12, so a $2006 write must NOT inject an
			// extra edge.
			if !p.renderingEnabled() {
				p.notifyVRAMAddr()
			}
		}
	case 0x2007:
		p.busWrite(p.v&0x3FFF, v)
		p.incVRAMAddr()
	}
}

// recordScrollChange appends a snapshot of the current scroll state
// to the per-frame events log — but only when the change happens
// during a visible scanline (0..239). Writes during vblank
// (240..261) become the next frame's starting scroll instead and
// are captured by stepDot's frame-start snapshot path. Same goes
// for the initial pre-scanline boot: no event log spam before the
// first frame starts.
func (p *PPU) recordScrollChange() {
	if p.scanline < 0 || p.scanline >= ScreenHeight {
		return
	}
	p.scrollEvents = append(p.scrollEvents, scrollSnapshot{
		scanline:      p.scanline,
		scrollX:       p.scrollX,
		scrollY:       p.scrollY,
		baseNametable: p.ctrl & 0x03,
	})
}

// scrollFromV synthesizes scrollX / scrollY / baseNametable from the
// current 15-bit `v` latch. SMB1 sets scroll mid-frame via $2006
// pairs (not $2005), so we have to derive the effective scroll from
// `v`'s coarse + fine bits per the nesdev "loopy" layout:
//
//	yyy NN YYYYY XXXXX
//	||| || ||||| +++++-- coarse X (5 bits)
//	||| || +++++-------- coarse Y (5 bits)
//	||| ++-------------- nametable select (2 bits)
//	+++----------------- fine Y (3 bits)
//
// fine X is NOT stored in v — it lives in the separate `x` latch,
// set by the first $2005 write. A $2006 scroll change leaves `x`
// untouched, so the effective horizontal scroll is coarse-X*8 plus
// whatever fine-X the last $2005 write latched (#282). Folding p.x
// in here gives sub-tile horizontal scroll precision; games that
// never write $2005 keep p.x == 0 so the result is unchanged.
func (p *PPU) scrollFromV() {
	coarseX := byte(p.v & 0x1F)
	coarseY := byte((p.v >> 5) & 0x1F)
	fineY := byte((p.v >> 12) & 0x07)
	nametable := byte((p.v >> 10) & 0x03)
	p.scrollX = coarseX*8 + p.x
	p.scrollY = coarseY*8 + fineY
	p.ctrl = (p.ctrl &^ 0x03) | nametable
}

// checkSprite0HitForScanline scans sprite 0's row intersecting y
// and sets $2002 bit 6 the moment an opaque sprite-0 pixel
// overlaps an opaque BG pixel. Called from stepDot at each visible
// scanline so the flag latches at the actual hit scanline, not a
// per-frame post-hoc pass. Idempotent — once set, the flag stays
// latched until end-of-vblank's status clear.
func (p *PPU) checkSprite0HitForScanline(y int) {
	if p.status&0x40 != 0 {
		return
	}
	if p.mask&0x18 != 0x18 {
		return
	}
	spriteY := int(p.oam[0]) + 1
	spriteH := 8
	if p.ctrl&0x20 != 0 {
		spriteH = 16
	}
	if y < spriteY || y >= spriteY+spriteH {
		return
	}
	tileIdx := p.oam[1]
	attr := p.oam[2]
	spriteX := int(p.oam[3])
	hflip := attr&0x40 != 0
	vflip := attr&0x80 != 0
	sprPatternBase := uint16(0)
	if p.ctrl&0x08 != 0 && p.ctrl&0x20 == 0 {
		sprPatternBase = 0x1000
	}
	bgPatternBase := uint16(0)
	if p.ctrl&0x10 != 0 {
		bgPatternBase = 0x1000
	}
	row := y - spriteY
	fineY := row
	if vflip {
		fineY = spriteH - 1 - row
	}
	var tileAddr uint16
	if spriteH == 16 {
		base := uint16(0)
		if tileIdx&1 != 0 {
			base = 0x1000
		}
		tileNum := uint16(tileIdx & 0xFE)
		if fineY >= 8 {
			tileNum |= 1
		}
		tileAddr = base + tileNum*16 + uint16(fineY&7)
	} else {
		tileAddr = sprPatternBase + uint16(tileIdx)*16 + uint16(fineY)
	}
	spLo := p.busRead(tileAddr)
	spHi := p.busRead(tileAddr + 8)

	// Resolve the active scroll snapshot at THIS scanline (walks
	// the scrollEvents list — sprite-0 hits typically fire near the
	// top of the frame so the cursor stays close to index 0).
	snap := p.activeScrollFor(y)

	for col := 0; col < 8; col++ {
		px := spriteX + col
		if px < 0 || px >= ScreenWidth {
			continue
		}
		bitCol := col
		if !hflip {
			bitCol = 7 - col
		}
		b := uint(bitCol)
		if ((spLo>>b)&1)|((spHi>>b)&1) == 0 {
			continue
		}
		effX := px + int(snap.scrollX)
		effY := y + int(snap.scrollY)
		ntX := snap.baseNametable & 1
		ntY := (snap.baseNametable >> 1) & 1
		if effX >= 256 {
			effX -= 256
			ntX ^= 1
		}
		if effY >= 240 {
			effY -= 240
			ntY ^= 1
		}
		coarseX := effX / 8
		coarseY := effY / 8
		fineX := effX % 8
		fineYbg := effY % 8
		ntBase := uint16(0x2000) +
			uint16(ntY)*0x0800 +
			uint16(ntX)*0x0400
		bgTileIdx := p.busRead(ntBase + uint16(coarseY)*32 + uint16(coarseX))
		bgAddr := bgPatternBase + uint16(bgTileIdx)*16 + uint16(fineYbg)
		bgLo := p.busRead(bgAddr)
		bgHi := p.busRead(bgAddr + 8)
		bgB := uint(7 - fineX)
		if ((bgLo>>bgB)&1)|((bgHi>>bgB)&1) != 0 {
			p.status |= 0x40
			return
		}
	}
}

// activeScrollFor returns the scrollSnapshot in effect at the
// given visible scanline — the latest event with scanline <= y,
// or frameStartScroll if no events come before y.
func (p *PPU) activeScrollFor(y int) scrollSnapshot {
	active := p.frameStartScroll
	for _, ev := range p.scrollEvents {
		if ev.scanline > y {
			break
		}
		active = ev
	}
	return active
}

// incCoarseX advances v's coarse-X (bits 0-4) wrapping at 32, where
// the wrap also flips the nametable's horizontal bit (10). Fired at
// dots 8, 16, ..., 256 of visible + pre-render scanlines while
// rendering is enabled (per nesdev "loopy" timing diagram).
func (p *PPU) incCoarseX() {
	if p.v&0x001F == 31 {
		p.v &^= 0x001F
		p.v ^= 0x0400 // flip horizontal nametable bit
	} else {
		p.v++
	}
}

// incY advances v's fine-Y (bits 12-14) and coarse-Y (bits 5-9)
// with the standard 2C02 carry: fine-Y rolls every 8 lines, coarse-Y
// rolls at 30 (the visible nametable height — rows 30-31 are the
// attribute table, not displayable) and flips the vertical
// nametable bit (11). Fired at dot 256 of visible + pre-render
// scanlines while rendering is enabled.
func (p *PPU) incY() {
	if p.v&0x7000 != 0x7000 {
		p.v += 0x1000 // fine-Y < 7: bump
	} else {
		p.v &^= 0x7000 // fine-Y wraps to 0
		y := (p.v & 0x03E0) >> 5
		switch y {
		case 29:
			y = 0
			p.v ^= 0x0800 // flip vertical nametable bit
		case 31:
			y = 0 // attribute-table rollover; no nametable flip
		default:
			y++
		}
		p.v = (p.v &^ 0x03E0) | (y << 5)
	}
}

// copyXFromT copies the horizontal bits of t into v (coarse-X +
// horizontal nametable bit). Per nesdev, fired at dot 257 of every
// visible + pre-render scanline when rendering is enabled.
func (p *PPU) copyXFromT() {
	p.v = (p.v &^ 0x041F) | (p.t & 0x041F)
}

// copyYFromT copies the vertical bits of t into v (fine-Y, coarse-Y,
// vertical nametable bit). Per nesdev, fired repeatedly at dots
// 280-304 of the pre-render scanline when rendering is enabled.
func (p *PPU) copyYFromT() {
	p.v = (p.v &^ 0x7BE0) | (p.t & 0x7BE0)
}

// renderingEnabled reports whether the PPU is currently rendering
// (PPUMASK BG show OR sprite show). Loopy v register increments
// only fire when rendering is on — disabled rendering = no fetches
// = no scrolling state machine. cmd/nessy hits PPUMASK bit 3 + 4
// for the playfield; status-bar-only states still count as
// "rendering" if either bit is on.
func (p *PPU) renderingEnabled() bool {
	return p.mask&0x18 != 0
}

// incVRAMAddr advances v after a $2007 access. PPUCTRL bit 2 selects
// step 1 vs step 32.
func (p *PPU) incVRAMAddr() {
	if p.ctrl&0x04 != 0 {
		p.v += 32
	} else {
		p.v++
	}
	p.v &= 0x3FFF
	// The post-increment address is driven onto the bus (Mesen2
	// UpdateVideoRamAddr → SetBusAddress), clocking MMC3's A12 edge.
	// Only when rendering is off: during active rendering $2007's
	// increment is subsumed by the fetch pipeline's own A12 toggles,
	// which already reach the cart through PPURead/PPUWrite.
	if !p.renderingEnabled() {
		p.notifyVRAMAddr()
	}
}

// notifyVRAMAddr drives the current VRAM address onto the PPU bus for
// carts that watch A12 (MMC3). No-op for every other mapper.
func (p *PPU) notifyVRAMAddr() {
	if p.vramHook != nil {
		p.vramHook.NotifyVRAMAddr(p.v & 0x3FFF)
	}
}

// Tick advances the PPU by 3 * cpuCycles dots — the 2C02 / 2A03 share a
// master clock, with the PPU running 3× the CPU's rate. Crosses scanline
// boundaries and triggers vblank / NMI at the right dot.
//
// Once SetCPUDriven(true) latches (wiring step), this is a no-op so
// MMIO's Ticker fan-out doesn't double-advance the PPU — the CPU calls
// Run(deadline) directly with master-clock granularity matching Mesen.
func (p *PPU) Tick(cpuCycles int) {
	if p.cpuDriven {
		return
	}
	for range cpuCycles * 3 {
		p.stepDot()
	}
	p.masterClock += uint64(cpuCycles) * 12
}

// PPUMasterClockDividerNTSC is the master-clock count per PPU dot. NTSC
// silicon runs PPU at 1/4 the master clock; PAL is 1/5 but chippy's NES
// model defaults to NTSC and the only caller that varies it is the
// SetRegion path (not yet hooked here).
const PPUMasterClockDividerNTSC = 4

// Run advances the PPU dot-by-dot until the next dot's end exceeds
// masterClockDeadline. Each Exec (stepDot) covers
// PPUMasterClockDividerNTSC master clocks. Matches Mesen2 NesPpu::Run.
func (p *PPU) Run(masterClockDeadline uint64) {
	for p.masterClock+PPUMasterClockDividerNTSC <= masterClockDeadline {
		p.stepDot()
		p.masterClock += PPUMasterClockDividerNTSC
	}
}

// SetCPUDriven flips PPU into "CPU drives advance" mode. Tick becomes
// a no-op so MMIO Ticker fan-out doesn't double-tick.
func (p *PPU) SetCPUDriven(driven bool) { p.cpuDriven = driven }

// MasterClock exposes the PPU's master-clock counter for inspectors +
// tests that need to know where the PPU sits relative to the CPU.
func (p *PPU) MasterClock() uint64 { return p.masterClock }

func (p *PPU) stepDot() {
	p.dot++
	p.dots++
	// Odd-frame dot-skip: on NTSC, with rendering enabled, the
	// pre-render scanline (261) is one dot shorter on odd frames —
	// the PPU jumps from dot 339 straight to (0,0) of the next
	// frame, skipping dot 340. Games like SMB1 are timing-sensitive
	// to this: the missing dot keeps the 240-line visible scroll in
	// phase with the audio frame rate over the long horizon.
	//
	// The skip is decided by whether rendering is enabled as of dot 339
	// (latched in oddSkipArmed below), not dot 340 — Blargg
	// 10-even_odd_timing pins this to the exact dot relative to the
	// $2001 write that enables BG (#342).
	boundary := p.timing.DotsPerScanline
	if p.timing.OddFrameSkip && p.scanline == p.timing.PreRenderScanline && p.oddSkipArmed && p.frameCount&1 == 1 {
		boundary = p.timing.DotsPerScanline - 1
	}
	if p.dot >= boundary {
		p.dot = 0
		p.scanline++
		if p.scanline >= p.timing.ScanlinesPerFrame {
			p.scanline = 0
			p.frameCount++
			// New frame begins. Snapshot the current scroll values so
			// renderFrame at this frame's eventual vblank entry knows
			// what was active for the scanlines that precede any
			// mid-frame $2005 / $2006 / $2000 writes.
			p.frameStartScroll = scrollSnapshot{
				scanline:      0,
				scrollX:       p.scrollX,
				scrollY:       p.scrollY,
				baseNametable: p.ctrl & 0x03,
			}
		}
	}
	// Latch the odd-frame-skip decision at dot 339 of the pre-render
	// scanline for the next dot's boundary check (#342). Use the
	// Mesen2 1-PPU-clock-delayed rendering-enabled view so the BG-
	// enable write timing relative to dot 339 matches the hardware
	// sample point (Blargg 10-even_odd_timing).
	if p.scanline == p.timing.PreRenderScanline && p.dot == 339 {
		p.oddSkipArmed = p.renderingEnabledDelayed
	}
	// Per-scanline sprite-0 hit detector (issue #268). At each
	// visible scanline we live-check whether sprite 0's row at y
	// overlaps an opaque BG pixel; first overlap latches $2002 bit
	// 6 at the actual scanline of the hit, no frame-start
	// prediction needed. Fires at dot 1 so the game's poll loop
	// (which runs from the just-emitted vblank/end-of-prev-scanline
	// NMI / opcodes) sees the flag in time for the mid-frame scroll
	// write.
	if p.dot == 1 && p.scanline >= 0 && p.scanline < ScreenHeight {
		p.checkSprite0HitForScanline(p.scanline)
	}
	// Per-scanline BG render + sprite composite (issue #268). Each
	// visible scanline rasterizes at dot 256: BG first, then
	// sprites composited over it. Combining the passes here means
	// Ebiten's Draw can sample the framebuffer at any moment and
	// always sees a "complete" scanline (BG + sprites for that y)
	// — the previous per-frame-only sprite composite left a window
	// during which scanlines had BG but no sprites yet, causing
	// visible flicker / "sprites erased by scanline" reports.
	if p.dot == 256 && p.scanline >= 0 && p.scanline < ScreenHeight {
		p.renderScanlineEnabled(p.scanline)
		p.compositeScanlineSprites(p.scanline)
	}
	// Per-scanline A12 clock (#352, unblocks #323). Real silicon does
	// sprite-pattern fetches every scanline during hblank (dots
	// 257-320), toggling PPU address line A12 even when no sprite is
	// in range. MMC3's scanline IRQ counts those A12 rising edges.
	// Our burst renderer skips the garbage fetches, so emit one dummy
	// sprite-pattern-table read here to reproduce the per-scanline
	// A12 rise (after the dot-256 BG fetch has driven A12 low for
	// the common BG=$0000 / sprite=$1000 config). The value is
	// discarded + the framebuffer is untouched — demo SHAs hold; the
	// only effect is the cart's A12 edge detector (e.g. MMC3) ticking.
	if p.dot == 260 && p.renderingEnabled() &&
		(p.scanline < ScreenHeight || p.scanline == p.timing.PreRenderScanline) {
		_ = p.busRead(0x1000)
	}
	// Loopy v register increments per nesdev's PPU timing diagram
	// (issue #268 stage 3). Only fire when rendering is on. Visible
	// scanlines + pre-render scanline run the same fetch state
	// machine; vblank scanlines do nothing.
	if p.renderingEnabled() &&
		(p.scanline < ScreenHeight || p.scanline == p.timing.PreRenderScanline) {
		switch {
		case p.dot >= 1 && p.dot <= 256 && p.dot%8 == 0:
			// Tile fetch boundary — coarse-X bumps every 8 dots
			// from dot 8 through dot 256.
			p.incCoarseX()
			if p.dot == 256 {
				// Dot 256 also triggers the Y increment (the dot
				// after the last visible-pixel tile fetch).
				p.incY()
			}
		case p.dot == 257:
			// Horizontal reload: t's coarse-X + horizontal NT bit
			// copy into v so the next scanline's tile fetches start
			// from the freshly-set scroll-X.
			p.copyXFromT()
		case p.scanline == p.timing.PreRenderScanline && p.dot >= 280 && p.dot <= 304:
			// Vertical reload: t's fine-Y + coarse-Y + vertical NT
			// bit copy into v during pre-render. Real silicon
			// repeats the copy across 25 dots; the result is
			// idempotent so a single copy at this range suffices.
			p.copyYFromT()
		}
	}
	switch {
	case p.scanline == p.timing.VBlankScanline && p.dot == 1:
		// Per-scanline render already painted every visible scanline
		// at its dot 256. At vblank entry we publish the back buffer
		// to the presentation buffer (atomic copy under displayMu)
		// so Ebiten's Draw goroutine always sees a complete frame,
		// then flush per-frame state + raise vblank + fire NMI.
		p.PresentFrame()
		p.scrollEvents = p.scrollEvents[:0]
		// Mesen2 model: preventVblFlag (latched by a $2002 read on the
		// previous dot at sl=241 dot=0) suppresses the vblank-set + NMI
		// for this whole frame. Cleared unconditionally so the next
		// frame's set works normally.
		if !p.preventVblFlag {
			p.status |= 0x80
			p.updateNMI()
		}
		p.preventVblFlag = false
	case p.scanline == p.timing.PreRenderScanline && p.dot == 1:
		// End of vblank / start of pre-render: clear vblank, sprite-0
		// hit, sprite overflow. v0.1 doesn't model the latter two so
		// they're always clear, but the mask covers their bits for
		// when they land.
		p.status &^= 0xE0
		// Record the auto-clear dot so a $2002 read landing on it wins
		// the race and still reads the flag set (#342); drop /NMI.
		p.vblClearAtDots = p.dots
		p.updateNMI()
	}
	// End-of-stepDot: sync the delayed rendering-enabled flag so the
	// next dot's checks see the previous dot's mask state (Mesen2's
	// 1-PPU-clock delay model).
	p.renderingEnabledDelayed = p.mask&0x18 != 0
}

// FrameBuffer returns a 256 × 240 RGBA byte slice. Indexed row-
// major, 4 bytes per pixel (R, G, B, A). Returns the presentation
// buffer — atomically swapped at vblank entry from the back buffer
// the per-scanline render writes to. Safe to read from any
// goroutine without coordinating with stepDot.
//
// Tests that call renderFrame() directly (bypassing the emulator
// step loop) need to call PresentFrame() explicitly afterwards to
// publish the back buffer; otherwise FrameBuffer returns whatever
// was last published.
func (p *PPU) FrameBuffer() []byte {
	p.displayMu.Lock()
	defer p.displayMu.Unlock()
	out := make([]byte, len(p.displayFrame))
	copy(out, p.displayFrame[:])
	return out
}

// PresentFrame copies the back framebuffer into the presentation
// buffer. Called from stepDot at vblank entry; also exposed so
// tests calling renderFrame() directly can flush the result.
func (p *PPU) PresentFrame() {
	p.displayMu.Lock()
	copy(p.displayFrame[:], p.frame[:])
	p.displayMu.Unlock()
}

// FrameCount is the number of frames rendered since reset. Tests use
// this to detect "we crossed a frame boundary".
func (p *PPU) FrameCount() uint64 { return p.frameCount }

// Status returns the current PPUSTATUS without the read side effect of
// clearing vblank. Exposed for tests and the debug TUI.
func (p *PPU) Status() byte { return p.status }

// Scanline / Dot expose the timing cursor. Useful for tests and a
// future PPU debug panel.
func (p *PPU) Scanline() int { return p.scanline }
func (p *PPU) Dot() int      { return p.dot }

// DebugRegs is a cheap, side-effect-free snapshot of the PPU register
// latches + internal scroll state for the debugger (#28). Unlike
// SaveFullState it copies no framebuffers / VRAM / OAM, so the debug
// channel can poll it without allocating ~256 KiB per call. Status is
// read WITHOUT the vblank-clear side effect of a real $2002 read.
type DebugRegs struct {
	Ctrl    byte   `json:"ctrl"`    // $2000
	Mask    byte   `json:"mask"`    // $2001
	Status  byte   `json:"status"`  // $2002 (no read side effect)
	OAMAddr byte   `json:"oamAddr"` // $2003
	V       uint16 `json:"v"`       // current VRAM address
	T       uint16 `json:"t"`       // temp VRAM address
	X       byte   `json:"x"`       // fine-X scroll (0-7)
	W       bool   `json:"w"`       // write toggle
	ReadBuf byte   `json:"readBuf"` // $2007 read buffer
	OpenBus byte   `json:"openBus"` // last value on the PPU I/O bus
}

// DebugRegs captures the register latches for the debug channel.
func (p *PPU) DebugRegs() DebugRegs {
	return DebugRegs{
		Ctrl:    p.ctrl,
		Mask:    p.mask,
		Status:  p.status,
		OAMAddr: p.oamAddr,
		V:       p.v,
		T:       p.t,
		X:       p.x,
		W:       p.w,
		ReadBuf: p.readBuf,
		OpenBus: p.openBus,
	}
}

// PPUCtrlBits decodes PPUCTRL ($2000).
type PPUCtrlBits struct {
	BaseNametable     byte `json:"baseNametable"`     // bits 0-1 ($2000/$2400/$2800/$2C00)
	VRAMIncrement32   bool `json:"vramIncrement32"`   // bit 2 (0 = +1, 1 = +32)
	SpritePatternHigh bool `json:"spritePatternHigh"` // bit 3 ($1000, 8x8 only)
	BGPatternHigh     bool `json:"bgPatternHigh"`     // bit 4 ($1000)
	Sprite8x16        bool `json:"sprite8x16"`        // bit 5
	MasterSlave       bool `json:"masterSlave"`       // bit 6 (EXT bus dir)
	NMIEnable         bool `json:"nmiEnable"`         // bit 7
}

// PPUMaskBits decodes PPUMASK ($2001).
type PPUMaskBits struct {
	Grayscale       bool `json:"grayscale"`       // bit 0
	ShowBGLeft      bool `json:"showBGLeft"`      // bit 1
	ShowSpritesLeft bool `json:"showSpritesLeft"` // bit 2
	ShowBG          bool `json:"showBG"`          // bit 3
	ShowSprites     bool `json:"showSprites"`     // bit 4
	EmphasizeR      bool `json:"emphasizeR"`      // bit 5 (R/G swap on PAL)
	EmphasizeG      bool `json:"emphasizeG"`      // bit 6
	EmphasizeB      bool `json:"emphasizeB"`      // bit 7
}

// PPUStatusBits decodes PPUSTATUS ($2002).
type PPUStatusBits struct {
	SpriteOverflow bool `json:"spriteOverflow"` // bit 5
	Sprite0Hit     bool `json:"sprite0Hit"`     // bit 6
	VBlank         bool `json:"vblank"`         // bit 7
}

// PPURegisters is the fully-decoded PPU register file for the register
// viewer (#34): each MMIO latch as its raw byte plus a named bit
// breakdown, alongside the internal scroll/address state.
type PPURegisters struct {
	Ctrl       byte          `json:"ctrl"`
	CtrlBits   PPUCtrlBits   `json:"ctrlBits"`
	Mask       byte          `json:"mask"`
	MaskBits   PPUMaskBits   `json:"maskBits"`
	Status     byte          `json:"status"` // no $2002 read side effect
	StatusBits PPUStatusBits `json:"statusBits"`
	OAMAddr    byte          `json:"oamAddr"`
	V          uint16        `json:"v"`
	T          uint16        `json:"t"`
	WriteLatch bool          `json:"writeLatch"` // $2005/$2006 first/second-write toggle
	Scroll     DebugScroll   `json:"scroll"`
}

// DecodedRegisters returns the PPU register file with named bit
// breakdowns for the register viewer. Side-effect-free (Status read
// without the $2002 vblank-clear).
func (p *PPU) DecodedRegisters() PPURegisters {
	return PPURegisters{
		Ctrl: p.ctrl,
		CtrlBits: PPUCtrlBits{
			BaseNametable:     p.ctrl & 0x03,
			VRAMIncrement32:   p.ctrl&0x04 != 0,
			SpritePatternHigh: p.ctrl&0x08 != 0,
			BGPatternHigh:     p.ctrl&0x10 != 0,
			Sprite8x16:        p.ctrl&0x20 != 0,
			MasterSlave:       p.ctrl&0x40 != 0,
			NMIEnable:         p.ctrl&0x80 != 0,
		},
		Mask: p.mask,
		MaskBits: PPUMaskBits{
			Grayscale:       p.mask&0x01 != 0,
			ShowBGLeft:      p.mask&0x02 != 0,
			ShowSpritesLeft: p.mask&0x04 != 0,
			ShowBG:          p.mask&0x08 != 0,
			ShowSprites:     p.mask&0x10 != 0,
			EmphasizeR:      p.mask&0x20 != 0,
			EmphasizeG:      p.mask&0x40 != 0,
			EmphasizeB:      p.mask&0x80 != 0,
		},
		Status: p.status,
		StatusBits: PPUStatusBits{
			SpriteOverflow: p.status&0x20 != 0,
			Sprite0Hit:     p.status&0x40 != 0,
			VBlank:         p.status&0x80 != 0,
		},
		OAMAddr:    p.oamAddr,
		V:          p.v,
		T:          p.t,
		WriteLatch: p.w,
		Scroll: DebugScroll{
			CoarseX:   byte(p.v & 0x1F),
			CoarseY:   byte((p.v >> 5) & 0x1F),
			NameTable: byte((p.v >> 10) & 0x03),
			FineY:     byte((p.v >> 12) & 0x07),
			FineX:     p.x,
		},
	}
}

// DebugScroll is the decoded scroll cursor for the PPU viewer (#29):
// the coarse/fine X+Y and nametable-select packed in the `v` register
// plus the fine-X latch `x`. This is the rectangle the tilemap panel
// overlays on the 2x2 nametable render.
type DebugScroll struct {
	CoarseX   byte `json:"coarseX"`   // v bits 0-4
	CoarseY   byte `json:"coarseY"`   // v bits 5-9
	NameTable byte `json:"nameTable"` // v bits 10-11 (which of the 4 banks)
	FineY     byte `json:"fineY"`     // v bits 12-14
	FineX     byte `json:"fineX"`     // x latch (0-7)
}

// PPUViewer is the heavyweight PPU-render state the tilemap / pattern /
// palette panels need (#29). Kept off the routine DebugSnapshot poll
// (foundation #28) and served on demand so a 60 Hz status poll stays
// allocation-light. Every read here is side-effect-free — pattern
// reads go through PeekCHR on mappers whose PPURead has side effects
// (MMC3's A12 clock), so opening the viewer can't perturb IRQ timing.
type PPUViewer struct {
	// PatternTables is the 8 KiB CHR window ($0000-$1FFF) as currently
	// banked: $0000-$0FFF = table 0, $1000-$1FFF = table 1.
	PatternTables []byte `json:"patternTables"`
	// NameTables holds the four 1 KiB logical nametables ($2000/$2400/
	// $2800/$2C00) AFTER mirroring resolution — each is 0x3C0 tile bytes
	// + 0x40 attribute bytes. With 2 KiB physical VRAM two of the four
	// alias, exactly as the PPU sees them.
	NameTables [][]byte `json:"nameTables"`
	// Palette is the 32-byte palette RAM (16 background + 16 sprite,
	// with the $3F10/$14/$18/$1C universal-background mirrors applied).
	Palette []byte      `json:"palette"`
	Scroll  DebugScroll `json:"scroll"`
	// Mirroring is the active nametable mirroring mode (string form) so
	// the panel can label the layout.
	Mirroring string `json:"mirroring"`
}

// SpriteEntry is one decoded OAM sprite for the sprite viewer (#30).
type SpriteEntry struct {
	Index    int  `json:"index"`    // 0-63 (OAM order = priority order)
	X        byte `json:"x"`        // OAM byte 3 (screen X)
	Y        byte `json:"y"`        // OAM byte 0 (screen Y = y+1)
	Tile     byte `json:"tile"`     // OAM byte 1 (raw tile index)
	Attr     byte `json:"attr"`     // OAM byte 2 (raw attribute byte)
	Palette  byte `json:"palette"`  // attr bits 0-1 (sprite palette 0-3)
	Priority bool `json:"priority"` // attr bit 5: true = behind background
	FlipH    bool `json:"flipH"`    // attr bit 6
	FlipV    bool `json:"flipV"`    // attr bit 7
	OnScreen bool `json:"onScreen"` // Y in the visible range (< $EF)
}

// SpriteViewer is the OAM + decoded-sprite state for the sprite viewer
// panel (#30). OAM is small (256 B) so this is cheap; served on its own
// `nessy/spriteViewer` request to keep the routine status poll lean.
type SpriteViewer struct {
	OAM          []byte        `json:"oam"`          // raw 256-byte OAM
	OAMAddr      byte          `json:"oamAddr"`      // $2003 cursor
	Sprite8x16   bool          `json:"sprite8x16"`   // PPUCTRL bit 5
	PatternTable uint16        `json:"patternTable"` // 8x8 sprite pattern base ($0000/$1000); ignored in 8x16
	Sprites      []SpriteEntry `json:"sprites"`      // 64 decoded entries, OAM order
}

// DebugSpriteViewer decodes the 64 OAM sprites for the debugger.
// Side-effect-free.
func (p *PPU) DebugSpriteViewer() SpriteViewer {
	oam := make([]byte, len(p.oam))
	copy(oam, p.oam[:])

	sprite8x16 := p.ctrl&0x20 != 0
	patternBase := uint16(0)
	// PPUCTRL bit 3 selects the 8x8 sprite pattern table; in 8x16 mode
	// the table comes from each tile's bit 0 instead, so the panel
	// derives it per-sprite.
	if p.ctrl&0x08 != 0 && !sprite8x16 {
		patternBase = 0x1000
	}

	sprites := make([]SpriteEntry, 64)
	for i := range sprites {
		y := p.oam[i*4+0]
		tile := p.oam[i*4+1]
		attr := p.oam[i*4+2]
		x := p.oam[i*4+3]
		sprites[i] = SpriteEntry{
			Index:    i,
			X:        x,
			Y:        y,
			Tile:     tile,
			Attr:     attr,
			Palette:  attr & 0x03,
			Priority: attr&0x20 != 0,
			FlipH:    attr&0x40 != 0,
			FlipV:    attr&0x80 != 0,
			// A sprite with Y >= $EF (239) sits below the last visible
			// scanline — the standard "park it off-screen" idiom.
			OnScreen: y < 0xEF,
		}
	}
	return SpriteViewer{
		OAM:          oam,
		OAMAddr:      p.oamAddr,
		Sprite8x16:   sprite8x16,
		PatternTable: patternBase,
		Sprites:      sprites,
	}
}

// MemorySpaces is the PPU-side memory the debugger's memory viewer
// shows as distinct address spaces (#32). The CPU bus ($0000-$FFFF,
// incl. PRG-RAM) is reachable through the standard DAP readMemory
// request, so it's NOT duplicated here — this covers only the spaces
// that don't live on the CPU bus. All reads are side-effect-free.
type MemorySpaces struct {
	VRAM    []byte `json:"vram"`    // 2 KiB physical nametable RAM
	Palette []byte `json:"palette"` // 32-byte palette RAM
	OAM     []byte `json:"oam"`     // 256-byte sprite RAM
	CHR     []byte `json:"chr"`     // 8 KiB pattern space ($0000-$1FFF), current banking
}

// DebugMemorySpaces snapshots the PPU-side memory spaces for the memory
// viewer. CHR goes through the side-effect-free PeekCHR path (no MMC3
// A12 clock).
func (p *PPU) DebugMemorySpaces() MemorySpaces {
	vram := make([]byte, len(p.vram))
	copy(vram, p.vram[:])
	pal := make([]byte, len(p.palette))
	copy(pal, p.palette[:])
	oam := make([]byte, len(p.oam))
	copy(oam, p.oam[:])
	chr := make([]byte, 0x2000)
	for a := range chr {
		chr[a] = p.debugCHR(uint16(a))
	}
	return MemorySpaces{VRAM: vram, Palette: pal, OAM: oam, CHR: chr}
}

// debugCHR reads a CHR byte with no side effects (no A12 clock).
func (p *PPU) debugCHR(addr uint16) byte {
	switch {
	case p.chrPeek != nil:
		return p.chrPeek.PeekCHR(addr)
	case p.cart != nil:
		// Every mapper without a chrPeeker has a pure PPURead.
		return p.cart.PPURead(addr)
	default:
		return 0
	}
}

// DebugPPUViewer captures the full PPU-render state for the debugger's
// tilemap / pattern / palette panels (#29). Side-effect-free.
func (p *PPU) DebugPPUViewer() PPUViewer {
	pat := make([]byte, 0x2000)
	for a := range pat {
		pat[a] = p.debugCHR(uint16(a))
	}
	nts := make([][]byte, 4)
	for bank := range nts {
		nt := make([]byte, 0x400)
		base := uint16(0x2000 + bank*0x400)
		for off := range nt {
			// nametableIndex resolves the cart's mirroring; reads the
			// internal 2 KiB VRAM directly (no bus side effects).
			nt[off] = p.vram[p.nametableIndex(base+uint16(off))]
		}
		nts[bank] = nt
	}
	pal := make([]byte, len(p.palette))
	copy(pal, p.palette[:])
	mir := "unknown"
	if p.cart != nil {
		mir = p.cart.Mirroring().String()
	}
	return PPUViewer{
		PatternTables: pat,
		NameTables:    nts,
		Palette:       pal,
		Scroll: DebugScroll{
			CoarseX:   byte(p.v & 0x1F),
			CoarseY:   byte((p.v >> 5) & 0x1F),
			NameTable: byte((p.v >> 10) & 0x03),
			FineY:     byte((p.v >> 12) & 0x07),
			FineX:     p.x,
		},
		Mirroring: mir,
	}
}

// WriteOAM is the entry point for $4014 OAMDMA once it lands — copies a
// byte into OAM at the current oamAddr cursor and bumps. Exposed
// separately from $2004 so a future OAMDMA peripheral doesn't have to
// route through the mirrored register decoder.
func (p *PPU) WriteOAM(v byte) {
	p.oam[p.oamAddr] = v
	p.oamAddr++
}

// OAM peeks the sprite memory byte at index i. Side-effect-free —
// safe for tests and debugger introspection. Reads through the
// register window ($2004) bump oamAddr and serve open-bus quirks
// during rendering; OAM is the bypass.
func (p *PPU) OAM(i byte) byte { return p.oam[i] }

// compile-time check: PPU satisfies cpu.Peripheral.
var _ cpu.Peripheral = (*PPU)(nil)
