Analysis & Synthesis report for ceg3156-lab1
Mon Jun 02 11:17:12 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: nBitIncrementingReg:exp1_reg
 11. Parameter Settings for User Entity Instance: nBitIncrementingReg:exp1_reg|nBitAdderSubtractor:adder
 12. Parameter Settings for User Entity Instance: nBitIncrementingReg:exp1_reg|nBitRegister:reg
 13. Parameter Settings for User Entity Instance: nBitIncrementingReg:exp2_reg
 14. Parameter Settings for User Entity Instance: nBitIncrementingReg:exp2_reg|nBitAdderSubtractor:adder
 15. Parameter Settings for User Entity Instance: nBitIncrementingReg:exp2_reg|nBitRegister:reg
 16. Parameter Settings for User Entity Instance: nBitShiftRegister:man1_reg
 17. Parameter Settings for User Entity Instance: nBitShiftRegister:man2_reg
 18. Parameter Settings for User Entity Instance: nBitIncrementingReg:expRes_reg
 19. Parameter Settings for User Entity Instance: nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder
 20. Parameter Settings for User Entity Instance: nBitIncrementingReg:expRes_reg|nBitRegister:reg
 21. Parameter Settings for User Entity Instance: nbitcomparator:expComparator
 22. Parameter Settings for User Entity Instance: nbitmux21:mux1
 23. Parameter Settings for User Entity Instance: nbitmux21:mux2
 24. Parameter Settings for User Entity Instance: nBitAdderSubtractor:mux_sum_adder
 25. Parameter Settings for User Entity Instance: nbitmux21:manRes_mux
 26. Parameter Settings for User Entity Instance: nBitShiftRegister:manRes_reg
 27. Parameter Settings for User Entity Instance: nbitmux21:roundBits_mux
 28. Parameter Settings for User Entity Instance: nBitAdderSubtractor:manResRoundComp
 29. Port Connectivity Checks: "nBitAdderSubtractor:manResRoundComp"
 30. Port Connectivity Checks: "nbitmux21:roundBits_mux"
 31. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:9:mux_n"
 32. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:8:mux_n"
 33. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:7:mux_n"
 34. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:6:mux_n"
 35. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:5:mux_n"
 36. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:4:mux_n"
 37. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:3:mux_n"
 38. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:2:mux_n"
 39. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:1:mux_n"
 40. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:mux_msb"
 41. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:mux_0"
 42. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:10:bit_n"
 43. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:9:bit_n"
 44. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:8:bit_n"
 45. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:7:bit_n"
 46. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:6:bit_n"
 47. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:5:bit_n"
 48. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:4:bit_n"
 49. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:3:bit_n"
 50. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:2:bit_n"
 51. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:1:bit_n"
 52. Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:0:bit_n"
 53. Port Connectivity Checks: "nBitShiftRegister:manRes_reg"
 54. Port Connectivity Checks: "nbitmux21:manRes_mux"
 55. Port Connectivity Checks: "nBitAdderSubtractor:mux_sum_adder"
 56. Port Connectivity Checks: "nbitcomparator:expComparator|oneBitComparator:comparatorMSB"
 57. Port Connectivity Checks: "nbitcomparator:expComparator"
 58. Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:7:b"
 59. Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:6:b"
 60. Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:5:b"
 61. Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:4:b"
 62. Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:3:b"
 63. Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:2:b"
 64. Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:1:b"
 65. Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:0:b"
 66. Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder"
 67. Port Connectivity Checks: "nBitIncrementingReg:expRes_reg"
 68. Port Connectivity Checks: "nBitShiftRegister:man2_reg"
 69. Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:6:mux_n"
 70. Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:5:mux_n"
 71. Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:4:mux_n"
 72. Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:3:mux_n"
 73. Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:2:mux_n"
 74. Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:1:mux_n"
 75. Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:mux_msb"
 76. Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:mux_0"
 77. Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:7:bit_n"
 78. Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:6:bit_n"
 79. Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:5:bit_n"
 80. Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:4:bit_n"
 81. Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:3:bit_n"
 82. Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:2:bit_n"
 83. Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:1:bit_n"
 84. Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:0:bit_n"
 85. Port Connectivity Checks: "nBitShiftRegister:man1_reg"
 86. Port Connectivity Checks: "nBitIncrementingReg:exp2_reg"
 87. Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:6:b"
 88. Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:5:b"
 89. Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:4:b"
 90. Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:3:b"
 91. Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:2:b"
 92. Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:1:b"
 93. Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:0:b"
 94. Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitAdderSubtractor:adder"
 95. Port Connectivity Checks: "nBitIncrementingReg:exp1_reg"
 96. Port Connectivity Checks: "enARdFF_2:sign2_reg"
 97. Port Connectivity Checks: "enARdFF_2:sign1_reg"
 98. Post-Synthesis Netlist Statistics for Top Partition
 99. Elapsed Time Per Partition
100. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 02 11:17:12 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ceg3156-lab1                                ;
; Top-level Entity Name              ; fpAdderDatapath                             ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 168                                         ;
;     Total combinational functions  ; 168                                         ;
;     Dedicated logic registers      ; 51                                          ;
; Total registers                    ; 51                                          ;
; Total pins                         ; 79                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX110DF27C7    ;                    ;
; Top-level entity name                                            ; fpAdderDataPath    ; ceg3156-lab1       ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------+---------+
; fpAdderDataPath.vhd              ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd       ;         ;
; nBitIncrementingReg.vhd          ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementingReg.vhd   ;         ;
; oneBitComparator.vhd             ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/oneBitComparator.vhd      ;         ;
; oneBitAdderSubtractor.vhd        ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/oneBitAdderSubtractor.vhd ;         ;
; nBitShiftRegister.vhd            ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/nBitShiftRegister.vhd     ;         ;
; nbitregister.vhd                 ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd          ;         ;
; nbitmux21.vhd                    ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/nbitmux21.vhd             ;         ;
; nbitcomparator.vhd               ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/nbitcomparator.vhd        ;         ;
; nBitAdderSubtractor.vhd          ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/nBitAdderSubtractor.vhd   ;         ;
; mux41.vhd                        ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/mux41.vhd                 ;         ;
; mux21.vhd                        ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/mux21.vhd                 ;         ;
; enardFF_2.vhd                    ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/ceg3156-lab1/enardFF_2.vhd             ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 79               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 51               ;
; Total fan-out            ; 873              ;
; Average fan-out          ; 2.32             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name           ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |fpAdderDatapath                                        ; 168 (3)             ; 51 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 79   ; 0            ; |fpAdderDatapath                                                                                                  ; fpAdderDatapath       ; work         ;
;    |enARdFF_2:sign1_reg|                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|enARdFF_2:sign1_reg                                                                              ; enARdFF_2             ; work         ;
;    |enARdFF_2:sign2_reg|                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|enARdFF_2:sign2_reg                                                                              ; enARdFF_2             ; work         ;
;    |nBitAdderSubtractor:manResRoundComp|                ; 17 (1)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp                                                              ; nBitAdderSubtractor   ; work         ;
;       |oneBitAdderSubtractor:\loop_add:10:addrn|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:\loop_add:10:addrn                     ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:1:addrn|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:\loop_add:1:addrn                      ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:2:addrn|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:\loop_add:2:addrn                      ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:3:addrn|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:\loop_add:3:addrn                      ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:4:addrn|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:\loop_add:4:addrn                      ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:5:addrn|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:\loop_add:5:addrn                      ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:6:addrn|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:\loop_add:6:addrn                      ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:7:addrn|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:\loop_add:7:addrn                      ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:8:addrn|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:\loop_add:8:addrn                      ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:9:addrn|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:\loop_add:9:addrn                      ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:add_0|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:manResRoundComp|oneBitAdderSubtractor:add_0                                  ; oneBitAdderSubtractor ; work         ;
;    |nBitAdderSubtractor:mux_sum_adder|                  ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:mux_sum_adder                                                                ; nBitAdderSubtractor   ; work         ;
;       |oneBitAdderSubtractor:\loop_add:1:addrn|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:mux_sum_adder|oneBitAdderSubtractor:\loop_add:1:addrn                        ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:2:addrn|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:mux_sum_adder|oneBitAdderSubtractor:\loop_add:2:addrn                        ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:3:addrn|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:mux_sum_adder|oneBitAdderSubtractor:\loop_add:3:addrn                        ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:4:addrn|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:mux_sum_adder|oneBitAdderSubtractor:\loop_add:4:addrn                        ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:5:addrn|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:mux_sum_adder|oneBitAdderSubtractor:\loop_add:5:addrn                        ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:6:addrn|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:mux_sum_adder|oneBitAdderSubtractor:\loop_add:6:addrn                        ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:\loop_add:7:addrn|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:mux_sum_adder|oneBitAdderSubtractor:\loop_add:7:addrn                        ; oneBitAdderSubtractor ; work         ;
;       |oneBitAdderSubtractor:add_0|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitAdderSubtractor:mux_sum_adder|oneBitAdderSubtractor:add_0                                    ; oneBitAdderSubtractor ; work         ;
;    |nBitIncrementingReg:exp1_reg|                       ; 13 (10)             ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg                                                                     ; nBitIncrementingReg   ; work         ;
;       |nBitAdderSubtractor:adder|                       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitAdderSubtractor:adder                                           ; nBitAdderSubtractor   ; work         ;
;          |oneBitAdderSubtractor:\loop_add:3:addrn|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:3:addrn   ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:5:addrn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:5:addrn   ; oneBitAdderSubtractor ; work         ;
;       |nBitRegister:reg|                                ; 0 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitRegister:reg                                                    ; nBitRegister          ; work         ;
;          |enARdFF_2:\reg_n_bits:0:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:0:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:1:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:1:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:2:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:3:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:4:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:5:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:6:b                          ; enARdFF_2             ; work         ;
;    |nBitIncrementingReg:exp2_reg|                       ; 14 (11)             ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg                                                                     ; nBitIncrementingReg   ; work         ;
;       |nBitAdderSubtractor:adder|                       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitAdderSubtractor:adder                                           ; nBitAdderSubtractor   ; work         ;
;          |oneBitAdderSubtractor:\loop_add:3:addrn|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:3:addrn   ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:5:addrn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:5:addrn   ; oneBitAdderSubtractor ; work         ;
;       |nBitRegister:reg|                                ; 0 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitRegister:reg                                                    ; nBitRegister          ; work         ;
;          |enARdFF_2:\reg_n_bits:0:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:0:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:1:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:1:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:2:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:3:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:4:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:5:b                          ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:exp2_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:6:b                          ; enARdFF_2             ; work         ;
;    |nBitIncrementingReg:expRes_reg|                     ; 16 (9)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg                                                                   ; nBitIncrementingReg   ; work         ;
;       |nBitAdderSubtractor:adder|                       ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder                                         ; nBitAdderSubtractor   ; work         ;
;          |oneBitAdderSubtractor:\loop_add:1:addrn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:1:addrn ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:2:addrn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:2:addrn ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:3:addrn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:3:addrn ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:4:addrn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:4:addrn ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:5:addrn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:5:addrn ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:6:addrn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:6:addrn ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:7:addrn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:\loop_add:7:addrn ; oneBitAdderSubtractor ; work         ;
;       |nBitRegister:reg|                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitRegister:reg                                                  ; nBitRegister          ; work         ;
;          |enARdFF_2:\reg_n_bits:0:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:0:b                        ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:1:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:1:b                        ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:2:b                        ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:3:b                        ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:4:b                        ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:5:b                        ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:6:b                        ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:7:b|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:7:b                        ; enARdFF_2             ; work         ;
;    |nBitShiftRegister:man1_reg|                         ; 9 (1)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg                                                                       ; nBitShiftRegister     ; work         ;
;       |enARdFF_2:\regloop:0:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|enARdFF_2:\regloop:0:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:1:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|enARdFF_2:\regloop:1:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:2:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|enARdFF_2:\regloop:2:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:3:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|enARdFF_2:\regloop:3:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:4:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|enARdFF_2:\regloop:4:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:5:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|enARdFF_2:\regloop:5:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:6:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|enARdFF_2:\regloop:6:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:7:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|enARdFF_2:\regloop:7:bit_n                                            ; enARdFF_2             ; work         ;
;       |mux41:\muxloop:1:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:1:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:1:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:\muxloop:2:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:2:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:2:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:\muxloop:3:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:3:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:3:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:\muxloop:4:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:4:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:4:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:\muxloop:5:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:5:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:5:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:\muxloop:6:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:6:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:\muxloop:6:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:mux_0|                                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:mux_0                                                           ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:mux_0|mux21:muxfinal                                            ; mux21                 ; work         ;
;       |mux41:mux_msb|                                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:mux_msb                                                         ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man1_reg|mux41:mux_msb|mux21:muxfinal                                          ; mux21                 ; work         ;
;    |nBitShiftRegister:man2_reg|                         ; 9 (1)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg                                                                       ; nBitShiftRegister     ; work         ;
;       |enARdFF_2:\regloop:0:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|enARdFF_2:\regloop:0:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:1:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|enARdFF_2:\regloop:1:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:2:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|enARdFF_2:\regloop:2:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:3:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|enARdFF_2:\regloop:3:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:4:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|enARdFF_2:\regloop:4:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:5:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|enARdFF_2:\regloop:5:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:6:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|enARdFF_2:\regloop:6:bit_n                                            ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:7:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|enARdFF_2:\regloop:7:bit_n                                            ; enARdFF_2             ; work         ;
;       |mux41:\muxloop:1:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:1:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:1:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:\muxloop:2:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:2:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:2:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:\muxloop:3:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:3:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:3:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:\muxloop:4:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:4:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:4:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:\muxloop:5:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:5:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:5:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:\muxloop:6:mux_n|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:6:mux_n                                                ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:\muxloop:6:mux_n|mux21:muxfinal                                 ; mux21                 ; work         ;
;       |mux41:mux_0|                                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:mux_0                                                           ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:mux_0|mux21:muxfinal                                            ; mux21                 ; work         ;
;       |mux41:mux_msb|                                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:mux_msb                                                         ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:man2_reg|mux41:mux_msb|mux21:muxfinal                                          ; mux21                 ; work         ;
;    |nBitShiftRegister:manRes_reg|                       ; 36 (1)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg                                                                     ; nBitShiftRegister     ; work         ;
;       |enARdFF_2:\regloop:0:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:0:bit_n                                          ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:10:bit_n|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:10:bit_n                                         ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:1:bit_n|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:1:bit_n                                          ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:2:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:2:bit_n                                          ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:3:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:3:bit_n                                          ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:4:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:4:bit_n                                          ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:5:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:5:bit_n                                          ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:6:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:6:bit_n                                          ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:7:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:7:bit_n                                          ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:8:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:8:bit_n                                          ; enARdFF_2             ; work         ;
;       |enARdFF_2:\regloop:9:bit_n|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:9:bit_n                                          ; enARdFF_2             ; work         ;
;       |mux41:\muxloop:1:mux_n|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:1:mux_n                                              ; mux41                 ; work         ;
;          |mux21:mux2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:1:mux_n|mux21:mux2                                   ; mux21                 ; work         ;
;          |mux21:muxfinal|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:1:mux_n|mux21:muxfinal                               ; mux21                 ; work         ;
;       |mux41:\muxloop:2:mux_n|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:2:mux_n                                              ; mux41                 ; work         ;
;          |mux21:mux2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:2:mux_n|mux21:mux2                                   ; mux21                 ; work         ;
;          |mux21:muxfinal|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:2:mux_n|mux21:muxfinal                               ; mux21                 ; work         ;
;       |mux41:\muxloop:3:mux_n|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:3:mux_n                                              ; mux41                 ; work         ;
;          |mux21:mux2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:3:mux_n|mux21:mux2                                   ; mux21                 ; work         ;
;          |mux21:muxfinal|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:3:mux_n|mux21:muxfinal                               ; mux21                 ; work         ;
;       |mux41:\muxloop:4:mux_n|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:4:mux_n                                              ; mux41                 ; work         ;
;          |mux21:mux2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:4:mux_n|mux21:mux2                                   ; mux21                 ; work         ;
;          |mux21:muxfinal|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:4:mux_n|mux21:muxfinal                               ; mux21                 ; work         ;
;       |mux41:\muxloop:5:mux_n|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:5:mux_n                                              ; mux41                 ; work         ;
;          |mux21:mux2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:5:mux_n|mux21:mux2                                   ; mux21                 ; work         ;
;          |mux21:muxfinal|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:5:mux_n|mux21:muxfinal                               ; mux21                 ; work         ;
;       |mux41:\muxloop:6:mux_n|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:6:mux_n                                              ; mux41                 ; work         ;
;          |mux21:mux2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:6:mux_n|mux21:mux2                                   ; mux21                 ; work         ;
;          |mux21:muxfinal|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:6:mux_n|mux21:muxfinal                               ; mux21                 ; work         ;
;       |mux41:\muxloop:7:mux_n|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:7:mux_n                                              ; mux41                 ; work         ;
;          |mux21:mux2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:7:mux_n|mux21:mux2                                   ; mux21                 ; work         ;
;          |mux21:muxfinal|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:7:mux_n|mux21:muxfinal                               ; mux21                 ; work         ;
;       |mux41:\muxloop:8:mux_n|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:8:mux_n                                              ; mux41                 ; work         ;
;          |mux21:mux2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:8:mux_n|mux21:mux2                                   ; mux21                 ; work         ;
;          |mux21:muxfinal|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:8:mux_n|mux21:muxfinal                               ; mux21                 ; work         ;
;       |mux41:\muxloop:9:mux_n|                          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:9:mux_n                                              ; mux41                 ; work         ;
;          |mux21:mux2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:9:mux_n|mux21:mux2                                   ; mux21                 ; work         ;
;          |mux21:muxfinal|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:\muxloop:9:mux_n|mux21:muxfinal                               ; mux21                 ; work         ;
;       |mux41:mux_0|                                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:mux_0                                                         ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:mux_0|mux21:muxfinal                                          ; mux21                 ; work         ;
;       |mux41:mux_msb|                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:mux_msb                                                       ; mux41                 ; work         ;
;          |mux21:muxfinal|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|mux41:mux_msb|mux21:muxfinal                                        ; mux21                 ; work         ;
;    |nbitcomparator:expComparator|                       ; 12 (1)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitcomparator:expComparator                                                                     ; nbitcomparator        ; work         ;
;       |oneBitComparator:\comparatorLoop:0:comparator_n| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitcomparator:expComparator|oneBitComparator:\comparatorLoop:0:comparator_n                     ; oneBitComparator      ; work         ;
;       |oneBitComparator:\comparatorLoop:1:comparator_n| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitcomparator:expComparator|oneBitComparator:\comparatorLoop:1:comparator_n                     ; oneBitComparator      ; work         ;
;       |oneBitComparator:\comparatorLoop:2:comparator_n| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitcomparator:expComparator|oneBitComparator:\comparatorLoop:2:comparator_n                     ; oneBitComparator      ; work         ;
;       |oneBitComparator:\comparatorLoop:3:comparator_n| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitcomparator:expComparator|oneBitComparator:\comparatorLoop:3:comparator_n                     ; oneBitComparator      ; work         ;
;       |oneBitComparator:\comparatorLoop:4:comparator_n| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitcomparator:expComparator|oneBitComparator:\comparatorLoop:4:comparator_n                     ; oneBitComparator      ; work         ;
;       |oneBitComparator:\comparatorLoop:5:comparator_n| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitcomparator:expComparator|oneBitComparator:\comparatorLoop:5:comparator_n                     ; oneBitComparator      ; work         ;
;    |nbitmux21:mux1|                                     ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitmux21:mux1                                                                                   ; nbitmux21             ; work         ;
;       |mux21:\muxloop:1:mux_n|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitmux21:mux1|mux21:\muxloop:1:mux_n                                                            ; mux21                 ; work         ;
;       |mux21:\muxloop:2:mux_n|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitmux21:mux1|mux21:\muxloop:2:mux_n                                                            ; mux21                 ; work         ;
;       |mux21:\muxloop:3:mux_n|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitmux21:mux1|mux21:\muxloop:3:mux_n                                                            ; mux21                 ; work         ;
;       |mux21:\muxloop:4:mux_n|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitmux21:mux1|mux21:\muxloop:4:mux_n                                                            ; mux21                 ; work         ;
;       |mux21:\muxloop:5:mux_n|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitmux21:mux1|mux21:\muxloop:5:mux_n                                                            ; mux21                 ; work         ;
;       |mux21:\muxloop:6:mux_n|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitmux21:mux1|mux21:\muxloop:6:mux_n                                                            ; mux21                 ; work         ;
;       |mux21:\muxloop:7:mux_n|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpAdderDatapath|nbitmux21:mux1|mux21:\muxloop:7:mux_n                                                            ; mux21                 ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 51    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 51    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |fpAdderDatapath|nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:1:bit_n|int_q ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitIncrementingReg:exp1_reg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitIncrementingReg:exp1_reg|nBitAdderSubtractor:adder ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitIncrementingReg:exp1_reg|nBitRegister:reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitIncrementingReg:exp2_reg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitIncrementingReg:exp2_reg|nBitAdderSubtractor:adder ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitIncrementingReg:exp2_reg|nBitRegister:reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitShiftRegister:man1_reg ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitShiftRegister:man2_reg ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitIncrementingReg:expRes_reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitIncrementingReg:expRes_reg|nBitRegister:reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitcomparator:expComparator ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitmux21:mux1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitmux21:mux2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitAdderSubtractor:mux_sum_adder ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 10    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitmux21:manRes_mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 11    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitShiftRegister:manRes_reg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 11    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitmux21:roundBits_mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 11    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitAdderSubtractor:manResRoundComp ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 11    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitAdderSubtractor:manResRoundComp"                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "nbitmux21:roundBits_mux" ;
+-----------+-------+----------+----------------------+
; Port      ; Type  ; Severity ; Details              ;
+-----------+-------+----------+----------------------+
; x0        ; Input ; Info     ; Stuck at GND         ;
; x1[10..1] ; Input ; Info     ; Stuck at GND         ;
; x1[0]     ; Input ; Info     ; Stuck at VCC         ;
+-----------+-------+----------+----------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:9:mux_n" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:8:mux_n" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:7:mux_n" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:6:mux_n" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:5:mux_n" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:4:mux_n" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:3:mux_n" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:2:mux_n" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:\muxloop:1:mux_n" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:mux_msb" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|mux41:mux_0" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:10:bit_n"                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:9:bit_n"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:8:bit_n"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:7:bit_n"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:6:bit_n"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:5:bit_n"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:4:bit_n"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:3:bit_n"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:2:bit_n"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:1:bit_n"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg|enARdFF_2:\regloop:0:bit_n"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:manRes_reg"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; serial_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nbitmux21:manRes_mux" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; x0[0] ; Input ; Info     ; Stuck at GND          ;
+-------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitAdderSubtractor:mux_sum_adder"                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_ai[9..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_bi[9..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nbitcomparator:expComparator|oneBitComparator:comparatorMSB" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; i_gtprevious ; Input ; Info     ; Stuck at GND                                          ;
; i_ltprevious ; Input ; Info     ; Stuck at GND                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nbitcomparator:expComparator"                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_agtb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:7:b"            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:6:b"            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:5:b"            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:4:b"            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:3:b"            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:2:b"            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:1:b"            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:0:b"            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder"                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i_bi[7..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; i_bi[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:expRes_reg" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; loadbits ; Input ; Info     ; Stuck at GND                 ;
+----------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man2_reg"                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_shift_left ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_in    ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:6:mux_n" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:5:mux_n" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:4:mux_n" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:3:mux_n" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:2:mux_n" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:\muxloop:1:mux_n" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:mux_msb" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|mux41:mux_0" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:7:bit_n"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:6:bit_n"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:5:bit_n"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:4:bit_n"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:3:bit_n"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:2:bit_n"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:1:bit_n"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg|enARdFF_2:\regloop:0:bit_n"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitShiftRegister:man1_reg"                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_shift_left ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_in    ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:exp2_reg" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; decrement ; Input ; Info     ; Stuck at GND              ;
+-----------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:6:b"              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:5:b"              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:4:b"              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:3:b"              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:2:b"              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:1:b"              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitRegister:reg|enARdFF_2:\reg_n_bits:0:b"              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:exp1_reg|nBitAdderSubtractor:adder"                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i_bi[6..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; i_bi[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "nBitIncrementingReg:exp1_reg" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; decrement ; Input ; Info     ; Stuck at GND              ;
+-----------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enARdFF_2:sign2_reg"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enARdFF_2:sign1_reg"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 51                          ;
;     CLR               ; 2                           ;
;     ENA CLR           ; 49                          ;
; cycloneiii_lcell_comb ; 169                         ;
;     normal            ; 169                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 97                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 02 11:17:02 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ceg3156-lab1 -c ceg3156-lab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fpadderdatapath.vhd
    Info (12022): Found design unit 1: fpAdderDatapath-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 21
    Info (12023): Found entity 1: fpAdderDatapath File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fpmultipliertop.vhd
    Info (12022): Found design unit 1: fpMultiplierTop-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierTop.vhd Line: 18
    Info (12023): Found entity 1: fpMultiplierTop File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierTop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nbitincrementingreg.vhd
    Info (12022): Found design unit 1: nBitIncrementingReg-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementingReg.vhd Line: 13
    Info (12023): Found entity 1: nBitIncrementingReg File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementingReg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fpmultiplierdatapath.vhd
    Info (12022): Found design unit 1: fpMultiplierDatapath-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd Line: 21
    Info (12023): Found entity 1: fpMultiplierDatapath File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file grs_round.vhd
    Info (12022): Found design unit 1: GRS_Round-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/GRS_Round.vhd Line: 12
    Info (12023): Found entity 1: GRS_Round File: C:/Users/arnav/Desktop/ceg3156-lab1/GRS_Round.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fpmultipliermulttop.vhd
    Info (12022): Found design unit 1: fpMultiplierMultTop-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierMultTop.vhd Line: 15
    Info (12023): Found entity 1: fpMultiplierMultTop File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierMultTop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file onebitcomparator.vhd
    Info (12022): Found design unit 1: oneBitComparator-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/oneBitComparator.vhd Line: 38
    Info (12023): Found entity 1: oneBitComparator File: C:/Users/arnav/Desktop/ceg3156-lab1/oneBitComparator.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file onebitaddersubtractor.vhd
    Info (12022): Found design unit 1: oneBitAdderSubtractor-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/oneBitAdderSubtractor.vhd Line: 12
    Info (12023): Found entity 1: oneBitAdderSubtractor File: C:/Users/arnav/Desktop/ceg3156-lab1/oneBitAdderSubtractor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nbitshiftregister.vhd
    Info (12022): Found design unit 1: nBitShiftRegister-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitShiftRegister.vhd Line: 15
    Info (12023): Found entity 1: nBitShiftRegister File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitShiftRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nbitregister.vhd
    Info (12022): Found design unit 1: nBitRegister-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd Line: 13
    Info (12023): Found entity 1: nBitRegister File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nbitmux41.vhd
    Info (12022): Found design unit 1: nbitmux41-structural File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitmux41.vhd Line: 11
    Info (12023): Found entity 1: nbitmux41 File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitmux41.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nbitmux21.vhd
    Info (12022): Found design unit 1: nbitmux21-structural File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitmux21.vhd Line: 11
    Info (12023): Found entity 1: nbitmux21 File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitmux21.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nbitincrementer.vhd
    Info (12022): Found design unit 1: nBitIncrementer-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementer.vhd Line: 11
    Info (12023): Found entity 1: nBitIncrementer File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nbitcomparator.vhd
    Info (12022): Found design unit 1: nbitcomparator-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitcomparator.vhd Line: 11
    Info (12023): Found entity 1: nbitcomparator File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitcomparator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nbitaddersubtractor.vhd
    Info (12022): Found design unit 1: nBitAdderSubtractor-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitAdderSubtractor.vhd Line: 14
    Info (12023): Found entity 1: nBitAdderSubtractor File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitAdderSubtractor.vhd Line: 4
Warning (12090): Entity "mux41" obtained from "mux41.vhd" instead of from Quartus Prime megafunction library File: C:/Users/arnav/Desktop/ceg3156-lab1/mux41.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux41.vhd
    Info (12022): Found design unit 1: mux41-structural File: C:/Users/arnav/Desktop/ceg3156-lab1/mux41.vhd Line: 9
    Info (12023): Found entity 1: mux41 File: C:/Users/arnav/Desktop/ceg3156-lab1/mux41.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fpmultiplierdatapathmult.vhd
    Info (12022): Found design unit 1: fpMultiplierDatapathMult-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapathMult.vhd Line: 18
    Info (12023): Found entity 1: fpMultiplierDatapathMult File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapathMult.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fpmultipliercontrolpathtop.vhd
    Info (12022): Found design unit 1: fpMultiplierControlPathTop-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathTop.vhd Line: 14
    Info (12023): Found entity 1: fpMultiplierControlPathTop File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathTop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fpmultipliercontrolpathmult.vhd
    Info (12022): Found design unit 1: fpMultiplierControlPathMult-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathMult.vhd Line: 14
    Info (12023): Found entity 1: fpMultiplierControlPathMult File: C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathMult.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/tb_fpaddercontrolpath.vhd
    Info (12022): Found design unit 1: tb_fpAdderControlPath-behavior File: C:/Users/arnav/Desktop/ceg3156-lab1/testbenches/tb_fpAdderControlPath.vhd Line: 9
    Info (12023): Found entity 1: tb_fpAdderControlPath File: C:/Users/arnav/Desktop/ceg3156-lab1/testbenches/tb_fpAdderControlPath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux21.vhd
    Info (12022): Found design unit 1: mux21-structural File: C:/Users/arnav/Desktop/ceg3156-lab1/mux21.vhd Line: 9
    Info (12023): Found entity 1: mux21 File: C:/Users/arnav/Desktop/ceg3156-lab1/mux21.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/enardFF_2.vhd Line: 40
    Info (12023): Found entity 1: enARdFF_2 File: C:/Users/arnav/Desktop/ceg3156-lab1/enardFF_2.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file fpaddercontrolpath.vhd
    Info (12022): Found design unit 1: fpAdderControlPath-rtl File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderControlPath.vhd Line: 15
    Info (12023): Found entity 1: fpAdderControlPath File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderControlPath.vhd Line: 4
Info (12127): Elaborating entity "fpAdderDataPath" for the top level hierarchy
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "enARdFF_2:sign1_reg" File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 119
Info (12128): Elaborating entity "nBitIncrementingReg" for hierarchy "nBitIncrementingReg:exp1_reg" File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 139
Info (12128): Elaborating entity "nBitAdderSubtractor" for hierarchy "nBitIncrementingReg:exp1_reg|nBitAdderSubtractor:adder" File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementingReg.vhd Line: 41
Info (12128): Elaborating entity "oneBitAdderSubtractor" for hierarchy "nBitIncrementingReg:exp1_reg|nBitAdderSubtractor:adder|oneBitAdderSubtractor:add_0" File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitAdderSubtractor.vhd Line: 29
Info (12128): Elaborating entity "nBitRegister" for hierarchy "nBitIncrementingReg:exp1_reg|nBitRegister:reg" File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementingReg.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at nbitregister.vhd(14): object "int_notValue" assigned a value but never read File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd Line: 14
Info (12128): Elaborating entity "nBitShiftRegister" for hierarchy "nBitShiftRegister:man1_reg" File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 165
Info (12128): Elaborating entity "mux41" for hierarchy "nBitShiftRegister:man1_reg|mux41:mux_0" File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitShiftRegister.vhd Line: 49
Info (12128): Elaborating entity "mux21" for hierarchy "nBitShiftRegister:man1_reg|mux41:mux_0|mux21:mux1" File: C:/Users/arnav/Desktop/ceg3156-lab1/mux41.vhd Line: 19
Info (12128): Elaborating entity "nBitIncrementingReg" for hierarchy "nBitIncrementingReg:expRes_reg" File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 194
Info (12128): Elaborating entity "nBitAdderSubtractor" for hierarchy "nBitIncrementingReg:expRes_reg|nBitAdderSubtractor:adder" File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementingReg.vhd Line: 41
Info (12128): Elaborating entity "nBitRegister" for hierarchy "nBitIncrementingReg:expRes_reg|nBitRegister:reg" File: C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementingReg.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at nbitregister.vhd(14): object "int_notValue" assigned a value but never read File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd Line: 14
Info (12128): Elaborating entity "nbitcomparator" for hierarchy "nbitcomparator:expComparator" File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 210
Info (12128): Elaborating entity "oneBitComparator" for hierarchy "nbitcomparator:expComparator|oneBitComparator:comparatorMSB" File: C:/Users/arnav/Desktop/ceg3156-lab1/nbitcomparator.vhd Line: 23
Info (12128): Elaborating entity "nbitmux21" for hierarchy "nbitmux21:mux1" File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 222
Info (12128): Elaborating entity "nBitAdderSubtractor" for hierarchy "nBitAdderSubtractor:mux_sum_adder" File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 244
Info (12128): Elaborating entity "nbitmux21" for hierarchy "nbitmux21:manRes_mux" File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 257
Info (12128): Elaborating entity "nBitShiftRegister" for hierarchy "nBitShiftRegister:manRes_reg" File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 266
Info (12128): Elaborating entity "nBitAdderSubtractor" for hierarchy "nBitAdderSubtractor:manResRoundComp" File: C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd Line: 290
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 247 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 55 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 168 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4934 megabytes
    Info: Processing ended: Mon Jun 02 11:17:12 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


