

================================================================
== Vivado HLS Report for 'advios_periodic_Incrementer'
================================================================
* Date:           Mon Oct  4 14:00:18 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ADVIOS_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      4.33|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: t_V (11)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  %t_V = alloca i28

ST_1: StgValue_6 (12)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !80

ST_1: StgValue_7 (13)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !84

ST_1: StgValue_8 (14)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !88

ST_1: StgValue_9 (15)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !92

ST_1: StgValue_10 (16)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !96

ST_1: StgValue_11 (17)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %advios_switchs_V), !map !100

ST_1: StgValue_12 (18)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %advios_control_V), !map !104

ST_1: StgValue_13 (19)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:8  call void (...)* @_ssdm_op_SpecBitsMap(i28* %advios_count_V), !map !108

ST_1: StgValue_14 (20)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %advios_sec_counter_V), !map !112

ST_1: StgValue_15 (21)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sec_pulse), !map !116

ST_1: StgValue_16 (22)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:4
_ZN7_ap_sc_7sc_core4waitEi.exit2:11  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_17 (23)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:5
_ZN7_ap_sc_7sc_core4waitEi.exit2:12  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_18 (24)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:6
_ZN7_ap_sc_7sc_core4waitEi.exit2:13  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_19 (25)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:7
_ZN7_ap_sc_7sc_core4waitEi.exit2:14  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_20 (26)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:8
_ZN7_ap_sc_7sc_core4waitEi.exit2:15  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_21 (27)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit2:16  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str, i32 2, [21 x i8]* @p_str8) nounwind

ST_1: tmp (28)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit2:17  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_23 (29)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit2:18  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (30)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit2:19  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_25 (31)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:4
_ZN7_ap_sc_7sc_core4waitEi.exit2:20  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str17, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str18)

ST_1: StgValue_26 (32)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:7
_ZN7_ap_sc_7sc_core4waitEi.exit2:21  call void @_ssdm_op_Write.ap_auto.i28P(i28* %advios_count_V, i28 0)

ST_1: empty (33)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:7
_ZN7_ap_sc_7sc_core4waitEi.exit2:22  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_3 (34)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:7
_ZN7_ap_sc_7sc_core4waitEi.exit2:23  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp)


 <State 2>: 1.59ns
ST_2: StgValue_29 (35)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:8
_ZN7_ap_sc_7sc_core4waitEi.exit2:24  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_30 (36)  [1/1] 1.59ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:25  store i28 0, i28* %t_V

ST_2: StgValue_31 (37)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit2:26  br label %_ZN7_ap_sc_7sc_core4waitEi.exit


 <State 3>: 4.33ns
ST_3: t_V_1 (39)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %t_V_1 = load i28* %t_V

ST_3: StgValue_33 (40)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:11
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: advios_count_V_assig (41)  [1/1] 2.74ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:2  %advios_count_V_assig = add i28 %t_V_1, 1

ST_3: StgValue_35 (42)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void @_ssdm_op_Write.ap_auto.i28P(i28* %advios_count_V, i28 %advios_count_V_assig)

ST_3: tmp_1 (43)  [1/1] 3.26ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:4  %tmp_1 = icmp ugt i28 %t_V_1, 99999999

ST_3: StgValue_37 (44)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:5  br i1 %tmp_1, label %0, label %_ZN7_ap_sc_7sc_core4waitEi.exit.backedge.pre

ST_3: StgValue_38 (46)  [1/1] 1.59ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit.backedge.pre:0  store i28 %advios_count_V_assig, i28* %t_V

ST_3: StgValue_39 (47)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.backedge.pre:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit.backedge

ST_3: StgValue_40 (51)  [1/1] 1.59ns
:2  store i28 0, i28* %t_V


 <State 4>: 0.00ns
ST_4: StgValue_41 (49)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:15
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %sec_pulse, i1 true)

ST_4: StgValue_42 (50)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:16
:1  call void @_ssdm_op_Write.ap_auto.i28P(i28* %advios_count_V, i28 0)

ST_4: StgValue_43 (52)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/advios.cpp:17
:3  br label %_ZN7_ap_sc_7sc_core4waitEi.exit.backedge

ST_4: StgValue_44 (54)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.backedge:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ advios_switchs_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ advios_control_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ advios_count_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ advios_sec_counter_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sec_pulse]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_V                  (alloca         ) [ 00111]
StgValue_6           (specbitsmap    ) [ 00000]
StgValue_7           (specbitsmap    ) [ 00000]
StgValue_8           (specbitsmap    ) [ 00000]
StgValue_9           (specbitsmap    ) [ 00000]
StgValue_10          (specbitsmap    ) [ 00000]
StgValue_11          (specbitsmap    ) [ 00000]
StgValue_12          (specbitsmap    ) [ 00000]
StgValue_13          (specbitsmap    ) [ 00000]
StgValue_14          (specbitsmap    ) [ 00000]
StgValue_15          (specbitsmap    ) [ 00000]
StgValue_16          (specport       ) [ 00000]
StgValue_17          (specport       ) [ 00000]
StgValue_18          (specport       ) [ 00000]
StgValue_19          (specport       ) [ 00000]
StgValue_20          (specport       ) [ 00000]
StgValue_21          (specprocessdef ) [ 00000]
tmp                  (specregionbegin) [ 00000]
StgValue_23          (specprotocol   ) [ 00000]
p_ssdm_reset_v       (specstatebegin ) [ 00000]
StgValue_25          (specifcore     ) [ 00000]
StgValue_26          (write          ) [ 00000]
empty                (specstateend   ) [ 00000]
empty_3              (specregionend  ) [ 00000]
StgValue_29          (wait           ) [ 00000]
StgValue_30          (store          ) [ 00000]
StgValue_31          (br             ) [ 00000]
t_V_1                (load           ) [ 00000]
StgValue_33          (wait           ) [ 00000]
advios_count_V_assig (add            ) [ 00000]
StgValue_35          (write          ) [ 00000]
tmp_1                (icmp           ) [ 00011]
StgValue_37          (br             ) [ 00000]
StgValue_38          (store          ) [ 00000]
StgValue_39          (br             ) [ 00000]
StgValue_40          (store          ) [ 00000]
StgValue_41          (write          ) [ 00000]
StgValue_42          (write          ) [ 00000]
StgValue_43          (br             ) [ 00000]
StgValue_44          (br             ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inSwitch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLeds">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="advios_switchs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_switchs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="advios_control_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_control_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="advios_count_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_count_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="advios_sec_counter_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_sec_counter_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sec_pulse">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sec_pulse"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i28P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="t_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="28" slack="0"/>
<pin id="93" dir="0" index="2" bw="28" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/1 StgValue_35/3 StgValue_42/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_41_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="28" slack="1"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/2 StgValue_40/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="t_V_1_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="28" slack="2"/>
<pin id="113" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="advios_count_V_assig_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="28" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="advios_count_V_assig/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="28" slack="0"/>
<pin id="123" dir="0" index="1" bw="28" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_38_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="28" slack="0"/>
<pin id="129" dir="0" index="1" bw="28" slack="2"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="t_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="28" slack="1"/>
<pin id="134" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="139" class="1005" name="tmp_1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="70" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="82" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="84" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="70" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="78" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="125"><net_src comp="111" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="114" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="86" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="142"><net_src comp="121" pin="2"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: advios_count_V | {1 3 4 }
	Port: sec_pulse | {4 }
 - Input state : 
  - Chain level:
	State 1
		empty : 1
		empty_3 : 1
	State 2
	State 3
		advios_count_V_assig : 1
		StgValue_35 : 2
		tmp_1 : 1
		StgValue_37 : 2
		StgValue_38 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   | advios_count_V_assig_fu_114 |    89   |    33   |
|----------|-----------------------------|---------|---------|
|   icmp   |         tmp_1_fu_121        |    0    |    16   |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_90       |    0    |    0    |
|          |   StgValue_41_write_fu_98   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    89   |    49   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
| t_V_reg_132 |   28   |
|tmp_1_reg_139|    1   |
+-------------+--------+
|    Total    |   29   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p2  |   2  |  28  |   56   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   56   ||  1.588  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   89   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   118  |   58   |
+-----------+--------+--------+--------+
