Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Jul 31 18:21:02 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_route_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.413        0.000                      0                 2057        0.131        0.000                      0                 2057        3.000        0.000                       0                   691  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0                                                                                                                                                          7.845        0.000                       0                     3  
  clkdv             5.413        0.000                      0                 2057        0.131        0.000                      0                 2057        8.750        0.000                       0                   687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   BUFG_INST2/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        5.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 USER_DESIGN_INST_1/main_0_139862646966032/address_a_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_139862646966032/result_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        14.464ns  (logic 7.960ns (55.035%)  route 6.504ns (44.965%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=686, routed)         1.684    -0.856    USER_DESIGN_INST_1/main_0_139862646966032/ETH_CLK_OBUF
    SLICE_X76Y122        FDRE                                         r  USER_DESIGN_INST_1/main_0_139862646966032/address_a_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y122        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  USER_DESIGN_INST_1/main_0_139862646966032/address_a_2_reg[0]/Q
                         net (fo=38, routed)          1.418     1.080    USER_DESIGN_INST_1/main_0_139862646966032/registers_reg_r2_0_15_12_17/ADDRA0
    SLICE_X74Y128        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.230 r  USER_DESIGN_INST_1/main_0_139862646966032/registers_reg_r2_0_15_12_17/RAMA/O
                         net (fo=4, routed)           1.239     2.468    USER_DESIGN_INST_1/main_0_139862646966032/register_a[12]
    SLICE_X65Y128        LUT5 (Prop_lut5_I4_O)        0.328     2.796 r  USER_DESIGN_INST_1/main_0_139862646966032/write_output[12]_i_1/O
                         net (fo=19, routed)          1.027     3.823    USER_DESIGN_INST_1/main_0_139862646966032/write_output[12]_i_1_n_0
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.859 r  USER_DESIGN_INST_1/main_0_139862646966032/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.861    USER_DESIGN_INST_1/main_0_139862646966032/result0__0_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.379 r  USER_DESIGN_INST_1/main_0_139862646966032/result0__1/P[0]
                         net (fo=2, routed)           1.023    10.402    USER_DESIGN_INST_1/main_0_139862646966032/result0__1_n_105
    SLICE_X78Y131        LUT2 (Prop_lut2_I0_O)        0.124    10.526 r  USER_DESIGN_INST_1/main_0_139862646966032/result[19]_i_26/O
                         net (fo=1, routed)           0.000    10.526    USER_DESIGN_INST_1/main_0_139862646966032/result[19]_i_26_n_0
    SLICE_X78Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.059 r  USER_DESIGN_INST_1/main_0_139862646966032/result_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.059    USER_DESIGN_INST_1/main_0_139862646966032/result_reg[19]_i_14_n_0
    SLICE_X78Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.382 r  USER_DESIGN_INST_1/main_0_139862646966032/result_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.806    12.188    USER_DESIGN_INST_1/main_0_139862646966032/result_reg[27]_i_10_n_6
    SLICE_X77Y132        LUT6 (Prop_lut6_I1_O)        0.306    12.494 f  USER_DESIGN_INST_1/main_0_139862646966032/result[21]_i_4/O
                         net (fo=1, routed)           0.990    13.484    USER_DESIGN_INST_1/main_0_139862646966032/result[21]_i_4_n_0
    SLICE_X70Y133        LUT6 (Prop_lut6_I5_O)        0.124    13.608 r  USER_DESIGN_INST_1/main_0_139862646966032/result[21]_i_1/O
                         net (fo=1, routed)           0.000    13.608    USER_DESIGN_INST_1/main_0_139862646966032/result[21]_i_1_n_0
    SLICE_X70Y133        FDRE                                         r  USER_DESIGN_INST_1/main_0_139862646966032/result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=686, routed)         1.489    18.468    USER_DESIGN_INST_1/main_0_139862646966032/ETH_CLK_OBUF
    SLICE_X70Y133        FDRE                                         r  USER_DESIGN_INST_1/main_0_139862646966032/result_reg[21]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.089    18.939    
    SLICE_X70Y133        FDRE (Setup_fdre_C_D)        0.081    19.020    USER_DESIGN_INST_1/main_0_139862646966032/result_reg[21]
  -------------------------------------------------------------------
                         required time                         19.020    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                  5.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_139862646966032/result_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_139862646966032/registers_reg_r2_0_15_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.514%)  route 0.150ns (51.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=686, routed)         0.580    -0.584    USER_DESIGN_INST_1/main_0_139862646966032/ETH_CLK_OBUF
    SLICE_X73Y129        FDRE                                         r  USER_DESIGN_INST_1/main_0_139862646966032/result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  USER_DESIGN_INST_1/main_0_139862646966032/result_reg[19]/Q
                         net (fo=9, routed)           0.150    -0.294    USER_DESIGN_INST_1/main_0_139862646966032/registers_reg_r2_0_15_18_23/DIA1
    SLICE_X74Y130        RAMD32                                       r  USER_DESIGN_INST_1/main_0_139862646966032/registers_reg_r2_0_15_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=686, routed)         0.854    -0.819    USER_DESIGN_INST_1/main_0_139862646966032/registers_reg_r2_0_15_18_23/WCLK
    SLICE_X74Y130        RAMD32                                       r  USER_DESIGN_INST_1/main_0_139862646966032/registers_reg_r2_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.275    -0.544    
    SLICE_X74Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.424    USER_DESIGN_INST_1/main_0_139862646966032/registers_reg_r2_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y27     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y128    USER_DESIGN_INST_1/main_0_139862646966032/registers_reg_r2_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y124    USER_DESIGN_INST_1/main_0_139862646966032/registers_reg_r1_0_15_0_5/RAMA/CLK



