// Generated by CIRCT firtool-1.135.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module WriteBuffer(
  input         clock,
  input         reset,
  output        io_write_0_ready,
  input         io_write_0_valid,
  input         io_write_0_bits_needResetCtr,
  input  [4:0]  io_write_0_bits_setIdx,
  input  [2:0]  io_write_0_bits_wayIdx,
  input         io_write_0_bits_entry_valid,
  input  [23:0] io_write_0_bits_entry_tag,
  input  [4:0]  io_write_0_bits_entry_position,
  input  [1:0]  io_write_0_bits_entry_attribute_branchType,
  input  [1:0]  io_write_0_bits_entry_attribute_rasAction,
  input  [21:0] io_write_0_bits_entry_targetLowerBits,
  input         io_read_0_ready,
  output        io_read_0_valid,
  output        io_read_0_bits_needResetCtr,
  output [4:0]  io_read_0_bits_setIdx,
  output [2:0]  io_read_0_bits_wayIdx,
  output        io_read_0_bits_entry_valid,
  output [23:0] io_read_0_bits_entry_tag,
  output [4:0]  io_read_0_bits_entry_position,
  output [1:0]  io_read_0_bits_entry_attribute_branchType,
  output [1:0]  io_read_0_bits_entry_attribute_rasAction,
  output [21:0] io_read_0_bits_entry_targetLowerBits
);

  wire             io_read_0_ready_probe = io_read_0_ready;
  reg              needWrite_0_0;
  wire             readValidVec_0_0 = needWrite_0_0;
  reg              needWrite_0_1;
  wire             readValidVec_0_1 = needWrite_0_1;
  reg              needWrite_0_2;
  wire             readValidVec_0_2 = needWrite_0_2;
  reg              needWrite_0_3;
  wire             readValidVec_0_3 = needWrite_0_3;
  reg              entries_0_0_needResetCtr;
  reg  [4:0]       entries_0_0_setIdx;
  reg  [2:0]       entries_0_0_wayIdx;
  reg              entries_0_0_entry_valid;
  reg  [23:0]      entries_0_0_entry_tag;
  reg  [4:0]       entries_0_0_entry_position;
  reg  [1:0]       entries_0_0_entry_attribute_branchType;
  reg  [1:0]       entries_0_0_entry_attribute_rasAction;
  reg  [21:0]      entries_0_0_entry_targetLowerBits;
  reg              entries_0_1_needResetCtr;
  reg  [4:0]       entries_0_1_setIdx;
  reg  [2:0]       entries_0_1_wayIdx;
  reg              entries_0_1_entry_valid;
  reg  [23:0]      entries_0_1_entry_tag;
  reg  [4:0]       entries_0_1_entry_position;
  reg  [1:0]       entries_0_1_entry_attribute_branchType;
  reg  [1:0]       entries_0_1_entry_attribute_rasAction;
  reg  [21:0]      entries_0_1_entry_targetLowerBits;
  reg              entries_0_2_needResetCtr;
  reg  [4:0]       entries_0_2_setIdx;
  reg  [2:0]       entries_0_2_wayIdx;
  reg              entries_0_2_entry_valid;
  reg  [23:0]      entries_0_2_entry_tag;
  reg  [4:0]       entries_0_2_entry_position;
  reg  [1:0]       entries_0_2_entry_attribute_branchType;
  reg  [1:0]       entries_0_2_entry_attribute_rasAction;
  reg  [21:0]      entries_0_2_entry_targetLowerBits;
  reg              entries_0_3_needResetCtr;
  reg  [4:0]       entries_0_3_setIdx;
  reg  [2:0]       entries_0_3_wayIdx;
  reg              entries_0_3_entry_valid;
  reg  [23:0]      entries_0_3_entry_tag;
  reg  [4:0]       entries_0_3_entry_position;
  reg  [1:0]       entries_0_3_entry_attribute_branchType;
  reg  [1:0]       entries_0_3_entry_attribute_rasAction;
  reg  [21:0]      entries_0_3_entry_targetLowerBits;
  reg              valids_0_0;
  reg              valids_0_1;
  reg              valids_0_2;
  reg              valids_0_3;
  wire             _hitMask_0_0_T = io_write_0_valid & valids_0_0;
  wire             _hitMask_0_0_T_1 = io_write_0_bits_setIdx == entries_0_0_setIdx;
  wire             setIdxHitVec_0 = _hitMask_0_0_T & _hitMask_0_0_T_1;
  wire             _hitMask_0_1_T = io_write_0_valid & valids_0_1;
  wire             _hitMask_0_1_T_1 = io_write_0_bits_setIdx == entries_0_1_setIdx;
  wire             setIdxHitVec_1 = _hitMask_0_1_T & _hitMask_0_1_T_1;
  wire             _hitMask_0_2_T = io_write_0_valid & valids_0_2;
  wire             _hitMask_0_2_T_1 = io_write_0_bits_setIdx == entries_0_2_setIdx;
  wire             setIdxHitVec_2 = _hitMask_0_2_T & _hitMask_0_2_T_1;
  wire             _hitMask_0_3_T = io_write_0_valid & valids_0_3;
  wire             _hitMask_0_3_T_1 = io_write_0_bits_setIdx == entries_0_3_setIdx;
  wire             setIdxHitVec_3 = _hitMask_0_3_T & _hitMask_0_3_T_1;
  wire [2:0]       _GEN =
    3'({1'h0, 2'({1'h0, setIdxHitVec_0} + {1'h0, setIdxHitVec_1})}
       + {1'h0, 2'({1'h0, setIdxHitVec_2} + {1'h0, setIdxHitVec_3})});
  wire             _GEN_0 = io_write_0_valid & (|(_GEN[2:1]));
  wire             hitMask_0_0 =
    _hitMask_0_0_T & _hitMask_0_0_T_1
    & io_write_0_bits_entry_tag == entries_0_0_entry_tag;
  wire             hitMask_0_1 =
    _hitMask_0_1_T & _hitMask_0_1_T_1
    & io_write_0_bits_entry_tag == entries_0_1_entry_tag;
  wire             hitMask_0_2 =
    _hitMask_0_2_T & _hitMask_0_2_T_1
    & io_write_0_bits_entry_tag == entries_0_2_entry_tag;
  wire             hitMask_0_3 =
    _hitMask_0_3_T & _hitMask_0_3_T_1
    & io_write_0_bits_entry_tag == entries_0_3_entry_tag;
  wire [2:0]       _GEN_1 =
    3'({1'h0, 2'({1'h0, hitMask_0_0} + {1'h0, hitMask_0_1})}
       + {1'h0, 2'({1'h0, hitMask_0_2} + {1'h0, hitMask_0_3})});
  wire             _GEN_2 = io_write_0_valid & (|(_GEN_1[2:1]));
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (_GEN_0 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_2 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             _hitRowsVec_T = hitMask_0_0 | hitMask_0_1;
  wire             hit = _hitRowsVec_T | hitMask_0_2 | hitMask_0_3;
  wire             hitRowsVec_0 = _hitRowsVec_T | hitMask_0_2 | hitMask_0_3;
  wire [1:0]       hitRowIdxVec_0 =
    {|{hitMask_0_3, hitMask_0_2}, hitMask_0_3 | hitMask_0_1};
  wire [3:0]       _GEN_3 =
    {{needWrite_0_3}, {needWrite_0_2}, {needWrite_0_1}, {needWrite_0_0}};
  wire             hitNotWritten = hit & _GEN_3[hitRowIdxVec_0];
  wire             hitWritten = hit & ~_GEN_3[hitRowIdxVec_0];
  wire             _GEN_4 = io_write_0_valid & ~hit;
  wire [3:0]       _GEN_5 =
    {{entries_0_3_needResetCtr},
     {entries_0_2_needResetCtr},
     {entries_0_1_needResetCtr},
     {entries_0_0_needResetCtr}};
  wire [3:0][4:0]  _GEN_6 =
    {{entries_0_3_setIdx},
     {entries_0_2_setIdx},
     {entries_0_1_setIdx},
     {entries_0_0_setIdx}};
  wire [3:0][2:0]  _GEN_7 =
    {{entries_0_3_wayIdx},
     {entries_0_2_wayIdx},
     {entries_0_1_wayIdx},
     {entries_0_0_wayIdx}};
  wire [3:0]       _GEN_8 =
    {{entries_0_3_entry_valid},
     {entries_0_2_entry_valid},
     {entries_0_1_entry_valid},
     {entries_0_0_entry_valid}};
  wire [3:0][23:0] _GEN_9 =
    {{entries_0_3_entry_tag},
     {entries_0_2_entry_tag},
     {entries_0_1_entry_tag},
     {entries_0_0_entry_tag}};
  wire [3:0][4:0]  _GEN_10 =
    {{entries_0_3_entry_position},
     {entries_0_2_entry_position},
     {entries_0_1_entry_position},
     {entries_0_0_entry_position}};
  wire [3:0][1:0]  _GEN_11 =
    {{entries_0_3_entry_attribute_branchType},
     {entries_0_2_entry_attribute_branchType},
     {entries_0_1_entry_attribute_branchType},
     {entries_0_0_entry_attribute_branchType}};
  wire [3:0][1:0]  _GEN_12 =
    {{entries_0_3_entry_attribute_rasAction},
     {entries_0_2_entry_attribute_rasAction},
     {entries_0_1_entry_attribute_rasAction},
     {entries_0_0_entry_attribute_rasAction}};
  wire [3:0][21:0] _GEN_13 =
    {{entries_0_3_entry_targetLowerBits},
     {entries_0_2_entry_targetLowerBits},
     {entries_0_1_entry_targetLowerBits},
     {entries_0_0_entry_targetLowerBits}};
  wire             _GEN_14 = io_write_0_valid & hitNotWritten;
  wire             _GEN_15 = io_write_0_valid & hitWritten;
  wire             _GEN_16 = io_write_0_valid & hit;
  reg  [2:0]       state_reg;
  wire             emptyVec_0 =
    ~(readValidVec_0_0 | readValidVec_0_1 | readValidVec_0_2 | readValidVec_0_3);
  wire             fullVec_0 =
    readValidVec_0_0 & readValidVec_0_1 & readValidVec_0_2 & readValidVec_0_3;
  wire [1:0]       readIdx =
    readValidVec_0_0 ? 2'h0 : readValidVec_0_1 ? 2'h1 : {1'h1, ~readValidVec_0_2};
  wire [1:0]       replacerWay_0 =
    {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]};
  wire             _GEN_17 = io_write_0_valid & fullVec_0;
  wire [2:0]       _GEN_18 =
    3'({1'h0, 2'({1'h0, readValidVec_0_0} + {1'h0, readValidVec_0_1})}
       + {1'h0, 2'({1'h0, readValidVec_0_2} + {1'h0, readValidVec_0_3})});
  wire [1:0]       victim =
    setIdxHitVec_0 | setIdxHitVec_1 | setIdxHitVec_2 | setIdxHitVec_3
      ? {|{setIdxHitVec_3, setIdxHitVec_2}, setIdxHitVec_3 | setIdxHitVec_1}
      : needWrite_0_0 & needWrite_0_1 & needWrite_0_2 & needWrite_0_3
          ? replacerWay_0
          : needWrite_0_0 ? (needWrite_0_1 ? {1'h1, needWrite_0_2} : 2'h1) : 2'h0;
  wire             _GEN_19 = ~hit & victim == 2'h0;
  wire             _GEN_20 = ~hit & victim == 2'h1;
  wire             _GEN_21 = ~hit & victim == 2'h2;
  wire             _GEN_22 = ~hit & (&victim);
  wire             _GEN_23 = hitRowIdxVec_0 == 2'h0;
  wire             _GEN_24 = _GEN_23 | _GEN_19;
  wire             _GEN_25 = hitRowIdxVec_0 == 2'h1;
  wire             _GEN_26 = _GEN_25 | _GEN_20;
  wire             _GEN_27 = hitRowIdxVec_0 == 2'h2;
  wire             _GEN_28 = _GEN_27 | _GEN_21;
  wire             _GEN_29 = (&hitRowIdxVec_0) | _GEN_22;
  wire             _GEN_30 =
    {_GEN_5[hitRowIdxVec_0],
     _GEN_6[hitRowIdxVec_0],
     _GEN_7[hitRowIdxVec_0],
     _GEN_8[hitRowIdxVec_0],
     _GEN_9[hitRowIdxVec_0],
     _GEN_10[hitRowIdxVec_0],
     _GEN_11[hitRowIdxVec_0],
     _GEN_12[hitRowIdxVec_0],
     _GEN_13[hitRowIdxVec_0]} == {io_write_0_bits_needResetCtr,
                                  io_write_0_bits_setIdx,
                                  io_write_0_bits_wayIdx,
                                  io_write_0_bits_entry_valid,
                                  io_write_0_bits_entry_tag,
                                  io_write_0_bits_entry_position,
                                  io_write_0_bits_entry_attribute_branchType,
                                  io_write_0_bits_entry_attribute_rasAction,
                                  io_write_0_bits_entry_targetLowerBits};
  wire             _GEN_31 = ~hit | hitNotWritten | ~hitWritten | _GEN_30;
  wire             _GEN_32 = io_read_0_ready & ~emptyVec_0;
  wire             _GEN_33 = hit & (hitNotWritten | ~(~hitWritten | _GEN_30));
  wire [1:0]       writeTouchVec_0_bits = _GEN_4 ? victim : 2'h0;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      needWrite_0_0 <= 1'h0;
      needWrite_0_1 <= 1'h0;
      needWrite_0_2 <= 1'h0;
      needWrite_0_3 <= 1'h0;
      entries_0_0_needResetCtr <= 1'h0;
      entries_0_0_setIdx <= 5'h0;
      entries_0_0_wayIdx <= 3'h0;
      entries_0_0_entry_valid <= 1'h0;
      entries_0_0_entry_tag <= 24'h0;
      entries_0_0_entry_position <= 5'h0;
      entries_0_0_entry_attribute_branchType <= 2'h0;
      entries_0_0_entry_attribute_rasAction <= 2'h0;
      entries_0_0_entry_targetLowerBits <= 22'h0;
      entries_0_1_needResetCtr <= 1'h0;
      entries_0_1_setIdx <= 5'h0;
      entries_0_1_wayIdx <= 3'h0;
      entries_0_1_entry_valid <= 1'h0;
      entries_0_1_entry_tag <= 24'h0;
      entries_0_1_entry_position <= 5'h0;
      entries_0_1_entry_attribute_branchType <= 2'h0;
      entries_0_1_entry_attribute_rasAction <= 2'h0;
      entries_0_1_entry_targetLowerBits <= 22'h0;
      entries_0_2_needResetCtr <= 1'h0;
      entries_0_2_setIdx <= 5'h0;
      entries_0_2_wayIdx <= 3'h0;
      entries_0_2_entry_valid <= 1'h0;
      entries_0_2_entry_tag <= 24'h0;
      entries_0_2_entry_position <= 5'h0;
      entries_0_2_entry_attribute_branchType <= 2'h0;
      entries_0_2_entry_attribute_rasAction <= 2'h0;
      entries_0_2_entry_targetLowerBits <= 22'h0;
      entries_0_3_needResetCtr <= 1'h0;
      entries_0_3_setIdx <= 5'h0;
      entries_0_3_wayIdx <= 3'h0;
      entries_0_3_entry_valid <= 1'h0;
      entries_0_3_entry_tag <= 24'h0;
      entries_0_3_entry_position <= 5'h0;
      entries_0_3_entry_attribute_branchType <= 2'h0;
      entries_0_3_entry_attribute_rasAction <= 2'h0;
      entries_0_3_entry_targetLowerBits <= 22'h0;
      valids_0_0 <= 1'h0;
      valids_0_1 <= 1'h0;
      valids_0_2 <= 1'h0;
      valids_0_3 <= 1'h0;
      state_reg <= 3'h0;
    end
    else begin
      needWrite_0_0 <=
        ~(_GEN_32 & readIdx == 2'h0)
        & (io_write_0_valid
             ? (_GEN_31 ? _GEN_19 | needWrite_0_0 : _GEN_24 | needWrite_0_0)
             : needWrite_0_0);
      needWrite_0_1 <=
        ~(_GEN_32 & readIdx == 2'h1)
        & (io_write_0_valid
             ? (_GEN_31 ? _GEN_20 | needWrite_0_1 : _GEN_26 | needWrite_0_1)
             : needWrite_0_1);
      needWrite_0_2 <=
        ~(_GEN_32 & readIdx == 2'h2)
        & (io_write_0_valid
             ? (_GEN_31 ? _GEN_21 | needWrite_0_2 : _GEN_28 | needWrite_0_2)
             : needWrite_0_2);
      needWrite_0_3 <=
        ~(_GEN_32 & (&readIdx))
        & (io_write_0_valid
             ? (_GEN_31 ? _GEN_22 | needWrite_0_3 : _GEN_29 | needWrite_0_3)
             : needWrite_0_3);
      if (io_write_0_valid
          & (hit
               ? (hitNotWritten ? _GEN_24 : hitWritten & ~_GEN_30 & _GEN_23 | _GEN_19)
               : _GEN_19)) begin
        entries_0_0_needResetCtr <= io_write_0_bits_needResetCtr;
        entries_0_0_setIdx <= io_write_0_bits_setIdx;
        entries_0_0_wayIdx <= io_write_0_bits_wayIdx;
        entries_0_0_entry_valid <= io_write_0_bits_entry_valid;
        entries_0_0_entry_tag <= io_write_0_bits_entry_tag;
        entries_0_0_entry_position <= io_write_0_bits_entry_position;
        entries_0_0_entry_attribute_branchType <=
          io_write_0_bits_entry_attribute_branchType;
        entries_0_0_entry_attribute_rasAction <=
          io_write_0_bits_entry_attribute_rasAction;
        entries_0_0_entry_targetLowerBits <= io_write_0_bits_entry_targetLowerBits;
      end
      if (io_write_0_valid
          & (hit
               ? (hitNotWritten ? _GEN_26 : hitWritten & ~_GEN_30 & _GEN_25 | _GEN_20)
               : _GEN_20)) begin
        entries_0_1_needResetCtr <= io_write_0_bits_needResetCtr;
        entries_0_1_setIdx <= io_write_0_bits_setIdx;
        entries_0_1_wayIdx <= io_write_0_bits_wayIdx;
        entries_0_1_entry_valid <= io_write_0_bits_entry_valid;
        entries_0_1_entry_tag <= io_write_0_bits_entry_tag;
        entries_0_1_entry_position <= io_write_0_bits_entry_position;
        entries_0_1_entry_attribute_branchType <=
          io_write_0_bits_entry_attribute_branchType;
        entries_0_1_entry_attribute_rasAction <=
          io_write_0_bits_entry_attribute_rasAction;
        entries_0_1_entry_targetLowerBits <= io_write_0_bits_entry_targetLowerBits;
      end
      if (io_write_0_valid
          & (hit
               ? (hitNotWritten ? _GEN_28 : hitWritten & ~_GEN_30 & _GEN_27 | _GEN_21)
               : _GEN_21)) begin
        entries_0_2_needResetCtr <= io_write_0_bits_needResetCtr;
        entries_0_2_setIdx <= io_write_0_bits_setIdx;
        entries_0_2_wayIdx <= io_write_0_bits_wayIdx;
        entries_0_2_entry_valid <= io_write_0_bits_entry_valid;
        entries_0_2_entry_tag <= io_write_0_bits_entry_tag;
        entries_0_2_entry_position <= io_write_0_bits_entry_position;
        entries_0_2_entry_attribute_branchType <=
          io_write_0_bits_entry_attribute_branchType;
        entries_0_2_entry_attribute_rasAction <=
          io_write_0_bits_entry_attribute_rasAction;
        entries_0_2_entry_targetLowerBits <= io_write_0_bits_entry_targetLowerBits;
      end
      if (io_write_0_valid
          & (hit
               ? (hitNotWritten
                    ? _GEN_29
                    : hitWritten & ~_GEN_30 & (&hitRowIdxVec_0) | _GEN_22)
               : _GEN_22)) begin
        entries_0_3_needResetCtr <= io_write_0_bits_needResetCtr;
        entries_0_3_setIdx <= io_write_0_bits_setIdx;
        entries_0_3_wayIdx <= io_write_0_bits_wayIdx;
        entries_0_3_entry_valid <= io_write_0_bits_entry_valid;
        entries_0_3_entry_tag <= io_write_0_bits_entry_tag;
        entries_0_3_entry_position <= io_write_0_bits_entry_position;
        entries_0_3_entry_attribute_branchType <=
          io_write_0_bits_entry_attribute_branchType;
        entries_0_3_entry_attribute_rasAction <=
          io_write_0_bits_entry_attribute_rasAction;
        entries_0_3_entry_targetLowerBits <= io_write_0_bits_entry_targetLowerBits;
      end
      if (io_write_0_valid) begin
        valids_0_0 <= _GEN_33 ? _GEN_24 | valids_0_0 : _GEN_19 | valids_0_0;
        valids_0_1 <= _GEN_33 ? _GEN_26 | valids_0_1 : _GEN_20 | valids_0_1;
        valids_0_2 <= _GEN_33 ? _GEN_28 | valids_0_2 : _GEN_21 | valids_0_2;
        valids_0_3 <= _GEN_33 ? _GEN_29 | valids_0_3 : _GEN_22 | valids_0_3;
      end
      if (io_write_0_valid & ~hit)
        state_reg <=
          {~(writeTouchVec_0_bits[1]),
           writeTouchVec_0_bits[1] ? ~(writeTouchVec_0_bits[0]) : state_reg[1],
           writeTouchVec_0_bits[1] ? state_reg[0] : ~(writeTouchVec_0_bits[0])};
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        needWrite_0_0 = _RANDOM[4'h0][0];
        needWrite_0_1 = _RANDOM[4'h0][1];
        needWrite_0_2 = _RANDOM[4'h0][2];
        needWrite_0_3 = _RANDOM[4'h0][3];
        entries_0_0_needResetCtr = _RANDOM[4'h0][4];
        entries_0_0_setIdx = _RANDOM[4'h0][9:5];
        entries_0_0_wayIdx = _RANDOM[4'h0][12:10];
        entries_0_0_entry_valid = _RANDOM[4'h0][13];
        entries_0_0_entry_tag = {_RANDOM[4'h0][31:14], _RANDOM[4'h1][5:0]};
        entries_0_0_entry_position = _RANDOM[4'h1][10:6];
        entries_0_0_entry_attribute_branchType = _RANDOM[4'h1][12:11];
        entries_0_0_entry_attribute_rasAction = _RANDOM[4'h1][14:13];
        entries_0_0_entry_targetLowerBits = {_RANDOM[4'h1][31:15], _RANDOM[4'h2][4:0]};
        entries_0_1_needResetCtr = _RANDOM[4'h2][5];
        entries_0_1_setIdx = _RANDOM[4'h2][10:6];
        entries_0_1_wayIdx = _RANDOM[4'h2][13:11];
        entries_0_1_entry_valid = _RANDOM[4'h2][14];
        entries_0_1_entry_tag = {_RANDOM[4'h2][31:15], _RANDOM[4'h3][6:0]};
        entries_0_1_entry_position = _RANDOM[4'h3][11:7];
        entries_0_1_entry_attribute_branchType = _RANDOM[4'h3][13:12];
        entries_0_1_entry_attribute_rasAction = _RANDOM[4'h3][15:14];
        entries_0_1_entry_targetLowerBits = {_RANDOM[4'h3][31:16], _RANDOM[4'h4][5:0]};
        entries_0_2_needResetCtr = _RANDOM[4'h4][6];
        entries_0_2_setIdx = _RANDOM[4'h4][11:7];
        entries_0_2_wayIdx = _RANDOM[4'h4][14:12];
        entries_0_2_entry_valid = _RANDOM[4'h4][15];
        entries_0_2_entry_tag = {_RANDOM[4'h4][31:16], _RANDOM[4'h5][7:0]};
        entries_0_2_entry_position = _RANDOM[4'h5][12:8];
        entries_0_2_entry_attribute_branchType = _RANDOM[4'h5][14:13];
        entries_0_2_entry_attribute_rasAction = _RANDOM[4'h5][16:15];
        entries_0_2_entry_targetLowerBits = {_RANDOM[4'h5][31:17], _RANDOM[4'h6][6:0]};
        entries_0_3_needResetCtr = _RANDOM[4'h6][7];
        entries_0_3_setIdx = _RANDOM[4'h6][12:8];
        entries_0_3_wayIdx = _RANDOM[4'h6][15:13];
        entries_0_3_entry_valid = _RANDOM[4'h6][16];
        entries_0_3_entry_tag = {_RANDOM[4'h6][31:17], _RANDOM[4'h7][8:0]};
        entries_0_3_entry_position = _RANDOM[4'h7][13:9];
        entries_0_3_entry_attribute_branchType = _RANDOM[4'h7][15:14];
        entries_0_3_entry_attribute_rasAction = _RANDOM[4'h7][17:16];
        entries_0_3_entry_targetLowerBits = {_RANDOM[4'h7][31:18], _RANDOM[4'h8][7:0]};
        valids_0_0 = _RANDOM[4'h8][8];
        valids_0_1 = _RANDOM[4'h8][9];
        valids_0_2 = _RANDOM[4'h8][10];
        valids_0_3 = _RANDOM[4'h8][11];
        state_reg = _RANDOM[4'h8][14:12];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        needWrite_0_0 = 1'h0;
        needWrite_0_1 = 1'h0;
        needWrite_0_2 = 1'h0;
        needWrite_0_3 = 1'h0;
        entries_0_0_needResetCtr = 1'h0;
        entries_0_0_setIdx = 5'h0;
        entries_0_0_wayIdx = 3'h0;
        entries_0_0_entry_valid = 1'h0;
        entries_0_0_entry_tag = 24'h0;
        entries_0_0_entry_position = 5'h0;
        entries_0_0_entry_attribute_branchType = 2'h0;
        entries_0_0_entry_attribute_rasAction = 2'h0;
        entries_0_0_entry_targetLowerBits = 22'h0;
        entries_0_1_needResetCtr = 1'h0;
        entries_0_1_setIdx = 5'h0;
        entries_0_1_wayIdx = 3'h0;
        entries_0_1_entry_valid = 1'h0;
        entries_0_1_entry_tag = 24'h0;
        entries_0_1_entry_position = 5'h0;
        entries_0_1_entry_attribute_branchType = 2'h0;
        entries_0_1_entry_attribute_rasAction = 2'h0;
        entries_0_1_entry_targetLowerBits = 22'h0;
        entries_0_2_needResetCtr = 1'h0;
        entries_0_2_setIdx = 5'h0;
        entries_0_2_wayIdx = 3'h0;
        entries_0_2_entry_valid = 1'h0;
        entries_0_2_entry_tag = 24'h0;
        entries_0_2_entry_position = 5'h0;
        entries_0_2_entry_attribute_branchType = 2'h0;
        entries_0_2_entry_attribute_rasAction = 2'h0;
        entries_0_2_entry_targetLowerBits = 22'h0;
        entries_0_3_needResetCtr = 1'h0;
        entries_0_3_setIdx = 5'h0;
        entries_0_3_wayIdx = 3'h0;
        entries_0_3_entry_valid = 1'h0;
        entries_0_3_entry_tag = 24'h0;
        entries_0_3_entry_position = 5'h0;
        entries_0_3_entry_attribute_branchType = 2'h0;
        entries_0_3_entry_attribute_rasAction = 2'h0;
        entries_0_3_entry_targetLowerBits = 22'h0;
        valids_0_0 = 1'h0;
        valids_0_1 = 1'h0;
        valids_0_2 = 1'h0;
        valids_0_3 = 1'h0;
        state_reg = 3'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_write_0_ready = ~fullVec_0;
  assign io_read_0_valid = ~emptyVec_0;
  assign io_read_0_bits_needResetCtr = _GEN_5[readIdx];
  assign io_read_0_bits_setIdx = _GEN_6[readIdx];
  assign io_read_0_bits_wayIdx = _GEN_7[readIdx];
  assign io_read_0_bits_entry_valid = _GEN_8[readIdx];
  assign io_read_0_bits_entry_tag = _GEN_9[readIdx];
  assign io_read_0_bits_entry_position = _GEN_10[readIdx];
  assign io_read_0_bits_entry_attribute_branchType = _GEN_11[readIdx];
  assign io_read_0_bits_entry_attribute_rasAction = _GEN_12[readIdx];
  assign io_read_0_bits_entry_targetLowerBits = _GEN_13[readIdx];
endmodule

