# AMS Testbench Generator

1. Generate verilog testbench for top verification testbench
1. Generate Makefile 

1. to use check vtb/README

![schemetic](vtb1.png)
![verilog](vtb2.png)
