<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1745945769">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1745945769"/>
            <Task name="IBIS" build_result="2" update_result="0" update_time="1745945770"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1745945781"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1745945708">
            <Task name="Map" build_result="2" update_result="0" update_time="1745945708"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1745945160"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1745945752">
            <Task name="PAR" build_result="2" update_result="0" update_time="1745945752"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1745945761"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1745945699">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1745945699"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1745945781"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1745937136"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1745937136"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1745937136"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="1745937136"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="1745848757"/>
        </Milestone>
        <Report name="FPGA_Intan_Driver_impl_1.bgn" last_build_time="1745945769" last_build_size="1299"/>
        <Report name="FPGA_Intan_Driver_impl_1.bin" last_build_time="1745945769" last_build_size="104156"/>
        <Report name="FPGA_Intan_Driver_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_Intan_Driver_impl_1.twr.html" last_build_time="1745945761" last_build_size="12636"/>
        <Report name="FPGA_Intan_Driver_impl_1.udb" last_build_time="1745945752" last_build_size="487975"/>
        <Report name="FPGA_Intan_Driver_impl_1_map.udb" last_build_time="1745945707" last_build_size="270750"/>
        <Report name="FPGA_Intan_Driver_impl_1_rtl.udb" last_build_time="1745945687" last_build_size="561446"/>
        <Report name="FPGA_Intan_Driver_impl_1_syn.udb" last_build_time="1745945699" last_build_size="147969"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.sdf" last_build_time="1745945781" last_build_size="4441356"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.vo" last_build_time="1745945780" last_build_size="4993080"/>
        <Report name="IBIS/FPGA_Intan_Driver_impl_1.ibs" last_build_time="1745945770" last_build_size="54202"/>
    </Strategy>
</BuildStatus>
            