// Seed: 2873848877
module module_0 #(
    parameter id_1 = 32'd71
);
  wire [-1 : -1] _id_1;
  wire id_2;
  ;
  logic [id_1 : 1 'b0] id_3;
  wire id_4;
  wire id_5;
  assign id_3 = -1;
endmodule
macromodule module_1 #(
    parameter id_2 = 32'd97
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  wire [id_2 : 1] id_10;
endmodule
