From 26c486fbe75e74b099c29112a616bfb1837ed60c Mon Sep 17 00:00:00 2001
From: "Klose.wang" <klose.wang@mic.com.tw>
Date: Tue, 22 May 2018 13:46:36 +0800
Subject: [PATCH 1/5] ast soc define

---
 arch/arm/mach-aspeed/soc_hw.h |   1 +
 include/ast/hwdef.h           | 122 +++++++++++++++++++++++
 include/ast/hwmap.h           | 120 +++++++++++++++++++++++
 include/ast/hwreg.h           | 218 ++++++++++++++++++++++++++++++++++++++++++
 include/ast_hw.h              |  13 +++
 5 files changed, 474 insertions(+)
 create mode 100644 arch/arm/mach-aspeed/soc_hw.h
 create mode 100644 include/ast/hwdef.h
 create mode 100644 include/ast/hwmap.h
 create mode 100644 include/ast/hwreg.h
 create mode 100644 include/ast_hw.h

diff --git a/arch/arm/mach-aspeed/soc_hw.h b/arch/arm/mach-aspeed/soc_hw.h
new file mode 100644
index 0000000..40fae20
--- /dev/null
+++ b/arch/arm/mach-aspeed/soc_hw.h
@@ -0,0 +1 @@
+#include <ast_hw.h>
diff --git a/include/ast/hwdef.h b/include/ast/hwdef.h
new file mode 100644
index 0000000..d440de8
--- /dev/null
+++ b/include/ast/hwdef.h
@@ -0,0 +1,122 @@
+/*
+ *  This file contains the AST SOC Register definitions
+ *
+ *  Copyright (C) 2005 American Megatrends Inc
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#ifndef     _HWDEF_AST_H_
+#define     _HWDEF_AST_H_
+
+
+/* -----------------------------------------------------------------
+ *      	         SRAM Registers
+ * -----------------------------------------------------------------
+ */
+
+
+/*
+ * -------------------------------------------------------------
+ *  					SDRAM Registers
+ * -------------------------------------------------------------
+ */
+
+/*--------------------------------------------------------
+ *  Timer definitions
+ * ------------------------------------------------------
+ */
+/* Timer conrol reg */
+#define TIMER3_INTR_ENABLE 		0x400
+#define TIMER3_CLOCK_SELECT		0x200
+#define TIMER3_ENABLE		    0x100
+#define TIMER2_INTR_ENABLE 		0x040
+#define TIMER2_CLOCK_SELECT		0x020
+#define TIMER2_ENABLE		    0x010
+#define TIMER1_INTR_ENABLE 		0x004
+#define TIMER1_CLOCK_SELECT		0x002
+#define TIMER1_ENABLE		    0x001
+
+/* --------------------------------------------------------
+ *  Interrupt Controllers
+ * --------------------------------------------------------
+ */
+/* Source control reg */
+#define INTR_LOW_LEVEL	0x00
+#define INTR_HIGH_LEVEL	0x40
+#define INTR_NEG_EDGE	0x80
+#define INRR_POS_EDGE	0xC0
+
+
+/*  --------------------------------------------------------------
+ *   I2S Controllers
+ *  --------------------------------------------------------------
+ */
+
+
+/*  --------------------------------------------------------------
+ *   SSP Controllers
+ *  --------------------------------------------------------------
+ */
+
+
+/*  --------------------------------------------------------------
+ *   I2C Controllers
+ *  --------------------------------------------------------------
+ */
+
+
+/*----------------------------------------------------------------
+ *   DMA Controllers
+ *----------------------------------------------------------------
+ */
+
+
+/*----------------------------------------------------------------
+ *   Serial  Controllers
+ *----------------------------------------------------------------
+ */
+#if 0
+#define AST_UART_CLOCK      UART_CLOCK/13	/* defined in board config */
+#define AST_BAUD_115200	    (AST_UART_CLOCK /1843200)
+#define AST_BAUD_57600	    (AST_UART_CLOCK /921600)
+#define AST_BAUD_38400	    (AST_UART_CLOCK /614400)
+#define AST_BAUD_19200	    (AST_UART_CLOCK /307200)
+#define AST_BAUD_14400	    (AST_UART_CLOCK /230400)
+#define AST_BAUD_9600	    (AST_UART_CLOCK /153600)
+#endif
+
+/*----------------------------------------------------------------
+ *   RTC
+ *----------------------------------------------------------------
+ */
+
+
+/*----------------------------------------------------------------
+ *   WDT
+ *----------------------------------------------------------------
+ */
+#define WDT_TIMER_EN		0x01
+#define WDT_RESET_EN		0x02
+
+/*----------------------------------------------------------------
+ *   USB Reference Clock
+ *----------------------------------------------------------------
+ */
+#define AST_PLL_25MHZ                   25000000
+#define AST_PLL_24MHZ                   24000000
+#define AST_PLL_12MHZ                   12000000
+
+#endif
diff --git a/include/ast/hwmap.h b/include/ast/hwmap.h
new file mode 100644
index 0000000..d1477eb
--- /dev/null
+++ b/include/ast/hwmap.h
@@ -0,0 +1,120 @@
+/*
+ *  This file contains the AST SOC Register Base, IRQ and DMA  mappings
+ *
+ *  Copyright (C) 2005 American Megatrends Inc
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#ifndef     _HWREG_AST_H_
+#define     _HWMAP_AST_H_
+
+
+/********************************************************************
+   Internal Register Mapping Actual = 0x16000000 to 0x1E78CFFF
+   After Align the base and size    = 0x16000000 to 0x1EFFFFFF
+*********************************************************************/
+
+#define AST_REGISTER_BASE				0x16000000
+#define AST_REGISTER_SIZE				0x09000000
+
+/*--------------------------- Individual Devices ------------------------- */
+#define AST_SMC_BASE                    0x16000000
+
+#define AST_AHBC_BASE                   0x1E600000
+#define AST_FMC_BASE                    0x1E620000   
+#define AST_SPI_BASE                    0x1E630000   
+#define AST_MIC_BASE                    0x1E640000
+// redefined differently in arch\arm\include\asm\arch-aspeed #define AST_MAC1_BASE                   0x1E660000
+#define AST_MAC2_BASE                   0x1E680000
+#define AST_USB20_HUB_BASE              0x1E6A0000
+#define AST_USB20_HOST_BASE             0x1E6A1000
+#define AST_USB11_HOST_BASE             0x1E6B0000
+#define AST_IC_BASE                     0x1E6C0000
+#define AST_SDRAMC_BASE                 0x1E6E0000
+#define AST_USB11_BASE                  0x1E6E1000
+#define AST_SCU_BASE                    0x1E6E2000
+#define AST_ADC_BASE                    0x1E6E9000
+#define AST_LPC_PLUS_BASE               0x1E6EC000
+#define AST_CRT_BASE                    0x1E6E6000
+#define AST_RFX_BASE                    0x1E6EB000
+#define AST_PCIE_BASE                   0x1E6ED000
+#define AST_P2X_BASE                    0x1E6F0000
+#define AST_GPIO_BASE                   0x1E780000
+#define AST_RTC_BASE                    0x1E781000
+#define AST_TIMER_BASE                  0x1E782000
+#define AST_UART1_BASE                  0x1E783000
+// redefined differently in arch\arm\include\asm\arch-aspeed #define AST_UART2_BASE                  0x1E784000
+#define AST_WDT_BASE                    0x1E785000
+#define AST_PWM_FAN_BASE                0x1E786000
+#define AST_VUART_BASE                  0x1E787000
+#define AST_PUART_BASE                  0x1E788000
+#define AST_LPC_BASE                    0x1E789000
+#define AST_I2C_BASE                    0x1E78A000
+
+#define AST_PCIE_WIN_BASE               0x70000000
+#define AST_PCIE_WIN_SIZE               0x10000000
+
+/*--------------- Virtual address of the IO Registers Region  ------------*/
+#define AST_REGISTER_VA_BASE            IO_ADDRESS(AST_REGISTER_BASE)
+
+#define AST_SMC_VA_BASE                 IO_ADDRESS(AST_SMC_BASE)
+#define AST_AHBC_VA_BASE                IO_ADDRESS(AST_AHBC_BASE)
+#define AST_FMC_VA_BASE                 IO_ADDRESS(AST_FMC_BASE)  
+#define AST_SPI_VA_BASE                 IO_ADDRESS(AST_SPI_BASE)   
+#define AST_MIC_VA_BASE                 IO_ADDRESS(AST_MIC_BASE)
+#define AST_MAC1_VA_BASE                IO_ADDRESS(AST_MAC1_BASE)
+#define AST_MAC2_VA_BASE                IO_ADDRESS(AST_MAC2_BASE)
+#define AST_USB20_HUB_VA_BASE           IO_ADDRESS(AST_USB20_HUB_BASE)
+#define AST_USB20_HOST_VA_BASE          IO_ADDRESS(AST_USB20_HOST_BASE)
+#define AST_USB11_HOST_VA_BASE          IO_ADDRESS(AST_USB11_HOST_BASE)
+#define AST_IC_VA_BASE                  IO_ADDRESS(AST_IC_BASE)
+#define AST_SDRAMC_VA_BASE              IO_ADDRESS(AST_SDRAMC_BASE)
+#define AST_USB11_VA_BASE               IO_ADDRESS(AST_USB11_BASE)
+#define AST_SCU_VA_BASE                 IO_ADDRESS(AST_SCU_BASE)
+#define AST_ADC_VA_BASE                 IO_ADDRESS(AST_ADC_BASE)
+#define AST_LPC_PLUS_VA_BASE            IO_ADDRESS(AST_LPC_PLUS_BASE)
+#define AST_CRT_VA_BASE                 IO_ADDRESS(AST_CRT_BASE)
+#define AST_RFX_VA_BASE                 IO_ADDRESS(AST_RFX_BASE)
+#define AST_PCIE_VA_BASE                IO_ADDRESS(AST_PCIE_BASE)
+#define AST_P2X_VA_BASE                 IO_ADDRESS(AST_P2X_BASE)
+#define AST_GPIO_VA_BASE                IO_ADDRESS(AST_GPIO_BASE)
+#define AST_RTC_VA_BASE                 IO_ADDRESS(AST_RTC_BASE)
+#define AST_TIMER_VA_BASE               IO_ADDRESS(AST_TIMER_BASE)
+#define AST_UART1_VA_BASE               IO_ADDRESS(AST_UART1_BASE)
+#define AST_UART2_VA_BASE               IO_ADDRESS(AST_UART2_BASE)
+#define AST_WDT_VA_BASE                 IO_ADDRESS(AST_WDT_BASE)
+#define AST_PWM_FAN_VA_BASE             IO_ADDRESS(AST_PWM_FAN_BASE)
+#define AST_VUART_VA_BASE               IO_ADDRESS(AST_VUART_BASE)
+#define AST_PUART_VA_BASE               IO_ADDRESS(AST_PUART_BASE)
+#define AST_LPC_VA_BASE                 IO_ADDRESS(AST_LPC_BASE)
+#define AST_I2C_VA_BASE                 IO_ADDRESS(AST_I2C_BASE)
+
+
+/*****************************************************************
+						    Flash
+*****************************************************************/
+#define CPE_FLASH_BASE                  0x10000000
+#define CPE_FLASH_SZ                    0x00800000		/* Max 16 MB */
+#define CPE_FLASH_VA_BASE               MEM_ADDRESS(CPE_FLASH_BASE)
+
+
+/*****************************************************************
+					  IRQ Assignment
+*****************************************************************/
+#define NR_IRQS							32
+#define MAXIRQNUM                       31
+
+#endif
diff --git a/include/ast/hwreg.h b/include/ast/hwreg.h
new file mode 100644
index 0000000..55c2042
--- /dev/null
+++ b/include/ast/hwreg.h
@@ -0,0 +1,218 @@
+/*
+ *  This file contains the AST SOC Register locations
+ *
+ *  Copyright (C) 2005 American Megatrends Inc
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#ifndef     _HWREG_AST_H_
+#define     _HWREG_AST_H_
+
+
+/* -----------------------------------------------------------------
+ *                  SMC Registers
+ * -----------------------------------------------------------------
+*/
+#define SMC_CE0_SEGMENT_AC_TIMING_REG   (AST_SMC_VA_BASE + 0x00)
+#define SMC_CE0_CTRL_REG                (AST_SMC_VA_BASE + 0x04)
+#define SMC_CE1_CTRL_REG                (AST_SMC_VA_BASE + 0x08)
+#define SMC_CE2_CTRL_REG                (AST_SMC_VA_BASE + 0x0C)
+
+/* -----------------------------------------------------------------
+ *                  AHB Registers
+ * -----------------------------------------------------------------
+*/
+#define AHB_PROTECTION_KEY_REG          (AST_AHBC_VA_BASE + 0x00)
+#define AHB_PRIORITY_CTRL_REG           (AST_AHBC_VA_BASE + 0x80)
+#define AHB_INTERRUPT_CTRL_REG          (AST_AHBC_VA_BASE + 0x88)
+#define AHB_ADDR_REMAP_REG              (AST_AHBC_VA_BASE + 0x8C)
+
+/* -----------------------------------------------------------------
+ *                 SRAM Registers
+ * -----------------------------------------------------------------
+ */
+
+ /* -------------------------------------------------------------
+ *                  SDRAM Registers
+ * -------------------------------------------------------------
+ */
+#define SDRAM_PROTECTION_KEY_REG            (AST_SDRAMC_VA_BASE + 0x00)
+#define SDRAM_CONFIG_REG                    (AST_SDRAMC_VA_BASE + 0x04)
+#define SDRAM_GRAP_MEM_PROTECTION_REG       (AST_SDRAMC_VA_BASE + 0x08)
+#define SDRAM_REFRESH_TIMING_REG            (AST_SDRAMC_VA_BASE + 0x0C)
+#define SDRAM_NSPEED_REG1                   (AST_SDRAMC_VA_BASE + 0x10)
+#define SDRAM_LSPEED_REG1                   (AST_SDRAMC_VA_BASE + 0x14)
+#define SDRAM_NSPEED_REG2                   (AST_SDRAMC_VA_BASE + 0x18)
+#define SDRAM_LSPEED_REG2                   (AST_SDRAMC_VA_BASE + 0x1C)
+#define SDRAM_NSPEED_DELAY_CTRL_REG         (AST_SDRAMC_VA_BASE + 0x20)
+#define SDRAM_LSPEED_DELAY_CTRL_REG         (AST_SDRAMC_VA_BASE + 0x24)
+#define SDRAM_MODE_SET_CTRL_REG             (AST_SDRAMC_VA_BASE + 0x28)
+#define SDRAM_MRS_EMRS2_MODE_SET_REG        (AST_SDRAMC_VA_BASE + 0x2C)
+#define SDRAM_MRS_EMRS3_MODE_SET_REG        (AST_SDRAMC_VA_BASE + 0x30)
+#define SDRAM_PWR_CTRL_REG                  (AST_SDRAMC_VA_BASE + 0x34)
+#define SDRAM_PAGE_MISS_LATENCY_MASK_REG    (AST_SDRAMC_VA_BASE + 0x38)
+#define SDRAM_PRIORITY_GROUP_SET_REG        (AST_SDRAMC_VA_BASE + 0x3C)
+#define SDRAM_MAX_GRANT_LENGTH_REG1         (AST_SDRAMC_VA_BASE + 0x40)
+#define SDRAM_MAX_GRANT_LENGTH_REG2         (AST_SDRAMC_VA_BASE + 0x44)
+#define SDRAM_MAX_GRANT_LENGTH_REG3         (AST_SDRAMC_VA_BASE + 0x48)
+#define SDRAM_ECC_CTRL_STATUS_REG           (AST_SDRAMC_VA_BASE + 0x50)
+#define SDRAM_ECC_SEGMENT_EN_REG            (AST_SDRAMC_VA_BASE + 0x54)
+#define SDRAM_ECC_SCRUB_REQ_MASK_CTRL_REG   (AST_SDRAMC_VA_BASE + 0x58)
+#define SDRAM_ECC_ADDR_FIRST_ERR_REG        (AST_SDRAMC_VA_BASE + 0x5C)
+#define SDRAM_IO_BUFF_MODE_REG              (AST_SDRAMC_VA_BASE + 0x60)
+#define SDRAM_DLL_CTRL_REG1                 (AST_SDRAMC_VA_BASE + 0x64)
+#define SDRAM_DLL_CTRL_REG2                 (AST_SDRAMC_VA_BASE + 0x68)
+#define SDRAM_DLL_CTRL_REG3                 (AST_SDRAMC_VA_BASE + 0x6C)
+#define SDRAM_TEST_CTRL_STATUS_REG          (AST_SDRAMC_VA_BASE + 0x70)
+#define SDRAM_TEST_START_ADDR_LENGTH_REG    (AST_SDRAMC_VA_BASE + 0x74)
+#define SDRAM_TEST_FAIL_DQ_BIT_REG          (AST_SDRAMC_VA_BASE + 0x78)
+#define SDRAM_TEST_INIT_VALUE_REG           (AST_SDRAMC_VA_BASE + 0x7C)
+#define AST2100_COMPATIBLE_SCU_PASSWORD     (AST_SDRAMC_VA_BASE + 0x100)
+#define AST2100_COMPATIBLE_SCU_MPLL_PARA    (AST_SDRAMC_VA_BASE + 0x120)
+
+/*-------------------------------------------------------------------
+ *                 SCU Registers
+ *--------------------------------------------------------------------
+ */
+#define SCU_KEY_CONTROL_REG                (AST_SCU_VA_BASE +  0x00)
+#define SCU_SYS_RESET_REG               (AST_SCU_VA_BASE +  0x04)
+#define SCU_CLK_SELECT_REG              (AST_SCU_VA_BASE +  0x08)
+#define SCU_CLK_STOP_REG                (AST_SCU_VA_BASE +  0x0C)
+#define SCU_OSC_COUNT_CTRL_REG         (AST_SCU_VA_BASE +  0x10)
+#define SCU_OSC_COUNT_VALUE_REG         (AST_SCU_VA_BASE +  0x14)
+#define SCU_INTR_CRTL_VALUE_REG         (AST_SCU_VA_BASE +  0x18)
+#define SCU_D2PLL_PARAM_REG             (AST_SCU_VA_BASE +  0x1C)//AST2500A1
+#define SCU_32CLK_ERR_CORRECT_REG       (AST_SCU_VA_BASE +  0x1C)
+#define SCU_M_PLL_PARAM_REG             (AST_SCU_VA_BASE +  0x20)
+#define SCU_H_PLL_PARAM_REG             (AST_SCU_VA_BASE +  0x24)
+#define SCU_MISC_CONTROL_REG            (AST_SCU_VA_BASE +  0x2C)
+#define SCU_MISC_MULTI_PIN3_REG  	(AST_SCU_VA_BASE +  0x88)
+#define SCU_MISC_MULTI_PIN5_REG		    (AST_SCU_VA_BASE +  0x90)
+
+#define SCU_SOC_SCRATCH1_REG            (AST_SCU_VA_BASE +  0x40)
+#define SCU_SOC_SCRATCH2_REG            (AST_SCU_VA_BASE +  0x44)
+#define SCU_MAC_CLOCK_DELAY             (AST_SCU_VA_BASE +  0x48)
+#define SCU_HW_STRAPPING_REG            (AST_SCU_VA_BASE +  0x70)
+#define SCU_PIN_MUX                     (AST_SCU_VA_BASE +  0x74)
+#define SCU_REVISION_ID                 (AST_SCU_VA_BASE +  0x7C)
+#define SCU_F0_REG                      (AST_SCU_VA_BASE +  0xf0)
+#define SCU_MAC_CLK_DELAY_100M          (AST_SCU_VA_BASE +  0xB8)
+#define SCU_MAC_CLK_DELAY_10M           (AST_SCU_VA_BASE +  0xBC)
+#define SCU_SYS_RESET_CTL_REG2          (AST_SCU_VA_BASE +  0xD4)
+#define SCU_D2PLL_EXTENDED_REG          (AST_SCU_VA_BASE +  0x13C)
+
+/* -------------------------------------------------------------------
+ *                     Timer Registers
+ * -------------------------------------------------------------------
+ */
+#define TIMER1_COUNT_REG                (AST_TIMER_VA_BASE + 0x00)
+#define TIMER1_RELOAD_REG               (AST_TIMER_VA_BASE + 0x04)
+#define TIMER1_FIRST_MATCH_REG          (AST_TIMER_VA_BASE + 0x08)
+#define TIMER1_SEC_MATCH_REG            (AST_TIMER_VA_BASE + 0x0C)
+
+#define TIMER2_COUNT_REG                (AST_TIMER_VA_BASE + 0x10)
+#define TIMER2_RELOAD_REG               (AST_TIMER_VA_BASE + 0x14)
+#define TIMER2_FIRST_MATCH_REG          (AST_TIMER_VA_BASE + 0x18)
+#define TIMER2_SEC_MATCH_REG            (AST_TIMER_VA_BASE + 0x1C)
+
+#define TIMER3_COUNT_REG                (AST_TIMER_VA_BASE + 0x20)
+#define TIMER3_RELOAD_REG               (AST_TIMER_VA_BASE + 0x24)
+#define TIMER3_FIRST_MATCH_REG          (AST_TIMER_VA_BASE + 0x28)
+#define TIMER3_SEC_MATCH_REG            (AST_TIMER_VA_BASE + 0x2C)
+
+#define TIMER_CONTROL_REG               (AST_TIMER_VA_BASE + 0x30)
+
+/* --------------------------------------------------------------------
+ *                         GPIO Registers
+ * --------------------------------------------------------------------
+ */
+#define SIMPLE_GPIO0_DATA_VAL_REG       (AST_GPIO_VA_BASE + 0x70)
+#define EXT_GPIO_CMD_SRC_0_REG		(AST_GPIO_VA_BASE + 0x68)
+#define EXT_GPIO_CMD_SRC_1_REG		(AST_GPIO_VA_BASE + 0x6c)
+#define EXT_GPIO_DATA_REG		(AST_GPIO_VA_BASE + 0x20)
+#define EXT_GPIO_DIR_REG		(AST_GPIO_VA_BASE + 0x24)
+#define GPIO_DATA_REG			(AST_GPIO_VA_BASE + 0x0)
+#define GPIO_DIR_REG			(AST_GPIO_VA_BASE + 0x4)
+
+
+/* -----------------------------------------------------------------
+ *                  Interrupt Controller Register
+ * -----------------------------------------------------------------
+ */
+#define IRQ_STATUS_REG                 (AST_IC_VA_BASE + 0x00)
+#define FIQ_STATUS_REG                 (AST_IC_VA_BASE + 0x04)
+#define RAW_INT_STATUS_REG             (AST_IC_VA_BASE + 0x08)
+#define IRQ_SELECT_REG                 (AST_IC_VA_BASE + 0x0C)
+#define IRQ_ENABLE_REG                 (AST_IC_VA_BASE + 0x10)
+#define IRQ_CLEAR_REG                  (AST_IC_VA_BASE + 0x14)
+#define SOFT_INT_REG                   (AST_IC_VA_BASE + 0x18)
+#define SOFT_INT_CLEAR_REG             (AST_IC_VA_BASE + 0x1C)
+#define PROTECT_ENABLE_REG             (AST_IC_VA_BASE + 0x20)
+
+/*-------------------------------------------------------------
+ *               SSP Controllers Registers
+ *  -----------------------------------------------------------
+ */
+
+
+/*---------------------------------------------------------------
+ *   I2C Controllers Register
+ *  ------------------------------------------------------------
+ */
+
+/*------------------------------------------------------------------
+ *   DMA Controllers Registers
+ *  ----------------------------------------------------------------
+ */
+
+/*------------------------------------------------------------------
+ *              RTC Register Locations
+ *------------------------------------------------------------------*/
+
+
+/*------------------------------------------------------------------
+ *              WDT Register Locations
+ *------------------------------------------------------------------*/
+#define WDT_CNT_STATUS_REG  (AST_WDT_VA_BASE + 0x00)
+#define WDT_RELOAD_REG     (AST_WDT_VA_BASE + 0x04)
+#define WDT_CNT_RESTART_REG (AST_WDT_VA_BASE + 0x08)
+#define WDT_CONTROL_REG        (AST_WDT_VA_BASE + 0x0C)
+#define WDT_TIMEOUT_STAT_REG (AST_WDT_VA_BASE + 0x10)
+#define WDT_CLR_TIMEOUT_STAT_REG (AST_WDT_VA_BASE + 0x14)
+#define WDT2_CNT_STATUS_REG  (AST_WDT_VA_BASE + 0x20)
+#define WDT2_RELOAD_REG          (AST_WDT_VA_BASE + 0x24)
+#define WDT2_CNT_RESTART_REG (AST_WDT_VA_BASE + 0x28)
+#define WDT2_CONTROL_REG         (AST_WDT_VA_BASE + 0x2C)
+
+#define WDT2_TIMEOUT_STAT_REG      (AST_WDT_VA_BASE + 0x30)
+#define WDT2_CLR_TIMEOUT_STAT_REG  (AST_WDT_VA_BASE + 0x34)
+
+/*------------------------------------------------------------------
+ *              LPC PLUS Controllers Register Locations
+ *------------------------------------------------------------------*/
+#define LPC_PLUS_CALIBRATION_DATA   (AST_LPC_PLUS_VA_BASE + 0x04)
+
+
+/*------------------------------------------------------------------
+ *              LPC Controllers Register Locations
+ *------------------------------------------------------------------*/
+#define LPC_HOST_CNT_REG0	        (AST_LPC_VA_BASE + 0xa0)
+#define LPC_SNP_WADR			(AST_LPC_VA_BASE + 0x90)
+#define LPC_SNP_WDR			(AST_LPC_VA_BASE + 0x94)
+#define LPC_HICR5			(AST_LPC_VA_BASE + 0x80)
+
+
+#endif
diff --git a/include/ast_hw.h b/include/ast_hw.h
new file mode 100644
index 0000000..fec926c
--- /dev/null
+++ b/include/ast_hw.h
@@ -0,0 +1,13 @@
+#ifndef _AST_HW_H_
+#define _AST_HW_H_
+
+#include <config.h>
+
+/* U-Boot does not use MMU. So no mapping */
+#define IO_ADDRESS(x)	(x)
+#define MEM_ADDRESS(x)  (x)
+
+#include <ast/hwmap.h>
+#include <ast/hwreg.h>
+#include <ast/hwdef.h>
+#endif
-- 
2.7.4

