[2025-09-18 08:45:18] START suite=qualcomm_srv trace=srv4_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv4_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2790834 heartbeat IPC: 3.583 cumulative IPC: 3.583 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5357709 cumulative IPC: 3.733 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5357709 cumulative IPC: 3.733 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5357710 heartbeat IPC: 3.896 cumulative IPC: 5 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 15285348 heartbeat IPC: 1.007 cumulative IPC: 1.007 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 25100679 heartbeat IPC: 1.019 cumulative IPC: 1.013 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 34824173 heartbeat IPC: 1.028 cumulative IPC: 1.018 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 44551690 heartbeat IPC: 1.028 cumulative IPC: 1.021 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 54115305 heartbeat IPC: 1.046 cumulative IPC: 1.025 (Simulation time: 00 hr 07 min 29 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 63741128 heartbeat IPC: 1.039 cumulative IPC: 1.028 (Simulation time: 00 hr 08 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv4_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 73264303 heartbeat IPC: 1.05 cumulative IPC: 1.031 (Simulation time: 00 hr 09 min 55 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 82814913 heartbeat IPC: 1.047 cumulative IPC: 1.033 (Simulation time: 00 hr 11 min 02 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 92492318 heartbeat IPC: 1.033 cumulative IPC: 1.033 (Simulation time: 00 hr 12 min 09 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 96767620 cumulative IPC: 1.033 (Simulation time: 00 hr 13 min 19 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 96767620 cumulative IPC: 1.033 (Simulation time: 00 hr 13 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv4_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.033 instructions: 100000000 cycles: 96767620
CPU 0 Branch Prediction Accuracy: 92.31% MPKI: 13.84 Average ROB Occupancy at Mispredict: 28.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07132
BRANCH_INDIRECT: 0.338
BRANCH_CONDITIONAL: 12.17
BRANCH_DIRECT_CALL: 0.4046
BRANCH_INDIRECT_CALL: 0.4774
BRANCH_RETURN: 0.3776


====Backend Stall Breakdown====
ROB_STALL: 267170
LQ_STALL: 0
SQ_STALL: 991429


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 169.37334
REPLAY_LOAD: 71.27892
NON_REPLAY_LOAD: 25.711506

== Total ==
ADDR_TRANS: 63515
REPLAY_LOAD: 34499
NON_REPLAY_LOAD: 169156

== Counts ==
ADDR_TRANS: 375
REPLAY_LOAD: 484
NON_REPLAY_LOAD: 6579

cpu0->cpu0_STLB TOTAL        ACCESS:    2078818 HIT:    2053189 MISS:      25629 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2078818 HIT:    2053189 MISS:      25629 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 212.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9886718 HIT:    8506215 MISS:    1380503 MSHR_MERGE:      88369
cpu0->cpu0_L2C LOAD         ACCESS:    7630786 HIT:    6519565 MISS:    1111221 MSHR_MERGE:      10653
cpu0->cpu0_L2C RFO          ACCESS:     596149 HIT:     520116 MISS:      76033 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     456012 HIT:     320054 MISS:     135958 MSHR_MERGE:      77716
cpu0->cpu0_L2C WRITE        ACCESS:    1143893 HIT:    1136271 MISS:       7622 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      59878 HIT:      10209 MISS:      49669 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     655363 ISSUED:     254887 USEFUL:       6420 USELESS:      13976
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.33 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14985082 HIT:    7521406 MISS:    7463676 MSHR_MERGE:    1833489
cpu0->cpu0_L1I LOAD         ACCESS:   14985082 HIT:    7521406 MISS:    7463676 MSHR_MERGE:    1833489
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.39 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30492669 HIT:   25723571 MISS:    4769098 MSHR_MERGE:    1827064
cpu0->cpu0_L1D LOAD         ACCESS:   16634979 HIT:   14077446 MISS:    2557533 MSHR_MERGE:     556923
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     635790 HIT:     236629 MISS:     399161 MSHR_MERGE:     113764
cpu0->cpu0_L1D WRITE        ACCESS:   13158185 HIT:   11405805 MISS:    1752380 MSHR_MERGE:    1156231
cpu0->cpu0_L1D TRANSLATION  ACCESS:      63715 HIT:       3691 MISS:      60024 MSHR_MERGE:        146
cpu0->cpu0_L1D PREFETCH REQUESTED:     857250 ISSUED:     635790 USEFUL:      64039 USELESS:      49059
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12328331 HIT:   10258385 MISS:    2069946 MSHR_MERGE:    1038372
cpu0->cpu0_ITLB LOAD         ACCESS:   12328331 HIT:   10258385 MISS:    2069946 MSHR_MERGE:    1038372
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.326 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28398193 HIT:   26983165 MISS:    1415028 MSHR_MERGE:     367783
cpu0->cpu0_DTLB LOAD         ACCESS:   28398193 HIT:   26983165 MISS:    1415028 MSHR_MERGE:     367783
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.833 cycles
cpu0->LLC TOTAL        ACCESS:    1424704 HIT:    1310696 MISS:     114008 MSHR_MERGE:       4941
cpu0->LLC LOAD         ACCESS:    1100568 HIT:    1038860 MISS:      61708 MSHR_MERGE:        307
cpu0->LLC RFO          ACCESS:      76033 HIT:      64861 MISS:      11172 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      58242 HIT:      37481 MISS:      20761 MSHR_MERGE:       4634
cpu0->LLC WRITE        ACCESS:     140192 HIT:     139465 MISS:        727 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49669 HIT:      30029 MISS:      19640 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2552
  ROW_BUFFER_MISS:     105782
  AVG DBUS CONGESTED CYCLE: 4.307
Channel 0 WQ ROW_BUFFER_HIT:       1339
  ROW_BUFFER_MISS:      10496
  FULL:          0
Channel 0 REFRESHES ISSUED:       8064

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       501218       562081        92606        10056
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1297         3479         2073
  STLB miss resolved @ L2C                0          428         2724         5397         4783
  STLB miss resolved @ LLC                0          174         4978        15515        12149
  STLB miss resolved @ MEM                0            1         2496         9941        15358

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196297        49629      1351098       163348          884
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          466          591          107
  STLB miss resolved @ L2C                0           62         1328         1127           36
  STLB miss resolved @ LLC                1           94         1691         2332          171
  STLB miss resolved @ MEM                1            1          505          716          312
[2025-09-18 08:58:38] END   suite=qualcomm_srv trace=srv4_ap (rc=0)
