# AlexNet_Pure_Verilog
This is my Thesis 










