Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/proton/Lab/Lab12/MyRegCounter/Top_sim_isim_beh.exe -prj /home/proton/Lab/Lab12/MyRegCounter/Top_sim_beh.prj work.Top_sim work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "/home/proton/Lab/Lab12/MyRegCounter/Adder1b.vf" into library work
Analyzing Verilog file "/home/proton/Lab/Lab12/MyRegCounter/AddSub1b.vf" into library work
Analyzing Verilog file "/home/proton/Lab/Lab12/MyRegCounter/MyRegister4b.v" into library work
Analyzing Verilog file "/home/proton/Lab/Lab12/MyRegCounter/Load_Gen.v" into library work
Analyzing Verilog file "/home/proton/Lab/Lab12/MyRegCounter/clkdiv.v" into library work
Analyzing Verilog file "/home/proton/Lab/Lab12/MyRegCounter/AddSub4b.vf" into library work
Analyzing Verilog file "/home/proton/Lab/Lab12/MyRegCounter/Top.v" into library work
Analyzing Verilog file "/home/proton/Lab/Lab12/MyRegCounter/Top_sim.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/proton/Lab/Lab12/MyRegCounter/Top.v" Line 19: Port Co is not connected to this instance
WARNING:HDLCompiler:189 - "/home/proton/Lab/Lab12/MyRegCounter/Top.v" Line 16: Size mismatch in connection of port <Load>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/home/proton/Lab/Lab12/MyRegCounter/Top.v" Line 17: Size mismatch in connection of port <Load_out>. Formal port size is 1-bit while actual signal size is 4-bit.
Completed static elaboration
Fuse Memory Usage: 82956 KB
Fuse CPU Usage: 760 ms
Compiling module MyRegister4b
Compiling module Load_Gen
Compiling module clkdiv
Compiling module XOR2
Compiling module AND2
Compiling module OR3
Compiling module Adder1b_MUSER_AddSub4b
Compiling module AddSub1b_MUSER_AddSub4b
Compiling module AddSub4b
Compiling module Top
Compiling module Top_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable /home/proton/Lab/Lab12/MyRegCounter/Top_sim_isim_beh.exe
Fuse Memory Usage: 2740112 KB
Fuse CPU Usage: 790 ms
GCC CPU Usage: 570 ms
