-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_compute_norm is
port (
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWVALID : OUT STD_LOGIC;
    m_axi_inout1_AWREADY : IN STD_LOGIC;
    m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WVALID : OUT STD_LOGIC;
    m_axi_inout1_WREADY : IN STD_LOGIC;
    m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_WLAST : OUT STD_LOGIC;
    m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARVALID : OUT STD_LOGIC;
    m_axi_inout1_ARREADY : IN STD_LOGIC;
    m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RVALID : IN STD_LOGIC;
    m_axi_inout1_RREADY : OUT STD_LOGIC;
    m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_RLAST : IN STD_LOGIC;
    m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BVALID : IN STD_LOGIC;
    m_axi_inout1_BREADY : OUT STD_LOGIC;
    m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r : IN STD_LOGIC_VECTOR (63 downto 0);
    weights_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_ce0 : OUT STD_LOGIC;
    weights_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    weights_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    weights_we0 : OUT STD_LOGIC;
    weights_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_ce1 : OUT STD_LOGIC;
    weights_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    weights_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    weights_we1 : OUT STD_LOGIC;
    bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    bias_ce0 : OUT STD_LOGIC;
    bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    bias_we0 : OUT STD_LOGIC;
    bias_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    bias_ce1 : OUT STD_LOGIC;
    bias_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    bias_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    bias_we1 : OUT STD_LOGIC;
    norm_eps_V : IN STD_LOGIC_VECTOR (2 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    x_ap_vld : IN STD_LOGIC;
    out_r_ap_vld : IN STD_LOGIC;
    norm_eps_V_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of ViT_act_compute_norm is 
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv8_81 : STD_LOGIC_VECTOR (7 downto 0) := "10000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWVALID : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WVALID : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WLAST : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARVALID : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_RREADY : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_BREADY : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWVALID : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WVALID : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WLAST : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARVALID : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_RREADY : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_BREADY : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_weights_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_weights_ce0 : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_weights_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_weights_we0 : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_weights_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_weights_ce1 : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_weights_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_weights_we1 : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_bias_ce0 : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_bias_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_bias_we0 : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_bias_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_bias_ce1 : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_bias_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal dataflow_in_loop_ln131_for_each_patch_U0_bias_we1 : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_ap_start : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_ap_done : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_ap_ready : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_ap_idle : STD_LOGIC;
    signal dataflow_in_loop_ln131_for_each_patch_U0_ap_continue : STD_LOGIC;
    signal loop_dataflow_input_count : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal loop_dataflow_output_count : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal bound_minus_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_dataflow_in_loop_ln131_for_each_patch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        patch : IN STD_LOGIC_VECTOR (7 downto 0);
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        weights_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        weights_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        weights_we0 : OUT STD_LOGIC;
        weights_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_ce1 : OUT STD_LOGIC;
        weights_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        weights_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        weights_we1 : OUT STD_LOGIC;
        bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_ce0 : OUT STD_LOGIC;
        bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        bias_we0 : OUT STD_LOGIC;
        bias_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_ce1 : OUT STD_LOGIC;
        bias_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        bias_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        bias_we1 : OUT STD_LOGIC;
        norm_eps_V : IN STD_LOGIC_VECTOR (2 downto 0);
        patch_ap_vld : IN STD_LOGIC;
        x_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        out_r_ap_vld : IN STD_LOGIC;
        norm_eps_V_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    dataflow_in_loop_ln131_for_each_patch_U0 : component ViT_act_dataflow_in_loop_ln131_for_each_patch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        m_axi_inout2_AWVALID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => ap_const_logic_0,
        m_axi_inout2_AWADDR => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => ap_const_logic_0,
        m_axi_inout2_WDATA => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WLAST,
        m_axi_inout2_WID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WID,
        m_axi_inout2_WUSER => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => m_axi_inout2_RVALID,
        m_axi_inout2_RREADY => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => m_axi_inout2_RDATA,
        m_axi_inout2_RLAST => m_axi_inout2_RLAST,
        m_axi_inout2_RID => m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM => m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER => m_axi_inout2_RUSER,
        m_axi_inout2_RRESP => m_axi_inout2_RRESP,
        m_axi_inout2_BVALID => ap_const_logic_0,
        m_axi_inout2_BREADY => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => ap_const_lv2_0,
        m_axi_inout2_BID => ap_const_lv1_0,
        m_axi_inout2_BUSER => ap_const_lv1_0,
        patch => loop_dataflow_input_count,
        x => x,
        m_axi_inout1_AWVALID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => m_axi_inout1_WREADY,
        m_axi_inout1_WDATA => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WLAST,
        m_axi_inout1_WID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WID,
        m_axi_inout1_WUSER => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => ap_const_logic_0,
        m_axi_inout1_ARADDR => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => ap_const_logic_0,
        m_axi_inout1_RREADY => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => ap_const_lv256_lc_1,
        m_axi_inout1_RLAST => ap_const_logic_0,
        m_axi_inout1_RID => ap_const_lv1_0,
        m_axi_inout1_RFIFONUM => ap_const_lv9_0,
        m_axi_inout1_RUSER => ap_const_lv1_0,
        m_axi_inout1_RRESP => ap_const_lv2_0,
        m_axi_inout1_BVALID => m_axi_inout1_BVALID,
        m_axi_inout1_BREADY => dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => m_axi_inout1_BRESP,
        m_axi_inout1_BID => m_axi_inout1_BID,
        m_axi_inout1_BUSER => m_axi_inout1_BUSER,
        out_r => out_r,
        weights_address0 => dataflow_in_loop_ln131_for_each_patch_U0_weights_address0,
        weights_ce0 => dataflow_in_loop_ln131_for_each_patch_U0_weights_ce0,
        weights_d0 => dataflow_in_loop_ln131_for_each_patch_U0_weights_d0,
        weights_q0 => weights_q0,
        weights_we0 => dataflow_in_loop_ln131_for_each_patch_U0_weights_we0,
        weights_address1 => dataflow_in_loop_ln131_for_each_patch_U0_weights_address1,
        weights_ce1 => dataflow_in_loop_ln131_for_each_patch_U0_weights_ce1,
        weights_d1 => dataflow_in_loop_ln131_for_each_patch_U0_weights_d1,
        weights_q1 => ap_const_lv128_lc_1,
        weights_we1 => dataflow_in_loop_ln131_for_each_patch_U0_weights_we1,
        bias_address0 => dataflow_in_loop_ln131_for_each_patch_U0_bias_address0,
        bias_ce0 => dataflow_in_loop_ln131_for_each_patch_U0_bias_ce0,
        bias_d0 => dataflow_in_loop_ln131_for_each_patch_U0_bias_d0,
        bias_q0 => bias_q0,
        bias_we0 => dataflow_in_loop_ln131_for_each_patch_U0_bias_we0,
        bias_address1 => dataflow_in_loop_ln131_for_each_patch_U0_bias_address1,
        bias_ce1 => dataflow_in_loop_ln131_for_each_patch_U0_bias_ce1,
        bias_d1 => dataflow_in_loop_ln131_for_each_patch_U0_bias_d1,
        bias_q1 => ap_const_lv128_lc_1,
        bias_we1 => dataflow_in_loop_ln131_for_each_patch_U0_bias_we1,
        norm_eps_V => norm_eps_V,
        patch_ap_vld => ap_const_logic_0,
        x_ap_vld => x_ap_vld,
        ap_start => dataflow_in_loop_ln131_for_each_patch_U0_ap_start,
        out_r_ap_vld => out_r_ap_vld,
        norm_eps_V_ap_vld => norm_eps_V_ap_vld,
        ap_done => dataflow_in_loop_ln131_for_each_patch_U0_ap_done,
        ap_ready => dataflow_in_loop_ln131_for_each_patch_U0_ap_ready,
        ap_idle => dataflow_in_loop_ln131_for_each_patch_U0_ap_idle,
        ap_continue => dataflow_in_loop_ln131_for_each_patch_U0_ap_continue);





    loop_dataflow_input_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loop_dataflow_input_count <= ap_const_lv8_0;
            else
                if ((not((loop_dataflow_input_count = bound_minus_1)) and (ap_start = ap_const_logic_1) and (dataflow_in_loop_ln131_for_each_patch_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= std_logic_vector(unsigned(loop_dataflow_input_count) + unsigned(ap_const_lv8_1));
                elsif (((loop_dataflow_input_count = bound_minus_1) and (ap_start = ap_const_logic_1) and (dataflow_in_loop_ln131_for_each_patch_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= ap_const_lv8_0;
                end if; 
            end if;
        end if;
    end process;


    loop_dataflow_output_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loop_dataflow_output_count <= ap_const_lv8_0;
            else
                if ((not((loop_dataflow_output_count = bound_minus_1)) and (dataflow_in_loop_ln131_for_each_patch_U0_ap_continue = ap_const_logic_1) and (dataflow_in_loop_ln131_for_each_patch_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= std_logic_vector(unsigned(loop_dataflow_output_count) + unsigned(ap_const_lv8_1));
                elsif (((loop_dataflow_output_count = bound_minus_1) and (dataflow_in_loop_ln131_for_each_patch_U0_ap_continue = ap_const_logic_1) and (dataflow_in_loop_ln131_for_each_patch_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= ap_const_lv8_0;
                end if; 
            end if;
        end if;
    end process;


    ap_done_assign_proc : process(dataflow_in_loop_ln131_for_each_patch_U0_ap_done, loop_dataflow_output_count, bound_minus_1)
    begin
        if (((loop_dataflow_output_count = bound_minus_1) and (dataflow_in_loop_ln131_for_each_patch_U0_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(dataflow_in_loop_ln131_for_each_patch_U0_ap_idle, ap_start, loop_dataflow_output_count)
    begin
        if (((loop_dataflow_output_count = ap_const_lv8_0) and (ap_start = ap_const_logic_0) and (dataflow_in_loop_ln131_for_each_patch_U0_ap_idle = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(dataflow_in_loop_ln131_for_each_patch_U0_ap_ready, ap_start, loop_dataflow_input_count, bound_minus_1)
    begin
        if (((loop_dataflow_input_count = bound_minus_1) and (ap_start = ap_const_logic_1) and (dataflow_in_loop_ln131_for_each_patch_U0_ap_ready = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bias_address0 <= dataflow_in_loop_ln131_for_each_patch_U0_bias_address0;
    bias_address1 <= ap_const_lv5_0;
    bias_ce0 <= dataflow_in_loop_ln131_for_each_patch_U0_bias_ce0;
    bias_ce1 <= ap_const_logic_0;
    bias_d0 <= ap_const_lv128_lc_1;
    bias_d1 <= ap_const_lv128_lc_1;
    bias_we0 <= ap_const_logic_0;
    bias_we1 <= ap_const_logic_0;
    bound_minus_1 <= std_logic_vector(unsigned(ap_const_lv8_81) - unsigned(ap_const_lv8_1));

    dataflow_in_loop_ln131_for_each_patch_U0_ap_continue_assign_proc : process(ap_continue, loop_dataflow_output_count, bound_minus_1)
    begin
        if ((not((loop_dataflow_output_count = bound_minus_1)) or (ap_continue = ap_const_logic_1))) then 
            dataflow_in_loop_ln131_for_each_patch_U0_ap_continue <= ap_const_logic_1;
        else 
            dataflow_in_loop_ln131_for_each_patch_U0_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    dataflow_in_loop_ln131_for_each_patch_U0_ap_start <= ap_start;
    m_axi_inout1_ARADDR <= ap_const_lv64_0;
    m_axi_inout1_ARBURST <= ap_const_lv2_0;
    m_axi_inout1_ARCACHE <= ap_const_lv4_0;
    m_axi_inout1_ARID <= ap_const_lv1_0;
    m_axi_inout1_ARLEN <= ap_const_lv32_0;
    m_axi_inout1_ARLOCK <= ap_const_lv2_0;
    m_axi_inout1_ARPROT <= ap_const_lv3_0;
    m_axi_inout1_ARQOS <= ap_const_lv4_0;
    m_axi_inout1_ARREGION <= ap_const_lv4_0;
    m_axi_inout1_ARSIZE <= ap_const_lv3_0;
    m_axi_inout1_ARUSER <= ap_const_lv1_0;
    m_axi_inout1_ARVALID <= ap_const_logic_0;
    m_axi_inout1_AWADDR <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWADDR;
    m_axi_inout1_AWBURST <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWBURST;
    m_axi_inout1_AWCACHE <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWCACHE;
    m_axi_inout1_AWID <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWID;
    m_axi_inout1_AWLEN <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLEN;
    m_axi_inout1_AWLOCK <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLOCK;
    m_axi_inout1_AWPROT <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWPROT;
    m_axi_inout1_AWQOS <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWQOS;
    m_axi_inout1_AWREGION <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWREGION;
    m_axi_inout1_AWSIZE <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWSIZE;
    m_axi_inout1_AWUSER <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWUSER;
    m_axi_inout1_AWVALID <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWVALID;
    m_axi_inout1_BREADY <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_BREADY;
    m_axi_inout1_RREADY <= ap_const_logic_0;
    m_axi_inout1_WDATA <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WDATA;
    m_axi_inout1_WID <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WID;
    m_axi_inout1_WLAST <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WLAST;
    m_axi_inout1_WSTRB <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WSTRB;
    m_axi_inout1_WUSER <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WUSER;
    m_axi_inout1_WVALID <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WVALID;
    m_axi_inout2_ARADDR <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARADDR;
    m_axi_inout2_ARBURST <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARBURST;
    m_axi_inout2_ARCACHE <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARCACHE;
    m_axi_inout2_ARID <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARID;
    m_axi_inout2_ARLEN <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLEN;
    m_axi_inout2_ARLOCK <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLOCK;
    m_axi_inout2_ARPROT <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARPROT;
    m_axi_inout2_ARQOS <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARQOS;
    m_axi_inout2_ARREGION <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARREGION;
    m_axi_inout2_ARSIZE <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARSIZE;
    m_axi_inout2_ARUSER <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARUSER;
    m_axi_inout2_ARVALID <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARVALID;
    m_axi_inout2_AWADDR <= ap_const_lv64_0;
    m_axi_inout2_AWBURST <= ap_const_lv2_0;
    m_axi_inout2_AWCACHE <= ap_const_lv4_0;
    m_axi_inout2_AWID <= ap_const_lv1_0;
    m_axi_inout2_AWLEN <= ap_const_lv32_0;
    m_axi_inout2_AWLOCK <= ap_const_lv2_0;
    m_axi_inout2_AWPROT <= ap_const_lv3_0;
    m_axi_inout2_AWQOS <= ap_const_lv4_0;
    m_axi_inout2_AWREGION <= ap_const_lv4_0;
    m_axi_inout2_AWSIZE <= ap_const_lv3_0;
    m_axi_inout2_AWUSER <= ap_const_lv1_0;
    m_axi_inout2_AWVALID <= ap_const_logic_0;
    m_axi_inout2_BREADY <= ap_const_logic_0;
    m_axi_inout2_RREADY <= dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_RREADY;
    m_axi_inout2_WDATA <= ap_const_lv256_lc_1;
    m_axi_inout2_WID <= ap_const_lv1_0;
    m_axi_inout2_WLAST <= ap_const_logic_0;
    m_axi_inout2_WSTRB <= ap_const_lv32_0;
    m_axi_inout2_WUSER <= ap_const_lv1_0;
    m_axi_inout2_WVALID <= ap_const_logic_0;
    weights_address0 <= dataflow_in_loop_ln131_for_each_patch_U0_weights_address0;
    weights_address1 <= ap_const_lv5_0;
    weights_ce0 <= dataflow_in_loop_ln131_for_each_patch_U0_weights_ce0;
    weights_ce1 <= ap_const_logic_0;
    weights_d0 <= ap_const_lv128_lc_1;
    weights_d1 <= ap_const_lv128_lc_1;
    weights_we0 <= ap_const_logic_0;
    weights_we1 <= ap_const_logic_0;
end behav;
