{"vcs1":{"timestamp_begin":1675706950.585021279, "rt":0.27, "ut":0.09, "st":0.09}}
{"vcselab":{"timestamp_begin":1675706950.884589966, "rt":0.25, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1675706951.153273815, "rt":0.23, "ut":0.09, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675706950.391803848}
{"VCS_COMP_START_TIME": 1675706950.391803848}
{"VCS_COMP_END_TIME": 1675706951.425294188}
{"VCS_USER_OPTIONS": "-sverilog -nc hw2prob2.sv"}
{"vcs1": {"peak_mem": 336192}}
{"stitch_vcselab": {"peak_mem": 222560}}
