#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 24 18:28:08 2025
# Process ID: 5784
# Current directory: D:/FPGA_Learning_Journey/Pro/DDR3___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16520 D:\FPGA_Learning_Journey\Pro\DDR3___\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/DDR3___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/DDR3___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1050.785 ; gain = 284.684
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: ddr3_test
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1668.613 ; gain = 165.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ddr3_test' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:2]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:43]
INFO: [Synth 8-6157] synthesizing module 'ddr_data' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr_data.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ddr_data' (1#1) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/FPGA_Learning_Journey/Pro/DDR3___/project/.Xil/Vivado-5784-DESKTOP-I8GGJRG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/FPGA_Learning_Journey/Pro/DDR3___/project/.Xil/Vivado-5784-DESKTOP-I8GGJRG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_top' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:3]
	Parameter DDR_WR_LEN bound to: 8 - type: integer 
	Parameter DDR_RD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:64]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:65]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:72]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:73]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:75]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:78]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:79]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:80]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:84]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:85]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:88]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:89]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:96]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:97]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:100]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:102]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:103]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:104]
INFO: [Synth 8-6157] synthesizing module 'axi_ctrl' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ctrl.v:3]
	Parameter DDR_WR_LEN bound to: 8 - type: integer 
	Parameter DDR_RD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wr_fifo' [D:/FPGA_Learning_Journey/Pro/DDR3___/project/.Xil/Vivado-5784-DESKTOP-I8GGJRG/realtime/wr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wr_fifo' (3#1) [D:/FPGA_Learning_Journey/Pro/DDR3___/project/.Xil/Vivado-5784-DESKTOP-I8GGJRG/realtime/wr_fifo_stub.v:6]
WARNING: [Synth 8-689] width (64) of port connection 'din' does not match port width (16) of module 'wr_fifo' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ctrl.v:295]
INFO: [Synth 8-6157] synthesizing module 'rd_fifo' [D:/FPGA_Learning_Journey/Pro/DDR3___/project/.Xil/Vivado-5784-DESKTOP-I8GGJRG/realtime/rd_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rd_fifo' (4#1) [D:/FPGA_Learning_Journey/Pro/DDR3___/project/.Xil/Vivado-5784-DESKTOP-I8GGJRG/realtime/rd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (64) of port connection 'dout' does not match port width (16) of module 'rd_fifo' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ctrl.v:317]
WARNING: [Synth 8-5788] Register wr_burst_addr_reg_reg in module axi_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ctrl.v:104]
WARNING: [Synth 8-5788] Register rd_burst_addr_reg_reg in module axi_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ctrl.v:108]
INFO: [Synth 8-6155] done synthesizing module 'axi_ctrl' (5#1) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_master_write' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_master_write.v:3]
	Parameter S_WR_IDLE bound to: 3'b000 
	Parameter S_WA_WAIT bound to: 3'b001 
	Parameter S_WA_START bound to: 3'b010 
	Parameter S_WD_WAIT bound to: 3'b011 
	Parameter S_WD_PROC bound to: 3'b100 
	Parameter S_WR_WAIT bound to: 3'b101 
	Parameter S_WR_DONE bound to: 3'b110 
WARNING: [Synth 8-6014] Unused sequential element reg_w_last_reg was removed.  [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_master_write.v:103]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_write' (6#1) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_master_write.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_master_read' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_master_read.v:3]
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RA_WAIT bound to: 3'b001 
	Parameter S_RA_START bound to: 3'b010 
	Parameter S_RD_WAIT bound to: 3'b011 
	Parameter S_RD_PROC bound to: 3'b100 
	Parameter S_RD_DONE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_master_read.v:82]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_len_reg was removed.  [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_master_read.v:79]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_read' (7#1) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_master_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/DDR3___/project/.Xil/Vivado-5784-DESKTOP-I8GGJRG/realtime/axi_ddr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr' (8#1) [D:/FPGA_Learning_Journey/Pro/DDR3___/project/.Xil/Vivado-5784-DESKTOP-I8GGJRG/realtime/axi_ddr_stub.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'ddr3_dm' does not match port width (2) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:265]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (28) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:282]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (28) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:305]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arlock' does not match port width (1) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:309]
WARNING: [Synth 8-7023] instance 'u_axi_ddr' of module 'axi_ddr' has 67 connections declared, but only 66 given [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:250]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_master_write_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:178]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_axi_ddr'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:250]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_master_read_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:215]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_top' (9#1) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/axi_ddr3_rw/axi_ddr_top.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'data_rd' does not match port width (64) of module 'axi_ddr_top' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:97]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dm' does not match port width (4) of module 'axi_ddr_top' [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:122]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ddr_data_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:52]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ddr_rw_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_test' (10#1) [D:/FPGA_Learning_Journey/Pro/DDR3___/src/ddr3_test.v:2]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port RD_LEN[9]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port RD_LEN[8]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port WR_LEN[9]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port WR_LEN[8]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[63]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[62]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[61]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[60]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[59]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[58]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[57]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[56]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[55]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[54]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[53]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[52]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[51]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[50]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[49]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[48]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[47]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[46]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[45]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[44]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[43]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[42]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[41]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[40]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[39]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[38]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[37]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[36]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[35]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[34]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[33]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[32]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[31]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[30]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[29]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[28]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[27]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[26]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[25]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[24]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[23]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[22]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[21]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[20]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[19]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[18]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[17]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[16]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[15]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[14]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[13]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[12]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[11]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[10]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[9]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[8]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[7]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[6]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[5]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[4]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[3]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[2]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[1]
WARNING: [Synth 8-3331] design ddr_data has unconnected port rd_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1668.613 ; gain = 165.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1668.613 ; gain = 165.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1668.613 ; gain = 165.891
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr.dcp' for cell 'ddr_rw_inst/u_axi_ddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.dcp' for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.dcp' for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1668.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc] for cell 'ddr_rw_inst/u_axi_ddr'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc:346]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc:353]
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc] for cell 'ddr_rw_inst/u_axi_ddr'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr3_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr3_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr3_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr3_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/constrs_1/new/ddr3.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/constrs_1/new/ddr3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/constrs_1/new/ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr3_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr3_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr3_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr3_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1799.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 89 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1838.605 ; gain = 335.883
66 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1838.605 ; gain = 571.078
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr.dcp' for cell 'ddr_rw_inst/u_axi_ddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.dcp' for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.dcp' for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1858.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc] for cell 'ddr_rw_inst/u_axi_ddr'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc] for cell 'ddr_rw_inst/u_axi_ddr'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2381.398 ; gain = 522.824
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/constrs_1/new/ddr3.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/constrs_1/new/ddr3.xdc]
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2381.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 89 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2381.398 ; gain = 522.824
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 19:03:24 2025...
