INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/ALU64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Mux_3x1_64Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedProcessor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:17]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:19]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:20]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:21]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index0' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/testbench_pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_pipelinedProcessor
