Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Apr  7 21:17:47 2024
| Host         : testserver running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    94 |
|    Minimum number of control sets                        |    94 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   238 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    94 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     3 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             464 |          128 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             415 |          132 |
| Yes          | No                    | No                     |             462 |          100 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             421 |          109 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                    Enable Signal                                                                                    |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                    | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                     |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                 |                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                     | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                   | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                           |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                  | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                       | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                   | top_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                     |                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                     |                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/clk_wiz_0/inst/disp_spi_clk         | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                         | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                      |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                          | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                      |                2 |              5 |         2.50 |
|  top_i/clk_wiz_0/inst/badc_spi_clk         | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                               | top_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                         |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                      |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                      |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                      |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                      |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                    |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                    |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                     | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                      |                1 |              7 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                            | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                1 |              7 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                     | top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                      |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/TRANSMIT_REG_GENERATE[0].Transmit_Reg_Data_Out_reg0           | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                              |                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                        |                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/clk_wiz_0/inst/badc_spi_clk         | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                               | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                1 |              8 |         8.00 |
|  top_i/clk_wiz_0/inst/badc_spi_clk         | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                              |                2 |              8 |         4.00 |
|  top_i/clk_wiz_0/inst/badc_spi_clk         | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                2 |              8 |         4.00 |
|  top_i/clk_wiz_0/inst/badc_spi_clk         | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                               | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                     | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                              |                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                           | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                        |                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/clk_wiz_0/inst/disp_spi_clk         | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0             |                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                     | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |         4.00 |
|  top_i/clk_wiz_0/inst/disp_spi_clk         | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0 |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/TRANSMIT_REG_GENERATE[0].Transmit_Reg_Data_Out_reg0           | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                   | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                           | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                            | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                            | top_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                      |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                5 |             11 |         2.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                4 |             11 |         2.75 |
|  top_i/clk_wiz_0/inst/disp_spi_clk         |                                                                                                                                                                                     | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                5 |             11 |         2.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                 |                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                           | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                           |                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                           | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                 |                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                             |                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                    |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                       |                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                        |                                                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                               |                                                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  top_i/clk_wiz_0/inst/badc_spi_clk         |                                                                                                                                                                                     | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                  |                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                3 |             19 |         6.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                  |                                                                                                                                                                                                                      |                8 |             21 |         2.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                              | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                    |                8 |             22 |         2.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                    |                                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                  |                5 |             25 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                     | top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                |                8 |             28 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                     | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                |                6 |             28 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |               10 |             31 |         3.10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                8 |             31 |         3.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                  | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |               10 |             32 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                  | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |               11 |             32 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                          |                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |               10 |             34 |         3.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                    |                                                                                                                                                                                                                      |                6 |             35 |         5.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                               | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                7 |             36 |         5.14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                |               13 |             37 |         2.85 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                |               13 |             37 |         2.85 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                               |                                                                                                                                                                                                                      |                8 |             47 |         5.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                        |                                                                                                                                                                                                                      |                7 |             47 |         6.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                             |                                                                                                                                                                                                                      |               10 |             48 |         4.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                             |                                                                                                                                                                                                                      |                9 |             48 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                             |                                                                                                                                                                                                                      |                8 |             48 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                 |                                                                                                                                                                                                                      |                8 |             48 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |               12 |             49 |         4.08 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |               12 |             49 |         4.08 |
|  top_i/clk_wiz_0/inst/disp_spi_clk         |                                                                                                                                                                                     |                                                                                                                                                                                                                      |               14 |             65 |         4.64 |
|  top_i/clk_wiz_0/inst/badc_spi_clk         |                                                                                                                                                                                     |                                                                                                                                                                                                                      |               17 |             69 |         4.06 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                     |                                                                                                                                                                                                                      |               98 |            331 |         3.38 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


