# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do fir_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying c:/intelfpga_lite/24.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src {E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_top.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:47:08 on Jun 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src" E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_top.sv 
# -- Compiling module fir_top
# 
# Top level modules:
# 	fir_top
# End time: 17:47:08 on Jun 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src {E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_sym_trans.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:47:08 on Jun 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src" E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_sym_trans.sv 
# -- Compiling module fir_sym_trans
# 
# Top level modules:
# 	fir_sym_trans
# End time: 17:47:08 on Jun 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
