;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -14, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV #4, -34
	MOV #4, -34
	ADD 1, 100
	SPL <127, 106
	JMP -14, @-20
	JMN 210, 60
	JMP -7, @-20
	SUB 20, @12
	JMZ -7, @-20
	MOV -14, <-20
	MOV -1, <-20
	DAT <4, #-36
	SUB 30, 9
	JMN 0, #2
	ADD #910, <1
	JMP @4, -34
	SUB #0, -30
	ADD 30, 9
	ADD 210, 60
	MOV -1, <-20
	SUB #10, 20
	DJN -1, @-20
	CMP -1, 2
	SLT 501, 5
	DAT <4, #-36
	SUB -1, 2
	SUB -1, 2
	SLT <104, 17
	ADD 210, 60
	ADD 1, 100
	SPL <121, 103
	SLT <104, 17
	ADD 210, 60
	JMZ 31, -83
	SUB 210, 60
	SUB #910, <1
	ADD 210, 60
	JMN @12, #201
	MOV -1, <-20
	SPL 0, <402
	MOV <104, 17
	MOV -1, <-20
	MOV -14, <-20
	CMP -207, <-120
	DAT <4, #-36
	MOV -1, <-20
