# sv-uvm-dv-portfolio
A curated collection of SystemVerilog and UVM-based Design Verification projects, covering constrained random verification, functional coverage, assertions, and protocol-level testbenches. Built to strengthen DV fundamentals and demonstrate industry-oriented verification practices.
