# 1 "arch/arm/boot/dts/imx31-bug.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx31-bug.dts"
# 12 "arch/arm/boot/dts/imx31-bug.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/imx31.dtsi" 1
# 12 "arch/arm/boot/dts/imx31.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 13 "arch/arm/boot/dts/imx31.dtsi" 2

/ {
 aliases {
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
 };

 avic: avic-interrupt-controller@60000000 {
  compatible = "fsl,imx31-avic", "fsl,avic";
  interrupt-controller;
  #interrupt-cells = <1>;
  reg = <0x60000000 0x100000>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&avic>;
  ranges;

  aips@43f00000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x43f00000 0x100000>;
   ranges;

   uart1: serial@43f90000 {
    compatible = "fsl,imx31-uart", "fsl,imx21-uart";
    reg = <0x43f90000 0x4000>;
    interrupts = <45>;
    clocks = <&clks 10>, <&clks 30>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart2: serial@43f94000 {
    compatible = "fsl,imx31-uart", "fsl,imx21-uart";
    reg = <0x43f94000 0x4000>;
    interrupts = <32>;
    clocks = <&clks 10>, <&clks 31>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart4: serial@43fb0000 {
    compatible = "fsl,imx31-uart", "fsl,imx21-uart";
    reg = <0x43fb0000 0x4000>;
    clocks = <&clks 10>, <&clks 49>;
    clock-names = "ipg", "per";
    interrupts = <46>;
    status = "disabled";
   };

   uart5: serial@43fb4000 {
    compatible = "fsl,imx31-uart", "fsl,imx21-uart";
    reg = <0x43fb4000 0x4000>;
    interrupts = <47>;
    clocks = <&clks 10>, <&clks 50>;
    clock-names = "ipg", "per";
    status = "disabled";
   };
  };

  spba@50000000 {
   compatible = "fsl,spba-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x50000000 0x100000>;
   ranges;

   uart3: serial@5000c000 {
    compatible = "fsl,imx31-uart", "fsl,imx21-uart";
    reg = <0x5000c000 0x4000>;
    interrupts = <18>;
    clocks = <&clks 10>, <&clks 48>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   clks: ccm@53f80000{
    compatible = "fsl,imx31-ccm";
    reg = <0x53f80000 0x4000>;
    interrupts = <0 31 0x04 0 53 0x04>;
    #clock-cells = <1>;
   };
  };

  aips@53f00000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x53f00000 0x100000>;
   ranges;

   gpt: timer@53f90000 {
    compatible = "fsl,imx31-gpt";
    reg = <0x53f90000 0x4000>;
    interrupts = <29>;
    clocks = <&clks 10>, <&clks 22>;
    clock-names = "ipg", "per";
   };
  };
 };
};
# 14 "arch/arm/boot/dts/imx31-bug.dts" 2

/ {
 model = "Buglabs i.MX31 Bug 1.x";
 compatible = "buglabs,imx31-bug", "fsl,imx31";

 memory {
  reg = <0x80000000 0x8000000>;
 };
};

&uart5 {
 fsl,uart-has-rtscts;
 status = "okay";
};
