###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Sun Mar 12 22:04:56 2023
#  Design:            fifo1_sram
#  Command:           defOut -selected ../outputs/fifo1_sram.floorplan.innovus.macros.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN fifo1_sram ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.0320 ;
    DESIGN FE_CORE_BOX_UR_X REAL 590.0640 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0320 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 590.0640 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 600096 600096 ) ;

COMPONENTS 288 ;
- fifomem/genblk1_0__U SRAM2RW128x8 + FIXED ( 10184 10032 ) FS
 ;
- fifomem/genblk1_1__U SRAM2RW128x8 + FIXED ( 155040 321024 ) S
 ;
- fifomem/genblk1_2__U SRAM2RW128x8 + FIXED ( 10032 366320 ) W
 ;
- fifomem/genblk1_3__U SRAM2RW128x8 + FIXED ( 155040 142120 ) FS
 ;
- fifomem/genblk1_4__U SRAM2RW128x8 + FIXED ( 10184 165528 ) N
 ;
- fifomem/genblk1_5__U SRAM2RW128x8 + FIXED ( 155040 456456 ) N
 ;
- fifomem/genblk1_6__U SRAM2RW128x8 + FIXED ( 10032 299440 ) W
 ;
- fifomem/genblk1_7__U SRAM2RW128x8 + FIXED ( 155040 10032 ) S
 ;
- fifomem/g234__2398 NAND2X0_RVT + FIXED ( 151392 371184 ) FN
 ;
- fifomem/g235__5107 OR2X1_RVT + FIXED ( 158688 280896 ) N
 ;
- fifomem/g236__6260 OR2X1_RVT + FIXED ( 149416 371184 ) N
 ;
- fifomem/g237__4319 OR2X1_RVT + FIXED ( 142120 364496 ) FN
 ;
- fifomem/g238__8428 OR2X1_RVT + FIXED ( 85880 188936 ) S
 ;
- fifomem/g239__5526 OR2X1_RVT + FIXED ( 142120 362824 ) S
 ;
- fifomem/g240__6783 NAND2X0_RVT + FIXED ( 87096 188936 ) FS
 ;
- fifomem/g241__3680 NAND3X0_RVT + FIXED ( 150328 280896 ) FN
 ;
- fifomem/g242 INVX0_RVT + FIXED ( 150632 371184 ) N
 ;
- fifomem/g243__1617 NAND2X0_RVT + FIXED ( 150784 292600 ) FS
 ;
- fifomem/g244__2802 NAND2X0_RVT + FIXED ( 149872 292600 ) S
 ;
- fifomem/g245 INVX0_RVT + FIXED ( 88008 188936 ) S
 ;
- fifomem/g246__1705 NAND2X0_RVT + FIXED ( 149416 290928 ) N
 ;
- fifomem/g247__5122 NAND2X0_RVT + FIXED ( 157776 280896 ) FN
 ;
- fifomem/g248 INVX0_RVT + FIXED ( 143336 364496 ) FN
 ;
- fifomem/g249 INVX1_RVT + FIXED ( 151088 290928 ) N
 ;
- fifomem/g250 INVX1_RVT + FIXED ( 150328 290928 ) N
 ;
- fifomem/g251__8246 NAND2X0_RVT + FIXED ( 151392 406296 ) S
 ;
- fifomem/g252__7098 OR2X1_RVT + FIXED ( 150328 225720 ) FS
 ;
- fifomem/g253__6131 OR2X1_RVT + FIXED ( 149416 406296 ) FS
 ;
- fifomem/g254__1881 OR2X1_RVT + FIXED ( 142120 316008 ) S
 ;
- fifomem/g255__5115 OR2X1_RVT + FIXED ( 103968 188936 ) S
 ;
- fifomem/g256__7482 OR2X1_RVT + FIXED ( 142120 299288 ) S
 ;
- fifomem/g257__4733 NAND2X0_RVT + FIXED ( 105184 188936 ) FS
 ;
- fifomem/g258__6161 NAND3X0_RVT + FIXED ( 168264 275880 ) S
 ;
- fifomem/g259 INVX0_RVT + FIXED ( 150632 406296 ) FS
 ;
- fifomem/g260__9315 NAND2X0_RVT + FIXED ( 150328 277552 ) N
 ;
- fifomem/g261__9945 NAND2X0_RVT + FIXED ( 141208 280896 ) FN
 ;
- fifomem/g262 INVX0_RVT + FIXED ( 106096 188936 ) S
 ;
- fifomem/g263__2883 NAND2X0_RVT + FIXED ( 140752 275880 ) FS
 ;
- fifomem/g264__2346 NAND2X0_RVT + FIXED ( 150328 274208 ) FN
 ;
- fifomem/g265 INVX0_RVT + FIXED ( 143336 299288 ) S
 ;
- fifomem/g266 INVX1_RVT + FIXED ( 150328 275880 ) FS
 ;
- fifomem/g267 INVX1_RVT + FIXED ( 141664 275880 ) FS
 ;
- rptr_empty/rptr_reg_6_ DFFARX1_RVT + FIXED ( 188480 287584 ) N
 ;
- rptr_empty/rptr_reg_5_ DFFARX1_RVT + FIXED ( 193192 290928 ) N
 ;
- rptr_empty/rptr_reg_2_ DFFARX1_RVT + FIXED ( 204440 280896 ) N
 ;
- rptr_empty/rptr_reg_3_ DFFARX1_RVT + FIXED ( 206568 287584 ) N
 ;
- rptr_empty/g927__1666 AO22X1_RVT + FIXED ( 185440 280896 ) N
 ;
- rptr_empty/g928__7410 MUX21X1_RVT + FIXED ( 187872 279224 ) FS
 ;
- rptr_empty/g929__6417 MUX21X1_RVT + FIXED ( 203376 279224 ) FS
 ;
- rptr_empty/g930__5477 MUX21X1_RVT + FIXED ( 203376 277552 ) N
 ;
- rptr_empty/rptr_reg_8_ DFFARX1_RVT + FIXED ( 175104 290928 ) N
 ;
- rptr_empty/rptr_reg_9_ DFFARX1_RVT + FIXED ( 166136 290928 ) N
 ;
- rptr_empty/rptr_reg_1_ DFFARX1_RVT + FIXED ( 195320 280896 ) N
 ;
- rptr_empty/rptr_reg_4_ DFFARX1_RVT + FIXED ( 196536 289256 ) FS
 ;
- rptr_empty/g935__2398 MUX21X1_RVT + FIXED ( 167200 282568 ) S
 ;
- rptr_empty/g938 INVX1_RVT + FIXED ( 186048 277552 ) N
 ;
- rptr_empty/g939 INVX1_RVT + FIXED ( 203984 275880 ) S
 ;
- rptr_empty/rptr_reg_7_ DFFARX1_RVT + FIXED ( 177840 280896 ) FN
 ;
- rptr_empty/g944__5107 HADDX1_RVT + FIXED ( 184072 277552 ) N
 ;
- rptr_empty/g945__6260 HADDX1_RVT + FIXED ( 194408 277552 ) N
 ;
- rptr_empty/rptr_reg_0_ DFFARX1_RVT + FIXED ( 186352 285912 ) FS
 ;
- rptr_empty/g947__4319 MUX21X1_RVT + FIXED ( 178600 277552 ) N
 ;
- rptr_empty/g950__8428 HADDX1_RVT + FIXED ( 168872 277552 ) N
 ;
- rptr_empty/g951 INVX1_RVT + FIXED ( 162488 280896 ) FN
 ;
- rptr_empty/g952__5526 XNOR2X1_RVT + FIXED ( 159904 280896 ) N
 ;
- rptr_empty/g953 INVX1_RVT + FIXED ( 180576 277552 ) FN
 ;
- rptr_empty/g954__6783 XNOR2X2_RVT + FIXED ( 175864 277552 ) N
 ;
- rptr_empty/g955__3680 AND3X1_RVT + FIXED ( 160816 279224 ) S
 ;
- rptr_empty/g958__1617 AND2X1_RVT + FIXED ( 175712 279224 ) FS
 ;
- rptr_empty/g959__2802 AND2X1_RVT + FIXED ( 166744 279224 ) FS
 ;
- rptr_empty/g960__1705 AND4X1_RVT + FIXED ( 159144 277552 ) N
 ;
- rptr_empty/g961__5122 AND4X1_RVT + FIXED ( 160664 277552 ) N
 ;
- rptr_empty/g962__8246 HADDX1_RVT + FIXED ( 185440 274208 ) N
 ;
- rptr_empty/g964__7098 AND3X1_RVT + FIXED ( 159448 279224 ) FS
 ;
- rptr_empty/g965__6131 AND4X1_RVT + FIXED ( 167352 277552 ) FN
 ;
- rptr_empty/g966__1881 AND3X1_RVT + FIXED ( 176472 280896 ) FN
 ;
- rptr_empty/g967__5115 AND3X1_RVT + FIXED ( 158080 279224 ) FS
 ;
- rptr_empty/g968__7482 AND2X1_RVT + FIXED ( 159904 275880 ) FS
 ;
- rptr_empty/g969__4733 AND2X1_RVT + FIXED ( 158688 275880 ) FS
 ;
- rptr_empty/g970__6161 AND2X1_RVT + FIXED ( 157928 277552 ) N
 ;
- rptr_empty/g971 INVX1_RVT + FIXED ( 95304 583528 ) S
 ;
- rptr_empty/g975__9315 HADDX1_RVT + FIXED ( 186808 277552 ) N
 ;
- rptr_empty/g977__9945 HADDX1_RVT + FIXED ( 194256 279224 ) FS
 ;
- rptr_empty/g979__2883 HADDX1_RVT + FIXED ( 194256 275880 ) S
 ;
- rptr_empty/g981__2346 HADDX1_RVT + FIXED ( 185288 275880 ) S
 ;
- rptr_empty/g983__1666 HADDX1_RVT + FIXED ( 176928 279224 ) FS
 ;
- rptr_empty/g985__7410 HADDX1_RVT + FIXED ( 196384 277552 ) N
 ;
- rptr_empty/g987__6417 HADDX1_RVT + FIXED ( 187416 274208 ) N
 ;
- rptr_empty/g989__5477 HADDX1_RVT + FIXED ( 167960 279224 ) S
 ;
- rptr_empty/g991__2398 HADDX1_RVT + FIXED ( 171456 280896 ) N
 ;
- rptr_empty/rempty_reg DFFASX1_RVT + FIXED ( 170392 290928 ) FN
 ;
- rptr_empty/g793__5107 NOR4X1_RVT + FIXED ( 176168 284240 ) FN
 ;
- rptr_empty/g794__6260 NAND4X0_RVT + FIXED ( 184528 282568 ) FS
 ;
- rptr_empty/g795__4319 NAND4X0_RVT + FIXED ( 196232 285912 ) FS
 ;
- rptr_empty/g796__8428 OA221X1_RVT + FIXED ( 185744 282568 ) S
 ;
- rptr_empty/g798__6783 OA21X1_RVT + FIXED ( 167960 285912 ) FS
 ;
- rptr_empty/g799__3680 OA21X1_RVT + FIXED ( 176320 287584 ) N
 ;
- rptr_empty/g800__1617 XNOR2X1_RVT + FIXED ( 193952 284240 ) N
 ;
- rptr_empty/g801__2802 XNOR2X1_RVT + FIXED ( 193952 289256 ) FS
 ;
- rptr_empty/g802__1705 XNOR2X1_RVT + FIXED ( 193952 282568 ) S
 ;
- rptr_empty/g803__5122 XNOR2X1_RVT + FIXED ( 185288 279224 ) S
 ;
- rptr_empty/g804__8246 XNOR2X1_RVT + FIXED ( 178904 279224 ) FS
 ;
- rptr_empty/g805__7098 XNOR2X1_RVT + FIXED ( 168264 284240 ) N
 ;
- rptr_empty/rbin_reg_2_ DFFARX1_RVT + FIXED ( 205352 277552 ) N
 ;
- rptr_empty/rbin_reg_3_ DFFARX1_RVT + FIXED ( 204744 275880 ) FS
 ;
- rptr_empty/rbin_reg_4_ DFFARX1_RVT + FIXED ( 205352 279224 ) FS
 ;
- rptr_empty/rbin_reg_5_ DFFARX1_RVT + FIXED ( 196232 279224 ) FS
 ;
- rptr_empty/rbin_reg_6_ DFFARX1_RVT + FIXED ( 188784 277552 ) N
 ;
- rptr_empty/rbin_reg_7_ DFFARX1_RVT + FIXED ( 177232 275880 ) S
 ;
- rptr_empty/g813__1881 NAND2X0_RVT + FIXED ( 175560 289256 ) S
 ;
- rptr_empty/rbin_reg_9_ DFFARX1_RVT + FIXED ( 167200 280896 ) FN
 ;
- rptr_empty/rbin_reg_10_ DFFARX1_RVT + FIXED ( 169176 282568 ) FS
 ;
- rptr_empty/rbin_reg_1_ DFFARX1_RVT + FIXED ( 196232 275880 ) FS
 ;
- rptr_empty/rbin_reg_0_ DFFARX1_RVT + FIXED ( 187264 275880 ) FS
 ;
- rptr_empty/g818__5115 NAND2X0_RVT + FIXED ( 167048 285912 ) S
 ;
- rptr_empty/rbin_reg_8_ DFFARX1_RVT + FIXED ( 169936 279224 ) S
 ;
- rptr_empty/g822 INVX1_RVT + FIXED ( 185896 284240 ) FN
 ;
- rptr_empty/g824 INVX1_RVT + FIXED ( 187568 282568 ) FS
 ;
- rptr_empty/g2 XNOR2X1_RVT + FIXED ( 203072 282568 ) S
 ;
- rptr_empty/g992 XNOR2X2_RVT + FIXED ( 193496 285912 ) FS
 ;
- rptr_empty/g5 INVX4_RVT + FIXED ( 96064 583528 ) FS
 ;
- sync_r2w/wq2_rptr_reg_7_ DFFARX1_RVT + FIXED ( 176472 289256 ) S
 ;
- sync_r2w/wq2_rptr_reg_9_ DFFARX1_RVT + FIXED ( 169632 297616 ) FN
 ;
- sync_r2w/wq2_rptr_reg_10_ DFFARX1_RVT + FIXED ( 168568 294272 ) N
 ;
- sync_r2w/wq2_rptr_reg_3_ DFFARX1_RVT + FIXED ( 214928 294272 ) N
 ;
- sync_r2w/wq2_rptr_reg_2_ DFFARX1_RVT + FIXED ( 206568 295944 ) S
 ;
- sync_r2w/wq2_rptr_reg_6_ DFFARX1_RVT + FIXED ( 184224 294272 ) FN
 ;
- sync_r2w/wq2_rptr_reg_1_ DFFARX1_RVT + FIXED ( 197448 285912 ) FS
 ;
- sync_r2w/wq2_rptr_reg_0_ DFFARX1_RVT + FIXED ( 186352 295944 ) S
 ;
- sync_r2w/wq2_rptr_reg_8_ DFFARX1_RVT + FIXED ( 177232 295944 ) S
 ;
- sync_r2w/wq2_rptr_reg_5_ DFFARX1_RVT + FIXED ( 197448 290928 ) N
 ;
- sync_r2w/wq2_rptr_reg_4_ DFFARX1_RVT + FIXED ( 205656 292600 ) S
 ;
- sync_r2w/wq1_rptr_reg_8_ DFFARX1_RVT + FIXED ( 179360 290928 ) N
 ;
- sync_r2w/wq1_rptr_reg_7_ DFFARX1_RVT + FIXED ( 177840 287584 ) N
 ;
- sync_r2w/wq1_rptr_reg_6_ DFFARX1_RVT + FIXED ( 187720 292600 ) S
 ;
- sync_r2w/wq1_rptr_reg_9_ DFFARX1_RVT + FIXED ( 168264 295944 ) FS
 ;
- sync_r2w/wq1_rptr_reg_10_ DFFARX1_RVT + FIXED ( 168264 287584 ) FN
 ;
- sync_r2w/wq1_rptr_reg_5_ DFFARX1_RVT + FIXED ( 195320 292600 ) FS
 ;
- sync_r2w/wq1_rptr_reg_1_ DFFARX1_RVT + FIXED ( 196536 282568 ) S
 ;
- sync_r2w/wq1_rptr_reg_3_ DFFARX1_RVT + FIXED ( 213560 295944 ) FS
 ;
- sync_r2w/wq1_rptr_reg_0_ DFFARX1_RVT + FIXED ( 188480 294272 ) N
 ;
- sync_r2w/wq1_rptr_reg_2_ DFFARX1_RVT + FIXED ( 205048 294272 ) N
 ;
- sync_r2w/wq1_rptr_reg_4_ DFFARX1_RVT + FIXED ( 206112 289256 ) FS
 ;
- sync_w2r/rq2_wptr_reg_7_ DFFARX1_RVT + FIXED ( 177232 282568 ) S
 ;
- sync_w2r/rq2_wptr_reg_9_ DFFARX1_RVT + FIXED ( 168264 289256 ) S
 ;
- sync_w2r/rq2_wptr_reg_10_ DFFARX1_RVT + FIXED ( 169480 285912 ) S
 ;
- sync_w2r/rq2_wptr_reg_3_ DFFARX1_RVT + FIXED ( 204440 284240 ) FN
 ;
- sync_w2r/rq2_wptr_reg_2_ DFFARX1_RVT + FIXED ( 193192 295944 ) S
 ;
- sync_w2r/rq2_wptr_reg_6_ DFFARX1_RVT + FIXED ( 186960 280896 ) FN
 ;
- sync_w2r/rq2_wptr_reg_1_ DFFARX1_RVT + FIXED ( 193192 287584 ) FN
 ;
- sync_w2r/rq2_wptr_reg_0_ DFFARX1_RVT + FIXED ( 186656 284240 ) FN
 ;
- sync_w2r/rq2_wptr_reg_8_ DFFARX1_RVT + FIXED ( 176168 292600 ) S
 ;
- sync_w2r/rq2_wptr_reg_5_ DFFARX1_RVT + FIXED ( 196536 284240 ) FN
 ;
- sync_w2r/rq2_wptr_reg_4_ DFFARX1_RVT + FIXED ( 195320 294272 ) FN
 ;
- sync_w2r/rq1_wptr_reg_8_ DFFARX1_RVT + FIXED ( 179360 294272 ) N
 ;
- sync_w2r/rq1_wptr_reg_7_ DFFARX1_RVT + FIXED ( 177992 284240 ) N
 ;
- sync_w2r/rq1_wptr_reg_6_ DFFARX1_RVT + FIXED ( 188328 282568 ) FS
 ;
- sync_w2r/rq1_wptr_reg_9_ DFFARX1_RVT + FIXED ( 166136 292600 ) FS
 ;
- sync_w2r/rq1_wptr_reg_10_ DFFARX1_RVT + FIXED ( 170392 292600 ) FS
 ;
- sync_w2r/rq1_wptr_reg_5_ DFFARX1_RVT + FIXED ( 204440 285912 ) S
 ;
- sync_w2r/rq1_wptr_reg_1_ DFFARX1_RVT + FIXED ( 197448 287584 ) FN
 ;
- sync_w2r/rq1_wptr_reg_3_ DFFARX1_RVT + FIXED ( 205656 282568 ) S
 ;
- sync_w2r/rq1_wptr_reg_0_ DFFARX1_RVT + FIXED ( 186352 289256 ) FS
 ;
- sync_w2r/rq1_wptr_reg_2_ DFFARX1_RVT + FIXED ( 195320 297616 ) FN
 ;
- sync_w2r/rq1_wptr_reg_4_ DFFARX1_RVT + FIXED ( 197448 295944 ) S
 ;
- wptr_full/wptr_reg_6_ DFFARX1_RVT + FIXED ( 184224 287584 ) N
 ;
- wptr_full/wptr_reg_5_ DFFARX1_RVT + FIXED ( 202312 287584 ) N
 ;
- wptr_full/wptr_reg_2_ DFFARX1_RVT + FIXED ( 205048 297616 ) FN
 ;
- wptr_full/wptr_reg_3_ DFFARX1_RVT + FIXED ( 214472 289256 ) S
 ;
- wptr_full/g984__7482 MUX21X1_RVT + FIXED ( 180424 292600 ) FS
 ;
- wptr_full/g985__4733 MUX21X1_RVT + FIXED ( 212192 294272 ) FN
 ;
- wptr_full/g986__6161 AO22X1_RVT + FIXED ( 213560 292600 ) FS
 ;
- wptr_full/wptr_reg_8_ DFFARX1_RVT + FIXED ( 175104 294272 ) N
 ;
- wptr_full/wptr_reg_9_ DFFARX1_RVT + FIXED ( 159296 299288 ) FS
 ;
- wptr_full/wptr_reg_1_ DFFARX1_RVT + FIXED ( 205656 290928 ) FN
 ;
- wptr_full/wptr_reg_4_ DFFARX1_RVT + FIXED ( 202312 295944 ) S
 ;
- wptr_full/g992__9315 MUX21X2_RVT + FIXED ( 158080 294272 ) N
 ;
- wptr_full/g993__9945 AO22X1_RVT + FIXED ( 160968 294272 ) N
 ;
- wptr_full/g994__2883 MUX21X1_RVT + FIXED ( 211584 292600 ) S
 ;
- wptr_full/g995 INVX1_RVT + FIXED ( 214168 294272 ) N
 ;
- wptr_full/wptr_reg_7_ DFFARX1_RVT + FIXED ( 177232 285912 ) S
 ;
- wptr_full/g1001__2346 HADDX1_RVT + FIXED ( 221616 290928 ) N
 ;
- wptr_full/wptr_reg_0_ DFFARX1_RVT + FIXED ( 186352 290928 ) FN
 ;
- wptr_full/g1003 INVX1_RVT + FIXED ( 160208 294272 ) FN
 ;
- wptr_full/g1004__1666 AO22X1_RVT + FIXED ( 161728 287584 ) N
 ;
- wptr_full/g1005__7410 XNOR2X2_RVT + FIXED ( 158992 287584 ) N
 ;
- wptr_full/g1006__6417 MUX21X1_RVT + FIXED ( 215080 290928 ) FN
 ;
- wptr_full/g1008 INVX1_RVT + FIXED ( 162640 290928 ) N
 ;
- wptr_full/g1009 INVX1_RVT + FIXED ( 158840 295944 ) S
 ;
- wptr_full/g1011__5477 AND4X1_RVT + FIXED ( 212648 284240 ) N
 ;
- wptr_full/g1012 INVX1_RVT + FIXED ( 212344 290928 ) FN
 ;
- wptr_full/g1013 INVX1_RVT + FIXED ( 215080 292600 ) FS
 ;
- wptr_full/g1014 INVX1_RVT + FIXED ( 163400 290928 ) N
 ;
- wptr_full/g1015__2398 HADDX1_RVT + FIXED ( 212648 280896 ) N
 ;
- wptr_full/g1016__5107 OA21X1_RVT + FIXED ( 160360 285912 ) FS
 ;
- wptr_full/g1017__6260 XNOR2X1_RVT + FIXED ( 157928 289256 ) FS
 ;
- wptr_full/g1018__4319 NAND2X0_RVT + FIXED ( 159448 285912 ) S
 ;
- wptr_full/g1019__8428 OR3X1_RVT + FIXED ( 159600 282568 ) FS
 ;
- wptr_full/g1020__5526 AND3X1_RVT + FIXED ( 158080 285912 ) FS
 ;
- wptr_full/g1022__6783 NAND2X0_RVT + FIXED ( 160816 284240 ) N
 ;
- wptr_full/g1023__3680 AND4X1_RVT + FIXED ( 221160 284240 ) FN
 ;
- wptr_full/g1024__1617 NAND2X0_RVT + FIXED ( 158080 287584 ) FN
 ;
- wptr_full/g1025 INVX0_RVT + FIXED ( 161120 282568 ) S
 ;
- wptr_full/g1026__2802 AND2X1_RVT + FIXED ( 212040 282568 ) S
 ;
- wptr_full/g1027 INVX1_RVT + FIXED ( 158840 282568 ) FS
 ;
- wptr_full/g1028__1705 NAND4X0_RVT + FIXED ( 158232 284240 ) FN
 ;
- wptr_full/g1030__8246 XNOR2X1_RVT + FIXED ( 224048 284240 ) FN
 ;
- wptr_full/g1031__7098 AND3X1_RVT + FIXED ( 159448 284240 ) N
 ;
- wptr_full/g1033__1881 AND3X1_RVT + FIXED ( 222680 284240 ) N
 ;
- wptr_full/g1034__5115 NAND2X0_RVT + FIXED ( 224048 282568 ) S
 ;
- wptr_full/g1035__7482 AND2X1_RVT + FIXED ( 223440 280896 ) FN
 ;
- wptr_full/g1036__4733 NAND2X0_RVT + FIXED ( 157928 282568 ) S
 ;
- wptr_full/g1038 INVX1_RVT + FIXED ( 575928 583528 ) FS
 ;
- wptr_full/g2__6161 MUX21X1_RVT + FIXED ( 213104 290928 ) FN
 ;
- wptr_full/g1042__9315 HADDX1_RVT + FIXED ( 213256 282568 ) FS
 ;
- wptr_full/g1044__9945 HADDX1_RVT + FIXED ( 214624 280896 ) FN
 ;
- wptr_full/g1046__2883 HADDX1_RVT + FIXED ( 159296 292600 ) S
 ;
- wptr_full/g1048__2346 HADDX1_RVT + FIXED ( 212496 289256 ) S
 ;
- wptr_full/g1050__1666 HADDX1_RVT + FIXED ( 221616 292600 ) S
 ;
- wptr_full/g1052__7410 HADDX1_RVT + FIXED ( 222072 282568 ) S
 ;
- wptr_full/wfull_reg DFFARX2_RVT + FIXED ( 222680 295944 ) FS
 ;
- wptr_full/g860__6417 AND4X1_RVT + FIXED ( 203528 297616 ) FN
 ;
- wptr_full/g861__5477 AND4X1_RVT + FIXED ( 179056 297616 ) N
 ;
- wptr_full/g863__5107 OA221X1_RVT + FIXED ( 185440 297616 ) FN
 ;
- wptr_full/g864__6260 OA221X1_RVT + FIXED ( 203528 289256 ) FS
 ;
- wptr_full/g865__4319 MUX21X1_RVT + FIXED ( 184984 292600 ) S
 ;
- wptr_full/g866__8428 MUX21X1_RVT + FIXED ( 166896 297616 ) N
 ;
- wptr_full/g867__5526 MUX21X1_RVT + FIXED ( 168264 299288 ) FS
 ;
- wptr_full/g868__6783 XNOR2X1_RVT + FIXED ( 204440 299288 ) S
 ;
- wptr_full/g869__3680 XNOR2X2_RVT + FIXED ( 202920 292600 ) S
 ;
- wptr_full/g871__2802 XNOR2X1_RVT + FIXED ( 203072 290928 ) N
 ;
- wptr_full/g872__1705 XNOR2X1_RVT + FIXED ( 180728 289256 ) FS
 ;
- wptr_full/wbin_reg_4_ DFFARX1_RVT + FIXED ( 213560 285912 ) FS
 ;
- wptr_full/wbin_reg_3_ DFFARX1_RVT + FIXED ( 223592 292600 ) S
 ;
- wptr_full/wbin_reg_2_ DFFARX1_RVT + FIXED ( 223592 290928 ) FN
 ;
- wptr_full/wbin_reg_5_ DFFARX1_RVT + FIXED ( 214168 284240 ) N
 ;
- wptr_full/wbin_reg_6_ DFFARX1_RVT + FIXED ( 215232 282568 ) FS
 ;
- wptr_full/wbin_reg_7_ DFFARX1_RVT + FIXED ( 158384 290928 ) FN
 ;
- wptr_full/wbin_reg_8_ DFFARX1_RVT + FIXED ( 160512 289256 ) S
 ;
- wptr_full/wbin_reg_9_ DFFARX1_RVT + FIXED ( 159600 295944 ) S
 ;
- wptr_full/wbin_reg_10_ DFFARX1_RVT + FIXED ( 159296 297616 ) N
 ;
- wptr_full/wbin_reg_1_ DFFARX1_RVT + FIXED ( 213560 287584 ) FN
 ;
- wptr_full/wbin_reg_0_ DFFARX1_RVT + FIXED ( 222680 285912 ) FS
 ;
- wptr_full/g888 INVX1_RVT + FIXED ( 205352 289256 ) FS
 ;
- wptr_full/g890 INVX1_RVT + FIXED ( 202768 289256 ) S
 ;
- wptr_full/g892 INVX1_RVT + FIXED ( 188024 297616 ) N
 ;
- wptr_full/g893 INVX4_RVT + FIXED ( 576688 583528 ) FS
 ;
- wptr_full/g894 INVX1_RVT + FIXED ( 187264 297616 ) N
 ;
- wptr_full/g895 INVX1_RVT + FIXED ( 186960 292600 ) FS
 ;
- wptr_full/g896 INVX1_RVT + FIXED ( 168872 297616 ) FN
 ;
- wptr_full/g897 INVX1_RVT + FIXED ( 167808 294272 ) FN
 ;
- wptr_full/g1053__5122 XNOR2X2_RVT + FIXED ( 176320 297616 ) N
 ;
- wptr_full/g2 AND4X1_RVT + FIXED ( 221920 280896 ) FN
 ;
- wptr_full/g1054 AND3X1_RVT + FIXED ( 203680 294272 ) N
 ;
- wptr_full/g3 XNOR2X2_RVT + FIXED ( 215840 292600 ) S
 ;
- io_b_rclk I1025_NS + FIXED ( 0 0 ) N
 ;
- io_b_rinc I1025_NS + FIXED ( 100016 0 ) N
 ;
- io_b_rrst_n I1025_NS + FIXED ( 200032 0 ) N
 ;
- io_b_wclk I1025_NS + FIXED ( 300048 0 ) N
 ;
- io_b_wclk2x I1025_NS + FIXED ( 400064 0 ) N
 ;
- io_b_winc I1025_NS + FIXED ( 500080 0 ) N
 ;
- io_b_wrst_n I1025_NS + FIXED ( 600096 0 ) N
 ;
- io_l_rdata_0_ D8I1025_NS + FIXED ( 0 0 ) E
 ;
- io_l_rdata_1_ D8I1025_NS + FIXED ( 0 85728 ) E
 ;
- io_l_rdata_2_ D8I1025_NS + FIXED ( 0 171456 ) E
 ;
- io_l_rdata_3_ D8I1025_NS + FIXED ( 0 257184 ) E
 ;
- io_l_rdata_4_ D8I1025_NS + FIXED ( 0 342912 ) E
 ;
- io_l_rdata_5_ D8I1025_NS + FIXED ( 0 428640 ) E
 ;
- io_l_rdata_6_ D8I1025_NS + FIXED ( 0 514368 ) E
 ;
- io_l_rdata_7_ D8I1025_NS + FIXED ( 0 600096 ) E
 ;
- io_r_wdata_in_0_ I1025_NS + FIXED ( 600096 0 ) W
 ;
- io_r_wdata_in_1_ I1025_NS + FIXED ( 600096 85728 ) W
 ;
- io_r_wdata_in_2_ I1025_NS + FIXED ( 600096 171456 ) W
 ;
- io_r_wdata_in_3_ I1025_NS + FIXED ( 600096 257184 ) W
 ;
- io_r_wdata_in_4_ I1025_NS + FIXED ( 600096 342912 ) W
 ;
- io_r_wdata_in_5_ I1025_NS + FIXED ( 600096 428640 ) W
 ;
- io_r_wdata_in_6_ I1025_NS + FIXED ( 600096 514368 ) W
 ;
- io_r_wdata_in_7_ I1025_NS + FIXED ( 600096 600096 ) W
 ;
- io_t_rempty D8I1025_NS + FIXED ( 0 600096 ) S
 ;
- io_t_wfull D8I1025_NS + FIXED ( 600096 600096 ) S
 ;
- wdata_reg_6_ DFFARX1_RVT + FIXED ( 585504 513304 ) S
 ;
- wdata_reg_0_ DFFARX1_RVT + FIXED ( 585504 10032 ) FN
 ;
- wdata_reg_4_ DFFARX1_RVT + FIXED ( 585504 341088 ) FN
 ;
- wdata_reg_7_ DFFARX1_RVT + FIXED ( 585504 511632 ) FN
 ;
- wdata_reg_3_ DFFARX1_RVT + FIXED ( 585504 255816 ) S
 ;
- wdata_reg_1_ DFFARX1_RVT + FIXED ( 585504 85272 ) S
 ;
- wdata_reg_5_ DFFARX1_RVT + FIXED ( 585504 428032 ) FN
 ;
- wdata_reg_2_ DFFARX1_RVT + FIXED ( 585504 170544 ) FN
 ;
END COMPONENTS

PINS 25 ;
- rdata[7] + NET rdata[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[6] + NET rdata[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[5] + NET rdata[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[4] + NET rdata[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[3] + NET rdata[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[2] + NET rdata[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[1] + NET rdata[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[0] + NET rdata[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- wfull + NET wfull + DIRECTION OUTPUT + USE SIGNAL
 ;
- rempty + NET rempty + DIRECTION OUTPUT + USE SIGNAL
 ;
- wdata_in[7] + NET wdata_in[7] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[6] + NET wdata_in[6] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[5] + NET wdata_in[5] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[4] + NET wdata_in[4] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[3] + NET wdata_in[3] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[2] + NET wdata_in[2] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[1] + NET wdata_in[1] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[0] + NET wdata_in[0] + DIRECTION INPUT + USE SIGNAL
 ;
- winc + NET winc + DIRECTION INPUT + USE SIGNAL
 ;
- wclk + NET wclk + DIRECTION INPUT + USE SIGNAL
 ;
- wclk2x + NET wclk2x + DIRECTION INPUT + USE SIGNAL
 ;
- wrst_n + NET wrst_n + DIRECTION INPUT + USE SIGNAL
 ;
- rinc + NET rinc + DIRECTION INPUT + USE SIGNAL
 ;
- rclk + NET rclk + DIRECTION INPUT + USE SIGNAL
 ;
- rrst_n + NET rrst_n + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

END DESIGN
