<stg><name>hls_object_green_classification_Pipeline_PASS_3_5_2_in</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %max_y_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %max_y_load

]]></Node>
<StgValue><ssdm name="max_y_load_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %min_y_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %min_y_load_1

]]></Node>
<StgValue><ssdm name="min_y_load_1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %max_x_load_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %max_x_load_1

]]></Node>
<StgValue><ssdm name="max_x_load_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %min_x_load_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %min_x_load_1

]]></Node>
<StgValue><ssdm name="min_x_load_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %i_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_5

]]></Node>
<StgValue><ssdm name="i_5_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %next_label_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %next_label_5

]]></Node>
<StgValue><ssdm name="next_label_5_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i16 1, i16 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.body547

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body547:0 %j_1 = load i16 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body547:1 %icmp_ln245 = icmp_eq  i16 %j_1, i16 %next_label_5_read

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body547:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65534, i64 32767

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body547:3 %br_ln245 = br i1 %icmp_ln245, void %for.body547.split, void %for.inc586.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="16">
<![CDATA[
for.body547.split:0 %zext_ln245 = zext i16 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body547.split:3 %parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="parent_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="9">
<![CDATA[
for.body547.split:4 %parent_load = load i9 %parent_addr

]]></Node>
<StgValue><ssdm name="parent_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body547.split:6 %icmp_ln247_1 = icmp_ne  i16 %i_5_read, i16 %j_1

]]></Node>
<StgValue><ssdm name="icmp_ln247_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc582:0 %add_ln245 = add i16 %j_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln245"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc582:1 %store_ln245 = store i16 %add_ln245, i16 %j

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
for.inc582:2 %br_ln245 = br void %for.body547

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body547.split:1 %specpipeline_ln246 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln246"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body547.split:2 %specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln245"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="9">
<![CDATA[
for.body547.split:4 %parent_load = load i9 %parent_addr

]]></Node>
<StgValue><ssdm name="parent_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body547.split:5 %icmp_ln247 = icmp_eq  i16 %j_1, i16 %parent_load

]]></Node>
<StgValue><ssdm name="icmp_ln247"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body547.split:7 %and_ln247 = and i1 %icmp_ln247, i1 %icmp_ln247_1

]]></Node>
<StgValue><ssdm name="and_ln247"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body547.split:8 %br_ln247 = br i1 %and_ln247, void %for.inc582, void %if.then553

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then553:0 %min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="min_x_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9">
<![CDATA[
if.then553:1 %min_x_load = load i9 %min_x_addr

]]></Node>
<StgValue><ssdm name="min_x_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
if.end580:0 %br_ln253 = br void %for.inc582

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9">
<![CDATA[
if.then553:1 %min_x_load = load i9 %min_x_addr

]]></Node>
<StgValue><ssdm name="min_x_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then553:2 %icmp_ln249 = icmp_ugt  i9 %min_x_load, i9 %min_x_load_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then553:3 %br_ln249 = br i1 %icmp_ln249, void %if.end580, void %land.lhs.true559

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true559:0 %max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="max_x_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9">
<![CDATA[
land.lhs.true559:1 %max_x_load = load i9 %max_x_addr

]]></Node>
<StgValue><ssdm name="max_x_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9">
<![CDATA[
land.lhs.true559:1 %max_x_load = load i9 %max_x_addr

]]></Node>
<StgValue><ssdm name="max_x_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
land.lhs.true559:2 %icmp_ln249_1 = icmp_ult  i9 %max_x_load, i9 %max_x_load_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln249_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true559:3 %br_ln249 = br i1 %icmp_ln249_1, void %if.end580, void %land.lhs.true565

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true565:0 %min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="min_y_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="9">
<![CDATA[
land.lhs.true565:1 %min_y_load = load i9 %min_y_addr

]]></Node>
<StgValue><ssdm name="min_y_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="55" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="9">
<![CDATA[
land.lhs.true565:1 %min_y_load = load i9 %min_y_addr

]]></Node>
<StgValue><ssdm name="min_y_load"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true565:2 %icmp_ln250 = icmp_ugt  i8 %min_y_load, i8 %min_y_load_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln250"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true565:3 %br_ln250 = br i1 %icmp_ln250, void %if.end580, void %land.rhs

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
<literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs:0 %max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="max_y_addr"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
<literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="9">
<![CDATA[
land.rhs:1 %max_y_load_1 = load i9 %max_y_addr

]]></Node>
<StgValue><ssdm name="max_y_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="60" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
<literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="9">
<![CDATA[
land.rhs:1 %max_y_load_1 = load i9 %max_y_addr

]]></Node>
<StgValue><ssdm name="max_y_load_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
<literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.rhs:2 %inside = icmp_ult  i8 %max_y_load_1, i8 %max_y_load_read

]]></Node>
<StgValue><ssdm name="inside"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
<literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs:3 %br_ln251 = br i1 %inside, void %if.end580, void %if.then576

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
for.inc586.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
<literal name="icmp_ln250" val="1"/>
<literal name="inside" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then576:0 %is_external_addr = getelementptr i1 %is_external, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="is_external_addr"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
<literal name="icmp_ln250" val="1"/>
<literal name="inside" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
if.then576:1 %store_ln252 = store i1 0, i9 %is_external_addr

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln249_1" val="1"/>
<literal name="icmp_ln250" val="1"/>
<literal name="inside" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
if.then576:2 %br_ln252 = br void %if.end580

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
