[INF:CM0023] Creating log file ../../build/regression/InterfArrayBind/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<193> s<192> l<1:1> el<1:0>
n<> u<2> t<Interface> p<5> s<4> l<1:1> el<1:10>
n<io_bus_interface> u<3> t<StringConst> p<4> l<1:11> el<1:27>
n<> u<4> t<Interface_identifier> p<5> c<3> l<1:11> el<1:27>
n<> u<5> t<Interface_ansi_header> p<19> c<2> s<17> l<1:1> el<1:28>
n<> u<6> t<IntVec_TypeLogic> p<7> l<2:5> el<2:10>
n<> u<7> t<Data_type> p<11> c<6> s<10> l<2:5> el<2:10>
n<write_en> u<8> t<StringConst> p<9> l<2:11> el<2:19>
n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<2:11> el<2:19>
n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<2:11> el<2:19>
n<> u<11> t<Variable_declaration> p<12> c<7> l<2:5> el<2:20>
n<> u<12> t<Data_declaration> p<13> c<11> l<2:5> el<2:20>
n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<2:5> el<2:20>
n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<2:5> el<2:20>
n<> u<15> t<Module_common_item> p<16> c<14> l<2:5> el<2:20>
n<> u<16> t<Interface_or_generate_item> p<17> c<15> l<2:5> el<2:20>
n<> u<17> t<Non_port_interface_item> p<19> c<16> s<18> l<2:5> el<2:20>
n<> u<18> t<Endinterface> p<19> l<4:1> el<4:13>
n<> u<19> t<Interface_declaration> p<20> c<5> l<1:1> el<4:13>
n<> u<20> t<Description> p<192> c<19> s<191> l<1:1> el<4:13>
n<> u<21> t<Module_keyword> p<25> s<22> l<6:1> el<6:7>
n<soc_tb> u<22> t<StringConst> p<25> s<24> l<6:8> el<6:14>
n<> u<23> t<Port> p<24> l<6:15> el<6:15>
n<> u<24> t<List_of_ports> p<25> c<23> l<6:14> el<6:16>
n<> u<25> t<Module_nonansi_header> p<190> c<21> s<42> l<6:1> el<6:17>
n<> u<26> t<Data_type_or_implicit> p<36> s<35> l<8:16> el<8:16>
n<NUM_PERIPHERALS> u<27> t<StringConst> p<34> s<33> l<8:16> el<8:31>
n<2> u<28> t<IntConst> p<29> l<8:34> el<8:35>
n<> u<29> t<Primary_literal> p<30> c<28> l<8:34> el<8:35>
n<> u<30> t<Constant_primary> p<31> c<29> l<8:34> el<8:35>
n<> u<31> t<Constant_expression> p<32> c<30> l<8:34> el<8:35>
n<> u<32> t<Constant_mintypmax_expression> p<33> c<31> l<8:34> el<8:35>
n<> u<33> t<Constant_param_expression> p<34> c<32> l<8:34> el<8:35>
n<> u<34> t<Param_assignment> p<35> c<27> l<8:16> el<8:35>
n<> u<35> t<List_of_param_assignments> p<36> c<34> l<8:16> el<8:35>
n<> u<36> t<Local_parameter_declaration> p<37> c<26> l<8:5> el<8:35>
n<> u<37> t<Package_or_generate_item_declaration> p<38> c<36> l<8:5> el<8:36>
n<> u<38> t<Module_or_generate_item_declaration> p<39> c<37> l<8:5> el<8:36>
n<> u<39> t<Module_common_item> p<40> c<38> l<8:5> el<8:36>
n<> u<40> t<Module_or_generate_item> p<41> c<39> l<8:5> el<8:36>
n<> u<41> t<Non_port_module_item> p<42> c<40> l<8:5> el<8:36>
n<> u<42> t<Module_item> p<190> c<41> s<80> l<8:5> el<8:36>
n<> u<43> t<IntVec_TypeLogic> p<66> s<65> l<10:10> el<10:15>
n<> u<44> t<Dollar_keyword> p<51> s<45> l<10:16> el<10:17>
n<clog2> u<45> t<StringConst> p<51> s<50> l<10:17> el<10:22>
n<NUM_PERIPHERALS> u<46> t<StringConst> p<47> l<10:23> el<10:38>
n<> u<47> t<Primary_literal> p<48> c<46> l<10:23> el<10:38>
n<> u<48> t<Primary> p<49> c<47> l<10:23> el<10:38>
n<> u<49> t<Expression> p<50> c<48> l<10:23> el<10:38>
n<> u<50> t<List_of_arguments> p<51> c<49> l<10:23> el<10:38>
n<> u<51> t<Subroutine_call> p<52> c<44> l<10:16> el<10:39>
n<> u<52> t<Constant_primary> p<53> c<51> l<10:16> el<10:39>
n<> u<53> t<Constant_expression> p<59> c<52> s<58> l<10:16> el<10:39>
n<1> u<54> t<IntConst> p<55> l<10:42> el<10:43>
n<> u<55> t<Primary_literal> p<56> c<54> l<10:42> el<10:43>
n<> u<56> t<Constant_primary> p<57> c<55> l<10:42> el<10:43>
n<> u<57> t<Constant_expression> p<59> c<56> l<10:42> el<10:43>
n<> u<58> t<BinOp_Minus> p<59> s<57> l<10:40> el<10:41>
n<> u<59> t<Constant_expression> p<64> c<53> s<63> l<10:16> el<10:43>
n<0> u<60> t<IntConst> p<61> l<10:44> el<10:45>
n<> u<61> t<Primary_literal> p<62> c<60> l<10:44> el<10:45>
n<> u<62> t<Constant_primary> p<63> c<61> l<10:44> el<10:45>
n<> u<63> t<Constant_expression> p<64> c<62> l<10:44> el<10:45>
n<> u<64> t<Constant_range> p<65> c<59> l<10:16> el<10:45>
n<> u<65> t<Packed_dimension> p<66> c<64> l<10:15> el<10:46>
n<> u<66> t<Enum_base_type> p<69> c<43> s<68> l<10:10> el<10:46>
n<IO_ONES> u<67> t<StringConst> p<68> l<11:7> el<11:14>
n<> u<68> t<Enum_name_declaration> p<69> c<67> l<11:7> el<11:14>
n<> u<69> t<Data_type> p<73> c<66> s<72> l<10:5> el<12:6>
n<io_bus_source> u<70> t<StringConst> p<71> l<12:7> el<12:20>
n<> u<71> t<Variable_decl_assignment> p<72> c<70> l<12:7> el<12:20>
n<> u<72> t<List_of_variable_decl_assignments> p<73> c<71> l<12:7> el<12:20>
n<> u<73> t<Variable_declaration> p<74> c<69> l<10:5> el<12:21>
n<> u<74> t<Data_declaration> p<75> c<73> l<10:5> el<12:21>
n<> u<75> t<Package_or_generate_item_declaration> p<76> c<74> l<10:5> el<12:21>
n<> u<76> t<Module_or_generate_item_declaration> p<77> c<75> l<10:5> el<12:21>
n<> u<77> t<Module_common_item> p<78> c<76> l<10:5> el<12:21>
n<> u<78> t<Module_or_generate_item> p<79> c<77> l<10:5> el<12:21>
n<> u<79> t<Non_port_module_item> p<80> c<78> l<10:5> el<12:21>
n<> u<80> t<Module_item> p<190> c<79> s<106> l<10:5> el<12:21>
n<io_bus_interface> u<81> t<StringConst> p<103> s<102> l<14:5> el<14:21>
n<peripheral_io_bus> u<82> t<StringConst> p<99> s<98> l<14:22> el<14:39>
n<NUM_PERIPHERALS> u<83> t<StringConst> p<84> l<14:40> el<14:55>
n<> u<84> t<Primary_literal> p<85> c<83> l<14:40> el<14:55>
n<> u<85> t<Constant_primary> p<86> c<84> l<14:40> el<14:55>
n<> u<86> t<Constant_expression> p<92> c<85> s<91> l<14:40> el<14:55>
n<1> u<87> t<IntConst> p<88> l<14:58> el<14:59>
n<> u<88> t<Primary_literal> p<89> c<87> l<14:58> el<14:59>
n<> u<89> t<Constant_primary> p<90> c<88> l<14:58> el<14:59>
n<> u<90> t<Constant_expression> p<92> c<89> l<14:58> el<14:59>
n<> u<91> t<BinOp_Minus> p<92> s<90> l<14:56> el<14:57>
n<> u<92> t<Constant_expression> p<97> c<86> s<96> l<14:40> el<14:59>
n<0> u<93> t<IntConst> p<94> l<14:60> el<14:61>
n<> u<94> t<Primary_literal> p<95> c<93> l<14:60> el<14:61>
n<> u<95> t<Constant_primary> p<96> c<94> l<14:60> el<14:61>
n<> u<96> t<Constant_expression> p<97> c<95> l<14:60> el<14:61>
n<> u<97> t<Constant_range> p<98> c<92> l<14:40> el<14:61>
n<> u<98> t<Unpacked_dimension> p<99> c<97> l<14:39> el<14:62>
n<> u<99> t<Name_of_instance> p<102> c<82> s<101> l<14:22> el<14:62>
n<> u<100> t<Ordered_port_connection> p<101> l<14:63> el<14:63>
n<> u<101> t<List_of_port_connections> p<102> c<100> l<14:63> el<14:63>
n<> u<102> t<Hierarchical_instance> p<103> c<99> l<14:22> el<14:64>
n<> u<103> t<Module_instantiation> p<104> c<81> l<14:5> el<14:65>
n<> u<104> t<Module_or_generate_item> p<105> c<103> l<14:5> el<14:65>
n<> u<105> t<Non_port_module_item> p<106> c<104> l<14:5> el<14:65>
n<> u<106> t<Module_item> p<190> c<105> s<128> l<14:5> el<14:65>
n<peripheral_io_bus> u<107> t<StringConst> p<113> s<111> l<16:12> el<16:29>
n<IO_ONES> u<108> t<StringConst> p<109> l<16:30> el<16:37>
n<> u<109> t<Primary_literal> p<110> c<108> l<16:30> el<16:37>
n<> u<110> t<Constant_primary> p<111> c<109> l<16:30> el<16:37>
n<> u<111> t<Constant_expression> p<113> c<110> s<112> l<16:30> el<16:37>
n<write_en> u<112> t<StringConst> p<113> l<16:39> el<16:47>
n<> u<113> t<Hierarchical_identifier> p<114> c<107> l<16:12> el<16:47>
n<> u<114> t<Ps_or_hierarchical_identifier> p<117> c<113> s<116> l<16:12> el<16:47>
n<> u<115> t<Constant_bit_select> p<116> l<16:48> el<16:48>
n<> u<116> t<Constant_select> p<117> c<115> l<16:48> el<16:48>
n<> u<117> t<Net_lvalue> p<122> c<114> s<121> l<16:12> el<16:47>
n<32'hffffffff> u<118> t<IntConst> p<119> l<16:50> el<16:62>
n<> u<119> t<Primary_literal> p<120> c<118> l<16:50> el<16:62>
n<> u<120> t<Primary> p<121> c<119> l<16:50> el<16:62>
n<> u<121> t<Expression> p<122> c<120> l<16:50> el<16:62>
n<> u<122> t<Net_assignment> p<123> c<117> l<16:12> el<16:62>
n<> u<123> t<List_of_net_assignments> p<124> c<122> l<16:12> el<16:62>
n<> u<124> t<Continuous_assign> p<125> c<123> l<16:5> el<16:63>
n<> u<125> t<Module_common_item> p<126> c<124> l<16:5> el<16:63>
n<> u<126> t<Module_or_generate_item> p<127> c<125> l<16:5> el<16:63>
n<> u<127> t<Non_port_module_item> p<128> c<126> l<16:5> el<16:63>
n<> u<128> t<Module_item> p<190> c<127> s<136> l<16:5> el<16:63>
n<io_idx> u<129> t<StringConst> p<130> l<18:12> el<18:18>
n<> u<130> t<Identifier_list> p<131> c<129> l<18:12> el<18:18>
n<> u<131> t<Genvar_declaration> p<132> c<130> l<18:5> el<18:19>
n<> u<132> t<Module_or_generate_item_declaration> p<133> c<131> l<18:5> el<18:19>
n<> u<133> t<Module_common_item> p<134> c<132> l<18:5> el<18:19>
n<> u<134> t<Module_or_generate_item> p<135> c<133> l<18:5> el<18:19>
n<> u<135> t<Non_port_module_item> p<136> c<134> l<18:5> el<18:19>
n<> u<136> t<Module_item> p<190> c<135> s<189> l<18:5> el<18:19>
n<io_idx> u<137> t<StringConst> p<142> s<141> l<20:14> el<20:20>
n<0> u<138> t<IntConst> p<139> l<20:23> el<20:24>
n<> u<139> t<Primary_literal> p<140> c<138> l<20:23> el<20:24>
n<> u<140> t<Constant_primary> p<141> c<139> l<20:23> el<20:24>
n<> u<141> t<Constant_expression> p<142> c<140> l<20:23> el<20:24>
n<> u<142> t<Genvar_initialization> p<181> c<137> s<152> l<20:14> el<20:24>
n<io_idx> u<143> t<StringConst> p<144> l<20:26> el<20:32>
n<> u<144> t<Primary_literal> p<145> c<143> l<20:26> el<20:32>
n<> u<145> t<Constant_primary> p<146> c<144> l<20:26> el<20:32>
n<> u<146> t<Constant_expression> p<152> c<145> s<151> l<20:26> el<20:32>
n<NUM_PERIPHERALS> u<147> t<StringConst> p<148> l<20:36> el<20:51>
n<> u<148> t<Primary_literal> p<149> c<147> l<20:36> el<20:51>
n<> u<149> t<Constant_primary> p<150> c<148> l<20:36> el<20:51>
n<> u<150> t<Constant_expression> p<152> c<149> l<20:36> el<20:51>
n<> u<151> t<BinOp_Less> p<152> s<150> l<20:33> el<20:34>
n<> u<152> t<Constant_expression> p<181> c<146> s<155> l<20:26> el<20:51>
n<io_idx> u<153> t<StringConst> p<155> s<154> l<20:53> el<20:59>
n<> u<154> t<IncDec_PlusPlus> p<155> l<20:59> el<20:61>
n<> u<155> t<Genvar_iteration> p<181> c<153> s<180> l<20:53> el<20:61>
n<io_gen> u<156> t<StringConst> p<180> s<178> l<21:17> el<21:23>
n<peripheral_io_bus> u<157> t<StringConst> p<163> s<161> l<22:20> el<22:37>
n<io_idx> u<158> t<StringConst> p<159> l<22:38> el<22:44>
n<> u<159> t<Primary_literal> p<160> c<158> l<22:38> el<22:44>
n<> u<160> t<Constant_primary> p<161> c<159> l<22:38> el<22:44>
n<> u<161> t<Constant_expression> p<163> c<160> s<162> l<22:38> el<22:44>
n<write_en> u<162> t<StringConst> p<163> l<22:46> el<22:54>
n<> u<163> t<Hierarchical_identifier> p<164> c<157> l<22:20> el<22:54>
n<> u<164> t<Ps_or_hierarchical_identifier> p<167> c<163> s<166> l<22:20> el<22:54>
n<> u<165> t<Constant_bit_select> p<166> l<22:55> el<22:55>
n<> u<166> t<Constant_select> p<167> c<165> l<22:55> el<22:55>
n<> u<167> t<Net_lvalue> p<172> c<164> s<171> l<22:20> el<22:54>
n<1> u<168> t<IntConst> p<169> l<22:57> el<22:58>
n<> u<169> t<Primary_literal> p<170> c<168> l<22:57> el<22:58>
n<> u<170> t<Primary> p<171> c<169> l<22:57> el<22:58>
n<> u<171> t<Expression> p<172> c<170> l<22:57> el<22:58>
n<> u<172> t<Net_assignment> p<173> c<167> l<22:20> el<22:58>
n<> u<173> t<List_of_net_assignments> p<174> c<172> l<22:20> el<22:58>
n<> u<174> t<Continuous_assign> p<175> c<173> l<22:13> el<22:59>
n<> u<175> t<Module_common_item> p<176> c<174> l<22:13> el<22:59>
n<> u<176> t<Module_or_generate_item> p<177> c<175> l<22:13> el<22:59>
n<> u<177> t<Generate_item> p<178> c<176> l<22:13> el<22:59>
n<> u<178> t<Generate_block> p<180> c<177> s<179> l<22:13> el<22:59>
n<> u<179> t<End> p<180> l<23:9> el<23:12>
n<> u<180> t<Generate_block> p<181> c<156> l<21:9> el<23:12>
n<> u<181> t<Loop_generate_construct> p<182> c<142> l<20:9> el<23:12>
n<> u<182> t<Module_common_item> p<183> c<181> l<20:9> el<23:12>
n<> u<183> t<Module_or_generate_item> p<184> c<182> l<20:9> el<23:12>
n<> u<184> t<Generate_item> p<185> c<183> l<20:9> el<23:12>
n<> u<185> t<Generate_block> p<187> c<184> s<186> l<20:9> el<23:12>
n<> u<186> t<Endgenerate> p<187> l<24:5> el<24:16>
n<> u<187> t<Generate_region> p<188> c<185> l<19:5> el<24:16>
n<> u<188> t<Non_port_module_item> p<189> c<187> l<19:5> el<24:16>
n<> u<189> t<Module_item> p<190> c<188> l<19:5> el<24:16>
n<> u<190> t<Module_declaration> p<191> c<25> l<6:1> el<26:10>
n<> u<191> t<Description> p<192> c<190> l<6:1> el<26:10>
n<> u<192> t<Source_text> p<193> c<20> l<1:1> el<26:10>
n<> u<193> t<Top_level_rule> c<1> l<1:1> el<28:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "io_bus_interface".

[WRN:PA0205] dut.sv:6:1: No timescale set for "soc_tb".

[INF:CP0300] Compilation...

[INF:CP0304] dut.sv:1:1: Compile interface "work@io_bus_interface".

[INF:CP0303] dut.sv:6:1: Compile module "work@soc_tb".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:20:9: Compile generate block "work@soc_tb.io_gen[0]".

[INF:CP0335] dut.sv:20:9: Compile generate block "work@soc_tb.io_gen[1]".

[NTE:EL0503] dut.sv:6:1: Top level module "work@soc_tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_select                                         3
constant                                          33
cont_assign                                        3
design                                             1
enum_const                                         1
enum_typespec                                      1
enum_var                                           1
gen_scope                                          4
gen_scope_array                                    4
hier_path                                          3
int_typespec                                       4
interface                                          5
logic_net                                          2
logic_typespec                                     3
logic_var                                          2
module                                             7
operation                                          7
param_assign                                       2
parameter                                          4
range                                              3
ref_obj                                            9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
bit_select                                         6
constant                                          33
cont_assign                                        6
design                                             1
enum_const                                         1
enum_typespec                                      1
enum_var                                           1
gen_scope                                          6
gen_scope_array                                    6
hier_path                                          6
int_typespec                                       4
interface                                          5
logic_net                                          2
logic_typespec                                     3
logic_var                                          2
module                                             7
operation                                          7
param_assign                                       2
parameter                                          4
range                                              3
ref_obj                                           18
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ../../build/regression/InterfArrayBind/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/InterfArrayBind/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/InterfArrayBind/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@soc_tb)
|vpiElaborated:1
|vpiName:work@soc_tb
|uhdmallInterfaces:
\_interface: work@io_bus_interface (work@io_bus_interface), file:dut.sv, line:1:1, endln:4:13
  |vpiParent:
  \_design: (work@soc_tb)
  |vpiFullName:work@io_bus_interface
  |vpiDefName:work@io_bus_interface
  |vpiNet:
  \_logic_net: (work@io_bus_interface.write_en), line:2:11, endln:2:19
    |vpiParent:
    \_interface: work@io_bus_interface (work@io_bus_interface), file:dut.sv, line:1:1, endln:4:13
    |vpiName:write_en
    |vpiFullName:work@io_bus_interface.write_en
    |vpiNetType:36
|uhdmallModules:
\_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
  |vpiParent:
  \_design: (work@soc_tb)
  |vpiFullName:work@soc_tb
  |vpiParameter:
  \_parameter: (work@soc_tb.NUM_PERIPHERALS), line:8:16, endln:8:31
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
    |vpiLocalParam:1
    |vpiName:NUM_PERIPHERALS
    |vpiFullName:work@soc_tb.NUM_PERIPHERALS
  |vpiParamAssign:
  \_param_assign: , line:8:16, endln:8:35
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |vpiRhs:
    \_constant: , line:8:34, endln:8:35
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@soc_tb.NUM_PERIPHERALS), line:8:16, endln:8:31
  |vpiDefName:work@soc_tb
  |vpiNet:
  \_logic_net: (work@soc_tb.io_bus_source), line:12:7, endln:12:20
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |vpiName:io_bus_source
    |vpiFullName:work@soc_tb.io_bus_source
  |vpiContAssign:
  \_cont_assign: , line:16:12, endln:16:62
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |vpiRhs:
    \_constant: , line:16:50, endln:16:62
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:62
      |vpiDecompile:32'hffffffff
      |vpiSize:32
      |HEX:ffffffff
      |vpiConstType:5
    |vpiLhs:
    \_hier_path: (peripheral_io_bus[IO_ONES].write_en), line:16:12, endln:16:29
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:62
      |vpiName:peripheral_io_bus[IO_ONES].write_en
      |vpiActual:
      \_bit_select: (peripheral_io_bus), line:16:12, endln:16:29
        |vpiParent:
        \_ref_obj: (work@soc_tb.peripheral_io_bus[IO_ONES])
          |vpiParent:
          \_hier_path: (peripheral_io_bus[IO_ONES].write_en), line:16:12, endln:16:29
          |vpiName:peripheral_io_bus[IO_ONES]
          |vpiFullName:work@soc_tb.peripheral_io_bus[IO_ONES]
        |vpiName:peripheral_io_bus
        |vpiIndex:
        \_ref_obj: (IO_ONES), line:16:30, endln:16:37
          |vpiName:IO_ONES
          |vpiActual:
          \_enum_const: (IO_ONES), line:11:7, endln:11:14
      |vpiActual:
      \_ref_obj: (write_en)
        |vpiParent:
        \_hier_path: (peripheral_io_bus[IO_ONES].write_en), line:16:12, endln:16:29
        |vpiName:write_en
|uhdmtopModules:
\_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
  |vpiName:work@soc_tb
  |vpiVariables:
  \_enum_var: (work@soc_tb.io_bus_source), line:12:7, endln:12:20
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiBaseTypespec:
      \_logic_typespec: , line:10:10, endln:10:46
        |vpiRange:
        \_range: , line:10:15, endln:10:46
          |vpiLeftRange:
          \_constant: , line:10:16, endln:10:39
            |vpiParent:
            \_range: , line:10:15, endln:10:46
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:10:44, endln:10:45
            |vpiParent:
            \_range: , line:10:15, endln:10:46
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (IO_ONES), line:11:7, endln:11:14
        |vpiParent:
        \_enum_typespec: 
        |vpiName:IO_ONES
        |INT:0
        |vpiDecompile:0
        |vpiSize:1
    |vpiName:io_bus_source
    |vpiFullName:work@soc_tb.io_bus_source
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@soc_tb.NUM_PERIPHERALS), line:8:16, endln:8:31
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@soc_tb.NUM_PERIPHERALS), line:8:16, endln:8:31
    |vpiLocalParam:1
    |vpiName:NUM_PERIPHERALS
    |vpiFullName:work@soc_tb.NUM_PERIPHERALS
  |vpiParamAssign:
  \_param_assign: , line:8:16, endln:8:35
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |vpiRhs:
    \_constant: , line:8:34, endln:8:35
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@soc_tb.NUM_PERIPHERALS), line:8:16, endln:8:31
  |vpiDefName:work@soc_tb
  |vpiTop:1
  |vpiTopModule:1
  |vpiInterface:
  \_interface: work@io_bus_interface (work@soc_tb.peripheral_io_bus[0]), file:dut.sv, line:14:5, endln:14:65
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |vpiName:peripheral_io_bus[0]
    |vpiFullName:work@soc_tb.peripheral_io_bus[0]
    |vpiVariables:
    \_logic_var: (work@soc_tb.peripheral_io_bus[0].write_en), line:2:11, endln:2:19
      |vpiParent:
      \_interface: work@io_bus_interface (work@soc_tb.peripheral_io_bus[0]), file:dut.sv, line:14:5, endln:14:65
      |vpiTypespec:
      \_logic_typespec: , line:2:5, endln:2:10
      |vpiName:write_en
      |vpiFullName:work@soc_tb.peripheral_io_bus[0].write_en
      |vpiVisibility:1
    |vpiDefName:work@io_bus_interface
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
  |vpiInterface:
  \_interface: work@io_bus_interface (work@soc_tb.peripheral_io_bus[1]), file:dut.sv, line:14:5, endln:14:65
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |vpiName:peripheral_io_bus[1]
    |vpiFullName:work@soc_tb.peripheral_io_bus[1]
    |vpiVariables:
    \_logic_var: (work@soc_tb.peripheral_io_bus[1].write_en), line:2:11, endln:2:19
      |vpiParent:
      \_interface: work@io_bus_interface (work@soc_tb.peripheral_io_bus[1]), file:dut.sv, line:14:5, endln:14:65
      |vpiTypespec:
      \_logic_typespec: , line:2:5, endln:2:10
      |vpiName:write_en
      |vpiFullName:work@soc_tb.peripheral_io_bus[1].write_en
      |vpiVisibility:1
    |vpiDefName:work@io_bus_interface
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@soc_tb.io_gen[0]), line:21:9, endln:23:12
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |vpiName:io_gen[0]
    |vpiFullName:work@soc_tb.io_gen[0]
    |vpiGenScope:
    \_gen_scope: (work@soc_tb.io_gen[0])
      |vpiParent:
      \_gen_scope_array: (work@soc_tb.io_gen[0]), line:21:9, endln:23:12
      |vpiFullName:work@soc_tb.io_gen[0]
      |vpiParameter:
      \_parameter: (work@soc_tb.io_gen[0].io_idx), line:20:0
        |vpiParent:
        \_gen_scope: (work@soc_tb.io_gen[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:io_idx
        |vpiFullName:work@soc_tb.io_gen[0].io_idx
      |vpiContAssign:
      \_cont_assign: , line:22:20, endln:22:58
        |vpiParent:
        \_gen_scope: (work@soc_tb.io_gen[0])
        |vpiRhs:
        \_constant: , line:22:57, endln:22:58
          |vpiParent:
          \_cont_assign: , line:22:20, endln:22:58
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_hier_path: (peripheral_io_bus[io_idx].write_en), line:22:20, endln:22:37
          |vpiParent:
          \_cont_assign: , line:22:20, endln:22:58
          |vpiName:peripheral_io_bus[io_idx].write_en
          |vpiActual:
          \_bit_select: (peripheral_io_bus), line:22:20, endln:22:37
            |vpiParent:
            \_ref_obj: (work@soc_tb.io_gen[0].peripheral_io_bus[io_idx])
              |vpiParent:
              \_hier_path: (peripheral_io_bus[io_idx].write_en), line:22:20, endln:22:37
              |vpiName:peripheral_io_bus[io_idx]
              |vpiFullName:work@soc_tb.io_gen[0].peripheral_io_bus[io_idx]
            |vpiName:peripheral_io_bus
            |vpiIndex:
            \_ref_obj: (work@soc_tb.io_gen[0].peripheral_io_bus[io_idx].io_idx), line:22:38, endln:22:44
              |vpiParent:
              \_bit_select: (peripheral_io_bus), line:22:20, endln:22:37
              |vpiName:io_idx
              |vpiFullName:work@soc_tb.io_gen[0].peripheral_io_bus[io_idx].io_idx
              |vpiActual:
              \_parameter: (work@soc_tb.io_gen[0].io_idx), line:20:0
            |vpiActual:
            \_interface: work@io_bus_interface (work@soc_tb.peripheral_io_bus[0]), file:dut.sv, line:14:5, endln:14:65
          |vpiActual:
          \_ref_obj: (write_en)
            |vpiParent:
            \_hier_path: (peripheral_io_bus[io_idx].write_en), line:22:20, endln:22:37
            |vpiName:write_en
            |vpiActual:
            \_logic_var: (work@soc_tb.peripheral_io_bus[0].write_en), line:2:11, endln:2:19
  |vpiGenScopeArray:
  \_gen_scope_array: (work@soc_tb.io_gen[1]), line:21:9, endln:23:12
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |vpiName:io_gen[1]
    |vpiFullName:work@soc_tb.io_gen[1]
    |vpiGenScope:
    \_gen_scope: (work@soc_tb.io_gen[1])
      |vpiParent:
      \_gen_scope_array: (work@soc_tb.io_gen[1]), line:21:9, endln:23:12
      |vpiFullName:work@soc_tb.io_gen[1]
      |vpiParameter:
      \_parameter: (work@soc_tb.io_gen[1].io_idx), line:20:0
        |vpiParent:
        \_gen_scope: (work@soc_tb.io_gen[1])
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:io_idx
        |vpiFullName:work@soc_tb.io_gen[1].io_idx
      |vpiContAssign:
      \_cont_assign: , line:22:20, endln:22:58
        |vpiParent:
        \_gen_scope: (work@soc_tb.io_gen[1])
        |vpiRhs:
        \_constant: , line:22:57, endln:22:58
          |vpiParent:
          \_cont_assign: , line:22:20, endln:22:58
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_hier_path: (peripheral_io_bus[io_idx].write_en), line:22:20, endln:22:37
          |vpiParent:
          \_cont_assign: , line:22:20, endln:22:58
          |vpiName:peripheral_io_bus[io_idx].write_en
          |vpiActual:
          \_bit_select: (peripheral_io_bus), line:22:20, endln:22:37
            |vpiParent:
            \_ref_obj: (work@soc_tb.io_gen[1].peripheral_io_bus[io_idx])
              |vpiParent:
              \_hier_path: (peripheral_io_bus[io_idx].write_en), line:22:20, endln:22:37
              |vpiName:peripheral_io_bus[io_idx]
              |vpiFullName:work@soc_tb.io_gen[1].peripheral_io_bus[io_idx]
            |vpiName:peripheral_io_bus
            |vpiIndex:
            \_ref_obj: (work@soc_tb.io_gen[1].peripheral_io_bus[io_idx].io_idx), line:22:38, endln:22:44
              |vpiParent:
              \_bit_select: (peripheral_io_bus), line:22:20, endln:22:37
              |vpiName:io_idx
              |vpiFullName:work@soc_tb.io_gen[1].peripheral_io_bus[io_idx].io_idx
              |vpiActual:
              \_parameter: (work@soc_tb.io_gen[1].io_idx), line:20:0
            |vpiActual:
            \_interface: work@io_bus_interface (work@soc_tb.peripheral_io_bus[1]), file:dut.sv, line:14:5, endln:14:65
          |vpiActual:
          \_ref_obj: (write_en)
            |vpiParent:
            \_hier_path: (peripheral_io_bus[io_idx].write_en), line:22:20, endln:22:37
            |vpiName:write_en
            |vpiActual:
            \_logic_var: (work@soc_tb.peripheral_io_bus[1].write_en), line:2:11, endln:2:19
  |vpiContAssign:
  \_cont_assign: , line:16:12, endln:16:62
    |vpiParent:
    \_module: work@soc_tb (work@soc_tb), file:dut.sv, line:6:1, endln:26:10
    |vpiRhs:
    \_constant: , line:16:50, endln:16:62
    |vpiLhs:
    \_hier_path: (peripheral_io_bus[IO_ONES].write_en), line:16:12, endln:16:29
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:62
      |vpiName:peripheral_io_bus[IO_ONES].write_en
      |vpiActual:
      \_bit_select: (peripheral_io_bus), line:16:12, endln:16:29
        |vpiParent:
        \_ref_obj: (work@soc_tb.peripheral_io_bus[IO_ONES])
          |vpiParent:
          \_hier_path: (peripheral_io_bus[IO_ONES].write_en), line:16:12, endln:16:29
          |vpiName:peripheral_io_bus[IO_ONES]
          |vpiFullName:work@soc_tb.peripheral_io_bus[IO_ONES]
        |vpiName:peripheral_io_bus
        |vpiIndex:
        \_ref_obj: (work@soc_tb.peripheral_io_bus[IO_ONES].IO_ONES), line:16:30, endln:16:37
          |vpiParent:
          \_bit_select: (peripheral_io_bus), line:16:12, endln:16:29
          |vpiName:IO_ONES
          |vpiFullName:work@soc_tb.peripheral_io_bus[IO_ONES].IO_ONES
          |vpiActual:
          \_enum_const: (IO_ONES), line:11:7, endln:11:14
        |vpiActual:
        \_interface: work@io_bus_interface (work@soc_tb.peripheral_io_bus[0]), file:dut.sv, line:14:5, endln:14:65
      |vpiActual:
      \_ref_obj: (write_en)
        |vpiParent:
        \_hier_path: (peripheral_io_bus[IO_ONES].write_en), line:16:12, endln:16:29
        |vpiName:write_en
        |vpiActual:
        \_logic_var: (work@soc_tb.peripheral_io_bus[0].write_en), line:2:11, endln:2:19
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/InterfArrayBind/dut.sv | ${SURELOG_DIR}/build/regression/InterfArrayBind/roundtrip/dut_000.sv | 12 | 26 | 

