-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_utils_v2_0_6 \
  "../../../ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_bram18k_v3_0_6 \
  "../../../ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mult_gen_v12_0_17 \
  "../../../ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_1_12 \
  "../../../ipstatic/hdl/floating_point_v7_1_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_1_12 \
  "../../../ipstatic/hdl/floating_point_v7_1_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../ipstatic/hdl/verilog/eucHW_fadd_32ns_32ns_32_7_full_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/eucHW_mul_9s_9s_18_1_1.v" \
  "../../../ipstatic/hdl/verilog/eucHW_sitofp_32s_32_6_no_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/eucHW.v" \
  "../../../ipstatic/hdl/ip/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip.v" \
  "../../../ipstatic/hdl/ip/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v" \
  "../../../ipstatic/hdl/ip/eucHW_sitofp_32s_32_6_no_dsp_1_ip.v" \
  "../../../../../../IP/eucHW_0_6/sim/eucHW_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

