C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/sim/FourCSA_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/sim/FourCSA_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FourCSA_tb

Top level modules:
	FourCSA_tb

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/sim/Mock2_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/sim/Mock2_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mock2_tb

Top level modules:
	Mock2_tb

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/FourCSA.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/FourCSA.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FourCSA
-- Compiling module SkipAdder

Top level modules:
	FourCSA

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/Mock2.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/Mock2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mock2

Top level modules:
	Mock2

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/DFF.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/DFF.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DFFPort

Top level modules:
	DFFPort

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/TwoRCA.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/TwoRCA.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TwoRCA
-- Compiling module full_adder
-- Compiling module half_adder

Top level modules:
	TwoRCA

} {} {}}
