<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/dcn10/dcn10_optc.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/dcn10</a> - dcn10_optc.c<span style="font-size: 80%;"> (source / <a href="dcn10_optc.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">485</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">51</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2012-15 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;reg_helper.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;dcn10_optc.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dc.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #define REG(reg)\</a>
<a name="32"><span class="lineNum">      32 </span>            :         optc1-&gt;tg_regs-&gt;reg</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #define CTX \</a>
<a name="35"><span class="lineNum">      35 </span>            :         optc1-&gt;base.ctx</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : #undef FN</a>
<a name="38"><span class="lineNum">      38 </span>            : #define FN(reg_name, field_name) \</a>
<a name="39"><span class="lineNum">      39 </span>            :         optc1-&gt;tg_shift-&gt;field_name, optc1-&gt;tg_mask-&gt;field_name</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            : #define STATIC_SCREEN_EVENT_MASK_RANGETIMING_DOUBLE_BUFFER_UPDATE_EN 0x100</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : /**</a>
<a name="44"><span class="lineNum">      44 </span>            : * apply_front_porch_workaround  TODO FPGA still need?</a>
<a name="45"><span class="lineNum">      45 </span>            : *</a>
<a name="46"><span class="lineNum">      46 </span>            : * This is a workaround for a bug that has existed since R5xx and has not been</a>
<a name="47"><span class="lineNum">      47 </span>            : * fixed keep Front porch at minimum 2 for Interlaced mode or 1 for progressive.</a>
<a name="48"><span class="lineNum">      48 </span>            : */</a>
<a name="49"><span class="lineNum">      49 </span>            : static void apply_front_porch_workaround(struct dc_crtc_timing *timing)</a>
<a name="50"><span class="lineNum">      50 </span>            : {</a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :         if (timing-&gt;flags.INTERLACE == 1) {</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :                 if (timing-&gt;v_front_porch &lt; 2)</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :                         timing-&gt;v_front_porch = 2;</span></a>
<a name="54"><span class="lineNum">      54 </span>            :         } else {</a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :                 if (timing-&gt;v_front_porch &lt; 1)</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :                         timing-&gt;v_front_porch = 1;</span></a>
<a name="57"><span class="lineNum">      57 </span>            :         }</a>
<a name="58"><span class="lineNum">      58 </span>            : }</a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 : void optc1_program_global_sync(</span></a>
<a name="61"><span class="lineNum">      61 </span>            :                 struct timing_generator *optc,</a>
<a name="62"><span class="lineNum">      62 </span>            :                 int vready_offset,</a>
<a name="63"><span class="lineNum">      63 </span>            :                 int vstartup_start,</a>
<a name="64"><span class="lineNum">      64 </span>            :                 int vupdate_offset,</a>
<a name="65"><span class="lineNum">      65 </span>            :                 int vupdate_width)</a>
<a name="66"><span class="lineNum">      66 </span>            : {</a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         optc1-&gt;vready_offset = vready_offset;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         optc1-&gt;vstartup_start = vstartup_start;</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :         optc1-&gt;vupdate_offset = vupdate_offset;</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :         optc1-&gt;vupdate_width = vupdate_width;</span></a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :         if (optc1-&gt;vstartup_start == 0) {</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 BREAK_TO_DEBUGGER();</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="77"><span class="lineNum">      77 </span>            :         }</a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :         REG_SET(OTG_VSTARTUP_PARAM, 0,</span></a>
<a name="80"><span class="lineNum">      80 </span>            :                 VSTARTUP_START, optc1-&gt;vstartup_start);</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :         REG_SET_2(OTG_VUPDATE_PARAM, 0,</span></a>
<a name="83"><span class="lineNum">      83 </span>            :                         VUPDATE_OFFSET, optc1-&gt;vupdate_offset,</a>
<a name="84"><span class="lineNum">      84 </span>            :                         VUPDATE_WIDTH, optc1-&gt;vupdate_width);</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         REG_SET(OTG_VREADY_PARAM, 0,</span></a>
<a name="87"><span class="lineNum">      87 </span>            :                         VREADY_OFFSET, optc1-&gt;vready_offset);</a>
<a name="88"><span class="lineNum">      88 </span>            : }</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 : static void optc1_disable_stereo(struct timing_generator *optc)</span></a>
<a name="91"><span class="lineNum">      91 </span>            : {</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :         REG_SET(OTG_STEREO_CONTROL, 0,</span></a>
<a name="95"><span class="lineNum">      95 </span>            :                 OTG_STEREO_EN, 0);</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :         REG_SET_2(OTG_3D_STRUCTURE_CONTROL, 0,</span></a>
<a name="98"><span class="lineNum">      98 </span>            :                 OTG_3D_STRUCTURE_EN, 0,</a>
<a name="99"><span class="lineNum">      99 </span>            :                 OTG_3D_STRUCTURE_STEREO_SEL_OVR, 0);</a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 : }</span></a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 : void optc1_setup_vertical_interrupt0(</span></a>
<a name="103"><span class="lineNum">     103 </span>            :                 struct timing_generator *optc,</a>
<a name="104"><span class="lineNum">     104 </span>            :                 uint32_t start_line,</a>
<a name="105"><span class="lineNum">     105 </span>            :                 uint32_t end_line)</a>
<a name="106"><span class="lineNum">     106 </span>            : {</a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :         REG_SET_2(OTG_VERTICAL_INTERRUPT0_POSITION, 0,</span></a>
<a name="110"><span class="lineNum">     110 </span>            :                         OTG_VERTICAL_INTERRUPT0_LINE_START, start_line,</a>
<a name="111"><span class="lineNum">     111 </span>            :                         OTG_VERTICAL_INTERRUPT0_LINE_END, end_line);</a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 : }</span></a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 : void optc1_setup_vertical_interrupt1(</span></a>
<a name="115"><span class="lineNum">     115 </span>            :                 struct timing_generator *optc,</a>
<a name="116"><span class="lineNum">     116 </span>            :                 uint32_t start_line)</a>
<a name="117"><span class="lineNum">     117 </span>            : {</a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :         REG_SET(OTG_VERTICAL_INTERRUPT1_POSITION, 0,</span></a>
<a name="121"><span class="lineNum">     121 </span>            :                                 OTG_VERTICAL_INTERRUPT1_LINE_START, start_line);</a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 : }</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 : void optc1_setup_vertical_interrupt2(</span></a>
<a name="125"><span class="lineNum">     125 </span>            :                 struct timing_generator *optc,</a>
<a name="126"><span class="lineNum">     126 </span>            :                 uint32_t start_line)</a>
<a name="127"><span class="lineNum">     127 </span>            : {</a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         REG_SET(OTG_VERTICAL_INTERRUPT2_POSITION, 0,</span></a>
<a name="131"><span class="lineNum">     131 </span>            :                         OTG_VERTICAL_INTERRUPT2_LINE_START, start_line);</a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 : }</span></a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span>            : /**</a>
<a name="135"><span class="lineNum">     135 </span>            :  * program_timing_generator   used by mode timing set</a>
<a name="136"><span class="lineNum">     136 </span>            :  * Program CRTC Timing Registers - OTG_H_*, OTG_V_*, Pixel repetition.</a>
<a name="137"><span class="lineNum">     137 </span>            :  * Including SYNC. Call BIOS command table to program Timings.</a>
<a name="138"><span class="lineNum">     138 </span>            :  */</a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 : void optc1_program_timing(</span></a>
<a name="140"><span class="lineNum">     140 </span>            :         struct timing_generator *optc,</a>
<a name="141"><span class="lineNum">     141 </span>            :         const struct dc_crtc_timing *dc_crtc_timing,</a>
<a name="142"><span class="lineNum">     142 </span>            :         int vready_offset,</a>
<a name="143"><span class="lineNum">     143 </span>            :         int vstartup_start,</a>
<a name="144"><span class="lineNum">     144 </span>            :         int vupdate_offset,</a>
<a name="145"><span class="lineNum">     145 </span>            :         int vupdate_width,</a>
<a name="146"><span class="lineNum">     146 </span>            :         const enum signal_type signal,</a>
<a name="147"><span class="lineNum">     147 </span>            :         bool use_vbios)</a>
<a name="148"><span class="lineNum">     148 </span>            : {</a>
<a name="149"><span class="lineNum">     149 </span>            :         struct dc_crtc_timing patched_crtc_timing;</a>
<a name="150"><span class="lineNum">     150 </span>            :         uint32_t asic_blank_end;</a>
<a name="151"><span class="lineNum">     151 </span>            :         uint32_t asic_blank_start;</a>
<a name="152"><span class="lineNum">     152 </span>            :         uint32_t v_total;</a>
<a name="153"><span class="lineNum">     153 </span>            :         uint32_t v_sync_end;</a>
<a name="154"><span class="lineNum">     154 </span>            :         uint32_t h_sync_polarity, v_sync_polarity;</a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :         uint32_t start_point = 0;</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :         uint32_t field_num = 0;</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :         enum h_timing_div_mode h_div = H_TIMING_NO_DIV;</span></a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         optc1-&gt;signal = signal;</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :         optc1-&gt;vready_offset = vready_offset;</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :         optc1-&gt;vstartup_start = vstartup_start;</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         optc1-&gt;vupdate_offset = vupdate_offset;</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :         optc1-&gt;vupdate_width = vupdate_width;</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         patched_crtc_timing = *dc_crtc_timing;</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :         apply_front_porch_workaround(&amp;patched_crtc_timing);</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :         optc1-&gt;orginal_patched_timing = patched_crtc_timing;</span></a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            :         /* Load horizontal timing */</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            :         /* CRTC_H_TOTAL = vesa.h_total - 1 */</a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :         REG_SET(OTG_H_TOTAL, 0,</span></a>
<a name="174"><span class="lineNum">     174 </span>            :                         OTG_H_TOTAL,  patched_crtc_timing.h_total - 1);</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span>            :         /* h_sync_start = 0, h_sync_end = vesa.h_sync_width */</a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_H_SYNC_A,</span></a>
<a name="178"><span class="lineNum">     178 </span>            :                         OTG_H_SYNC_A_START, 0,</a>
<a name="179"><span class="lineNum">     179 </span>            :                         OTG_H_SYNC_A_END, patched_crtc_timing.h_sync_width);</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            :         /* blank_start = line end - front porch */</a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :         asic_blank_start = patched_crtc_timing.h_total -</span></a>
<a name="183"><span class="lineNum">     183 </span>            :                         patched_crtc_timing.h_front_porch;</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            :         /* blank_end = blank_start - active */</a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :         asic_blank_end = asic_blank_start -</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :                         patched_crtc_timing.h_border_right -</span></a>
<a name="188"><span class="lineNum">     188 </span>            :                         patched_crtc_timing.h_addressable -</a>
<a name="189"><span class="lineNum">     189 </span>            :                         patched_crtc_timing.h_border_left;</a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_H_BLANK_START_END,</span></a>
<a name="192"><span class="lineNum">     192 </span>            :                         OTG_H_BLANK_START, asic_blank_start,</a>
<a name="193"><span class="lineNum">     193 </span>            :                         OTG_H_BLANK_END, asic_blank_end);</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span>            :         /* h_sync polarity */</a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         h_sync_polarity = patched_crtc_timing.flags.HSYNC_POSITIVE_POLARITY ?</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :                         0 : 1;</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_H_SYNC_A_CNTL,</span></a>
<a name="200"><span class="lineNum">     200 </span>            :                         OTG_H_SYNC_A_POL, h_sync_polarity);</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :         v_total = patched_crtc_timing.v_total - 1;</span></a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         REG_SET(OTG_V_TOTAL, 0,</span></a>
<a name="205"><span class="lineNum">     205 </span>            :                         OTG_V_TOTAL, v_total);</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            :         /* In case of V_TOTAL_CONTROL is on, make sure OTG_V_TOTAL_MAX and</a>
<a name="208"><span class="lineNum">     208 </span>            :          * OTG_V_TOTAL_MIN are equal to V_TOTAL.</a>
<a name="209"><span class="lineNum">     209 </span>            :          */</a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :         REG_SET(OTG_V_TOTAL_MAX, 0,</span></a>
<a name="211"><span class="lineNum">     211 </span>            :                 OTG_V_TOTAL_MAX, v_total);</a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         REG_SET(OTG_V_TOTAL_MIN, 0,</span></a>
<a name="213"><span class="lineNum">     213 </span>            :                 OTG_V_TOTAL_MIN, v_total);</a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span>            :         /* v_sync_start = 0, v_sync_end = v_sync_width */</a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :         v_sync_end = patched_crtc_timing.v_sync_width;</span></a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_V_SYNC_A,</span></a>
<a name="219"><span class="lineNum">     219 </span>            :                         OTG_V_SYNC_A_START, 0,</a>
<a name="220"><span class="lineNum">     220 </span>            :                         OTG_V_SYNC_A_END, v_sync_end);</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            :         /* blank_start = frame end - front porch */</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         asic_blank_start = patched_crtc_timing.v_total -</span></a>
<a name="224"><span class="lineNum">     224 </span>            :                         patched_crtc_timing.v_front_porch;</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span>            :         /* blank_end = blank_start - active */</a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :         asic_blank_end = asic_blank_start -</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :                         patched_crtc_timing.v_border_bottom -</span></a>
<a name="229"><span class="lineNum">     229 </span>            :                         patched_crtc_timing.v_addressable -</a>
<a name="230"><span class="lineNum">     230 </span>            :                         patched_crtc_timing.v_border_top;</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_V_BLANK_START_END,</span></a>
<a name="233"><span class="lineNum">     233 </span>            :                         OTG_V_BLANK_START, asic_blank_start,</a>
<a name="234"><span class="lineNum">     234 </span>            :                         OTG_V_BLANK_END, asic_blank_end);</a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span>            :         /* v_sync polarity */</a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :         v_sync_polarity = patched_crtc_timing.flags.VSYNC_POSITIVE_POLARITY ?</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :                         0 : 1;</span></a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_V_SYNC_A_CNTL,</span></a>
<a name="241"><span class="lineNum">     241 </span>            :                 OTG_V_SYNC_A_POL, v_sync_polarity);</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :         if (optc1-&gt;signal == SIGNAL_TYPE_DISPLAY_PORT ||</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :                         optc1-&gt;signal == SIGNAL_TYPE_DISPLAY_PORT_MST ||</span></a>
<a name="245"><span class="lineNum">     245 </span>            :                         optc1-&gt;signal == SIGNAL_TYPE_EDP) {</a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 start_point = 1;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 if (patched_crtc_timing.flags.INTERLACE == 1)</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :                         field_num = 1;</span></a>
<a name="249"><span class="lineNum">     249 </span>            :         }</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span>            :         /* Interlace */</a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :         if (REG(OTG_INTERLACE_CONTROL)) {</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 if (patched_crtc_timing.flags.INTERLACE == 1)</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :                         REG_UPDATE(OTG_INTERLACE_CONTROL,</span></a>
<a name="255"><span class="lineNum">     255 </span>            :                                         OTG_INTERLACE_ENABLE, 1);</a>
<a name="256"><span class="lineNum">     256 </span>            :                 else</a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                         REG_UPDATE(OTG_INTERLACE_CONTROL,</span></a>
<a name="258"><span class="lineNum">     258 </span>            :                                         OTG_INTERLACE_ENABLE, 0);</a>
<a name="259"><span class="lineNum">     259 </span>            :         }</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span>            :         /* VTG enable set to 0 first VInit */</a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :         REG_UPDATE(CONTROL,</span></a>
<a name="263"><span class="lineNum">     263 </span>            :                         VTG0_ENABLE, 0);</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span>            :         /* original code is using VTG offset to address OTG reg, seems wrong */</a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_CONTROL,</span></a>
<a name="267"><span class="lineNum">     267 </span>            :                         OTG_START_POINT_CNTL, start_point,</a>
<a name="268"><span class="lineNum">     268 </span>            :                         OTG_FIELD_NUMBER_CNTL, field_num);</a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         optc-&gt;funcs-&gt;program_global_sync(optc,</span></a>
<a name="271"><span class="lineNum">     271 </span>            :                         vready_offset,</a>
<a name="272"><span class="lineNum">     272 </span>            :                         vstartup_start,</a>
<a name="273"><span class="lineNum">     273 </span>            :                         vupdate_offset,</a>
<a name="274"><span class="lineNum">     274 </span>            :                         vupdate_width);</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :         optc-&gt;funcs-&gt;set_vtg_params(optc, dc_crtc_timing, true);</span></a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            :         /* TODO</a>
<a name="279"><span class="lineNum">     279 </span>            :          * patched_crtc_timing.flags.HORZ_COUNT_BY_TWO == 1</a>
<a name="280"><span class="lineNum">     280 </span>            :          * program_horz_count_by_2</a>
<a name="281"><span class="lineNum">     281 </span>            :          * for DVI 30bpp mode, 0 otherwise</a>
<a name="282"><span class="lineNum">     282 </span>            :          * program_horz_count_by_2(optc, &amp;patched_crtc_timing);</a>
<a name="283"><span class="lineNum">     283 </span>            :          */</a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span>            :         /* Enable stereo - only when we need to pack 3D frame. Other types</a>
<a name="286"><span class="lineNum">     286 </span>            :          * of stereo handled in explicit call</a>
<a name="287"><span class="lineNum">     287 </span>            :          */</a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :         if (optc1_is_two_pixels_per_containter(&amp;patched_crtc_timing) || optc1-&gt;opp_count == 2)</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 h_div = H_TIMING_DIV_BY2;</span></a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         if (REG(OPTC_DATA_FORMAT_CONTROL) &amp;&amp; optc1-&gt;tg_mask-&gt;OPTC_DATA_FORMAT != 0) {</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 uint32_t data_fmt = 0;</span></a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 if (patched_crtc_timing.pixel_encoding == PIXEL_ENCODING_YCBCR422)</span></a>
<a name="296"><span class="lineNum">     296 </span>            :                         data_fmt = 1;</a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 else if (patched_crtc_timing.pixel_encoding == PIXEL_ENCODING_YCBCR420)</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :                         data_fmt = 2;</span></a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :                 REG_UPDATE(OPTC_DATA_FORMAT_CONTROL, OPTC_DATA_FORMAT, data_fmt);</span></a>
<a name="301"><span class="lineNum">     301 </span>            :         }</a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         if (optc1-&gt;tg_mask-&gt;OTG_H_TIMING_DIV_MODE != 0) {</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 if (optc1-&gt;opp_count == 4)</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :                         h_div = H_TIMING_DIV_BY4;</span></a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 REG_UPDATE(OTG_H_TIMING_CNTL,</span></a>
<a name="308"><span class="lineNum">     308 </span>            :                 OTG_H_TIMING_DIV_MODE, h_div);</a>
<a name="309"><span class="lineNum">     309 </span>            :         } else {</a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :                 REG_UPDATE(OTG_H_TIMING_CNTL,</span></a>
<a name="311"><span class="lineNum">     311 </span>            :                 OTG_H_TIMING_DIV_BY2, h_div);</a>
<a name="312"><span class="lineNum">     312 </span>            :         }</a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 : }</span></a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            : /**</a>
<a name="316"><span class="lineNum">     316 </span>            :  * optc1_set_vtg_params - Set Vertical Timing Generator (VTG) parameters</a>
<a name="317"><span class="lineNum">     317 </span>            :  *</a>
<a name="318"><span class="lineNum">     318 </span>            :  * @optc: timing_generator struct used to extract the optc parameters</a>
<a name="319"><span class="lineNum">     319 </span>            :  * @dc_crtc_timing: Timing parameters configured</a>
<a name="320"><span class="lineNum">     320 </span>            :  * @program_fp2: Boolean value indicating if FP2 will be programmed or not</a>
<a name="321"><span class="lineNum">     321 </span>            :  *</a>
<a name="322"><span class="lineNum">     322 </span>            :  * OTG is responsible for generating the global sync signals, including</a>
<a name="323"><span class="lineNum">     323 </span>            :  * vertical timing information for each HUBP in the dcfclk domain. Each VTG is</a>
<a name="324"><span class="lineNum">     324 </span>            :  * associated with one OTG that provides HUBP with vertical timing information</a>
<a name="325"><span class="lineNum">     325 </span>            :  * (i.e., there is 1:1 correspondence between OTG and VTG). This function is</a>
<a name="326"><span class="lineNum">     326 </span>            :  * responsible for setting the OTG parameters to the VTG during the pipe</a>
<a name="327"><span class="lineNum">     327 </span>            :  * programming.</a>
<a name="328"><span class="lineNum">     328 </span>            :  */</a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 : void optc1_set_vtg_params(struct timing_generator *optc,</span></a>
<a name="330"><span class="lineNum">     330 </span>            :                 const struct dc_crtc_timing *dc_crtc_timing, bool program_fp2)</a>
<a name="331"><span class="lineNum">     331 </span>            : {</a>
<a name="332"><span class="lineNum">     332 </span>            :         struct dc_crtc_timing patched_crtc_timing;</a>
<a name="333"><span class="lineNum">     333 </span>            :         uint32_t asic_blank_end;</a>
<a name="334"><span class="lineNum">     334 </span>            :         uint32_t v_init;</a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :         uint32_t v_fp2 = 0;</span></a>
<a name="336"><span class="lineNum">     336 </span>            :         int32_t vertical_line_start;</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :         patched_crtc_timing = *dc_crtc_timing;</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         apply_front_porch_workaround(&amp;patched_crtc_timing);</span></a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span>            :         /* VCOUNT_INIT is the start of blank */</a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         v_init = patched_crtc_timing.v_total - patched_crtc_timing.v_front_porch;</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            :         /* end of blank = v_init - active */</a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :         asic_blank_end = v_init -</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :                         patched_crtc_timing.v_border_bottom -</span></a>
<a name="349"><span class="lineNum">     349 </span>            :                         patched_crtc_timing.v_addressable -</a>
<a name="350"><span class="lineNum">     350 </span>            :                         patched_crtc_timing.v_border_top;</a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            :         /* if VSTARTUP is before VSYNC, FP2 is the offset, otherwise 0 */</a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :         vertical_line_start = asic_blank_end - optc1-&gt;vstartup_start + 1;</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :         if (vertical_line_start &lt; 0)</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 v_fp2 = -vertical_line_start;</span></a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span>            :         /* Interlace */</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         if (REG(OTG_INTERLACE_CONTROL)) {</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 if (patched_crtc_timing.flags.INTERLACE == 1) {</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :                         v_init = v_init / 2;</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :                         if ((optc1-&gt;vstartup_start/2)*2 &gt; asic_blank_end)</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :                                 v_fp2 = v_fp2 / 2;</span></a>
<a name="363"><span class="lineNum">     363 </span>            :                 }</a>
<a name="364"><span class="lineNum">     364 </span>            :         }</a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         if (program_fp2)</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(CONTROL,</span></a>
<a name="368"><span class="lineNum">     368 </span>            :                                 VTG0_FP2, v_fp2,</a>
<a name="369"><span class="lineNum">     369 </span>            :                                 VTG0_VCOUNT_INIT, v_init);</a>
<a name="370"><span class="lineNum">     370 </span>            :         else</a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 REG_UPDATE(CONTROL, VTG0_VCOUNT_INIT, v_init);</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 : }</span></a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 : void optc1_set_blank_data_double_buffer(struct timing_generator *optc, bool enable)</span></a>
<a name="375"><span class="lineNum">     375 </span>            : {</a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :         uint32_t blank_data_double_buffer_enable = enable ? 1 : 0;</span></a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_DOUBLE_BUFFER_CONTROL,</span></a>
<a name="381"><span class="lineNum">     381 </span>            :                         OTG_BLANK_DATA_DOUBLE_BUFFER_EN, blank_data_double_buffer_enable);</a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 : }</span></a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span>            : /**</a>
<a name="385"><span class="lineNum">     385 </span>            :  * optc1_set_timing_double_buffer() - DRR double buffering control</a>
<a name="386"><span class="lineNum">     386 </span>            :  *</a>
<a name="387"><span class="lineNum">     387 </span>            :  * Sets double buffer point for V_TOTAL, H_TOTAL, VTOTAL_MIN,</a>
<a name="388"><span class="lineNum">     388 </span>            :  * VTOTAL_MAX, VTOTAL_MIN_SEL and VTOTAL_MAX_SEL registers.</a>
<a name="389"><span class="lineNum">     389 </span>            :  *</a>
<a name="390"><span class="lineNum">     390 </span>            :  * Options: any time,  start of frame, dp start of frame (range timing)</a>
<a name="391"><span class="lineNum">     391 </span>            :  */</a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 : void optc1_set_timing_double_buffer(struct timing_generator *optc, bool enable)</span></a>
<a name="393"><span class="lineNum">     393 </span>            : {</a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :         uint32_t mode = enable ? 2 : 0;</span></a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_DOUBLE_BUFFER_CONTROL,</span></a>
<a name="398"><span class="lineNum">     398 </span>            :                    OTG_RANGE_TIMING_DBUF_UPDATE_MODE, mode);</a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 : }</span></a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span>            : /**</a>
<a name="402"><span class="lineNum">     402 </span>            :  * unblank_crtc</a>
<a name="403"><span class="lineNum">     403 </span>            :  * Call ASIC Control Object to UnBlank CRTC.</a>
<a name="404"><span class="lineNum">     404 </span>            :  */</a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 : static void optc1_unblank_crtc(struct timing_generator *optc)</span></a>
<a name="406"><span class="lineNum">     406 </span>            : {</a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_BLANK_CONTROL,</span></a>
<a name="410"><span class="lineNum">     410 </span>            :                         OTG_BLANK_DATA_EN, 0,</a>
<a name="411"><span class="lineNum">     411 </span>            :                         OTG_BLANK_DE_MODE, 0);</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span>            :         /* W/A for automated testing</a>
<a name="414"><span class="lineNum">     414 </span>            :          * Automated testing will fail underflow test as there</a>
<a name="415"><span class="lineNum">     415 </span>            :          * sporadic underflows which occur during the optc blank</a>
<a name="416"><span class="lineNum">     416 </span>            :          * sequence.  As a w/a, clear underflow on unblank.</a>
<a name="417"><span class="lineNum">     417 </span>            :          * This prevents the failure, but will not mask actual</a>
<a name="418"><span class="lineNum">     418 </span>            :          * underflow that affect real use cases.</a>
<a name="419"><span class="lineNum">     419 </span>            :          */</a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         optc1_clear_optc_underflow(optc);</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 : }</span></a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span>            : /**</a>
<a name="424"><span class="lineNum">     424 </span>            :  * blank_crtc</a>
<a name="425"><span class="lineNum">     425 </span>            :  * Call ASIC Control Object to Blank CRTC.</a>
<a name="426"><span class="lineNum">     426 </span>            :  */</a>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 : static void optc1_blank_crtc(struct timing_generator *optc)</span></a>
<a name="429"><span class="lineNum">     429 </span>            : {</a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_BLANK_CONTROL,</span></a>
<a name="433"><span class="lineNum">     433 </span>            :                         OTG_BLANK_DATA_EN, 1,</a>
<a name="434"><span class="lineNum">     434 </span>            :                         OTG_BLANK_DE_MODE, 0);</a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :         optc1_set_blank_data_double_buffer(optc, false);</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 : }</span></a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 : void optc1_set_blank(struct timing_generator *optc,</span></a>
<a name="440"><span class="lineNum">     440 </span>            :                 bool enable_blanking)</a>
<a name="441"><span class="lineNum">     441 </span>            : {</a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :         if (enable_blanking)</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 optc1_blank_crtc(optc);</span></a>
<a name="444"><span class="lineNum">     444 </span>            :         else</a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 optc1_unblank_crtc(optc);</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 : }</span></a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 : bool optc1_is_blanked(struct timing_generator *optc)</span></a>
<a name="449"><span class="lineNum">     449 </span>            : {</a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="451"><span class="lineNum">     451 </span>            :         uint32_t blank_en;</a>
<a name="452"><span class="lineNum">     452 </span>            :         uint32_t blank_state;</a>
<a name="453"><span class="lineNum">     453 </span>            : </a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_BLANK_CONTROL,</span></a>
<a name="455"><span class="lineNum">     455 </span>            :                         OTG_BLANK_DATA_EN, &amp;blank_en,</a>
<a name="456"><span class="lineNum">     456 </span>            :                         OTG_CURRENT_BLANK_STATE, &amp;blank_state);</a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :         return blank_en &amp;&amp; blank_state;</span></a>
<a name="459"><span class="lineNum">     459 </span>            : }</a>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 : void optc1_enable_optc_clock(struct timing_generator *optc, bool enable)</span></a>
<a name="462"><span class="lineNum">     462 </span>            : {</a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="464"><span class="lineNum">     464 </span>            : </a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(OPTC_INPUT_CLOCK_CONTROL,</span></a>
<a name="467"><span class="lineNum">     467 </span>            :                                 OPTC_INPUT_CLK_EN, 1,</a>
<a name="468"><span class="lineNum">     468 </span>            :                                 OPTC_INPUT_CLK_GATE_DIS, 1);</a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :                 REG_WAIT(OPTC_INPUT_CLOCK_CONTROL,</span></a>
<a name="471"><span class="lineNum">     471 </span>            :                                 OPTC_INPUT_CLK_ON, 1,</a>
<a name="472"><span class="lineNum">     472 </span>            :                                 1, 1000);</a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            :                 /* Enable clock */</a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(OTG_CLOCK_CONTROL,</span></a>
<a name="476"><span class="lineNum">     476 </span>            :                                 OTG_CLOCK_EN, 1,</a>
<a name="477"><span class="lineNum">     477 </span>            :                                 OTG_CLOCK_GATE_DIS, 1);</a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :                 REG_WAIT(OTG_CLOCK_CONTROL,</span></a>
<a name="479"><span class="lineNum">     479 </span>            :                                 OTG_CLOCK_ON, 1,</a>
<a name="480"><span class="lineNum">     480 </span>            :                                 1, 1000);</a>
<a name="481"><span class="lineNum">     481 </span>            :         } else  {</a>
<a name="482"><span class="lineNum">     482 </span>            : </a>
<a name="483"><span class="lineNum">     483 </span>            :                 //last chance to clear underflow, otherwise, it will always there due to clock is off.</a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :                 if (optc-&gt;funcs-&gt;is_optc_underflow_occurred(optc) == true)</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :                         optc-&gt;funcs-&gt;clear_optc_underflow(optc);</span></a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(OTG_CLOCK_CONTROL,</span></a>
<a name="488"><span class="lineNum">     488 </span>            :                                 OTG_CLOCK_GATE_DIS, 0,</a>
<a name="489"><span class="lineNum">     489 </span>            :                                 OTG_CLOCK_EN, 0);</a>
<a name="490"><span class="lineNum">     490 </span>            : </a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(OPTC_INPUT_CLOCK_CONTROL,</span></a>
<a name="492"><span class="lineNum">     492 </span>            :                                 OPTC_INPUT_CLK_GATE_DIS, 0,</a>
<a name="493"><span class="lineNum">     493 </span>            :                                 OPTC_INPUT_CLK_EN, 0);</a>
<a name="494"><span class="lineNum">     494 </span>            :         }</a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 : }</span></a>
<a name="496"><span class="lineNum">     496 </span>            : </a>
<a name="497"><span class="lineNum">     497 </span>            : /**</a>
<a name="498"><span class="lineNum">     498 </span>            :  * Enable CRTC</a>
<a name="499"><span class="lineNum">     499 </span>            :  * Enable CRTC - call ASIC Control Object to enable Timing generator.</a>
<a name="500"><span class="lineNum">     500 </span>            :  */</a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 : static bool optc1_enable_crtc(struct timing_generator *optc)</span></a>
<a name="502"><span class="lineNum">     502 </span>            : {</a>
<a name="503"><span class="lineNum">     503 </span>            :         /* TODO FPGA wait for answer</a>
<a name="504"><span class="lineNum">     504 </span>            :          * OTG_MASTER_UPDATE_MODE != CRTC_MASTER_UPDATE_MODE</a>
<a name="505"><span class="lineNum">     505 </span>            :          * OTG_MASTER_UPDATE_LOCK != CRTC_MASTER_UPDATE_LOCK</a>
<a name="506"><span class="lineNum">     506 </span>            :          */</a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span>            :         /* opp instance for OTG. For DCN1.0, ODM is remoed.</a>
<a name="510"><span class="lineNum">     510 </span>            :          * OPP and OPTC should 1:1 mapping</a>
<a name="511"><span class="lineNum">     511 </span>            :          */</a>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 :         REG_UPDATE(OPTC_DATA_SOURCE_SELECT,</span></a>
<a name="513"><span class="lineNum">     513 </span>            :                         OPTC_SRC_SEL, optc-&gt;inst);</a>
<a name="514"><span class="lineNum">     514 </span>            : </a>
<a name="515"><span class="lineNum">     515 </span>            :         /* VTG enable first is for HW workaround */</a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         REG_UPDATE(CONTROL,</span></a>
<a name="517"><span class="lineNum">     517 </span>            :                         VTG0_ENABLE, 1);</a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :         REG_SEQ_START();</span></a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span>            :         /* Enable CRTC */</a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_CONTROL,</span></a>
<a name="523"><span class="lineNum">     523 </span>            :                         OTG_DISABLE_POINT_CNTL, 3,</a>
<a name="524"><span class="lineNum">     524 </span>            :                         OTG_MASTER_EN, 1);</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 :         REG_SEQ_SUBMIT();</span></a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :         REG_SEQ_WAIT_DONE();</span></a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="530"><span class="lineNum">     530 </span>            : }</a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span>            : /* disable_crtc - call ASIC Control Object to disable Timing generator. */</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 : bool optc1_disable_crtc(struct timing_generator *optc)</span></a>
<a name="534"><span class="lineNum">     534 </span>            : {</a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="536"><span class="lineNum">     536 </span>            : </a>
<a name="537"><span class="lineNum">     537 </span>            :         /* disable otg request until end of the first line</a>
<a name="538"><span class="lineNum">     538 </span>            :          * in the vertical blank region</a>
<a name="539"><span class="lineNum">     539 </span>            :          */</a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_CONTROL,</span></a>
<a name="541"><span class="lineNum">     541 </span>            :                         OTG_DISABLE_POINT_CNTL, 3,</a>
<a name="542"><span class="lineNum">     542 </span>            :                         OTG_MASTER_EN, 0);</a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :         REG_UPDATE(CONTROL,</span></a>
<a name="545"><span class="lineNum">     545 </span>            :                         VTG0_ENABLE, 0);</a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span>            :         /* CRTC disabled, so disable  clock. */</a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :         REG_WAIT(OTG_CLOCK_CONTROL,</span></a>
<a name="549"><span class="lineNum">     549 </span>            :                         OTG_BUSY, 0,</a>
<a name="550"><span class="lineNum">     550 </span>            :                         1, 100000);</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="553"><span class="lineNum">     553 </span>            : }</a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span>            : </a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 : void optc1_program_blank_color(</span></a>
<a name="557"><span class="lineNum">     557 </span>            :                 struct timing_generator *optc,</a>
<a name="558"><span class="lineNum">     558 </span>            :                 const struct tg_color *black_color)</a>
<a name="559"><span class="lineNum">     559 </span>            : {</a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="561"><span class="lineNum">     561 </span>            : </a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         REG_SET_3(OTG_BLACK_COLOR, 0,</span></a>
<a name="563"><span class="lineNum">     563 </span>            :                         OTG_BLACK_COLOR_B_CB, black_color-&gt;color_b_cb,</a>
<a name="564"><span class="lineNum">     564 </span>            :                         OTG_BLACK_COLOR_G_Y, black_color-&gt;color_g_y,</a>
<a name="565"><span class="lineNum">     565 </span>            :                         OTG_BLACK_COLOR_R_CR, black_color-&gt;color_r_cr);</a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 : }</span></a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 : bool optc1_validate_timing(</span></a>
<a name="569"><span class="lineNum">     569 </span>            :         struct timing_generator *optc,</a>
<a name="570"><span class="lineNum">     570 </span>            :         const struct dc_crtc_timing *timing)</a>
<a name="571"><span class="lineNum">     571 </span>            : {</a>
<a name="572"><span class="lineNum">     572 </span>            :         uint32_t v_blank;</a>
<a name="573"><span class="lineNum">     573 </span>            :         uint32_t h_blank;</a>
<a name="574"><span class="lineNum">     574 </span>            :         uint32_t min_v_blank;</a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="576"><span class="lineNum">     576 </span>            : </a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :         ASSERT(timing != NULL);</span></a>
<a name="578"><span class="lineNum">     578 </span>            : </a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :         v_blank = (timing-&gt;v_total - timing-&gt;v_addressable -</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :                                         timing-&gt;v_border_top - timing-&gt;v_border_bottom);</span></a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 :         h_blank = (timing-&gt;h_total - timing-&gt;h_addressable -</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 timing-&gt;h_border_right -</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 :                 timing-&gt;h_border_left);</span></a>
<a name="585"><span class="lineNum">     585 </span>            : </a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :         if (timing-&gt;timing_3d_format != TIMING_3D_FORMAT_NONE &amp;&amp;</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :                 timing-&gt;timing_3d_format != TIMING_3D_FORMAT_HW_FRAME_PACKING &amp;&amp;</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 timing-&gt;timing_3d_format != TIMING_3D_FORMAT_TOP_AND_BOTTOM &amp;&amp;</span></a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :                 timing-&gt;timing_3d_format != TIMING_3D_FORMAT_SIDE_BY_SIDE &amp;&amp;</span></a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :                 timing-&gt;timing_3d_format != TIMING_3D_FORMAT_FRAME_ALTERNATE &amp;&amp;</span></a>
<a name="591"><span class="lineNum">     591 </span>            :                 timing-&gt;timing_3d_format != TIMING_3D_FORMAT_INBAND_FA)</a>
<a name="592"><span class="lineNum">     592 </span>            :                 return false;</a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span>            :         /* Temporarily blocking interlacing mode until it's supported */</a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :         if (timing-&gt;flags.INTERLACE == 1)</span></a>
<a name="596"><span class="lineNum">     596 </span>            :                 return false;</a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span>            :         /* Check maximum number of pixels supported by Timing Generator</a>
<a name="599"><span class="lineNum">     599 </span>            :          * (Currently will never fail, in order to fail needs display which</a>
<a name="600"><span class="lineNum">     600 </span>            :          * needs more than 8192 horizontal and</a>
<a name="601"><span class="lineNum">     601 </span>            :          * more than 8192 vertical total pixels)</a>
<a name="602"><span class="lineNum">     602 </span>            :          */</a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :         if (timing-&gt;h_total &gt; optc1-&gt;max_h_total ||</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 timing-&gt;v_total &gt; optc1-&gt;max_v_total)</span></a>
<a name="605"><span class="lineNum">     605 </span>            :                 return false;</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span>            : </a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :         if (h_blank &lt; optc1-&gt;min_h_blank)</span></a>
<a name="609"><span class="lineNum">     609 </span>            :                 return false;</a>
<a name="610"><span class="lineNum">     610 </span>            : </a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :         if (timing-&gt;h_sync_width  &lt; optc1-&gt;min_h_sync_width ||</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :                  timing-&gt;v_sync_width  &lt; optc1-&gt;min_v_sync_width)</span></a>
<a name="613"><span class="lineNum">     613 </span>            :                 return false;</a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 :         min_v_blank = timing-&gt;flags.INTERLACE?optc1-&gt;min_v_blank_interlace:optc1-&gt;min_v_blank;</span></a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span><span class="lineNoCov">          0 :         if (v_blank &lt; min_v_blank)</span></a>
<a name="618"><span class="lineNum">     618 </span>            :                 return false;</a>
<a name="619"><span class="lineNum">     619 </span>            : </a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span>            : }</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            : /*</a>
<a name="625"><span class="lineNum">     625 </span>            :  * get_vblank_counter</a>
<a name="626"><span class="lineNum">     626 </span>            :  *</a>
<a name="627"><span class="lineNum">     627 </span>            :  * @brief</a>
<a name="628"><span class="lineNum">     628 </span>            :  * Get counter for vertical blanks. use register CRTC_STATUS_FRAME_COUNT which</a>
<a name="629"><span class="lineNum">     629 </span>            :  * holds the counter of frames.</a>
<a name="630"><span class="lineNum">     630 </span>            :  *</a>
<a name="631"><span class="lineNum">     631 </span>            :  * @param</a>
<a name="632"><span class="lineNum">     632 </span>            :  * struct timing_generator *optc - [in] timing generator which controls the</a>
<a name="633"><span class="lineNum">     633 </span>            :  * desired CRTC</a>
<a name="634"><span class="lineNum">     634 </span>            :  *</a>
<a name="635"><span class="lineNum">     635 </span>            :  * @return</a>
<a name="636"><span class="lineNum">     636 </span>            :  * Counter of frames, which should equal to number of vblanks.</a>
<a name="637"><span class="lineNum">     637 </span>            :  */</a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 : uint32_t optc1_get_vblank_counter(struct timing_generator *optc)</span></a>
<a name="639"><span class="lineNum">     639 </span>            : {</a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="641"><span class="lineNum">     641 </span>            :         uint32_t frame_count;</a>
<a name="642"><span class="lineNum">     642 </span>            : </a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         REG_GET(OTG_STATUS_FRAME_COUNT,</span></a>
<a name="644"><span class="lineNum">     644 </span>            :                 OTG_FRAME_COUNT, &amp;frame_count);</a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :         return frame_count;</span></a>
<a name="647"><span class="lineNum">     647 </span>            : }</a>
<a name="648"><span class="lineNum">     648 </span>            : </a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 : void optc1_lock(struct timing_generator *optc)</span></a>
<a name="650"><span class="lineNum">     650 </span>            : {</a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :         uint32_t regval = 0;</span></a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :         regval = REG_READ(OTG_CONTROL);</span></a>
<a name="655"><span class="lineNum">     655 </span>            : </a>
<a name="656"><span class="lineNum">     656 </span>            :         /* otg is not running, do not need to be locked */</a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         if ((regval &amp; 0x1) == 0x0)</span></a>
<a name="658"><span class="lineNum">     658 </span>            :                 return;</a>
<a name="659"><span class="lineNum">     659 </span>            : </a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         REG_SET(OTG_GLOBAL_CONTROL0, 0,</span></a>
<a name="661"><span class="lineNum">     661 </span>            :                         OTG_MASTER_UPDATE_LOCK_SEL, optc-&gt;inst);</a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MASTER_UPDATE_LOCK, 0,</span></a>
<a name="663"><span class="lineNum">     663 </span>            :                         OTG_MASTER_UPDATE_LOCK, 1);</a>
<a name="664"><span class="lineNum">     664 </span>            : </a>
<a name="665"><span class="lineNum">     665 </span>            :         /* Should be fast, status does not update on maximus */</a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :         if (optc-&gt;ctx-&gt;dce_environment != DCE_ENV_FPGA_MAXIMUS) {</span></a>
<a name="667"><span class="lineNum">     667 </span>            : </a>
<a name="668"><span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 REG_WAIT(OTG_MASTER_UPDATE_LOCK,</span></a>
<a name="669"><span class="lineNum">     669 </span>            :                                 UPDATE_LOCK_STATUS, 1,</a>
<a name="670"><span class="lineNum">     670 </span>            :                                 1, 10);</a>
<a name="671"><span class="lineNum">     671 </span>            :         }</a>
<a name="672"><span class="lineNum">     672 </span>            : }</a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 : void optc1_unlock(struct timing_generator *optc)</span></a>
<a name="675"><span class="lineNum">     675 </span>            : {</a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MASTER_UPDATE_LOCK, 0,</span></a>
<a name="679"><span class="lineNum">     679 </span>            :                         OTG_MASTER_UPDATE_LOCK, 0);</a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 : }</span></a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 : bool optc1_is_locked(struct timing_generator *optc)</span></a>
<a name="683"><span class="lineNum">     683 </span>            : {</a>
<a name="684"><span class="lineNum">     684 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="685"><span class="lineNum">     685 </span>            :         uint32_t locked;</a>
<a name="686"><span class="lineNum">     686 </span>            : </a>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :         REG_GET(OTG_MASTER_UPDATE_LOCK, UPDATE_LOCK_STATUS, &amp;locked);</span></a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :         return (locked == 1);</span></a>
<a name="690"><span class="lineNum">     690 </span>            : }</a>
<a name="691"><span class="lineNum">     691 </span>            : </a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 : void optc1_get_position(struct timing_generator *optc,</span></a>
<a name="693"><span class="lineNum">     693 </span>            :                 struct crtc_position *position)</a>
<a name="694"><span class="lineNum">     694 </span>            : {</a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="696"><span class="lineNum">     696 </span>            : </a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_STATUS_POSITION,</span></a>
<a name="698"><span class="lineNum">     698 </span>            :                         OTG_HORZ_COUNT, &amp;position-&gt;horizontal_count,</a>
<a name="699"><span class="lineNum">     699 </span>            :                         OTG_VERT_COUNT, &amp;position-&gt;vertical_count);</a>
<a name="700"><span class="lineNum">     700 </span>            : </a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :         REG_GET(OTG_NOM_VERT_POSITION,</span></a>
<a name="702"><span class="lineNum">     702 </span>            :                         OTG_VERT_COUNT_NOM, &amp;position-&gt;nominal_vcount);</a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 : }</span></a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 : bool optc1_is_counter_moving(struct timing_generator *optc)</span></a>
<a name="706"><span class="lineNum">     706 </span>            : {</a>
<a name="707"><span class="lineNum">     707 </span>            :         struct crtc_position position1, position2;</a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :         optc-&gt;funcs-&gt;get_position(optc, &amp;position1);</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :         optc-&gt;funcs-&gt;get_position(optc, &amp;position2);</span></a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :         if (position1.horizontal_count == position2.horizontal_count &amp;&amp;</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :                 position1.vertical_count == position2.vertical_count)</span></a>
<a name="714"><span class="lineNum">     714 </span>            :                 return false;</a>
<a name="715"><span class="lineNum">     715 </span>            :         else</a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :                 return true;</span></a>
<a name="717"><span class="lineNum">     717 </span>            : }</a>
<a name="718"><span class="lineNum">     718 </span>            : </a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 : bool optc1_did_triggered_reset_occur(</span></a>
<a name="720"><span class="lineNum">     720 </span>            :         struct timing_generator *optc)</a>
<a name="721"><span class="lineNum">     721 </span>            : {</a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="723"><span class="lineNum">     723 </span>            :         uint32_t occurred_force, occurred_vsync;</a>
<a name="724"><span class="lineNum">     724 </span>            : </a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         REG_GET(OTG_FORCE_COUNT_NOW_CNTL,</span></a>
<a name="726"><span class="lineNum">     726 </span>            :                 OTG_FORCE_COUNT_NOW_OCCURRED, &amp;occurred_force);</a>
<a name="727"><span class="lineNum">     727 </span>            : </a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :         REG_GET(OTG_VERT_SYNC_CONTROL,</span></a>
<a name="729"><span class="lineNum">     729 </span>            :                 OTG_FORCE_VSYNC_NEXT_LINE_OCCURRED, &amp;occurred_vsync);</a>
<a name="730"><span class="lineNum">     730 </span>            : </a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :         return occurred_vsync != 0 || occurred_force != 0;</span></a>
<a name="732"><span class="lineNum">     732 </span>            : }</a>
<a name="733"><span class="lineNum">     733 </span>            : </a>
<a name="734"><span class="lineNum">     734 </span><span class="lineNoCov">          0 : void optc1_disable_reset_trigger(struct timing_generator *optc)</span></a>
<a name="735"><span class="lineNum">     735 </span>            : {</a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="737"><span class="lineNum">     737 </span>            : </a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :         REG_WRITE(OTG_TRIGA_CNTL, 0);</span></a>
<a name="739"><span class="lineNum">     739 </span>            : </a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :         REG_SET(OTG_FORCE_COUNT_NOW_CNTL, 0,</span></a>
<a name="741"><span class="lineNum">     741 </span>            :                 OTG_FORCE_COUNT_NOW_CLEAR, 1);</a>
<a name="742"><span class="lineNum">     742 </span>            : </a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :         REG_SET(OTG_VERT_SYNC_CONTROL, 0,</span></a>
<a name="744"><span class="lineNum">     744 </span>            :                 OTG_FORCE_VSYNC_NEXT_LINE_CLEAR, 1);</a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 : }</span></a>
<a name="746"><span class="lineNum">     746 </span>            : </a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 : void optc1_enable_reset_trigger(struct timing_generator *optc, int source_tg_inst)</span></a>
<a name="748"><span class="lineNum">     748 </span>            : {</a>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="750"><span class="lineNum">     750 </span>            :         uint32_t falling_edge;</a>
<a name="751"><span class="lineNum">     751 </span>            : </a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         REG_GET(OTG_V_SYNC_A_CNTL,</span></a>
<a name="753"><span class="lineNum">     753 </span>            :                         OTG_V_SYNC_A_POL, &amp;falling_edge);</a>
<a name="754"><span class="lineNum">     754 </span>            : </a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :         if (falling_edge)</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 REG_SET_3(OTG_TRIGA_CNTL, 0,</span></a>
<a name="757"><span class="lineNum">     757 </span>            :                                 /* vsync signal from selected OTG pipe based</a>
<a name="758"><span class="lineNum">     758 </span>            :                                  * on OTG_TRIG_SOURCE_PIPE_SELECT setting</a>
<a name="759"><span class="lineNum">     759 </span>            :                                  */</a>
<a name="760"><span class="lineNum">     760 </span>            :                                 OTG_TRIGA_SOURCE_SELECT, 20,</a>
<a name="761"><span class="lineNum">     761 </span>            :                                 OTG_TRIGA_SOURCE_PIPE_SELECT, source_tg_inst,</a>
<a name="762"><span class="lineNum">     762 </span>            :                                 /* always detect falling edge */</a>
<a name="763"><span class="lineNum">     763 </span>            :                                 OTG_TRIGA_FALLING_EDGE_DETECT_CNTL, 1);</a>
<a name="764"><span class="lineNum">     764 </span>            :         else</a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :                 REG_SET_3(OTG_TRIGA_CNTL, 0,</span></a>
<a name="766"><span class="lineNum">     766 </span>            :                                 /* vsync signal from selected OTG pipe based</a>
<a name="767"><span class="lineNum">     767 </span>            :                                  * on OTG_TRIG_SOURCE_PIPE_SELECT setting</a>
<a name="768"><span class="lineNum">     768 </span>            :                                  */</a>
<a name="769"><span class="lineNum">     769 </span>            :                                 OTG_TRIGA_SOURCE_SELECT, 20,</a>
<a name="770"><span class="lineNum">     770 </span>            :                                 OTG_TRIGA_SOURCE_PIPE_SELECT, source_tg_inst,</a>
<a name="771"><span class="lineNum">     771 </span>            :                                 /* always detect rising edge */</a>
<a name="772"><span class="lineNum">     772 </span>            :                                 OTG_TRIGA_RISING_EDGE_DETECT_CNTL, 1);</a>
<a name="773"><span class="lineNum">     773 </span>            : </a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :         REG_SET(OTG_FORCE_COUNT_NOW_CNTL, 0,</span></a>
<a name="775"><span class="lineNum">     775 </span>            :                         /* force H count to H_TOTAL and V count to V_TOTAL in</a>
<a name="776"><span class="lineNum">     776 </span>            :                          * progressive mode and V_TOTAL-1 in interlaced mode</a>
<a name="777"><span class="lineNum">     777 </span>            :                          */</a>
<a name="778"><span class="lineNum">     778 </span>            :                         OTG_FORCE_COUNT_NOW_MODE, 2);</a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 : }</span></a>
<a name="780"><span class="lineNum">     780 </span>            : </a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 : void optc1_enable_crtc_reset(</span></a>
<a name="782"><span class="lineNum">     782 </span>            :                 struct timing_generator *optc,</a>
<a name="783"><span class="lineNum">     783 </span>            :                 int source_tg_inst,</a>
<a name="784"><span class="lineNum">     784 </span>            :                 struct crtc_trigger_info *crtc_tp)</a>
<a name="785"><span class="lineNum">     785 </span>            : {</a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         uint32_t falling_edge = 0;</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :         uint32_t rising_edge = 0;</span></a>
<a name="789"><span class="lineNum">     789 </span>            : </a>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :         switch (crtc_tp-&gt;event) {</span></a>
<a name="791"><span class="lineNum">     791 </span>            : </a>
<a name="792"><span class="lineNum">     792 </span>            :         case CRTC_EVENT_VSYNC_RISING:</a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :                 rising_edge = 1;</span></a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="795"><span class="lineNum">     795 </span>            : </a>
<a name="796"><span class="lineNum">     796 </span>            :         case CRTC_EVENT_VSYNC_FALLING:</a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 :                 falling_edge = 1;</span></a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="799"><span class="lineNum">     799 </span>            :         }</a>
<a name="800"><span class="lineNum">     800 </span>            : </a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :         REG_SET_4(OTG_TRIGA_CNTL, 0,</span></a>
<a name="802"><span class="lineNum">     802 </span>            :                  /* vsync signal from selected OTG pipe based</a>
<a name="803"><span class="lineNum">     803 </span>            :                   * on OTG_TRIG_SOURCE_PIPE_SELECT setting</a>
<a name="804"><span class="lineNum">     804 </span>            :                   */</a>
<a name="805"><span class="lineNum">     805 </span>            :                   OTG_TRIGA_SOURCE_SELECT, 20,</a>
<a name="806"><span class="lineNum">     806 </span>            :                   OTG_TRIGA_SOURCE_PIPE_SELECT, source_tg_inst,</a>
<a name="807"><span class="lineNum">     807 </span>            :                   /* always detect falling edge */</a>
<a name="808"><span class="lineNum">     808 </span>            :                   OTG_TRIGA_RISING_EDGE_DETECT_CNTL, rising_edge,</a>
<a name="809"><span class="lineNum">     809 </span>            :                   OTG_TRIGA_FALLING_EDGE_DETECT_CNTL, falling_edge);</a>
<a name="810"><span class="lineNum">     810 </span>            : </a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :         switch (crtc_tp-&gt;delay) {</span></a>
<a name="812"><span class="lineNum">     812 </span>            :         case TRIGGER_DELAY_NEXT_LINE:</a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_VERT_SYNC_CONTROL, 0,</span></a>
<a name="814"><span class="lineNum">     814 </span>            :                                 OTG_AUTO_FORCE_VSYNC_MODE, 1);</a>
<a name="815"><span class="lineNum">     815 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="816"><span class="lineNum">     816 </span>            :         case TRIGGER_DELAY_NEXT_PIXEL:</a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_FORCE_COUNT_NOW_CNTL, 0,</span></a>
<a name="818"><span class="lineNum">     818 </span>            :                         /* force H count to H_TOTAL and V count to V_TOTAL in</a>
<a name="819"><span class="lineNum">     819 </span>            :                          * progressive mode and V_TOTAL-1 in interlaced mode</a>
<a name="820"><span class="lineNum">     820 </span>            :                          */</a>
<a name="821"><span class="lineNum">     821 </span>            :                         OTG_FORCE_COUNT_NOW_MODE, 2);</a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="823"><span class="lineNum">     823 </span>            :         }</a>
<a name="824"><span class="lineNum">     824 </span><span class="lineNoCov">          0 : }</span></a>
<a name="825"><span class="lineNum">     825 </span>            : </a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 : void optc1_wait_for_state(struct timing_generator *optc,</span></a>
<a name="827"><span class="lineNum">     827 </span>            :                 enum crtc_state state)</a>
<a name="828"><span class="lineNum">     828 </span>            : {</a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="830"><span class="lineNum">     830 </span>            : </a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="832"><span class="lineNum">     832 </span>            :         case CRTC_STATE_VBLANK:</a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :                 REG_WAIT(OTG_STATUS,</span></a>
<a name="834"><span class="lineNum">     834 </span>            :                                 OTG_V_BLANK, 1,</a>
<a name="835"><span class="lineNum">     835 </span>            :                                 1, 100000); /* 1 vupdate at 10hz */</a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="837"><span class="lineNum">     837 </span>            : </a>
<a name="838"><span class="lineNum">     838 </span>            :         case CRTC_STATE_VACTIVE:</a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :                 REG_WAIT(OTG_STATUS,</span></a>
<a name="840"><span class="lineNum">     840 </span>            :                                 OTG_V_ACTIVE_DISP, 1,</a>
<a name="841"><span class="lineNum">     841 </span>            :                                 1, 100000); /* 1 vupdate at 10hz */</a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="843"><span class="lineNum">     843 </span>            : </a>
<a name="844"><span class="lineNum">     844 </span>            :         default:</a>
<a name="845"><span class="lineNum">     845 </span>            :                 break;</a>
<a name="846"><span class="lineNum">     846 </span>            :         }</a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 : }</span></a>
<a name="848"><span class="lineNum">     848 </span>            : </a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 : void optc1_set_early_control(</span></a>
<a name="850"><span class="lineNum">     850 </span>            :         struct timing_generator *optc,</a>
<a name="851"><span class="lineNum">     851 </span>            :         uint32_t early_cntl)</a>
<a name="852"><span class="lineNum">     852 </span>            : {</a>
<a name="853"><span class="lineNum">     853 </span>            :         /* asic design change, do not need this control</a>
<a name="854"><span class="lineNum">     854 </span>            :          * empty for share caller logic</a>
<a name="855"><span class="lineNum">     855 </span>            :          */</a>
<a name="856"><span class="lineNum">     856 </span><span class="lineNoCov">          0 : }</span></a>
<a name="857"><span class="lineNum">     857 </span>            : </a>
<a name="858"><span class="lineNum">     858 </span>            : </a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 : void optc1_set_static_screen_control(</span></a>
<a name="860"><span class="lineNum">     860 </span>            :         struct timing_generator *optc,</a>
<a name="861"><span class="lineNum">     861 </span>            :         uint32_t event_triggers,</a>
<a name="862"><span class="lineNum">     862 </span>            :         uint32_t num_frames)</a>
<a name="863"><span class="lineNum">     863 </span>            : {</a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="865"><span class="lineNum">     865 </span>            : </a>
<a name="866"><span class="lineNum">     866 </span>            :         // By register spec, it only takes 8 bit value</a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :         if (num_frames &gt; 0xFF)</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :                 num_frames = 0xFF;</span></a>
<a name="869"><span class="lineNum">     869 </span>            : </a>
<a name="870"><span class="lineNum">     870 </span>            :         /* Bit 8 is no longer applicable in RV for PSR case,</a>
<a name="871"><span class="lineNum">     871 </span>            :          * set bit 8 to 0 if given</a>
<a name="872"><span class="lineNum">     872 </span>            :          */</a>
<a name="873"><span class="lineNum">     873 </span><span class="lineNoCov">          0 :         if ((event_triggers &amp; STATIC_SCREEN_EVENT_MASK_RANGETIMING_DOUBLE_BUFFER_UPDATE_EN)</span></a>
<a name="874"><span class="lineNum">     874 </span>            :                         != 0)</a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 event_triggers = event_triggers &amp;</span></a>
<a name="876"><span class="lineNum">     876 </span>            :                 ~STATIC_SCREEN_EVENT_MASK_RANGETIMING_DOUBLE_BUFFER_UPDATE_EN;</a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 :         REG_SET_2(OTG_STATIC_SCREEN_CONTROL, 0,</span></a>
<a name="879"><span class="lineNum">     879 </span>            :                         OTG_STATIC_SCREEN_EVENT_MASK, event_triggers,</a>
<a name="880"><span class="lineNum">     880 </span>            :                         OTG_STATIC_SCREEN_FRAME_COUNT, num_frames);</a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 : }</span></a>
<a name="882"><span class="lineNum">     882 </span>            : </a>
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 : static void optc1_setup_manual_trigger(struct timing_generator *optc)</span></a>
<a name="884"><span class="lineNum">     884 </span>            : {</a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="886"><span class="lineNum">     886 </span>            : </a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :         REG_SET(OTG_GLOBAL_CONTROL2, 0,</span></a>
<a name="888"><span class="lineNum">     888 </span>            :                         MANUAL_FLOW_CONTROL_SEL, optc-&gt;inst);</a>
<a name="889"><span class="lineNum">     889 </span>            : </a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 :         REG_SET_8(OTG_TRIGA_CNTL, 0,</span></a>
<a name="891"><span class="lineNum">     891 </span>            :                         OTG_TRIGA_SOURCE_SELECT, 22,</a>
<a name="892"><span class="lineNum">     892 </span>            :                         OTG_TRIGA_SOURCE_PIPE_SELECT, optc-&gt;inst,</a>
<a name="893"><span class="lineNum">     893 </span>            :                         OTG_TRIGA_RISING_EDGE_DETECT_CNTL, 1,</a>
<a name="894"><span class="lineNum">     894 </span>            :                         OTG_TRIGA_FALLING_EDGE_DETECT_CNTL, 0,</a>
<a name="895"><span class="lineNum">     895 </span>            :                         OTG_TRIGA_POLARITY_SELECT, 0,</a>
<a name="896"><span class="lineNum">     896 </span>            :                         OTG_TRIGA_FREQUENCY_SELECT, 0,</a>
<a name="897"><span class="lineNum">     897 </span>            :                         OTG_TRIGA_DELAY, 0,</a>
<a name="898"><span class="lineNum">     898 </span>            :                         OTG_TRIGA_CLEAR, 1);</a>
<a name="899"><span class="lineNum">     899 </span><span class="lineNoCov">          0 : }</span></a>
<a name="900"><span class="lineNum">     900 </span>            : </a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 : static void optc1_program_manual_trigger(struct timing_generator *optc)</span></a>
<a name="902"><span class="lineNum">     902 </span>            : {</a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="904"><span class="lineNum">     904 </span>            : </a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MANUAL_FLOW_CONTROL, 0,</span></a>
<a name="906"><span class="lineNum">     906 </span>            :                         MANUAL_FLOW_CONTROL, 1);</a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MANUAL_FLOW_CONTROL, 0,</span></a>
<a name="909"><span class="lineNum">     909 </span>            :                         MANUAL_FLOW_CONTROL, 0);</a>
<a name="910"><span class="lineNum">     910 </span><span class="lineNoCov">          0 : }</span></a>
<a name="911"><span class="lineNum">     911 </span>            : </a>
<a name="912"><span class="lineNum">     912 </span>            : </a>
<a name="913"><span class="lineNum">     913 </span>            : /**</a>
<a name="914"><span class="lineNum">     914 </span>            :  *****************************************************************************</a>
<a name="915"><span class="lineNum">     915 </span>            :  *  Function: set_drr</a>
<a name="916"><span class="lineNum">     916 </span>            :  *</a>
<a name="917"><span class="lineNum">     917 </span>            :  *  @brief</a>
<a name="918"><span class="lineNum">     918 </span>            :  *     Program dynamic refresh rate registers m_OTGx_OTG_V_TOTAL_*.</a>
<a name="919"><span class="lineNum">     919 </span>            :  *</a>
<a name="920"><span class="lineNum">     920 </span>            :  *****************************************************************************</a>
<a name="921"><span class="lineNum">     921 </span>            :  */</a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 : void optc1_set_drr(</span></a>
<a name="923"><span class="lineNum">     923 </span>            :         struct timing_generator *optc,</a>
<a name="924"><span class="lineNum">     924 </span>            :         const struct drr_params *params)</a>
<a name="925"><span class="lineNum">     925 </span>            : {</a>
<a name="926"><span class="lineNum">     926 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="927"><span class="lineNum">     927 </span>            : </a>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 :         if (params != NULL &amp;&amp;</span></a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :                 params-&gt;vertical_total_max &gt; 0 &amp;&amp;</span></a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :                 params-&gt;vertical_total_min &gt; 0) {</span></a>
<a name="931"><span class="lineNum">     931 </span>            : </a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 :                 if (params-&gt;vertical_total_mid != 0) {</span></a>
<a name="933"><span class="lineNum">     933 </span>            : </a>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 :                         REG_SET(OTG_V_TOTAL_MID, 0,</span></a>
<a name="935"><span class="lineNum">     935 </span>            :                                 OTG_V_TOTAL_MID, params-&gt;vertical_total_mid - 1);</a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :                         REG_UPDATE_2(OTG_V_TOTAL_CONTROL,</span></a>
<a name="938"><span class="lineNum">     938 </span>            :                                         OTG_VTOTAL_MID_REPLACING_MAX_EN, 1,</a>
<a name="939"><span class="lineNum">     939 </span>            :                                         OTG_VTOTAL_MID_FRAME_NUM,</a>
<a name="940"><span class="lineNum">     940 </span>            :                                         (uint8_t)params-&gt;vertical_total_mid_frame_num);</a>
<a name="941"><span class="lineNum">     941 </span>            : </a>
<a name="942"><span class="lineNum">     942 </span>            :                 }</a>
<a name="943"><span class="lineNum">     943 </span>            : </a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_V_TOTAL_MAX, 0,</span></a>
<a name="945"><span class="lineNum">     945 </span>            :                         OTG_V_TOTAL_MAX, params-&gt;vertical_total_max - 1);</a>
<a name="946"><span class="lineNum">     946 </span>            : </a>
<a name="947"><span class="lineNum">     947 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_V_TOTAL_MIN, 0,</span></a>
<a name="948"><span class="lineNum">     948 </span>            :                         OTG_V_TOTAL_MIN, params-&gt;vertical_total_min - 1);</a>
<a name="949"><span class="lineNum">     949 </span>            : </a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :                 REG_UPDATE_5(OTG_V_TOTAL_CONTROL,</span></a>
<a name="951"><span class="lineNum">     951 </span>            :                                 OTG_V_TOTAL_MIN_SEL, 1,</a>
<a name="952"><span class="lineNum">     952 </span>            :                                 OTG_V_TOTAL_MAX_SEL, 1,</a>
<a name="953"><span class="lineNum">     953 </span>            :                                 OTG_FORCE_LOCK_ON_EVENT, 0,</a>
<a name="954"><span class="lineNum">     954 </span>            :                                 OTG_SET_V_TOTAL_MIN_MASK_EN, 0,</a>
<a name="955"><span class="lineNum">     955 </span>            :                                 OTG_SET_V_TOTAL_MIN_MASK, 0);</a>
<a name="956"><span class="lineNum">     956 </span>            : </a>
<a name="957"><span class="lineNum">     957 </span>            :                 // Setup manual flow control for EOF via TRIG_A</a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :                 optc-&gt;funcs-&gt;setup_manual_trigger(optc);</span></a>
<a name="959"><span class="lineNum">     959 </span>            : </a>
<a name="960"><span class="lineNum">     960 </span>            :         } else {</a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(OTG_V_TOTAL_CONTROL,</span></a>
<a name="962"><span class="lineNum">     962 </span>            :                                 OTG_SET_V_TOTAL_MIN_MASK, 0,</a>
<a name="963"><span class="lineNum">     963 </span>            :                                 OTG_V_TOTAL_MIN_SEL, 0,</a>
<a name="964"><span class="lineNum">     964 </span>            :                                 OTG_V_TOTAL_MAX_SEL, 0,</a>
<a name="965"><span class="lineNum">     965 </span>            :                                 OTG_FORCE_LOCK_ON_EVENT, 0);</a>
<a name="966"><span class="lineNum">     966 </span>            : </a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_V_TOTAL_MIN, 0,</span></a>
<a name="968"><span class="lineNum">     968 </span>            :                         OTG_V_TOTAL_MIN, 0);</a>
<a name="969"><span class="lineNum">     969 </span>            : </a>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_V_TOTAL_MAX, 0,</span></a>
<a name="971"><span class="lineNum">     971 </span>            :                         OTG_V_TOTAL_MAX, 0);</a>
<a name="972"><span class="lineNum">     972 </span>            :         }</a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 : }</span></a>
<a name="974"><span class="lineNum">     974 </span>            : </a>
<a name="975"><span class="lineNum">     975 </span><span class="lineNoCov">          0 : void optc1_set_vtotal_min_max(struct timing_generator *optc, int vtotal_min, int vtotal_max)</span></a>
<a name="976"><span class="lineNum">     976 </span>            : {</a>
<a name="977"><span class="lineNum">     977 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="978"><span class="lineNum">     978 </span>            : </a>
<a name="979"><span class="lineNum">     979 </span><span class="lineNoCov">          0 :         REG_SET(OTG_V_TOTAL_MAX, 0,</span></a>
<a name="980"><span class="lineNum">     980 </span>            :                 OTG_V_TOTAL_MAX, vtotal_max);</a>
<a name="981"><span class="lineNum">     981 </span>            : </a>
<a name="982"><span class="lineNum">     982 </span><span class="lineNoCov">          0 :         REG_SET(OTG_V_TOTAL_MIN, 0,</span></a>
<a name="983"><span class="lineNum">     983 </span>            :                 OTG_V_TOTAL_MIN, vtotal_min);</a>
<a name="984"><span class="lineNum">     984 </span><span class="lineNoCov">          0 : }</span></a>
<a name="985"><span class="lineNum">     985 </span>            : </a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 : static void optc1_set_test_pattern(</span></a>
<a name="987"><span class="lineNum">     987 </span>            :         struct timing_generator *optc,</a>
<a name="988"><span class="lineNum">     988 </span>            :         /* TODO: replace 'controller_dp_test_pattern' by 'test_pattern_mode'</a>
<a name="989"><span class="lineNum">     989 </span>            :          * because this is not DP-specific (which is probably somewhere in DP</a>
<a name="990"><span class="lineNum">     990 </span>            :          * encoder) */</a>
<a name="991"><span class="lineNum">     991 </span>            :         enum controller_dp_test_pattern test_pattern,</a>
<a name="992"><span class="lineNum">     992 </span>            :         enum dc_color_depth color_depth)</a>
<a name="993"><span class="lineNum">     993 </span>            : {</a>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="995"><span class="lineNum">     995 </span>            :         enum test_pattern_color_format bit_depth;</a>
<a name="996"><span class="lineNum">     996 </span>            :         enum test_pattern_dyn_range dyn_range;</a>
<a name="997"><span class="lineNum">     997 </span>            :         enum test_pattern_mode mode;</a>
<a name="998"><span class="lineNum">     998 </span>            :         uint32_t pattern_mask;</a>
<a name="999"><span class="lineNum">     999 </span>            :         uint32_t pattern_data;</a>
<a name="1000"><span class="lineNum">    1000 </span>            :         /* color ramp generator mixes 16-bits color */</a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :         uint32_t src_bpc = 16;</span></a>
<a name="1002"><span class="lineNum">    1002 </span>            :         /* requested bpc */</a>
<a name="1003"><span class="lineNum">    1003 </span>            :         uint32_t dst_bpc;</a>
<a name="1004"><span class="lineNum">    1004 </span>            :         uint32_t index;</a>
<a name="1005"><span class="lineNum">    1005 </span>            :         /* RGB values of the color bars.</a>
<a name="1006"><span class="lineNum">    1006 </span>            :          * Produce two RGB colors: RGB0 - white (all Fs)</a>
<a name="1007"><span class="lineNum">    1007 </span>            :          * and RGB1 - black (all 0s)</a>
<a name="1008"><span class="lineNum">    1008 </span>            :          * (three RGB components for two colors)</a>
<a name="1009"><span class="lineNum">    1009 </span>            :          */</a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         uint16_t src_color[6] = {0xFFFF, 0xFFFF, 0xFFFF, 0x0000,</span></a>
<a name="1011"><span class="lineNum">    1011 </span>            :                                                 0x0000, 0x0000};</a>
<a name="1012"><span class="lineNum">    1012 </span>            :         /* dest color (converted to the specified color format) */</a>
<a name="1013"><span class="lineNum">    1013 </span>            :         uint16_t dst_color[6];</a>
<a name="1014"><span class="lineNum">    1014 </span>            :         uint32_t inc_base;</a>
<a name="1015"><span class="lineNum">    1015 </span>            : </a>
<a name="1016"><span class="lineNum">    1016 </span>            :         /* translate to bit depth */</a>
<a name="1017"><span class="lineNum">    1017 </span>            :         switch (color_depth) {</a>
<a name="1018"><span class="lineNum">    1018 </span>            :         case COLOR_DEPTH_666:</a>
<a name="1019"><span class="lineNum">    1019 </span>            :                 bit_depth = TEST_PATTERN_COLOR_FORMAT_BPC_6;</a>
<a name="1020"><span class="lineNum">    1020 </span>            :         break;</a>
<a name="1021"><span class="lineNum">    1021 </span>            :         case COLOR_DEPTH_888:</a>
<a name="1022"><span class="lineNum">    1022 </span>            :                 bit_depth = TEST_PATTERN_COLOR_FORMAT_BPC_8;</a>
<a name="1023"><span class="lineNum">    1023 </span>            :         break;</a>
<a name="1024"><span class="lineNum">    1024 </span>            :         case COLOR_DEPTH_101010:</a>
<a name="1025"><span class="lineNum">    1025 </span>            :                 bit_depth = TEST_PATTERN_COLOR_FORMAT_BPC_10;</a>
<a name="1026"><span class="lineNum">    1026 </span>            :         break;</a>
<a name="1027"><span class="lineNum">    1027 </span>            :         case COLOR_DEPTH_121212:</a>
<a name="1028"><span class="lineNum">    1028 </span>            :                 bit_depth = TEST_PATTERN_COLOR_FORMAT_BPC_12;</a>
<a name="1029"><span class="lineNum">    1029 </span>            :         break;</a>
<a name="1030"><span class="lineNum">    1030 </span>            :         default:</a>
<a name="1031"><span class="lineNum">    1031 </span>            :                 bit_depth = TEST_PATTERN_COLOR_FORMAT_BPC_8;</a>
<a name="1032"><span class="lineNum">    1032 </span>            :         break;</a>
<a name="1033"><span class="lineNum">    1033 </span>            :         }</a>
<a name="1034"><span class="lineNum">    1034 </span>            : </a>
<a name="1035"><span class="lineNum">    1035 </span><span class="lineNoCov">          0 :         switch (test_pattern) {</span></a>
<a name="1036"><span class="lineNum">    1036 </span>            :         case CONTROLLER_DP_TEST_PATTERN_COLORSQUARES:</a>
<a name="1037"><span class="lineNum">    1037 </span>            :         case CONTROLLER_DP_TEST_PATTERN_COLORSQUARES_CEA:</a>
<a name="1038"><span class="lineNum">    1038 </span>            :         {</a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 dyn_range = (test_pattern ==</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            :                                 CONTROLLER_DP_TEST_PATTERN_COLORSQUARES_CEA ?</a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                                 TEST_PATTERN_DYN_RANGE_CEA :</span></a>
<a name="1042"><span class="lineNum">    1042 </span>            :                                 TEST_PATTERN_DYN_RANGE_VESA);</a>
<a name="1043"><span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 mode = TEST_PATTERN_MODE_COLORSQUARES_RGB;</span></a>
<a name="1044"><span class="lineNum">    1044 </span>            : </a>
<a name="1045"><span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(OTG_TEST_PATTERN_PARAMETERS,</span></a>
<a name="1046"><span class="lineNum">    1046 </span>            :                                 OTG_TEST_PATTERN_VRES, 6,</a>
<a name="1047"><span class="lineNum">    1047 </span>            :                                 OTG_TEST_PATTERN_HRES, 6);</a>
<a name="1048"><span class="lineNum">    1048 </span>            : </a>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(OTG_TEST_PATTERN_CONTROL,</span></a>
<a name="1050"><span class="lineNum">    1050 </span>            :                                 OTG_TEST_PATTERN_EN, 1,</a>
<a name="1051"><span class="lineNum">    1051 </span>            :                                 OTG_TEST_PATTERN_MODE, mode,</a>
<a name="1052"><span class="lineNum">    1052 </span>            :                                 OTG_TEST_PATTERN_DYNAMIC_RANGE, dyn_range,</a>
<a name="1053"><span class="lineNum">    1053 </span>            :                                 OTG_TEST_PATTERN_COLOR_FORMAT, bit_depth);</a>
<a name="1054"><span class="lineNum">    1054 </span>            :         }</a>
<a name="1055"><span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         break;</span></a>
<a name="1056"><span class="lineNum">    1056 </span>            : </a>
<a name="1057"><span class="lineNum">    1057 </span>            :         case CONTROLLER_DP_TEST_PATTERN_VERTICALBARS:</a>
<a name="1058"><span class="lineNum">    1058 </span>            :         case CONTROLLER_DP_TEST_PATTERN_HORIZONTALBARS:</a>
<a name="1059"><span class="lineNum">    1059 </span>            :         {</a>
<a name="1060"><span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                 mode = (test_pattern ==</span></a>
<a name="1061"><span class="lineNum">    1061 </span>            :                         CONTROLLER_DP_TEST_PATTERN_VERTICALBARS ?</a>
<a name="1062"><span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                         TEST_PATTERN_MODE_VERTICALBARS :</span></a>
<a name="1063"><span class="lineNum">    1063 </span>            :                         TEST_PATTERN_MODE_HORIZONTALBARS);</a>
<a name="1064"><span class="lineNum">    1064 </span>            : </a>
<a name="1065"><span class="lineNum">    1065 </span>            :                 switch (bit_depth) {</a>
<a name="1066"><span class="lineNum">    1066 </span>            :                 case TEST_PATTERN_COLOR_FORMAT_BPC_6:</a>
<a name="1067"><span class="lineNum">    1067 </span>            :                         dst_bpc = 6;</a>
<a name="1068"><span class="lineNum">    1068 </span>            :                 break;</a>
<a name="1069"><span class="lineNum">    1069 </span>            :                 case TEST_PATTERN_COLOR_FORMAT_BPC_8:</a>
<a name="1070"><span class="lineNum">    1070 </span>            :                         dst_bpc = 8;</a>
<a name="1071"><span class="lineNum">    1071 </span>            :                 break;</a>
<a name="1072"><span class="lineNum">    1072 </span>            :                 case TEST_PATTERN_COLOR_FORMAT_BPC_10:</a>
<a name="1073"><span class="lineNum">    1073 </span>            :                         dst_bpc = 10;</a>
<a name="1074"><span class="lineNum">    1074 </span>            :                 break;</a>
<a name="1075"><span class="lineNum">    1075 </span>            :                 default:</a>
<a name="1076"><span class="lineNum">    1076 </span>            :                         dst_bpc = 8;</a>
<a name="1077"><span class="lineNum">    1077 </span>            :                 break;</a>
<a name="1078"><span class="lineNum">    1078 </span>            :                 }</a>
<a name="1079"><span class="lineNum">    1079 </span>            : </a>
<a name="1080"><span class="lineNum">    1080 </span>            :                 /* adjust color to the required colorFormat */</a>
<a name="1081"><span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                 for (index = 0; index &lt; 6; index++) {</span></a>
<a name="1082"><span class="lineNum">    1082 </span>            :                         /* dst = 2^dstBpc * src / 2^srcBpc = src &gt;&gt;</a>
<a name="1083"><span class="lineNum">    1083 </span>            :                          * (srcBpc - dstBpc);</a>
<a name="1084"><span class="lineNum">    1084 </span>            :                          */</a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                         dst_color[index] =</span></a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                                 src_color[index] &gt;&gt; (src_bpc - dst_bpc);</span></a>
<a name="1087"><span class="lineNum">    1087 </span>            :                 /* CRTC_TEST_PATTERN_DATA has 16 bits,</a>
<a name="1088"><span class="lineNum">    1088 </span>            :                  * lowest 6 are hardwired to ZERO</a>
<a name="1089"><span class="lineNum">    1089 </span>            :                  * color bits should be left aligned to MSB</a>
<a name="1090"><span class="lineNum">    1090 </span>            :                  * XXXXXXXXXX000000 for 10 bit,</a>
<a name="1091"><span class="lineNum">    1091 </span>            :                  * XXXXXXXX00000000 for 8 bit and XXXXXX0000000000 for 6</a>
<a name="1092"><span class="lineNum">    1092 </span>            :                  */</a>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineNoCov">          0 :                         dst_color[index] &lt;&lt;= (16 - dst_bpc);</span></a>
<a name="1094"><span class="lineNum">    1094 </span>            :                 }</a>
<a name="1095"><span class="lineNum">    1095 </span>            : </a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineNoCov">          0 :                 REG_WRITE(OTG_TEST_PATTERN_PARAMETERS, 0);</span></a>
<a name="1097"><span class="lineNum">    1097 </span>            : </a>
<a name="1098"><span class="lineNum">    1098 </span>            :                 /* We have to write the mask before data, similar to pipeline.</a>
<a name="1099"><span class="lineNum">    1099 </span>            :                  * For example, for 8 bpc, if we want RGB0 to be magenta,</a>
<a name="1100"><span class="lineNum">    1100 </span>            :                  * and RGB1 to be cyan,</a>
<a name="1101"><span class="lineNum">    1101 </span>            :                  * we need to make 7 writes:</a>
<a name="1102"><span class="lineNum">    1102 </span>            :                  * MASK   DATA</a>
<a name="1103"><span class="lineNum">    1103 </span>            :                  * 000001 00000000 00000000                     set mask to R0</a>
<a name="1104"><span class="lineNum">    1104 </span>            :                  * 000010 11111111 00000000     R0 255, 0xFF00, set mask to G0</a>
<a name="1105"><span class="lineNum">    1105 </span>            :                  * 000100 00000000 00000000     G0 0,   0x0000, set mask to B0</a>
<a name="1106"><span class="lineNum">    1106 </span>            :                  * 001000 11111111 00000000     B0 255, 0xFF00, set mask to R1</a>
<a name="1107"><span class="lineNum">    1107 </span>            :                  * 010000 00000000 00000000     R1 0,   0x0000, set mask to G1</a>
<a name="1108"><span class="lineNum">    1108 </span>            :                  * 100000 11111111 00000000     G1 255, 0xFF00, set mask to B1</a>
<a name="1109"><span class="lineNum">    1109 </span>            :                  * 100000 11111111 00000000     B1 255, 0xFF00</a>
<a name="1110"><span class="lineNum">    1110 </span>            :                  *</a>
<a name="1111"><span class="lineNum">    1111 </span>            :                  * we will make a loop of 6 in which we prepare the mask,</a>
<a name="1112"><span class="lineNum">    1112 </span>            :                  * then write, then prepare the color for next write.</a>
<a name="1113"><span class="lineNum">    1113 </span>            :                  * first iteration will write mask only,</a>
<a name="1114"><span class="lineNum">    1114 </span>            :                  * but each next iteration color prepared in</a>
<a name="1115"><span class="lineNum">    1115 </span>            :                  * previous iteration will be written within new mask,</a>
<a name="1116"><span class="lineNum">    1116 </span>            :                  * the last component will written separately,</a>
<a name="1117"><span class="lineNum">    1117 </span>            :                  * mask is not changing between 6th and 7th write</a>
<a name="1118"><span class="lineNum">    1118 </span>            :                  * and color will be prepared by last iteration</a>
<a name="1119"><span class="lineNum">    1119 </span>            :                  */</a>
<a name="1120"><span class="lineNum">    1120 </span>            : </a>
<a name="1121"><span class="lineNum">    1121 </span>            :                 /* write color, color values mask in CRTC_TEST_PATTERN_MASK</a>
<a name="1122"><span class="lineNum">    1122 </span>            :                  * is B1, G1, R1, B0, G0, R0</a>
<a name="1123"><span class="lineNum">    1123 </span>            :                  */</a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                 pattern_data = 0;</span></a>
<a name="1125"><span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                 for (index = 0; index &lt; 6; index++) {</span></a>
<a name="1126"><span class="lineNum">    1126 </span>            :                         /* prepare color mask, first write PATTERN_DATA</a>
<a name="1127"><span class="lineNum">    1127 </span>            :                          * will have all zeros</a>
<a name="1128"><span class="lineNum">    1128 </span>            :                          */</a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                         pattern_mask = (1 &lt;&lt; index);</span></a>
<a name="1130"><span class="lineNum">    1130 </span>            : </a>
<a name="1131"><span class="lineNum">    1131 </span>            :                         /* write color component */</a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                         REG_SET_2(OTG_TEST_PATTERN_COLOR, 0,</span></a>
<a name="1133"><span class="lineNum">    1133 </span>            :                                         OTG_TEST_PATTERN_MASK, pattern_mask,</a>
<a name="1134"><span class="lineNum">    1134 </span>            :                                         OTG_TEST_PATTERN_DATA, pattern_data);</a>
<a name="1135"><span class="lineNum">    1135 </span>            : </a>
<a name="1136"><span class="lineNum">    1136 </span>            :                         /* prepare next color component,</a>
<a name="1137"><span class="lineNum">    1137 </span>            :                          * will be written in the next iteration</a>
<a name="1138"><span class="lineNum">    1138 </span>            :                          */</a>
<a name="1139"><span class="lineNum">    1139 </span><span class="lineNoCov">          0 :                         pattern_data = dst_color[index];</span></a>
<a name="1140"><span class="lineNum">    1140 </span>            :                 }</a>
<a name="1141"><span class="lineNum">    1141 </span>            :                 /* write last color component,</a>
<a name="1142"><span class="lineNum">    1142 </span>            :                  * it's been already prepared in the loop</a>
<a name="1143"><span class="lineNum">    1143 </span>            :                  */</a>
<a name="1144"><span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                 REG_SET_2(OTG_TEST_PATTERN_COLOR, 0,</span></a>
<a name="1145"><span class="lineNum">    1145 </span>            :                                 OTG_TEST_PATTERN_MASK, pattern_mask,</a>
<a name="1146"><span class="lineNum">    1146 </span>            :                                 OTG_TEST_PATTERN_DATA, pattern_data);</a>
<a name="1147"><span class="lineNum">    1147 </span>            : </a>
<a name="1148"><span class="lineNum">    1148 </span>            :                 /* enable test pattern */</a>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(OTG_TEST_PATTERN_CONTROL,</span></a>
<a name="1150"><span class="lineNum">    1150 </span>            :                                 OTG_TEST_PATTERN_EN, 1,</a>
<a name="1151"><span class="lineNum">    1151 </span>            :                                 OTG_TEST_PATTERN_MODE, mode,</a>
<a name="1152"><span class="lineNum">    1152 </span>            :                                 OTG_TEST_PATTERN_DYNAMIC_RANGE, 0,</a>
<a name="1153"><span class="lineNum">    1153 </span>            :                                 OTG_TEST_PATTERN_COLOR_FORMAT, bit_depth);</a>
<a name="1154"><span class="lineNum">    1154 </span>            :         }</a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineNoCov">          0 :         break;</span></a>
<a name="1156"><span class="lineNum">    1156 </span>            : </a>
<a name="1157"><span class="lineNum">    1157 </span>            :         case CONTROLLER_DP_TEST_PATTERN_COLORRAMP:</a>
<a name="1158"><span class="lineNum">    1158 </span>            :         {</a>
<a name="1159"><span class="lineNum">    1159 </span><span class="lineNoCov">          0 :                 mode = (bit_depth ==</span></a>
<a name="1160"><span class="lineNum">    1160 </span>            :                         TEST_PATTERN_COLOR_FORMAT_BPC_10 ?</a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 :                         TEST_PATTERN_MODE_DUALRAMP_RGB :</span></a>
<a name="1162"><span class="lineNum">    1162 </span>            :                         TEST_PATTERN_MODE_SINGLERAMP_RGB);</a>
<a name="1163"><span class="lineNum">    1163 </span>            : </a>
<a name="1164"><span class="lineNum">    1164 </span>            :                 switch (bit_depth) {</a>
<a name="1165"><span class="lineNum">    1165 </span>            :                 case TEST_PATTERN_COLOR_FORMAT_BPC_6:</a>
<a name="1166"><span class="lineNum">    1166 </span>            :                         dst_bpc = 6;</a>
<a name="1167"><span class="lineNum">    1167 </span>            :                 break;</a>
<a name="1168"><span class="lineNum">    1168 </span>            :                 case TEST_PATTERN_COLOR_FORMAT_BPC_8:</a>
<a name="1169"><span class="lineNum">    1169 </span>            :                         dst_bpc = 8;</a>
<a name="1170"><span class="lineNum">    1170 </span>            :                 break;</a>
<a name="1171"><span class="lineNum">    1171 </span>            :                 case TEST_PATTERN_COLOR_FORMAT_BPC_10:</a>
<a name="1172"><span class="lineNum">    1172 </span>            :                         dst_bpc = 10;</a>
<a name="1173"><span class="lineNum">    1173 </span>            :                 break;</a>
<a name="1174"><span class="lineNum">    1174 </span>            :                 default:</a>
<a name="1175"><span class="lineNum">    1175 </span>            :                         dst_bpc = 8;</a>
<a name="1176"><span class="lineNum">    1176 </span>            :                 break;</a>
<a name="1177"><span class="lineNum">    1177 </span>            :                 }</a>
<a name="1178"><span class="lineNum">    1178 </span>            : </a>
<a name="1179"><span class="lineNum">    1179 </span>            :                 /* increment for the first ramp for one color gradation</a>
<a name="1180"><span class="lineNum">    1180 </span>            :                  * 1 gradation for 6-bit color is 2^10</a>
<a name="1181"><span class="lineNum">    1181 </span>            :                  * gradations in 16-bit color</a>
<a name="1182"><span class="lineNum">    1182 </span>            :                  */</a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineNoCov">          0 :                 inc_base = (src_bpc - dst_bpc);</span></a>
<a name="1184"><span class="lineNum">    1184 </span>            : </a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                 switch (bit_depth) {</span></a>
<a name="1186"><span class="lineNum">    1186 </span>            :                 case TEST_PATTERN_COLOR_FORMAT_BPC_6:</a>
<a name="1187"><span class="lineNum">    1187 </span>            :                 {</a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                         REG_UPDATE_5(OTG_TEST_PATTERN_PARAMETERS,</span></a>
<a name="1189"><span class="lineNum">    1189 </span>            :                                         OTG_TEST_PATTERN_INC0, inc_base,</a>
<a name="1190"><span class="lineNum">    1190 </span>            :                                         OTG_TEST_PATTERN_INC1, 0,</a>
<a name="1191"><span class="lineNum">    1191 </span>            :                                         OTG_TEST_PATTERN_HRES, 6,</a>
<a name="1192"><span class="lineNum">    1192 </span>            :                                         OTG_TEST_PATTERN_VRES, 6,</a>
<a name="1193"><span class="lineNum">    1193 </span>            :                                         OTG_TEST_PATTERN_RAMP0_OFFSET, 0);</a>
<a name="1194"><span class="lineNum">    1194 </span>            :                 }</a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1196"><span class="lineNum">    1196 </span>            :                 case TEST_PATTERN_COLOR_FORMAT_BPC_8:</a>
<a name="1197"><span class="lineNum">    1197 </span>            :                 {</a>
<a name="1198"><span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                         REG_UPDATE_5(OTG_TEST_PATTERN_PARAMETERS,</span></a>
<a name="1199"><span class="lineNum">    1199 </span>            :                                         OTG_TEST_PATTERN_INC0, inc_base,</a>
<a name="1200"><span class="lineNum">    1200 </span>            :                                         OTG_TEST_PATTERN_INC1, 0,</a>
<a name="1201"><span class="lineNum">    1201 </span>            :                                         OTG_TEST_PATTERN_HRES, 8,</a>
<a name="1202"><span class="lineNum">    1202 </span>            :                                         OTG_TEST_PATTERN_VRES, 6,</a>
<a name="1203"><span class="lineNum">    1203 </span>            :                                         OTG_TEST_PATTERN_RAMP0_OFFSET, 0);</a>
<a name="1204"><span class="lineNum">    1204 </span>            :                 }</a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1206"><span class="lineNum">    1206 </span>            :                 case TEST_PATTERN_COLOR_FORMAT_BPC_10:</a>
<a name="1207"><span class="lineNum">    1207 </span>            :                 {</a>
<a name="1208"><span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                         REG_UPDATE_5(OTG_TEST_PATTERN_PARAMETERS,</span></a>
<a name="1209"><span class="lineNum">    1209 </span>            :                                         OTG_TEST_PATTERN_INC0, inc_base,</a>
<a name="1210"><span class="lineNum">    1210 </span>            :                                         OTG_TEST_PATTERN_INC1, inc_base + 2,</a>
<a name="1211"><span class="lineNum">    1211 </span>            :                                         OTG_TEST_PATTERN_HRES, 8,</a>
<a name="1212"><span class="lineNum">    1212 </span>            :                                         OTG_TEST_PATTERN_VRES, 5,</a>
<a name="1213"><span class="lineNum">    1213 </span>            :                                         OTG_TEST_PATTERN_RAMP0_OFFSET, 384 &lt;&lt; 6);</a>
<a name="1214"><span class="lineNum">    1214 </span>            :                 }</a>
<a name="1215"><span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1216"><span class="lineNum">    1216 </span>            :                 default:</a>
<a name="1217"><span class="lineNum">    1217 </span>            :                 break;</a>
<a name="1218"><span class="lineNum">    1218 </span>            :                 }</a>
<a name="1219"><span class="lineNum">    1219 </span>            : </a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                 REG_WRITE(OTG_TEST_PATTERN_COLOR, 0);</span></a>
<a name="1221"><span class="lineNum">    1221 </span>            : </a>
<a name="1222"><span class="lineNum">    1222 </span>            :                 /* enable test pattern */</a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                 REG_WRITE(OTG_TEST_PATTERN_CONTROL, 0);</span></a>
<a name="1224"><span class="lineNum">    1224 </span>            : </a>
<a name="1225"><span class="lineNum">    1225 </span><span class="lineNoCov">          0 :                 REG_SET_4(OTG_TEST_PATTERN_CONTROL, 0,</span></a>
<a name="1226"><span class="lineNum">    1226 </span>            :                                 OTG_TEST_PATTERN_EN, 1,</a>
<a name="1227"><span class="lineNum">    1227 </span>            :                                 OTG_TEST_PATTERN_MODE, mode,</a>
<a name="1228"><span class="lineNum">    1228 </span>            :                                 OTG_TEST_PATTERN_DYNAMIC_RANGE, 0,</a>
<a name="1229"><span class="lineNum">    1229 </span>            :                                 OTG_TEST_PATTERN_COLOR_FORMAT, bit_depth);</a>
<a name="1230"><span class="lineNum">    1230 </span>            :         }</a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :         break;</span></a>
<a name="1232"><span class="lineNum">    1232 </span>            :         case CONTROLLER_DP_TEST_PATTERN_VIDEOMODE:</a>
<a name="1233"><span class="lineNum">    1233 </span>            :         {</a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                 REG_WRITE(OTG_TEST_PATTERN_CONTROL, 0);</span></a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                 REG_WRITE(OTG_TEST_PATTERN_COLOR, 0);</span></a>
<a name="1236"><span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                 REG_WRITE(OTG_TEST_PATTERN_PARAMETERS, 0);</span></a>
<a name="1237"><span class="lineNum">    1237 </span>            :         }</a>
<a name="1238"><span class="lineNum">    1238 </span><span class="lineNoCov">          0 :         break;</span></a>
<a name="1239"><span class="lineNum">    1239 </span>            :         default:</a>
<a name="1240"><span class="lineNum">    1240 </span>            :                 break;</a>
<a name="1241"><span class="lineNum">    1241 </span>            : </a>
<a name="1242"><span class="lineNum">    1242 </span>            :         }</a>
<a name="1243"><span class="lineNum">    1243 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1244"><span class="lineNum">    1244 </span>            : </a>
<a name="1245"><span class="lineNum">    1245 </span><span class="lineNoCov">          0 : void optc1_get_crtc_scanoutpos(</span></a>
<a name="1246"><span class="lineNum">    1246 </span>            :         struct timing_generator *optc,</a>
<a name="1247"><span class="lineNum">    1247 </span>            :         uint32_t *v_blank_start,</a>
<a name="1248"><span class="lineNum">    1248 </span>            :         uint32_t *v_blank_end,</a>
<a name="1249"><span class="lineNum">    1249 </span>            :         uint32_t *h_position,</a>
<a name="1250"><span class="lineNum">    1250 </span>            :         uint32_t *v_position)</a>
<a name="1251"><span class="lineNum">    1251 </span>            : {</a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="1253"><span class="lineNum">    1253 </span>            :         struct crtc_position position;</a>
<a name="1254"><span class="lineNum">    1254 </span>            : </a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_V_BLANK_START_END,</span></a>
<a name="1256"><span class="lineNum">    1256 </span>            :                         OTG_V_BLANK_START, v_blank_start,</a>
<a name="1257"><span class="lineNum">    1257 </span>            :                         OTG_V_BLANK_END, v_blank_end);</a>
<a name="1258"><span class="lineNum">    1258 </span>            : </a>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineNoCov">          0 :         optc1_get_position(optc, &amp;position);</span></a>
<a name="1260"><span class="lineNum">    1260 </span>            : </a>
<a name="1261"><span class="lineNum">    1261 </span><span class="lineNoCov">          0 :         *h_position = position.horizontal_count;</span></a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         *v_position = position.vertical_count;</span></a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1264"><span class="lineNum">    1264 </span>            : </a>
<a name="1265"><span class="lineNum">    1265 </span><span class="lineNoCov">          0 : static void optc1_enable_stereo(struct timing_generator *optc,</span></a>
<a name="1266"><span class="lineNum">    1266 </span>            :         const struct dc_crtc_timing *timing, struct crtc_stereo_flags *flags)</a>
<a name="1267"><span class="lineNum">    1267 </span>            : {</a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="1269"><span class="lineNum">    1269 </span>            : </a>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineNoCov">          0 :         if (flags) {</span></a>
<a name="1271"><span class="lineNum">    1271 </span>            :                 uint32_t stereo_en;</a>
<a name="1272"><span class="lineNum">    1272 </span><span class="lineNoCov">          0 :                 stereo_en = flags-&gt;FRAME_PACKED == 0 ? 1 : 0;</span></a>
<a name="1273"><span class="lineNum">    1273 </span>            : </a>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 if (flags-&gt;PROGRAM_STEREO)</span></a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                         REG_UPDATE_3(OTG_STEREO_CONTROL,</span></a>
<a name="1276"><span class="lineNum">    1276 </span>            :                                 OTG_STEREO_EN, stereo_en,</a>
<a name="1277"><span class="lineNum">    1277 </span>            :                                 OTG_STEREO_SYNC_OUTPUT_LINE_NUM, 0,</a>
<a name="1278"><span class="lineNum">    1278 </span>            :                                 OTG_STEREO_SYNC_OUTPUT_POLARITY, flags-&gt;RIGHT_EYE_POLARITY == 0 ? 0 : 1);</a>
<a name="1279"><span class="lineNum">    1279 </span>            : </a>
<a name="1280"><span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                 if (flags-&gt;PROGRAM_POLARITY)</span></a>
<a name="1281"><span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                         REG_UPDATE(OTG_STEREO_CONTROL,</span></a>
<a name="1282"><span class="lineNum">    1282 </span>            :                                 OTG_STEREO_EYE_FLAG_POLARITY,</a>
<a name="1283"><span class="lineNum">    1283 </span>            :                                 flags-&gt;RIGHT_EYE_POLARITY == 0 ? 0 : 1);</a>
<a name="1284"><span class="lineNum">    1284 </span>            : </a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                 if (flags-&gt;DISABLE_STEREO_DP_SYNC)</span></a>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineNoCov">          0 :                         REG_UPDATE(OTG_STEREO_CONTROL,</span></a>
<a name="1287"><span class="lineNum">    1287 </span>            :                                 OTG_DISABLE_STEREOSYNC_OUTPUT_FOR_DP, 1);</a>
<a name="1288"><span class="lineNum">    1288 </span>            : </a>
<a name="1289"><span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 if (flags-&gt;PROGRAM_STEREO)</span></a>
<a name="1290"><span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                         REG_UPDATE_2(OTG_3D_STRUCTURE_CONTROL,</span></a>
<a name="1291"><span class="lineNum">    1291 </span>            :                                 OTG_3D_STRUCTURE_EN, flags-&gt;FRAME_PACKED,</a>
<a name="1292"><span class="lineNum">    1292 </span>            :                                 OTG_3D_STRUCTURE_STEREO_SEL_OVR, flags-&gt;FRAME_PACKED);</a>
<a name="1293"><span class="lineNum">    1293 </span>            : </a>
<a name="1294"><span class="lineNum">    1294 </span>            :         }</a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1296"><span class="lineNum">    1296 </span>            : </a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 : void optc1_program_stereo(struct timing_generator *optc,</span></a>
<a name="1298"><span class="lineNum">    1298 </span>            :         const struct dc_crtc_timing *timing, struct crtc_stereo_flags *flags)</a>
<a name="1299"><span class="lineNum">    1299 </span>            : {</a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineNoCov">          0 :         if (flags-&gt;PROGRAM_STEREO)</span></a>
<a name="1301"><span class="lineNum">    1301 </span><span class="lineNoCov">          0 :                 optc1_enable_stereo(optc, timing, flags);</span></a>
<a name="1302"><span class="lineNum">    1302 </span>            :         else</a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                 optc1_disable_stereo(optc);</span></a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1305"><span class="lineNum">    1305 </span>            : </a>
<a name="1306"><span class="lineNum">    1306 </span>            : </a>
<a name="1307"><span class="lineNum">    1307 </span><span class="lineNoCov">          0 : bool optc1_is_stereo_left_eye(struct timing_generator *optc)</span></a>
<a name="1308"><span class="lineNum">    1308 </span>            : {</a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         bool ret = false;</span></a>
<a name="1310"><span class="lineNum">    1310 </span><span class="lineNoCov">          0 :         uint32_t left_eye = 0;</span></a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="1312"><span class="lineNum">    1312 </span>            : </a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 :         REG_GET(OTG_STEREO_STATUS,</span></a>
<a name="1314"><span class="lineNum">    1314 </span>            :                 OTG_STEREO_CURRENT_EYE, &amp;left_eye);</a>
<a name="1315"><span class="lineNum">    1315 </span><span class="lineNoCov">          0 :         if (left_eye == 1)</span></a>
<a name="1316"><span class="lineNum">    1316 </span>            :                 ret = true;</a>
<a name="1317"><span class="lineNum">    1317 </span>            :         else</a>
<a name="1318"><span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                 ret = false;</span></a>
<a name="1319"><span class="lineNum">    1319 </span>            : </a>
<a name="1320"><span class="lineNum">    1320 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="1321"><span class="lineNum">    1321 </span>            : }</a>
<a name="1322"><span class="lineNum">    1322 </span>            : </a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineNoCov">          0 : bool optc1_get_hw_timing(struct timing_generator *tg,</span></a>
<a name="1324"><span class="lineNum">    1324 </span>            :                 struct dc_crtc_timing *hw_crtc_timing)</a>
<a name="1325"><span class="lineNum">    1325 </span>            : {</a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         struct dcn_otg_state s = {0};</span></a>
<a name="1327"><span class="lineNum">    1327 </span>            : </a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         if (tg == NULL || hw_crtc_timing == NULL)</span></a>
<a name="1329"><span class="lineNum">    1329 </span>            :                 return false;</a>
<a name="1330"><span class="lineNum">    1330 </span>            : </a>
<a name="1331"><span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         optc1_read_otg_state(DCN10TG_FROM_TG(tg), &amp;s);</span></a>
<a name="1332"><span class="lineNum">    1332 </span>            : </a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         hw_crtc_timing-&gt;h_total = s.h_total + 1;</span></a>
<a name="1334"><span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         hw_crtc_timing-&gt;h_addressable = s.h_total - ((s.h_total - s.h_blank_start) + s.h_blank_end);</span></a>
<a name="1335"><span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         hw_crtc_timing-&gt;h_front_porch = s.h_total + 1 - s.h_blank_start;</span></a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         hw_crtc_timing-&gt;h_sync_width = s.h_sync_a_end - s.h_sync_a_start;</span></a>
<a name="1337"><span class="lineNum">    1337 </span>            : </a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 :         hw_crtc_timing-&gt;v_total = s.v_total + 1;</span></a>
<a name="1339"><span class="lineNum">    1339 </span><span class="lineNoCov">          0 :         hw_crtc_timing-&gt;v_addressable = s.v_total - ((s.v_total - s.v_blank_start) + s.v_blank_end);</span></a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineNoCov">          0 :         hw_crtc_timing-&gt;v_front_porch = s.v_total + 1 - s.v_blank_start;</span></a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineNoCov">          0 :         hw_crtc_timing-&gt;v_sync_width = s.v_sync_a_end - s.v_sync_a_start;</span></a>
<a name="1342"><span class="lineNum">    1342 </span>            : </a>
<a name="1343"><span class="lineNum">    1343 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="1344"><span class="lineNum">    1344 </span>            : }</a>
<a name="1345"><span class="lineNum">    1345 </span>            : </a>
<a name="1346"><span class="lineNum">    1346 </span>            : </a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineNoCov">          0 : void optc1_read_otg_state(struct optc *optc1,</span></a>
<a name="1348"><span class="lineNum">    1348 </span>            :                 struct dcn_otg_state *s)</a>
<a name="1349"><span class="lineNum">    1349 </span>            : {</a>
<a name="1350"><span class="lineNum">    1350 </span><span class="lineNoCov">          0 :         REG_GET(OTG_CONTROL,</span></a>
<a name="1351"><span class="lineNum">    1351 </span>            :                         OTG_MASTER_EN, &amp;s-&gt;otg_enabled);</a>
<a name="1352"><span class="lineNum">    1352 </span>            : </a>
<a name="1353"><span class="lineNum">    1353 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_V_BLANK_START_END,</span></a>
<a name="1354"><span class="lineNum">    1354 </span>            :                         OTG_V_BLANK_START, &amp;s-&gt;v_blank_start,</a>
<a name="1355"><span class="lineNum">    1355 </span>            :                         OTG_V_BLANK_END, &amp;s-&gt;v_blank_end);</a>
<a name="1356"><span class="lineNum">    1356 </span>            : </a>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineNoCov">          0 :         REG_GET(OTG_V_SYNC_A_CNTL,</span></a>
<a name="1358"><span class="lineNum">    1358 </span>            :                         OTG_V_SYNC_A_POL, &amp;s-&gt;v_sync_a_pol);</a>
<a name="1359"><span class="lineNum">    1359 </span>            : </a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineNoCov">          0 :         REG_GET(OTG_V_TOTAL,</span></a>
<a name="1361"><span class="lineNum">    1361 </span>            :                         OTG_V_TOTAL, &amp;s-&gt;v_total);</a>
<a name="1362"><span class="lineNum">    1362 </span>            : </a>
<a name="1363"><span class="lineNum">    1363 </span><span class="lineNoCov">          0 :         REG_GET(OTG_V_TOTAL_MAX,</span></a>
<a name="1364"><span class="lineNum">    1364 </span>            :                         OTG_V_TOTAL_MAX, &amp;s-&gt;v_total_max);</a>
<a name="1365"><span class="lineNum">    1365 </span>            : </a>
<a name="1366"><span class="lineNum">    1366 </span><span class="lineNoCov">          0 :         REG_GET(OTG_V_TOTAL_MIN,</span></a>
<a name="1367"><span class="lineNum">    1367 </span>            :                         OTG_V_TOTAL_MIN, &amp;s-&gt;v_total_min);</a>
<a name="1368"><span class="lineNum">    1368 </span>            : </a>
<a name="1369"><span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         REG_GET(OTG_V_TOTAL_CONTROL,</span></a>
<a name="1370"><span class="lineNum">    1370 </span>            :                         OTG_V_TOTAL_MAX_SEL, &amp;s-&gt;v_total_max_sel);</a>
<a name="1371"><span class="lineNum">    1371 </span>            : </a>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 :         REG_GET(OTG_V_TOTAL_CONTROL,</span></a>
<a name="1373"><span class="lineNum">    1373 </span>            :                         OTG_V_TOTAL_MIN_SEL, &amp;s-&gt;v_total_min_sel);</a>
<a name="1374"><span class="lineNum">    1374 </span>            : </a>
<a name="1375"><span class="lineNum">    1375 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_V_SYNC_A,</span></a>
<a name="1376"><span class="lineNum">    1376 </span>            :                         OTG_V_SYNC_A_START, &amp;s-&gt;v_sync_a_start,</a>
<a name="1377"><span class="lineNum">    1377 </span>            :                         OTG_V_SYNC_A_END, &amp;s-&gt;v_sync_a_end);</a>
<a name="1378"><span class="lineNum">    1378 </span>            : </a>
<a name="1379"><span class="lineNum">    1379 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_H_BLANK_START_END,</span></a>
<a name="1380"><span class="lineNum">    1380 </span>            :                         OTG_H_BLANK_START, &amp;s-&gt;h_blank_start,</a>
<a name="1381"><span class="lineNum">    1381 </span>            :                         OTG_H_BLANK_END, &amp;s-&gt;h_blank_end);</a>
<a name="1382"><span class="lineNum">    1382 </span>            : </a>
<a name="1383"><span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_H_SYNC_A,</span></a>
<a name="1384"><span class="lineNum">    1384 </span>            :                         OTG_H_SYNC_A_START, &amp;s-&gt;h_sync_a_start,</a>
<a name="1385"><span class="lineNum">    1385 </span>            :                         OTG_H_SYNC_A_END, &amp;s-&gt;h_sync_a_end);</a>
<a name="1386"><span class="lineNum">    1386 </span>            : </a>
<a name="1387"><span class="lineNum">    1387 </span><span class="lineNoCov">          0 :         REG_GET(OTG_H_SYNC_A_CNTL,</span></a>
<a name="1388"><span class="lineNum">    1388 </span>            :                         OTG_H_SYNC_A_POL, &amp;s-&gt;h_sync_a_pol);</a>
<a name="1389"><span class="lineNum">    1389 </span>            : </a>
<a name="1390"><span class="lineNum">    1390 </span><span class="lineNoCov">          0 :         REG_GET(OTG_H_TOTAL,</span></a>
<a name="1391"><span class="lineNum">    1391 </span>            :                         OTG_H_TOTAL, &amp;s-&gt;h_total);</a>
<a name="1392"><span class="lineNum">    1392 </span>            : </a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         REG_GET(OPTC_INPUT_GLOBAL_CONTROL,</span></a>
<a name="1394"><span class="lineNum">    1394 </span>            :                         OPTC_UNDERFLOW_OCCURRED_STATUS, &amp;s-&gt;underflow_occurred_status);</a>
<a name="1395"><span class="lineNum">    1395 </span>            : </a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 :         REG_GET(OTG_VERTICAL_INTERRUPT2_CONTROL,</span></a>
<a name="1397"><span class="lineNum">    1397 </span>            :                         OTG_VERTICAL_INTERRUPT2_INT_ENABLE, &amp;s-&gt;vertical_interrupt2_en);</a>
<a name="1398"><span class="lineNum">    1398 </span>            : </a>
<a name="1399"><span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         REG_GET(OTG_VERTICAL_INTERRUPT2_POSITION,</span></a>
<a name="1400"><span class="lineNum">    1400 </span>            :                         OTG_VERTICAL_INTERRUPT2_LINE_START, &amp;s-&gt;vertical_interrupt2_line);</a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1402"><span class="lineNum">    1402 </span>            : </a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineNoCov">          0 : bool optc1_get_otg_active_size(struct timing_generator *optc,</span></a>
<a name="1404"><span class="lineNum">    1404 </span>            :                 uint32_t *otg_active_width,</a>
<a name="1405"><span class="lineNum">    1405 </span>            :                 uint32_t *otg_active_height)</a>
<a name="1406"><span class="lineNum">    1406 </span>            : {</a>
<a name="1407"><span class="lineNum">    1407 </span>            :         uint32_t otg_enabled;</a>
<a name="1408"><span class="lineNum">    1408 </span>            :         uint32_t v_blank_start;</a>
<a name="1409"><span class="lineNum">    1409 </span>            :         uint32_t v_blank_end;</a>
<a name="1410"><span class="lineNum">    1410 </span>            :         uint32_t h_blank_start;</a>
<a name="1411"><span class="lineNum">    1411 </span>            :         uint32_t h_blank_end;</a>
<a name="1412"><span class="lineNum">    1412 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="1413"><span class="lineNum">    1413 </span>            : </a>
<a name="1414"><span class="lineNum">    1414 </span>            : </a>
<a name="1415"><span class="lineNum">    1415 </span><span class="lineNoCov">          0 :         REG_GET(OTG_CONTROL,</span></a>
<a name="1416"><span class="lineNum">    1416 </span>            :                         OTG_MASTER_EN, &amp;otg_enabled);</a>
<a name="1417"><span class="lineNum">    1417 </span>            : </a>
<a name="1418"><span class="lineNum">    1418 </span><span class="lineNoCov">          0 :         if (otg_enabled == 0)</span></a>
<a name="1419"><span class="lineNum">    1419 </span>            :                 return false;</a>
<a name="1420"><span class="lineNum">    1420 </span>            : </a>
<a name="1421"><span class="lineNum">    1421 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_V_BLANK_START_END,</span></a>
<a name="1422"><span class="lineNum">    1422 </span>            :                         OTG_V_BLANK_START, &amp;v_blank_start,</a>
<a name="1423"><span class="lineNum">    1423 </span>            :                         OTG_V_BLANK_END, &amp;v_blank_end);</a>
<a name="1424"><span class="lineNum">    1424 </span>            : </a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_H_BLANK_START_END,</span></a>
<a name="1426"><span class="lineNum">    1426 </span>            :                         OTG_H_BLANK_START, &amp;h_blank_start,</a>
<a name="1427"><span class="lineNum">    1427 </span>            :                         OTG_H_BLANK_END, &amp;h_blank_end);</a>
<a name="1428"><span class="lineNum">    1428 </span>            : </a>
<a name="1429"><span class="lineNum">    1429 </span><span class="lineNoCov">          0 :         *otg_active_width = v_blank_start - v_blank_end;</span></a>
<a name="1430"><span class="lineNum">    1430 </span><span class="lineNoCov">          0 :         *otg_active_height = h_blank_start - h_blank_end;</span></a>
<a name="1431"><span class="lineNum">    1431 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="1432"><span class="lineNum">    1432 </span>            : }</a>
<a name="1433"><span class="lineNum">    1433 </span>            : </a>
<a name="1434"><span class="lineNum">    1434 </span><span class="lineNoCov">          0 : void optc1_clear_optc_underflow(struct timing_generator *optc)</span></a>
<a name="1435"><span class="lineNum">    1435 </span>            : {</a>
<a name="1436"><span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="1437"><span class="lineNum">    1437 </span>            : </a>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineNoCov">          0 :         REG_UPDATE(OPTC_INPUT_GLOBAL_CONTROL, OPTC_UNDERFLOW_CLEAR, 1);</span></a>
<a name="1439"><span class="lineNum">    1439 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1440"><span class="lineNum">    1440 </span>            : </a>
<a name="1441"><span class="lineNum">    1441 </span><span class="lineNoCov">          0 : void optc1_tg_init(struct timing_generator *optc)</span></a>
<a name="1442"><span class="lineNum">    1442 </span>            : {</a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineNoCov">          0 :         optc1_set_blank_data_double_buffer(optc, true);</span></a>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineNoCov">          0 :         optc1_set_timing_double_buffer(optc, true);</span></a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineNoCov">          0 :         optc1_clear_optc_underflow(optc);</span></a>
<a name="1446"><span class="lineNum">    1446 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1447"><span class="lineNum">    1447 </span>            : </a>
<a name="1448"><span class="lineNum">    1448 </span><span class="lineNoCov">          0 : bool optc1_is_tg_enabled(struct timing_generator *optc)</span></a>
<a name="1449"><span class="lineNum">    1449 </span>            : {</a>
<a name="1450"><span class="lineNum">    1450 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="1451"><span class="lineNum">    1451 </span><span class="lineNoCov">          0 :         uint32_t otg_enabled = 0;</span></a>
<a name="1452"><span class="lineNum">    1452 </span>            : </a>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineNoCov">          0 :         REG_GET(OTG_CONTROL, OTG_MASTER_EN, &amp;otg_enabled);</span></a>
<a name="1454"><span class="lineNum">    1454 </span>            : </a>
<a name="1455"><span class="lineNum">    1455 </span><span class="lineNoCov">          0 :         return (otg_enabled != 0);</span></a>
<a name="1456"><span class="lineNum">    1456 </span>            : </a>
<a name="1457"><span class="lineNum">    1457 </span>            : }</a>
<a name="1458"><span class="lineNum">    1458 </span>            : </a>
<a name="1459"><span class="lineNum">    1459 </span><span class="lineNoCov">          0 : bool optc1_is_optc_underflow_occurred(struct timing_generator *optc)</span></a>
<a name="1460"><span class="lineNum">    1460 </span>            : {</a>
<a name="1461"><span class="lineNum">    1461 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="1462"><span class="lineNum">    1462 </span><span class="lineNoCov">          0 :         uint32_t underflow_occurred = 0;</span></a>
<a name="1463"><span class="lineNum">    1463 </span>            : </a>
<a name="1464"><span class="lineNum">    1464 </span><span class="lineNoCov">          0 :         REG_GET(OPTC_INPUT_GLOBAL_CONTROL,</span></a>
<a name="1465"><span class="lineNum">    1465 </span>            :                         OPTC_UNDERFLOW_OCCURRED_STATUS,</a>
<a name="1466"><span class="lineNum">    1466 </span>            :                         &amp;underflow_occurred);</a>
<a name="1467"><span class="lineNum">    1467 </span>            : </a>
<a name="1468"><span class="lineNum">    1468 </span><span class="lineNoCov">          0 :         return (underflow_occurred == 1);</span></a>
<a name="1469"><span class="lineNum">    1469 </span>            : }</a>
<a name="1470"><span class="lineNum">    1470 </span>            : </a>
<a name="1471"><span class="lineNum">    1471 </span><span class="lineNoCov">          0 : bool optc1_configure_crc(struct timing_generator *optc,</span></a>
<a name="1472"><span class="lineNum">    1472 </span>            :                           const struct crc_params *params)</a>
<a name="1473"><span class="lineNum">    1473 </span>            : {</a>
<a name="1474"><span class="lineNum">    1474 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="1475"><span class="lineNum">    1475 </span>            : </a>
<a name="1476"><span class="lineNum">    1476 </span>            :         /* Cannot configure crc on a CRTC that is disabled */</a>
<a name="1477"><span class="lineNum">    1477 </span><span class="lineNoCov">          0 :         if (!optc1_is_tg_enabled(optc))</span></a>
<a name="1478"><span class="lineNum">    1478 </span>            :                 return false;</a>
<a name="1479"><span class="lineNum">    1479 </span>            : </a>
<a name="1480"><span class="lineNum">    1480 </span><span class="lineNoCov">          0 :         REG_WRITE(OTG_CRC_CNTL, 0);</span></a>
<a name="1481"><span class="lineNum">    1481 </span>            : </a>
<a name="1482"><span class="lineNum">    1482 </span><span class="lineNoCov">          0 :         if (!params-&gt;enable)</span></a>
<a name="1483"><span class="lineNum">    1483 </span>            :                 return true;</a>
<a name="1484"><span class="lineNum">    1484 </span>            : </a>
<a name="1485"><span class="lineNum">    1485 </span>            :         /* Program frame boundaries */</a>
<a name="1486"><span class="lineNum">    1486 </span>            :         /* Window A x axis start and end. */</a>
<a name="1487"><span class="lineNum">    1487 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_CRC0_WINDOWA_X_CONTROL,</span></a>
<a name="1488"><span class="lineNum">    1488 </span>            :                         OTG_CRC0_WINDOWA_X_START, params-&gt;windowa_x_start,</a>
<a name="1489"><span class="lineNum">    1489 </span>            :                         OTG_CRC0_WINDOWA_X_END, params-&gt;windowa_x_end);</a>
<a name="1490"><span class="lineNum">    1490 </span>            : </a>
<a name="1491"><span class="lineNum">    1491 </span>            :         /* Window A y axis start and end. */</a>
<a name="1492"><span class="lineNum">    1492 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_CRC0_WINDOWA_Y_CONTROL,</span></a>
<a name="1493"><span class="lineNum">    1493 </span>            :                         OTG_CRC0_WINDOWA_Y_START, params-&gt;windowa_y_start,</a>
<a name="1494"><span class="lineNum">    1494 </span>            :                         OTG_CRC0_WINDOWA_Y_END, params-&gt;windowa_y_end);</a>
<a name="1495"><span class="lineNum">    1495 </span>            : </a>
<a name="1496"><span class="lineNum">    1496 </span>            :         /* Window B x axis start and end. */</a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_CRC0_WINDOWB_X_CONTROL,</span></a>
<a name="1498"><span class="lineNum">    1498 </span>            :                         OTG_CRC0_WINDOWB_X_START, params-&gt;windowb_x_start,</a>
<a name="1499"><span class="lineNum">    1499 </span>            :                         OTG_CRC0_WINDOWB_X_END, params-&gt;windowb_x_end);</a>
<a name="1500"><span class="lineNum">    1500 </span>            : </a>
<a name="1501"><span class="lineNum">    1501 </span>            :         /* Window B y axis start and end. */</a>
<a name="1502"><span class="lineNum">    1502 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_CRC0_WINDOWB_Y_CONTROL,</span></a>
<a name="1503"><span class="lineNum">    1503 </span>            :                         OTG_CRC0_WINDOWB_Y_START, params-&gt;windowb_y_start,</a>
<a name="1504"><span class="lineNum">    1504 </span>            :                         OTG_CRC0_WINDOWB_Y_END, params-&gt;windowb_y_end);</a>
<a name="1505"><span class="lineNum">    1505 </span>            : </a>
<a name="1506"><span class="lineNum">    1506 </span>            :         /* Set crc mode and selection, and enable. Only using CRC0*/</a>
<a name="1507"><span class="lineNum">    1507 </span><span class="lineNoCov">          0 :         REG_UPDATE_3(OTG_CRC_CNTL,</span></a>
<a name="1508"><span class="lineNum">    1508 </span>            :                         OTG_CRC_CONT_EN, params-&gt;continuous_mode ? 1 : 0,</a>
<a name="1509"><span class="lineNum">    1509 </span>            :                         OTG_CRC0_SELECT, params-&gt;selection,</a>
<a name="1510"><span class="lineNum">    1510 </span>            :                         OTG_CRC_EN, 1);</a>
<a name="1511"><span class="lineNum">    1511 </span>            : </a>
<a name="1512"><span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="1513"><span class="lineNum">    1513 </span>            : }</a>
<a name="1514"><span class="lineNum">    1514 </span>            : </a>
<a name="1515"><span class="lineNum">    1515 </span>            : /**</a>
<a name="1516"><span class="lineNum">    1516 </span>            :  * optc1_get_crc - Capture CRC result per component</a>
<a name="1517"><span class="lineNum">    1517 </span>            :  *</a>
<a name="1518"><span class="lineNum">    1518 </span>            :  * @optc: timing_generator instance.</a>
<a name="1519"><span class="lineNum">    1519 </span>            :  * @r_cr: 16-bit primary CRC signature for red data.</a>
<a name="1520"><span class="lineNum">    1520 </span>            :  * @g_y: 16-bit primary CRC signature for green data.</a>
<a name="1521"><span class="lineNum">    1521 </span>            :  * @b_cb: 16-bit primary CRC signature for blue data.</a>
<a name="1522"><span class="lineNum">    1522 </span>            :  *</a>
<a name="1523"><span class="lineNum">    1523 </span>            :  * This function reads the CRC signature from the OPTC registers. Notice that</a>
<a name="1524"><span class="lineNum">    1524 </span>            :  * we have three registers to keep the CRC result per color component (RGB).</a>
<a name="1525"><span class="lineNum">    1525 </span>            :  *</a>
<a name="1526"><span class="lineNum">    1526 </span>            :  * Returns:</a>
<a name="1527"><span class="lineNum">    1527 </span>            :  * If CRC is disabled, return false; otherwise, return true, and the CRC</a>
<a name="1528"><span class="lineNum">    1528 </span>            :  * results in the parameters.</a>
<a name="1529"><span class="lineNum">    1529 </span>            :  */</a>
<a name="1530"><span class="lineNum">    1530 </span><span class="lineNoCov">          0 : bool optc1_get_crc(struct timing_generator *optc,</span></a>
<a name="1531"><span class="lineNum">    1531 </span>            :                    uint32_t *r_cr, uint32_t *g_y, uint32_t *b_cb)</a>
<a name="1532"><span class="lineNum">    1532 </span>            : {</a>
<a name="1533"><span class="lineNum">    1533 </span><span class="lineNoCov">          0 :         uint32_t field = 0;</span></a>
<a name="1534"><span class="lineNum">    1534 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="1535"><span class="lineNum">    1535 </span>            : </a>
<a name="1536"><span class="lineNum">    1536 </span><span class="lineNoCov">          0 :         REG_GET(OTG_CRC_CNTL, OTG_CRC_EN, &amp;field);</span></a>
<a name="1537"><span class="lineNum">    1537 </span>            : </a>
<a name="1538"><span class="lineNum">    1538 </span>            :         /* Early return if CRC is not enabled for this CRTC */</a>
<a name="1539"><span class="lineNum">    1539 </span><span class="lineNoCov">          0 :         if (!field)</span></a>
<a name="1540"><span class="lineNum">    1540 </span>            :                 return false;</a>
<a name="1541"><span class="lineNum">    1541 </span>            : </a>
<a name="1542"><span class="lineNum">    1542 </span>            :         /* OTG_CRC0_DATA_RG has the CRC16 results for the red and green component */</a>
<a name="1543"><span class="lineNum">    1543 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_CRC0_DATA_RG,</span></a>
<a name="1544"><span class="lineNum">    1544 </span>            :                   CRC0_R_CR, r_cr,</a>
<a name="1545"><span class="lineNum">    1545 </span>            :                   CRC0_G_Y, g_y);</a>
<a name="1546"><span class="lineNum">    1546 </span>            : </a>
<a name="1547"><span class="lineNum">    1547 </span>            :         /* OTG_CRC0_DATA_B has the CRC16 results for the blue component */</a>
<a name="1548"><span class="lineNum">    1548 </span><span class="lineNoCov">          0 :         REG_GET(OTG_CRC0_DATA_B,</span></a>
<a name="1549"><span class="lineNum">    1549 </span>            :                 CRC0_B_CB, b_cb);</a>
<a name="1550"><span class="lineNum">    1550 </span>            : </a>
<a name="1551"><span class="lineNum">    1551 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="1552"><span class="lineNum">    1552 </span>            : }</a>
<a name="1553"><span class="lineNum">    1553 </span>            : </a>
<a name="1554"><span class="lineNum">    1554 </span>            : static const struct timing_generator_funcs dcn10_tg_funcs = {</a>
<a name="1555"><span class="lineNum">    1555 </span>            :                 .validate_timing = optc1_validate_timing,</a>
<a name="1556"><span class="lineNum">    1556 </span>            :                 .program_timing = optc1_program_timing,</a>
<a name="1557"><span class="lineNum">    1557 </span>            :                 .setup_vertical_interrupt0 = optc1_setup_vertical_interrupt0,</a>
<a name="1558"><span class="lineNum">    1558 </span>            :                 .setup_vertical_interrupt1 = optc1_setup_vertical_interrupt1,</a>
<a name="1559"><span class="lineNum">    1559 </span>            :                 .setup_vertical_interrupt2 = optc1_setup_vertical_interrupt2,</a>
<a name="1560"><span class="lineNum">    1560 </span>            :                 .program_global_sync = optc1_program_global_sync,</a>
<a name="1561"><span class="lineNum">    1561 </span>            :                 .enable_crtc = optc1_enable_crtc,</a>
<a name="1562"><span class="lineNum">    1562 </span>            :                 .disable_crtc = optc1_disable_crtc,</a>
<a name="1563"><span class="lineNum">    1563 </span>            :                 /* used by enable_timing_synchronization. Not need for FPGA */</a>
<a name="1564"><span class="lineNum">    1564 </span>            :                 .is_counter_moving = optc1_is_counter_moving,</a>
<a name="1565"><span class="lineNum">    1565 </span>            :                 .get_position = optc1_get_position,</a>
<a name="1566"><span class="lineNum">    1566 </span>            :                 .get_frame_count = optc1_get_vblank_counter,</a>
<a name="1567"><span class="lineNum">    1567 </span>            :                 .get_scanoutpos = optc1_get_crtc_scanoutpos,</a>
<a name="1568"><span class="lineNum">    1568 </span>            :                 .get_otg_active_size = optc1_get_otg_active_size,</a>
<a name="1569"><span class="lineNum">    1569 </span>            :                 .set_early_control = optc1_set_early_control,</a>
<a name="1570"><span class="lineNum">    1570 </span>            :                 /* used by enable_timing_synchronization. Not need for FPGA */</a>
<a name="1571"><span class="lineNum">    1571 </span>            :                 .wait_for_state = optc1_wait_for_state,</a>
<a name="1572"><span class="lineNum">    1572 </span>            :                 .set_blank = optc1_set_blank,</a>
<a name="1573"><span class="lineNum">    1573 </span>            :                 .is_blanked = optc1_is_blanked,</a>
<a name="1574"><span class="lineNum">    1574 </span>            :                 .set_blank_color = optc1_program_blank_color,</a>
<a name="1575"><span class="lineNum">    1575 </span>            :                 .did_triggered_reset_occur = optc1_did_triggered_reset_occur,</a>
<a name="1576"><span class="lineNum">    1576 </span>            :                 .enable_reset_trigger = optc1_enable_reset_trigger,</a>
<a name="1577"><span class="lineNum">    1577 </span>            :                 .enable_crtc_reset = optc1_enable_crtc_reset,</a>
<a name="1578"><span class="lineNum">    1578 </span>            :                 .disable_reset_trigger = optc1_disable_reset_trigger,</a>
<a name="1579"><span class="lineNum">    1579 </span>            :                 .lock = optc1_lock,</a>
<a name="1580"><span class="lineNum">    1580 </span>            :                 .is_locked = optc1_is_locked,</a>
<a name="1581"><span class="lineNum">    1581 </span>            :                 .unlock = optc1_unlock,</a>
<a name="1582"><span class="lineNum">    1582 </span>            :                 .enable_optc_clock = optc1_enable_optc_clock,</a>
<a name="1583"><span class="lineNum">    1583 </span>            :                 .set_drr = optc1_set_drr,</a>
<a name="1584"><span class="lineNum">    1584 </span>            :                 .get_last_used_drr_vtotal = NULL,</a>
<a name="1585"><span class="lineNum">    1585 </span>            :                 .set_static_screen_control = optc1_set_static_screen_control,</a>
<a name="1586"><span class="lineNum">    1586 </span>            :                 .set_test_pattern = optc1_set_test_pattern,</a>
<a name="1587"><span class="lineNum">    1587 </span>            :                 .program_stereo = optc1_program_stereo,</a>
<a name="1588"><span class="lineNum">    1588 </span>            :                 .is_stereo_left_eye = optc1_is_stereo_left_eye,</a>
<a name="1589"><span class="lineNum">    1589 </span>            :                 .set_blank_data_double_buffer = optc1_set_blank_data_double_buffer,</a>
<a name="1590"><span class="lineNum">    1590 </span>            :                 .tg_init = optc1_tg_init,</a>
<a name="1591"><span class="lineNum">    1591 </span>            :                 .is_tg_enabled = optc1_is_tg_enabled,</a>
<a name="1592"><span class="lineNum">    1592 </span>            :                 .is_optc_underflow_occurred = optc1_is_optc_underflow_occurred,</a>
<a name="1593"><span class="lineNum">    1593 </span>            :                 .clear_optc_underflow = optc1_clear_optc_underflow,</a>
<a name="1594"><span class="lineNum">    1594 </span>            :                 .get_crc = optc1_get_crc,</a>
<a name="1595"><span class="lineNum">    1595 </span>            :                 .configure_crc = optc1_configure_crc,</a>
<a name="1596"><span class="lineNum">    1596 </span>            :                 .set_vtg_params = optc1_set_vtg_params,</a>
<a name="1597"><span class="lineNum">    1597 </span>            :                 .program_manual_trigger = optc1_program_manual_trigger,</a>
<a name="1598"><span class="lineNum">    1598 </span>            :                 .setup_manual_trigger = optc1_setup_manual_trigger,</a>
<a name="1599"><span class="lineNum">    1599 </span>            :                 .get_hw_timing = optc1_get_hw_timing,</a>
<a name="1600"><span class="lineNum">    1600 </span>            : };</a>
<a name="1601"><span class="lineNum">    1601 </span>            : </a>
<a name="1602"><span class="lineNum">    1602 </span><span class="lineNoCov">          0 : void dcn10_timing_generator_init(struct optc *optc1)</span></a>
<a name="1603"><span class="lineNum">    1603 </span>            : {</a>
<a name="1604"><span class="lineNum">    1604 </span><span class="lineNoCov">          0 :         optc1-&gt;base.funcs = &amp;dcn10_tg_funcs;</span></a>
<a name="1605"><span class="lineNum">    1605 </span>            : </a>
<a name="1606"><span class="lineNum">    1606 </span><span class="lineNoCov">          0 :         optc1-&gt;max_h_total = optc1-&gt;tg_mask-&gt;OTG_H_TOTAL + 1;</span></a>
<a name="1607"><span class="lineNum">    1607 </span><span class="lineNoCov">          0 :         optc1-&gt;max_v_total = optc1-&gt;tg_mask-&gt;OTG_V_TOTAL + 1;</span></a>
<a name="1608"><span class="lineNum">    1608 </span>            : </a>
<a name="1609"><span class="lineNum">    1609 </span><span class="lineNoCov">          0 :         optc1-&gt;min_h_blank = 32;</span></a>
<a name="1610"><span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         optc1-&gt;min_v_blank = 3;</span></a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 :         optc1-&gt;min_v_blank_interlace = 5;</span></a>
<a name="1612"><span class="lineNum">    1612 </span><span class="lineNoCov">          0 :         optc1-&gt;min_h_sync_width = 4;</span></a>
<a name="1613"><span class="lineNum">    1613 </span><span class="lineNoCov">          0 :         optc1-&gt;min_v_sync_width = 1;</span></a>
<a name="1614"><span class="lineNum">    1614 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1615"><span class="lineNum">    1615 </span>            : </a>
<a name="1616"><span class="lineNum">    1616 </span>            : /* &quot;Containter&quot; vs. &quot;pixel&quot; is a concept within HW blocks, mostly those closer to the back-end. It works like this:</a>
<a name="1617"><span class="lineNum">    1617 </span>            :  *</a>
<a name="1618"><span class="lineNum">    1618 </span>            :  * - In most of the formats (RGB or YCbCr 4:4:4, 4:2:2 uncompressed and DSC 4:2:2 Simple) pixel rate is the same as</a>
<a name="1619"><span class="lineNum">    1619 </span>            :  *   containter rate.</a>
<a name="1620"><span class="lineNum">    1620 </span>            :  *</a>
<a name="1621"><span class="lineNum">    1621 </span>            :  * - In 4:2:0 (DSC or uncompressed) there are two pixels per container, hence the target container rate has to be</a>
<a name="1622"><span class="lineNum">    1622 </span>            :  *   halved to maintain the correct pixel rate.</a>
<a name="1623"><span class="lineNum">    1623 </span>            :  *</a>
<a name="1624"><span class="lineNum">    1624 </span>            :  * - Unlike 4:2:2 uncompressed, DSC 4:2:2 Native also has two pixels per container (this happens when DSC is applied</a>
<a name="1625"><span class="lineNum">    1625 </span>            :  *   to it) and has to be treated the same as 4:2:0, i.e. target containter rate has to be halved in this case as well.</a>
<a name="1626"><span class="lineNum">    1626 </span>            :  *</a>
<a name="1627"><span class="lineNum">    1627 </span>            :  */</a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineNoCov">          0 : bool optc1_is_two_pixels_per_containter(const struct dc_crtc_timing *timing)</span></a>
<a name="1629"><span class="lineNum">    1629 </span>            : {</a>
<a name="1630"><span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         bool two_pix = timing-&gt;pixel_encoding == PIXEL_ENCODING_YCBCR420;</span></a>
<a name="1631"><span class="lineNum">    1631 </span>            : </a>
<a name="1632"><span class="lineNum">    1632 </span><span class="lineNoCov">          0 :         two_pix = two_pix || (timing-&gt;flags.DSC &amp;&amp; timing-&gt;pixel_encoding == PIXEL_ENCODING_YCBCR422</span></a>
<a name="1633"><span class="lineNum">    1633 </span><span class="lineNoCov">          0 :                         &amp;&amp; !timing-&gt;dsc_cfg.ycbcr422_simple);</span></a>
<a name="1634"><span class="lineNum">    1634 </span><span class="lineNoCov">          0 :         return two_pix;</span></a>
<a name="1635"><span class="lineNum">    1635 </span>            : }</a>
<a name="1636"><span class="lineNum">    1636 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
