#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008e8e10 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
P_00000000028bb870 .param/l "DRAMSIZE" 1 2 3, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
P_00000000028bb8a8 .param/l "IRAMSIZE" 1 2 4, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v0000000002945380_0 .var "clk", 0 0;
v0000000002946a00_0 .var "count", 7 0;
v0000000002946b40_0 .net "exception", 0 0, v00000000008ebc70_0;  1 drivers
o00000000028f1e08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000029451a0_0 .net "imem_addr", 31 0, o00000000028f1e08;  0 drivers
v00000000029456a0_0 .net "imem_rdata", 31 0, v0000000002946aa0_0;  1 drivers
o00000000028f1e68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002946d20_0 .net "imem_ready", 0 0, o00000000028f1e68;  0 drivers
o00000000028f1e98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029468c0_0 .net "imem_valid", 0 0, o00000000028f1e98;  0 drivers
v00000000029466e0_0 .var "next_pc", 31 0;
v0000000002945ba0_0 .var "resetb", 0 0;
S_00000000028e3560 .scope module, "IF_ID" "IF_ID" 2 69, 3 10 0, S_00000000008e8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetb";
    .port_info 2 /OUTPUT 1 "exception";
    .port_info 3 /OUTPUT 1 "imem_ready";
    .port_info 4 /INPUT 32 "imem_rdata";
    .port_info 5 /INPUT 1 "imem_valid";
    .port_info 6 /OUTPUT 32 "imem_addr";
P_00000000028f0f50 .param/l "CSR_RDCYCLE" 1 4 68, C4<0110000000000>;
P_00000000028f0f88 .param/l "CSR_RDCYCLEH" 1 4 69, C4<0110010000000>;
P_00000000028f0fc0 .param/l "CSR_RDINSTRET" 1 4 72, C4<0110000000010>;
P_00000000028f0ff8 .param/l "CSR_RDINSTRETH" 1 4 73, C4<0110010000010>;
P_00000000028f1030 .param/l "CSR_RDTIME" 1 4 70, C4<0110000000001>;
P_00000000028f1068 .param/l "CSR_RDTIMEH" 1 4 71, C4<0110010000001>;
P_00000000028f10a0 .param/l "NOP" 1 4 12, C4<00000000000000000000000000010011>;
P_00000000028f10d8 .param/l "OP_ADD" 1 4 49, C4<000>;
P_00000000028f1110 .param/l "OP_AND" 1 4 56, C4<111>;
P_00000000028f1148 .param/l "OP_ARITHI" 1 4 22, C4<0010011>;
P_00000000028f1180 .param/l "OP_ARITHR" 1 4 23, C4<0110011>;
P_00000000028f11b8 .param/l "OP_AUIPC" 1 4 15, C4<0010111>;
P_00000000028f11f0 .param/l "OP_BEQ" 1 4 29, C4<000>;
P_00000000028f1228 .param/l "OP_BGE" 1 4 32, C4<101>;
P_00000000028f1260 .param/l "OP_BGEU" 1 4 34, C4<111>;
P_00000000028f1298 .param/l "OP_BLT" 1 4 31, C4<100>;
P_00000000028f12d0 .param/l "OP_BLTU" 1 4 33, C4<110>;
P_00000000028f1308 .param/l "OP_BNE" 1 4 30, C4<001>;
P_00000000028f1340 .param/l "OP_BRANCH" 1 4 19, C4<1100011>;
P_00000000028f1378 .param/l "OP_CSRRC" 1 4 62, C4<011>;
P_00000000028f13b0 .param/l "OP_CSRRCI" 1 4 65, C4<111>;
P_00000000028f13e8 .param/l "OP_CSRRS" 1 4 61, C4<010>;
P_00000000028f1420 .param/l "OP_CSRRSI" 1 4 64, C4<110>;
P_00000000028f1458 .param/l "OP_CSRRW" 1 4 60, C4<001>;
P_00000000028f1490 .param/l "OP_CSRRWI" 1 4 63, C4<101>;
P_00000000028f14c8 .param/l "OP_ECALL" 1 4 59, C4<000>;
P_00000000028f1500 .param/l "OP_FENCE" 1 4 24, C4<0001111>;
P_00000000028f1538 .param/l "OP_JAL" 1 4 17, C4<1101111>;
P_00000000028f1570 .param/l "OP_JALR" 1 4 18, C4<1100111>;
P_00000000028f15a8 .param/l "OP_LB" 1 4 37, C4<000>;
P_00000000028f15e0 .param/l "OP_LBU" 1 4 40, C4<100>;
P_00000000028f1618 .param/l "OP_LH" 1 4 38, C4<001>;
P_00000000028f1650 .param/l "OP_LHU" 1 4 41, C4<101>;
P_00000000028f1688 .param/l "OP_LOAD" 1 4 20, C4<0000011>;
P_00000000028f16c0 .param/l "OP_LUI" 1 4 16, C4<0110111>;
P_00000000028f16f8 .param/l "OP_LW" 1 4 39, C4<010>;
P_00000000028f1730 .param/l "OP_OR" 1 4 55, C4<110>;
P_00000000028f1768 .param/l "OP_SB" 1 4 44, C4<000>;
P_00000000028f17a0 .param/l "OP_SH" 1 4 45, C4<001>;
P_00000000028f17d8 .param/l "OP_SLL" 1 4 50, C4<001>;
P_00000000028f1810 .param/l "OP_SLT" 1 4 51, C4<010>;
P_00000000028f1848 .param/l "OP_SLTU" 1 4 52, C4<011>;
P_00000000028f1880 .param/l "OP_SR" 1 4 54, C4<101>;
P_00000000028f18b8 .param/l "OP_STORE" 1 4 21, C4<0100011>;
P_00000000028f18f0 .param/l "OP_SW" 1 4 46, C4<010>;
P_00000000028f1928 .param/l "OP_SYSTEM" 1 4 25, C4<1110011>;
P_00000000028f1960 .param/l "OP_XOR" 1 4 53, C4<100>;
P_00000000028f1998 .param/l "RESETVEC" 1 4 10, C4<00000000000000000000000000000000>;
L_00000000028a6700 .functor BUFZ 32, v0000000002946aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000008ec0d0_0 .net "clk", 0 0, v0000000002945380_0;  1 drivers
v00000000008ec670_0 .var "ex_alu", 0 0;
v00000000008eb4f0_0 .var "ex_alu_op", 2 0;
v00000000008ecb70_0 .var "ex_auipc", 0 0;
v00000000008ec210_0 .var "ex_branch", 0 0;
v00000000008eb590_0 .var "ex_csr", 0 0;
v00000000008eba90_0 .var "ex_dst_sel", 4 0;
v00000000008ec710_0 .var "ex_imm", 31 0;
v00000000008ec490_0 .var "ex_imm_sel", 0 0;
v00000000008ec5d0_0 .var "ex_jal", 0 0;
v00000000008eb130_0 .var "ex_jalr", 0 0;
v00000000008ecc10_0 .var "ex_lui", 0 0;
v00000000008ecdf0_0 .var "ex_mem2reg", 0 0;
v00000000008eb090_0 .var "ex_memwr", 0 0;
v00000000008eb1d0_0 .var "ex_pc", 31 0;
v00000000008eb270_0 .var "ex_src1_sel", 4 0;
v00000000008ebb30_0 .var "ex_src2_sel", 4 0;
v00000000008ebbd0_0 .var "ex_subtype", 0 0;
v00000000008ebc70_0 .var "exception", 0 0;
v00000000008ebdb0_0 .var "if_pc", 31 0;
v00000000008ec2b0_0 .var "illegal_csr", 0 0;
v00000000008ebe50_0 .var "illegal_inst", 0 0;
v00000000008ec350_0 .net "imem_addr", 31 0, o00000000028f1e08;  alias, 0 drivers
v00000000008ec3f0_0 .net "imem_rdata", 31 0, v0000000002946aa0_0;  alias, 1 drivers
v0000000002945560_0 .net "imem_ready", 0 0, o00000000028f1e68;  alias, 0 drivers
v0000000002945a60_0 .net "imem_valid", 0 0, o00000000028f1e98;  alias, 0 drivers
v0000000002946be0_0 .var "imm", 31 0;
v0000000002946960_0 .net "inst", 31 0, L_00000000028a6700;  1 drivers
v00000000029461e0_0 .net "resetb", 0 0, v0000000002945ba0_0;  1 drivers
E_00000000028ee720/0 .event negedge, v00000000029461e0_0;
E_00000000028ee720/1 .event posedge, v00000000008ec0d0_0;
E_00000000028ee720 .event/or E_00000000028ee720/0, E_00000000028ee720/1;
E_00000000028eeae0 .event edge, v0000000002946960_0;
L_00000000029454c0 .part v00000000008ebdb0_0, 2, 30;
S_00000000028ebe70 .scope module, "imem" "memmodel" 2 84, 5 4 0, S_00000000008e8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rready";
    .port_info 2 /INPUT 1 "wready";
    .port_info 3 /OUTPUT 32 "rdata";
    .port_info 4 /INPUT 30 "raddr";
    .port_info 5 /INPUT 30 "waddr";
    .port_info 6 /INPUT 32 "wdata";
    .port_info 7 /INPUT 4 "wstrb";
P_00000000028a5500 .param/l "ADDRW" 1 5 19, +C4<00000000000000000000000000001111>;
P_00000000028a5538 .param/str "FILE" 0 5 6, "../memory_data/imem.hex";
P_00000000028a5570 .param/l "SIZE" 0 5 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v00000000029463c0_0 .net "clk", 0 0, v0000000002945380_0;  alias, 1 drivers
v0000000002945100_0 .var/i "i", 31 0;
v0000000002946640 .array "mem", 0 32767, 31 0;
v0000000002945240_0 .net "raddr", 31 2, L_00000000029454c0;  1 drivers
v0000000002945c40_0 .net "radr", 14 0, L_0000000002946000;  1 drivers
v0000000002946aa0_0 .var "rdata", 31 0;
L_0000000002960088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000029465a0_0 .net "rready", 0 0, L_0000000002960088;  1 drivers
L_0000000002960118 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002945b00_0 .net "waddr", 31 2, L_0000000002960118;  1 drivers
v0000000002946820_0 .net "wadr", 14 0, L_00000000029452e0;  1 drivers
L_0000000002960160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002946780_0 .net "wdata", 31 0, L_0000000002960160;  1 drivers
L_00000000029600d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002945600_0 .net "wready", 0 0, L_00000000029600d0;  1 drivers
L_00000000029601a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000002945420_0 .net "wstrb", 3 0, L_00000000029601a8;  1 drivers
E_00000000028ee3a0 .event posedge, v00000000008ec0d0_0;
L_0000000002946000 .part L_00000000029454c0, 0, 15;
L_00000000029452e0 .part L_0000000002960118, 0, 15;
    .scope S_00000000028e3560;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008ebdb0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000000028e3560;
T_1 ;
    %wait E_00000000028ee720;
    %load/vec4 v00000000029461e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008ebc70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000008ebe50_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000008ec2b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v00000000008ec350_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 9;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008ebc70_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000028e3560;
T_2 ;
    %wait E_00000000028eeae0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002946be0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ebe50_0, 0, 1;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ebe50_0, 0, 1;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0000000002946960_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v0000000002946960_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v0000000002946960_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000000002946960_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002946960_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002946960_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v0000000002946960_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002946960_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0000000002946960_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002946960_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002946960_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002946960_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0000000002946960_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002946960_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v0000000002946960_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002946960_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0000000002946960_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0000000002946960_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000000002946960_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %load/vec4 v0000000002946960_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002946960_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000002946960_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002946be0_0, 0, 32;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000028e3560;
T_3 ;
    %wait E_00000000028ee720;
    %load/vec4 v00000000029461e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008ec710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008ec490_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000008eb270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000008ebb30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000008eba90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000008eb4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008ebbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008eb090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008ecdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008ec670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008eb590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008ec5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008eb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008ec210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008eb1d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002946be0_0;
    %assign/vec4 v00000000008ec710_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v00000000008ec490_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000008eb270_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000008ebb30_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000008eba90_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000008eb4f0_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002946960_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %assign/vec4 v00000000008ebbd0_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000008eb090_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000008ecdf0_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v00000000008ec670_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002946960_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002946960_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %nor/r;
    %and;
    %assign/vec4 v00000000008eb590_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000008ecc10_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000008ecb70_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000008ec5d0_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000008eb130_0, 0;
    %load/vec4 v0000000002946960_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000008ec210_0, 0;
    %load/vec4 v00000000008ebdb0_0;
    %assign/vec4 v00000000008eb1d0_0, 0;
T_3.1 ;
    %load/vec4 v00000000008ebdb0_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000000008ebdb0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000028ebe70;
T_4 ;
    %vpi_func 5 30 "$test$plusargs" 32, "meminit" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002945100_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000000002945100_0;
    %pad/s 64;
    %cmpi/s 32768, 0, 64;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000002945100_0;
    %store/vec4a v0000000002946640, 4, 0;
    %load/vec4 v0000000002945100_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002945100_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %vpi_call 5 34 "$readmemh", P_00000000028a5538, v0000000002946640, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000111111111111111 {0 0 0};
    %load/vec4 v0000000002945c40_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002946640, 4;
    %parti/s 8, 0, 2;
    %vpi_call 5 35 "$display", "inst memory : %h", S<0,vec4,u8> {1 0 0};
    %end;
    .thread T_4;
    .scope S_00000000028ebe70;
T_5 ;
    %wait E_00000000028ee3a0;
    %load/vec4 v00000000029465a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000002945600_0;
    %load/vec4 v0000000002945c40_0;
    %load/vec4 v0000000002946820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000002945420_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %load/vec4 v0000000002946780_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v0000000002945c40_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002946640, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002946aa0_0, 4, 5;
    %load/vec4 v0000000002945420_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %load/vec4 v0000000002946780_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %load/vec4 v0000000002945c40_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002946640, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002946aa0_0, 4, 5;
    %load/vec4 v0000000002945420_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %load/vec4 v0000000002946780_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %load/vec4 v0000000002945c40_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002946640, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002946aa0_0, 4, 5;
    %load/vec4 v0000000002945420_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %load/vec4 v0000000002946780_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %load/vec4 v0000000002945c40_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002946640, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002946aa0_0, 4, 5;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000002945c40_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002946640, 4;
    %assign/vec4 v0000000002946aa0_0, 0;
T_5.3 ;
T_5.0 ;
    %load/vec4 v0000000002945600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0000000002945420_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0000000002946780_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002946820_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002946640, 0, 4;
T_5.14 ;
    %load/vec4 v0000000002945420_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0000000002946780_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002946820_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002946640, 4, 5;
T_5.16 ;
    %load/vec4 v0000000002945420_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v0000000002946780_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002946820_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002946640, 4, 5;
T_5.18 ;
    %load/vec4 v0000000002945420_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0000000002946780_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000002946820_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002946640, 4, 5;
T_5.20 ;
T_5.12 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000008e8e10;
T_6 ;
    %vpi_call 2 20 "$monitor", "inst=%h", v00000000029456a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000008e8e10;
T_7 ;
    %vpi_func 2 25 "$test$plusargs" 32, "dumpvcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 26 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008e8e10 {0 0 0};
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002945380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002945ba0_0, 0;
    %pushi/vec4 10, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000028ee3a0;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002945ba0_0, 0;
    %end;
    .thread T_7;
    .scope S_00000000008e8e10;
T_8 ;
    %delay 10, 0;
    %load/vec4 v0000000002945380_0;
    %inv;
    %assign/vec4 v0000000002945380_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008e8e10;
T_9 ;
    %wait E_00000000028ee720;
    %load/vec4 v0000000002945ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029466e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002946a00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000008ebdb0_0;
    %assign/vec4 v00000000029466e0_0, 0;
    %load/vec4 v00000000029466e0_0;
    %load/vec4 v00000000008ebdb0_0;
    %cmp/e;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000000002946a00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000002946a00_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002946a00_0, 0;
T_9.3 ;
    %load/vec4 v0000000002946a00_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.4, 5;
    %vpi_call 2 55 "$display", "Executing timeout" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 56 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000008e8e10;
T_10 ;
    %wait E_00000000028ee3a0;
    %load/vec4 v0000000002946b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 2 64 "$display", "Exception occurs, simulation exist." {0 0 0};
    %delay 10, 0;
    %vpi_call 2 65 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000008e8e10;
T_11 ;
    %wait E_00000000028ee3a0;
    %load/vec4 v0000000002946d20_0;
    %load/vec4 v00000000029451a0_0;
    %parti/s 15, 17, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 101 "$display", "IMEM address %x out of range", v00000000029451a0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 102 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_IF_ID.v";
    "IF_ID.v";
    "./opcode.vh";
    "memmodel.v";
