Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon May 23 11:44:31 2016
| Host         : cuilaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   164 |
| Minimum Number of register sites lost to control set restrictions |     5 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             238 |           85 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |            1069 |          428 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |                                            Enable Signal                                           |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_23_23_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_9_9_i_1_n_0   |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_8_8_i_1_n_0   |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_7_7_i_1_n_0   |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6_i_1_n_0   |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5_i_1_n_0   |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4_i_1_n_0   |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_3_3_i_1_n_0   |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2_i_1_n_0   |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_28_28_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_27_27_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_26_26_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_25_25_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_5_5_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_20_20_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_1_1_i_1_n_0   |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_13_13_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_11_11_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_10_10_i_1_n_0 |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0   |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_8_8_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_7_7_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0      |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_30_30_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_29_29_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_27_27_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_25_25_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_24_24_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_22_22_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_16_16_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_13_13_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_11_11_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_20_20_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_17_17_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_16_16_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10_i_1_n_0  |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9_i_1_n_0      |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8_i_1_n_0      |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7_i_1_n_0      |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6_i_1_n_0      |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_i_1_n_0      |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4_i_1_n_0      |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_i_1_n_0      |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_i_1_n_0      |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1_i_1_n_0      |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12_i_1_n_0    |                                       |                1 |              4 |
|  clk_IBUF_BUFG | processor1/p_0_in                                                                                  | processor1/register1/mem_reg[0][31]_0 |                3 |              7 |
|  clk_IBUF_BUFG | processor1/E[0]                                                                                    |                                       |                6 |             16 |
| ~clk_IBUF_BUFG | processor1/register1/mem[10][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |                8 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[0][31]_i_1_n_0                                                            | processor1/register1/mem_reg[0][31]_0 |               10 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[9][31]_i_1_n_0                                                            | processor1/register1/mem_reg[0][31]_0 |               24 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[8][31]_i_1_n_0                                                            | processor1/register1/mem_reg[0][31]_0 |               20 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[7][31]_i_1_n_0                                                            | processor1/register1/mem_reg[0][31]_0 |               20 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[6][31]_i_1_n_0                                                            | processor1/register1/mem_reg[0][31]_0 |               16 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[5][31]_i_1_n_0                                                            | processor1/register1/mem_reg[0][31]_0 |               15 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[4][31]_i_1_n_0                                                            | processor1/register1/mem_reg[0][31]_0 |               10 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[3][31]_i_1_n_0                                                            | processor1/register1/mem_reg[0][31]_0 |               13 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[31][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               19 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[30][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               22 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[2][31]_i_1_n_0                                                            | processor1/register1/mem_reg[0][31]_0 |               11 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[29][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               15 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[28][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               15 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[27][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               17 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[26][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               11 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[25][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               11 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[24][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               11 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[23][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               12 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[22][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               14 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[21][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               14 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[20][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               10 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[1][31]_i_1_n_0                                                            | processor1/register1/mem_reg[0][31]_0 |                9 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[19][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               10 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[18][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               10 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[17][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               11 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[16][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               10 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[15][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               10 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[14][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |                8 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[13][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |                8 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[12][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               12 |             32 |
| ~clk_IBUF_BUFG | processor1/register1/mem[11][31]_i_1_n_0                                                           | processor1/register1/mem_reg[0][31]_0 |               10 |             32 |
|  clk_IBUF_BUFG | processor1/IFID_IR[31]_i_1_n_0                                                                     | processor1/register1/mem_reg[0][31]_0 |                9 |             38 |
|  clk_IBUF_BUFG |                                                                                                    | processor1/register1/mem_reg[0][31]_0 |               85 |            238 |
+----------------+----------------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+


