# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xci
# IP: The module: 'clk_core' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'clk_core'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'clk_core'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xci
# IP: The module: 'clk_core' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'clk_core'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'clk_core'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
