# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab9_PulseWidthModulation.srcs/sources_1/new/PWM.sv"
sv xil_defaultlib  "../../../Lab9_PulseWidthModulation.srcs/sources_1/imports/new/SevenSegmentControl.sv"
sv xil_defaultlib  "../../../Lab9_PulseWidthModulation.srcs/sources_1/new/PWM_top.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
