{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 19:44:29 2017 " "Info: Processing started: Thu Oct 26 19:44:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier_4bit_n.v(60) " "Warning (10268): Verilog HDL information at multiplier_4bit_n.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/altera_quartus_workspace/multiplier_4bit/multiplier_4bit_n.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /workspace/altera_quartus_workspace/multiplier_4bit/multiplier_4bit_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signed_Multiplier_NbyM " "Info: Found entity 1: Signed_Multiplier_NbyM" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MPNum ../multiplier_4bit/multiplier_4bit_n.v 2 tb_Signed_Multiplier_NbyM.v(3) " "Warning (10274): Verilog HDL macro warning at tb_Signed_Multiplier_NbyM.v(3): overriding existing definition for macro \"MPNum\", which was defined in \"../multiplier_4bit/multiplier_4bit_n.v\", line 2" {  } { { "tb_Signed_Multiplier_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/tb_Signed_Multiplier_NbyM.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MPCNum ../multiplier_4bit/multiplier_4bit_n.v 3 tb_Signed_Multiplier_NbyM.v(4) " "Warning (10274): Verilog HDL macro warning at tb_Signed_Multiplier_NbyM.v(4): overriding existing definition for macro \"MPCNum\", which was defined in \"../multiplier_4bit/multiplier_4bit_n.v\", line 3" {  } { { "tb_Signed_Multiplier_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/tb_Signed_Multiplier_NbyM.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ACCNum ../multiplier_4bit/multiplier_4bit_n.v 4 tb_Signed_Multiplier_NbyM.v(5) " "Warning (10274): Verilog HDL macro warning at tb_Signed_Multiplier_NbyM.v(5): overriding existing definition for macro \"ACCNum\", which was defined in \"../multiplier_4bit/multiplier_4bit_n.v\", line 4" {  } { { "tb_Signed_Multiplier_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/tb_Signed_Multiplier_NbyM.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_signed_multiplier_nbym.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_signed_multiplier_nbym.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Signed_Multiplier_NbyM " "Info: Found entity 1: tb_Signed_Multiplier_NbyM" {  } { { "tb_Signed_Multiplier_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/tb_Signed_Multiplier_NbyM.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "upcounter_4bits.v(19) " "Warning (10268): Verilog HDL information at upcounter_4bits.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/upcounter_4bits.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter_4bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file upcounter_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter_4bits " "Info: Found entity 1: upcounter_4bits" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Signed_Multiplier_NbyM " "Info: Elaborating entity \"Signed_Multiplier_NbyM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter_4bits upcounter_4bits:counter " "Info: Elaborating entity \"upcounter_4bits\" for hierarchy \"upcounter_4bits:counter\"" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "counter" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~2 " "Info: Register \"state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~3 " "Info: Register \"state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/Signed_Multiplier_NbyM.map.smsg " "Info: Generated suppressed messages file D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/Signed_Multiplier_NbyM.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Info: Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Info: Implemented 146 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 19:44:30 2017 " "Info: Processing ended: Thu Oct 26 19:44:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 19:44:31 2017 " "Info: Processing started: Thu Oct 26 19:44:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Signed_Multiplier_NbyM EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Signed_Multiplier_NbyM" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 556 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "Critical Warning: No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Info: Pin Done not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Done } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[0\] " "Info: Pin Product\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[0] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[1\] " "Info: Pin Product\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[1] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[2\] " "Info: Pin Product\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[2] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[3\] " "Info: Pin Product\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[3] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[4\] " "Info: Pin Product\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[4] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[5\] " "Info: Pin Product\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[5] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[6\] " "Info: Pin Product\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[6] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[7\] " "Info: Pin Product\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[7] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[8\] " "Info: Pin Product\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[8] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[9\] " "Info: Pin Product\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[9] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[10\] " "Info: Pin Product\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[10] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[11\] " "Info: Pin Product\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[11] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[12\] " "Info: Pin Product\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[12] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[13\] " "Info: Pin Product\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[13] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[14\] " "Info: Pin Product\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[14] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[15\] " "Info: Pin Product\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[15] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[16\] " "Info: Pin Product\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[16] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[17\] " "Info: Pin Product\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[17] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[18\] " "Info: Pin Product\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[18] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[19\] " "Info: Pin Product\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[19] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[20\] " "Info: Pin Product\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[20] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[21\] " "Info: Pin Product\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[21] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[22\] " "Info: Pin Product\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[22] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[23\] " "Info: Pin Product\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[23] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[24\] " "Info: Pin Product\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[24] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[25\] " "Info: Pin Product\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[25] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[26\] " "Info: Pin Product\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[26] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[27\] " "Info: Pin Product\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[27] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[28\] " "Info: Pin Product\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[28] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[29\] " "Info: Pin Product\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[29] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[30\] " "Info: Pin Product\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[30] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Product\[31\] " "Info: Pin Product\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Product[31] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[0\] " "Info: Pin Mtp\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[0] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 64 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[15\] " "Info: Pin Mtp\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[15] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "St " "Info: Pin St not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { St } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { St } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[1\] " "Info: Pin Mtp\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[1] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 65 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[2\] " "Info: Pin Mtp\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[2] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 66 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[3\] " "Info: Pin Mtp\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[3] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 67 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[4\] " "Info: Pin Mtp\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[4] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[5\] " "Info: Pin Mtp\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[5] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[6\] " "Info: Pin Mtp\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[6] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 70 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[7\] " "Info: Pin Mtp\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[7] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[8\] " "Info: Pin Mtp\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[8] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 72 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[9\] " "Info: Pin Mtp\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[9] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[10\] " "Info: Pin Mtp\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[10] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[11\] " "Info: Pin Mtp\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[11] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 75 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[12\] " "Info: Pin Mtp\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[12] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[13\] " "Info: Pin Mtp\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[13] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtp\[14\] " "Info: Pin Mtp\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtp[14] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[15\] " "Info: Pin Mtc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[15] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[0\] " "Info: Pin Mtc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[0] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[1\] " "Info: Pin Mtc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[1] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[2\] " "Info: Pin Mtc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[2] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[3\] " "Info: Pin Mtc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[3] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 83 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[4\] " "Info: Pin Mtc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[4] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[5\] " "Info: Pin Mtc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[5] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[6\] " "Info: Pin Mtc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[6] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[7\] " "Info: Pin Mtc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[7] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[8\] " "Info: Pin Mtc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[8] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[9\] " "Info: Pin Mtc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[9] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 89 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[10\] " "Info: Pin Mtc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[10] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[11\] " "Info: Pin Mtc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[11] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[12\] " "Info: Pin Mtc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[12] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[13\] " "Info: Pin Mtc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[13] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mtc\[14\] " "Info: Pin Mtc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Mtc[14] } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 3.3V 33 33 0 " "Info: Number of I/O pins in group: 66 (unused VREF, 3.3V VCCIO, 33 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.196 ns register register " "Info: Estimated most critical path is register to register delay of 3.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegACC\[0\] 1 REG LAB_X31_Y3 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y3; Fanout = 20; REG Node = 'RegACC\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegACC[0] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.350 ns) 0.855 ns Add3~2 2 COMB LAB_X30_Y4 2 " "Info: 2: + IC(0.505 ns) + CELL(0.350 ns) = 0.855 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { RegACC[0] Add3~2 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.890 ns Add3~6 3 COMB LAB_X30_Y4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.890 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~2 Add3~6 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.925 ns Add3~10 4 COMB LAB_X30_Y4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.925 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~6 Add3~10 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.960 ns Add3~14 5 COMB LAB_X30_Y4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.960 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.995 ns Add3~18 6 COMB LAB_X30_Y4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.995 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.030 ns Add3~22 7 COMB LAB_X30_Y4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.030 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.065 ns Add3~26 8 COMB LAB_X30_Y4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.065 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.100 ns Add3~30 9 COMB LAB_X30_Y4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.100 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.196 ns Add3~34 10 COMB LAB_X30_Y4 2 " "Info: 10: + IC(0.061 ns) + CELL(0.035 ns) = 1.196 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.231 ns Add3~38 11 COMB LAB_X30_Y4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.231 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.266 ns Add3~42 12 COMB LAB_X30_Y4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.266 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~38 Add3~42 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.301 ns Add3~46 13 COMB LAB_X30_Y4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.301 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~42 Add3~46 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.336 ns Add3~50 14 COMB LAB_X30_Y4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.336 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~46 Add3~50 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.371 ns Add3~54 15 COMB LAB_X30_Y4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.371 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~50 Add3~54 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.406 ns Add3~58 16 COMB LAB_X30_Y4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.406 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~54 Add3~58 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.441 ns Add3~62 17 COMB LAB_X30_Y4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.441 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'Add3~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~58 Add3~62 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 1.641 ns Add3~66 18 COMB LAB_X30_Y3 2 " "Info: 18: + IC(0.165 ns) + CELL(0.035 ns) = 1.641 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~66'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Add3~62 Add3~66 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.676 ns Add3~70 19 COMB LAB_X30_Y3 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.676 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~66 Add3~70 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.711 ns Add3~74 20 COMB LAB_X30_Y3 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.711 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~74'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~70 Add3~74 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.746 ns Add3~78 21 COMB LAB_X30_Y3 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.746 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~78'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~74 Add3~78 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.781 ns Add3~82 22 COMB LAB_X30_Y3 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.781 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~78 Add3~82 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.816 ns Add3~86 23 COMB LAB_X30_Y3 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.816 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~86'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~82 Add3~86 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.851 ns Add3~90 24 COMB LAB_X30_Y3 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.851 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~90'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~86 Add3~90 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.886 ns Add3~94 25 COMB LAB_X30_Y3 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 1.886 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~90 Add3~94 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.982 ns Add3~98 26 COMB LAB_X30_Y3 2 " "Info: 26: + IC(0.061 ns) + CELL(0.035 ns) = 1.982 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~98'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add3~94 Add3~98 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.017 ns Add3~102 27 COMB LAB_X30_Y3 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.017 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~102'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~98 Add3~102 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.052 ns Add3~106 28 COMB LAB_X30_Y3 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.052 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~106'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~102 Add3~106 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.087 ns Add3~110 29 COMB LAB_X30_Y3 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.087 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~110'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~106 Add3~110 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.122 ns Add3~114 30 COMB LAB_X30_Y3 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.122 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~114'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~110 Add3~114 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.157 ns Add3~118 31 COMB LAB_X30_Y3 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 2.157 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'Add3~118'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~114 Add3~118 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.192 ns Add3~122 32 COMB LAB_X30_Y3 1 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 2.192 ns; Loc. = LAB_X30_Y3; Fanout = 1; COMB Node = 'Add3~122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~118 Add3~122 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.317 ns Add3~125 33 COMB LAB_X30_Y3 1 " "Info: 33: + IC(0.000 ns) + CELL(0.125 ns) = 2.317 ns; Loc. = LAB_X30_Y3; Fanout = 1; COMB Node = 'Add3~125'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~122 Add3~125 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.272 ns) 3.041 ns Selector0~1 34 COMB LAB_X33_Y3 1 " "Info: 34: + IC(0.452 ns) + CELL(0.272 ns) = 3.041 ns; Loc. = LAB_X33_Y3; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Add3~125 Selector0~1 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.196 ns RegACC\[31\] 35 REG LAB_X33_Y3 6 " "Info: 35: + IC(0.000 ns) + CELL(0.155 ns) = 3.196 ns; Loc. = LAB_X33_Y3; Fanout = 6; REG Node = 'RegACC\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~1 RegACC[31] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 61.08 % ) " "Info: Total cell delay = 1.952 ns ( 61.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.244 ns ( 38.92 % ) " "Info: Total interconnect delay = 1.244 ns ( 38.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { RegACC[0] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~42 Add3~46 Add3~50 Add3~54 Add3~58 Add3~62 Add3~66 Add3~70 Add3~74 Add3~78 Add3~82 Add3~86 Add3~90 Add3~94 Add3~98 Add3~102 Add3~106 Add3~110 Add3~114 Add3~118 Add3~122 Add3~125 Selector0~1 RegACC[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Warning: Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Info: Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[0\] 0 " "Info: Pin \"Product\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[1\] 0 " "Info: Pin \"Product\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[2\] 0 " "Info: Pin \"Product\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[3\] 0 " "Info: Pin \"Product\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[4\] 0 " "Info: Pin \"Product\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[5\] 0 " "Info: Pin \"Product\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[6\] 0 " "Info: Pin \"Product\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[7\] 0 " "Info: Pin \"Product\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[8\] 0 " "Info: Pin \"Product\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[9\] 0 " "Info: Pin \"Product\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[10\] 0 " "Info: Pin \"Product\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[11\] 0 " "Info: Pin \"Product\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[12\] 0 " "Info: Pin \"Product\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[13\] 0 " "Info: Pin \"Product\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[14\] 0 " "Info: Pin \"Product\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[15\] 0 " "Info: Pin \"Product\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[16\] 0 " "Info: Pin \"Product\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[17\] 0 " "Info: Pin \"Product\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[18\] 0 " "Info: Pin \"Product\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[19\] 0 " "Info: Pin \"Product\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[20\] 0 " "Info: Pin \"Product\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[21\] 0 " "Info: Pin \"Product\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[22\] 0 " "Info: Pin \"Product\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[23\] 0 " "Info: Pin \"Product\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[24\] 0 " "Info: Pin \"Product\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[25\] 0 " "Info: Pin \"Product\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[26\] 0 " "Info: Pin \"Product\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[27\] 0 " "Info: Pin \"Product\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[28\] 0 " "Info: Pin \"Product\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[29\] 0 " "Info: Pin \"Product\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[30\] 0 " "Info: Pin \"Product\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Product\[31\] 0 " "Info: Pin \"Product\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 19:44:36 2017 " "Info: Processing ended: Thu Oct 26 19:44:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 19:44:37 2017 " "Info: Processing started: Thu Oct 26 19:44:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 19:44:38 2017 " "Info: Processing ended: Thu Oct 26 19:44:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 19:44:39 2017 " "Info: Processing started: Thu Oct 26 19:44:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register RegMtc\[0\] register RegACC\[31\] 296.3 MHz 3.375 ns Internal " "Info: Clock \"clk\" has Internal fmax of 296.3 MHz between source register \"RegMtc\[0\]\" and destination register \"RegACC\[31\]\" (period= 3.375 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.192 ns + Longest register register " "Info: + Longest register to register delay is 3.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegMtc\[0\] 1 REG LCFF_X34_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y4_N1; Fanout = 4; REG Node = 'RegMtc\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegMtc[0] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns Add0~2 2 COMB LCCOMB_X34_Y4_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X34_Y4_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { RegMtc[0] Add0~2 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns Add0~6 3 COMB LCCOMB_X34_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X34_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns Add0~10 4 COMB LCCOMB_X34_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X34_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns Add0~14 5 COMB LCCOMB_X34_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X34_Y4_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns Add0~18 6 COMB LCCOMB_X34_Y4_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X34_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns Add0~22 7 COMB LCCOMB_X34_Y4_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X34_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns Add0~26 8 COMB LCCOMB_X34_Y4_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X34_Y4_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 0.792 ns Add0~30 9 COMB LCCOMB_X34_Y4_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X34_Y4_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.827 ns Add0~34 10 COMB LCCOMB_X34_Y4_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X34_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.862 ns Add0~38 11 COMB LCCOMB_X34_Y4_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X34_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.897 ns Add0~42 12 COMB LCCOMB_X34_Y4_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X34_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.932 ns Add0~46 13 COMB LCCOMB_X34_Y4_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 0.932 ns; Loc. = LCCOMB_X34_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.967 ns Add0~50 14 COMB LCCOMB_X34_Y4_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 0.967 ns; Loc. = LCCOMB_X34_Y4_N24; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.002 ns Add0~54 15 COMB LCCOMB_X34_Y4_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.002 ns; Loc. = LCCOMB_X34_Y4_N26; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.037 ns Add0~58 16 COMB LCCOMB_X34_Y4_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.037 ns; Loc. = LCCOMB_X34_Y4_N28; Fanout = 1; COMB Node = 'Add0~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.162 ns Add0~61 17 COMB LCCOMB_X34_Y4_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 1.162 ns; Loc. = LCCOMB_X34_Y4_N30; Fanout = 2; COMB Node = 'Add0~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~58 Add0~61 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.384 ns) 2.344 ns Add1~62 18 COMB LCCOMB_X33_Y3_N14 1 " "Info: 18: + IC(0.798 ns) + CELL(0.384 ns) = 2.344 ns; Loc. = LCCOMB_X33_Y3_N14; Fanout = 1; COMB Node = 'Add1~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { Add0~61 Add1~62 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.469 ns Add1~65 19 COMB LCCOMB_X33_Y3_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.125 ns) = 2.469 ns; Loc. = LCCOMB_X33_Y3_N16; Fanout = 1; COMB Node = 'Add1~65'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~62 Add1~65 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.272 ns) 3.037 ns Selector0~1 20 COMB LCCOMB_X33_Y3_N28 1 " "Info: 20: + IC(0.296 ns) + CELL(0.272 ns) = 3.037 ns; Loc. = LCCOMB_X33_Y3_N28; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Add1~65 Selector0~1 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.192 ns RegACC\[31\] 21 REG LCFF_X33_Y3_N29 6 " "Info: 21: + IC(0.000 ns) + CELL(0.155 ns) = 3.192 ns; Loc. = LCFF_X33_Y3_N29; Fanout = 6; REG Node = 'RegACC\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~1 RegACC[31] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.098 ns ( 65.73 % ) " "Info: Total cell delay = 2.098 ns ( 65.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 34.27 % ) " "Info: Total interconnect delay = 1.094 ns ( 34.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.192 ns" { RegMtc[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~61 Add1~62 Add1~65 Selector0~1 RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.192 ns" { RegMtc[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~61 {} Add1~62 {} Add1~65 {} Selector0~1 {} RegACC[31] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.798ns 0.000ns 0.296ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.384ns 0.125ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.493 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns RegACC\[31\] 3 REG LCFF_X33_Y3_N29 6 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X33_Y3_N29; Fanout = 6; REG Node = 'RegACC\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { clk~clkctrl RegACC[31] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[31] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.492 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns RegMtc\[0\] 3 REG LCFF_X34_Y4_N1 4 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X34_Y4_N1; Fanout = 4; REG Node = 'RegMtc\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[31] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.192 ns" { RegMtc[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~61 Add1~62 Add1~65 Selector0~1 RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.192 ns" { RegMtc[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~61 {} Add1~62 {} Add1~65 {} Selector0~1 {} RegACC[31] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.798ns 0.000ns 0.296ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.384ns 0.125ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[31] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RegACC\[15\] Mtp\[2\] clk 5.851 ns register " "Info: tsu for register \"RegACC\[15\]\" (data pin = \"Mtp\[2\]\", clock pin = \"clk\") is 5.851 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.252 ns + Longest pin register " "Info: + Longest pin to register delay is 8.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Mtp\[2\] 1 PIN PIN_C7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C7; Fanout = 3; PIN Node = 'Mtp\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[2] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.142 ns) + CELL(0.436 ns) 6.435 ns Add2~10 2 COMB LCCOMB_X27_Y4_N4 2 " "Info: 2: + IC(5.142 ns) + CELL(0.436 ns) = 6.435 ns; Loc. = LCCOMB_X27_Y4_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.578 ns" { Mtp[2] Add2~10 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.470 ns Add2~14 3 COMB LCCOMB_X27_Y4_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.470 ns; Loc. = LCCOMB_X27_Y4_N6; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~10 Add2~14 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.505 ns Add2~18 4 COMB LCCOMB_X27_Y4_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.505 ns; Loc. = LCCOMB_X27_Y4_N8; Fanout = 2; COMB Node = 'Add2~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~14 Add2~18 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.540 ns Add2~22 5 COMB LCCOMB_X27_Y4_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.540 ns; Loc. = LCCOMB_X27_Y4_N10; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~18 Add2~22 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.575 ns Add2~26 6 COMB LCCOMB_X27_Y4_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.575 ns; Loc. = LCCOMB_X27_Y4_N12; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~22 Add2~26 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.671 ns Add2~30 7 COMB LCCOMB_X27_Y4_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.671 ns; Loc. = LCCOMB_X27_Y4_N14; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add2~26 Add2~30 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.706 ns Add2~34 8 COMB LCCOMB_X27_Y4_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.706 ns; Loc. = LCCOMB_X27_Y4_N16; Fanout = 2; COMB Node = 'Add2~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~30 Add2~34 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.741 ns Add2~38 9 COMB LCCOMB_X27_Y4_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.741 ns; Loc. = LCCOMB_X27_Y4_N18; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~34 Add2~38 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.776 ns Add2~42 10 COMB LCCOMB_X27_Y4_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.776 ns; Loc. = LCCOMB_X27_Y4_N20; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.811 ns Add2~46 11 COMB LCCOMB_X27_Y4_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.811 ns; Loc. = LCCOMB_X27_Y4_N22; Fanout = 2; COMB Node = 'Add2~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~42 Add2~46 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.846 ns Add2~50 12 COMB LCCOMB_X27_Y4_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.846 ns; Loc. = LCCOMB_X27_Y4_N24; Fanout = 2; COMB Node = 'Add2~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~46 Add2~50 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.881 ns Add2~54 13 COMB LCCOMB_X27_Y4_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.881 ns; Loc. = LCCOMB_X27_Y4_N26; Fanout = 2; COMB Node = 'Add2~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~50 Add2~54 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.916 ns Add2~58 14 COMB LCCOMB_X27_Y4_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.916 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'Add2~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~54 Add2~58 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.041 ns Add2~61 15 COMB LCCOMB_X27_Y4_N30 1 " "Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 7.041 ns; Loc. = LCCOMB_X27_Y4_N30; Fanout = 1; COMB Node = 'Add2~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~58 Add2~61 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.272 ns) 8.097 ns Selector16~3 16 COMB LCCOMB_X33_Y4_N18 1 " "Info: 16: + IC(0.784 ns) + CELL(0.272 ns) = 8.097 ns; Loc. = LCCOMB_X33_Y4_N18; Fanout = 1; COMB Node = 'Selector16~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { Add2~61 Selector16~3 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.252 ns RegACC\[15\] 17 REG LCFF_X33_Y4_N19 5 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 8.252 ns; Loc. = LCFF_X33_Y4_N19; Fanout = 5; REG Node = 'RegACC\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector16~3 RegACC[15] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.326 ns ( 28.19 % ) " "Info: Total cell delay = 2.326 ns ( 28.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.926 ns ( 71.81 % ) " "Info: Total interconnect delay = 5.926 ns ( 71.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.252 ns" { Mtp[2] Add2~10 Add2~14 Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~46 Add2~50 Add2~54 Add2~58 Add2~61 Selector16~3 RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.252 ns" { Mtp[2] {} Mtp[2]~combout {} Add2~10 {} Add2~14 {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~46 {} Add2~50 {} Add2~54 {} Add2~58 {} Add2~61 {} Selector16~3 {} RegACC[15] {} } { 0.000ns 0.000ns 5.142ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.784ns 0.000ns } { 0.000ns 0.857ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns RegACC\[15\] 3 REG LCFF_X33_Y4_N19 5 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X33_Y4_N19; Fanout = 5; REG Node = 'RegACC\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl RegACC[15] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[15] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.252 ns" { Mtp[2] Add2~10 Add2~14 Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~46 Add2~50 Add2~54 Add2~58 Add2~61 Selector16~3 RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.252 ns" { Mtp[2] {} Mtp[2]~combout {} Add2~10 {} Add2~14 {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~46 {} Add2~50 {} Add2~54 {} Add2~58 {} Add2~61 {} Selector16~3 {} RegACC[15] {} } { 0.000ns 0.000ns 5.142ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.784ns 0.000ns } { 0.000ns 0.857ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[15] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Product\[28\] RegACC\[28\] 7.080 ns register " "Info: tco from clock \"clk\" to destination pin \"Product\[28\]\" through register \"RegACC\[28\]\" is 7.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.493 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns RegACC\[28\] 3 REG LCFF_X33_Y3_N27 6 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X33_Y3_N27; Fanout = 6; REG Node = 'RegACC\[28\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { clk~clkctrl RegACC[28] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl RegACC[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[28] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.493 ns + Longest register pin " "Info: + Longest register to pin delay is 4.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegACC\[28\] 1 REG LCFF_X33_Y3_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y3_N27; Fanout = 6; REG Node = 'RegACC\[28\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegACC[28] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.521 ns) + CELL(1.972 ns) 4.493 ns Product\[28\] 2 PIN PIN_C6 0 " "Info: 2: + IC(2.521 ns) + CELL(1.972 ns) = 4.493 ns; Loc. = PIN_C6; Fanout = 0; PIN Node = 'Product\[28\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { RegACC[28] Product[28] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 43.89 % ) " "Info: Total cell delay = 1.972 ns ( 43.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.521 ns ( 56.11 % ) " "Info: Total interconnect delay = 2.521 ns ( 56.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { RegACC[28] Product[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.493 ns" { RegACC[28] {} Product[28] {} } { 0.000ns 2.521ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl RegACC[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[28] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { RegACC[28] Product[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.493 ns" { RegACC[28] {} Product[28] {} } { 0.000ns 2.521ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RegMtc\[6\] Mtc\[6\] clk -2.227 ns register " "Info: th for register \"RegMtc\[6\]\" (data pin = \"Mtc\[6\]\", clock pin = \"clk\") is -2.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.492 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns RegMtc\[6\] 3 REG LCFF_X34_Y4_N13 4 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X34_Y4_N13; Fanout = 4; REG Node = 'RegMtc\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk~clkctrl RegMtc[6] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegMtc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[6] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.868 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns Mtc\[6\] 1 PIN PIN_V7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 1; PIN Node = 'Mtc\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[6] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.732 ns) + CELL(0.309 ns) 4.868 ns RegMtc\[6\] 2 REG LCFF_X34_Y4_N13 4 " "Info: 2: + IC(3.732 ns) + CELL(0.309 ns) = 4.868 ns; Loc. = LCFF_X34_Y4_N13; Fanout = 4; REG Node = 'RegMtc\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.041 ns" { Mtc[6] RegMtc[6] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 23.34 % ) " "Info: Total cell delay = 1.136 ns ( 23.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.732 ns ( 76.66 % ) " "Info: Total interconnect delay = 3.732 ns ( 76.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.868 ns" { Mtc[6] RegMtc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.868 ns" { Mtc[6] {} Mtc[6]~combout {} RegMtc[6] {} } { 0.000ns 0.000ns 3.732ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegMtc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[6] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.868 ns" { Mtc[6] RegMtc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.868 ns" { Mtc[6] {} Mtc[6]~combout {} RegMtc[6] {} } { 0.000ns 0.000ns 3.732ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 19:44:40 2017 " "Info: Processing ended: Thu Oct 26 19:44:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 19:44:41 2017 " "Info: Processing started: Thu Oct 26 19:44:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Signed_Multiplier_NbyM.vo Signed_Multiplier_NbyM_v.sdo D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/simulation/modelsim/ simulation " "Info: Generated files \"Signed_Multiplier_NbyM.vo\" and \"Signed_Multiplier_NbyM_v.sdo\" in directory \"D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 19:44:41 2017 " "Info: Processing ended: Thu Oct 26 19:44:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 19:45:00 2017 " "Info: Processing started: Thu Oct 26 19:45:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM --netlist_type=sgate " "Info: Command: quartus_rpp Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 19:45:00 2017 " "Info: Processing ended: Thu Oct 26 19:45:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
