
---------- Begin Simulation Statistics ----------
final_tick                               109188638000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 348723                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711312                       # Number of bytes of host memory used
host_op_rate                                   380594                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   286.76                       # Real time elapsed on the host
host_tick_rate                              380765345                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109189                       # Number of seconds simulated
sim_ticks                                109188638000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.963860                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062948                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673207                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88892                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15818995                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551102                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263221                       # Number of indirect misses.
system.cpu.branchPred.lookups                19659390                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050592                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          986                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.091886                       # CPI: cycles per instruction
system.cpu.discardedOps                        430571                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49082944                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17523761                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083650                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2678567                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.915846                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        109188638                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106510071                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        45727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        94001                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            670                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3657                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24485                       # Transaction distribution
system.membus.trans_dist::CleanEvict               63                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3657                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       107744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 107744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4229312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4229312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41598                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41598    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41598                       # Request fanout histogram
system.membus.respLayer1.occupancy          224066250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           164086000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           11                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37944                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37944                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9818                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       141238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5930496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5964096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           25217                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1567040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            73493                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009375                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.096652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  72806     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    685      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              73493                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          183827000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         143286999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1542999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6669                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6676                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                6669                       # number of overall hits
system.l2.overall_hits::total                    6676                       # number of overall hits
system.l2.demand_misses::.cpu.inst                507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              41093                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41600                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               507                       # number of overall misses
system.l2.overall_misses::.cpu.data             41093                       # number of overall misses
system.l2.overall_misses::total                 41600                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48623000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4399493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4448116000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48623000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4399493000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4448116000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            47762                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48276                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           47762                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48276                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.986381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.860370                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.861712                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.860370                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.861712                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95903.353057                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107061.859684                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106925.865385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95903.353057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107061.859684                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106925.865385                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24485                       # number of writebacks
system.l2.writebacks::total                     24485                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         41092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             41598                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        41092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41598                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3577566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3615995000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3577566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3615995000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.860349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.861670                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.860349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.861670                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75946.640316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87062.347902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86927.135920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75946.640316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87062.347902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86927.135920                       # average overall mshr miss latency
system.l2.replacements                          25217                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        44902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44902                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        44902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           11                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               11                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           11                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           11                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4047223000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4047223000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106671.489945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106671.489945                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3288403000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3288403000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86671.489945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86671.489945                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48623000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48623000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95903.353057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95903.353057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38429000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38429000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75946.640316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75946.640316                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    352270000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    352270000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.321043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.321043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111760.786802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111760.786802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    289163000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    289163000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.320941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.320941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91768.644875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91768.644875                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15558.788904                       # Cycle average of tags in use
system.l2.tags.total_refs                       93983                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41601                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.259152                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.638860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        52.305060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15504.844985                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949633                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13835                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    793489                       # Number of tag accesses
system.l2.tags.data_accesses                   793489                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2629888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2662272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1567040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1567040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           41092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               41598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24485                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24485                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            296588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24085730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24382317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       296588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           296588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14351676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14351676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14351676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           296588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24085730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38733994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     41089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003137578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              135506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              23141                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41598                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24485                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41598                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24485                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1469                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    698528000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  207975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1478434250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16793.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35543.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18634                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41598                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24485                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.282038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.257951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   162.051615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13516     48.05%     48.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10578     37.60%     85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2127      7.56%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          682      2.42%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          290      1.03%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          236      0.84%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          200      0.71%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          176      0.63%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          326      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28131                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.488270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.624385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    387.492572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1362     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.933284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.925169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.525874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               79      5.79%      5.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1218     89.30%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      4.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2662080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1565504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2662272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1567040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  109186477000                       # Total gap between requests
system.mem_ctrls.avgGap                    1652262.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2629696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1565504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 296587.635794119909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24083971.081313423812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14337609.010197563097                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        41092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24485                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12468750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1465965500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2332254392500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24641.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35675.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  95252374.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             97239660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             51684105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           144713520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           61742160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8619096720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23221863840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22373183520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54569523525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.772912                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57932803500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3645980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  47609854500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            103615680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55073040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           152274780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           65944260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8619096720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23455730280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22176243360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54627978120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.308266                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  57414629000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3645980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48128029000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    109188638000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27001925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27001925                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27001925                       # number of overall hits
system.cpu.icache.overall_hits::total        27001925                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          514                       # number of overall misses
system.cpu.icache.overall_misses::total           514                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51355000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51355000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51355000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51355000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27002439                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27002439                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27002439                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27002439                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99912.451362                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99912.451362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99912.451362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99912.451362                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.icache.writebacks::total                11                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50327000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50327000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97912.451362                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97912.451362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97912.451362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97912.451362                       # average overall mshr miss latency
system.cpu.icache.replacements                     11                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27001925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27001925                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           514                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27002439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27002439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99912.451362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99912.451362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50327000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50327000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97912.451362                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97912.451362                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.032956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27002439                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52533.928016                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.032956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.490267                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.490267                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.491211                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         108010270                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        108010270                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35105513                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35105513                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35108616                       # number of overall hits
system.cpu.dcache.overall_hits::total        35108616                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        65120                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65120                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65146                       # number of overall misses
system.cpu.dcache.overall_misses::total         65146                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6027438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6027438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6027438000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6027438000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170633                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170633                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173762                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001852                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92558.937346                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92558.937346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92521.996746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92521.996746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        44902                       # number of writebacks
system.cpu.dcache.writebacks::total             44902                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17380                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        47740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        47762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47762                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4680804000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4680804000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4682851000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4682851000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001357                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001358                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001358                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98047.842480                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98047.842480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98045.538294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98045.538294                       # average overall mshr miss latency
system.cpu.dcache.replacements                  45714                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20892991                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20892991                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10656                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10656                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    575338000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    575338000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53991.929429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53991.929429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          860                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          860                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9796                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9796                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    519682000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    519682000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53050.428746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53050.428746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14212522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14212522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5452100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5452100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100104.656287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100104.656287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4161122000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4161122000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 109664.821843                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109664.821843                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3103                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3103                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008309                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008309                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2047000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2047000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007031                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007031                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 93045.454545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93045.454545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.465234                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35327598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47762                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            739.659101                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.465234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1638                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         565567474                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        565567474                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109188638000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
