name: hdlconvertor_p198
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:1: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:3: syntax error, unexpected pure
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:3: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:4: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:6: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:6: Unsupported: SystemVerilog 2005 reserved word not implemented: extends
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:7: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:8: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:10: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:12: syntax error, unexpected pure
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:12: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:13: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:15: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:15: Unsupported: SystemVerilog 2012 reserved word not implemented: implements
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:16: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:16: syntax error, unexpected ::, expecting '(' or ';'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:16: Perhaps 'IntfC' is a package which needs to be predeclared? (IEEE 2012 26.3)
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:19: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:21: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:23: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:23: Unsupported: SystemVerilog 2012 reserved word not implemented: implements
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:23: syntax error, unexpected '#', expecting ',' or ';'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:24: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:27: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:27: syntax error, unexpected ':'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:30: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:32: syntax error, unexpected pure
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:32: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:33: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: Cannot continue
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv
