# General Project Settings
project_name: sourceandfilters

# Output Settings
lsf_filename: sourceandfilters
gds_filename: sourceandfilters
layout_package: 'layout.sourceandfilters.sourceandfilters'
layout_class: 'Pumpfilter'


layout_params:
  pumpfilter_params:
    output_space: 30.0
    R90: 15.0
    R180: 30.0
    R90t: 5.0
    taper_in_width: 0.2
    taper_length: 5.0
    extra_length: 5.0
    signal_filter_params:
      arb_ring_params:
        hor_disp: 0.5
        wg_in_params:
          layer: !!python/tuple [si_full_free, drawing]
          port_layer: !!python/tuple [si_full_free, port]
          length: 30
          width: 0.6
          gap: 0.22073
        wg_out_params:
          layer: !!python/tuple [si_full_free, drawing]
          port_layer: !!python/tuple [si_full_free, port]
          length: 20
          width: 0.6

        ring_module: layout.SimpleRing.SimpleRing
        ring_class: SimpleRing
        ring_params:
          - layer: !!python/tuple [si_full_free, drawing]
            port_layer: !!python/tuple [si_full_free, port]
            r_out: 7.01
            ring_width: 0.7
            gap: 0.56288
          - layer: !!python/tuple [si_full_free, drawing]
            port_layer: !!python/tuple [si_full_free, port]
            r_out: 7.08
            ring_width: 0.7
            gap: 0.598746
          - layer: !!python/tuple [si_full_free, drawing]
            port_layer: !!python/tuple [si_full_free, port]
            r_out: 7.03
            ring_width: 0.7
            gap: 0.559153
          - layer: !!python/tuple [si_full_free, drawing]
            port_layer: !!python/tuple [si_full_free, port]
            r_out: 7.05
            ring_width: 0.7
            gap: 0.19666


    idler_filter_params:
      arb_ring_params:
        hor_disp: 0.5
        wg_in_params:
          layer: !!python/tuple [si_full_free, drawing]
          port_layer: !!python/tuple [si_full_free, port]
          length: 30
          width: 0.6
          gap: 0.22073
        wg_out_params:
          layer: !!python/tuple [si_full_free, drawing]
          port_layer: !!python/tuple [si_full_free, port]
          length: 20
          width: 0.6

        ring_module: layout.SimpleRing.SimpleRing
        ring_class: SimpleRing
        ring_params:
          - layer: !!python/tuple [si_full_free, drawing]
            port_layer: !!python/tuple [si_full_free, port]
            r_out: 7.01
            ring_width: 0.7
            gap: 0.56288
          - layer: !!python/tuple [si_full_free, drawing]
            port_layer: !!python/tuple [si_full_free, port]
            r_out: 7.08
            ring_width: 0.7
            gap: 0.598746
          - layer: !!python/tuple [si_full_free, drawing]
            port_layer: !!python/tuple [si_full_free, port]
            r_out: 7.03
            ring_width: 0.7
            gap: 0.559153
          - layer: !!python/tuple [si_full_free, drawing]
            port_layer: !!python/tuple [si_full_free, port]
            r_out: 7.05
            ring_width: 0.7
            gap: 0.19666
  asefilter_space:
    input_space: 100.0
    extra_input_length: 15.0
    R90: 15.0
    R180: 30.0
    R90t: 5.0
    taper_in_width: 0.2
    taper_length: 5.0
    extra_length: 5.0
    ase_filter_params:
      arb_ring_params:
        hor_disp: 0.5
        wg_in_params:
          layer: !!python/tuple [si_full_free, drawing]
          port_layer: !!python/tuple [si_full_free, port]
          length: 30
          width: 0.6
          gap: 0.152
        wg_out_params:
          layer: !!python/tuple [si_full_free, drawing]
          port_layer: !!python/tuple [si_full_free, port]
          length: 30
          width: 0.6

        ring_module: layout.SimpleRing.SimpleRing
        ring_class: SimpleRing
        ring_params:
          - layer: !!python/tuple [si_full_free, drawing]
            port_layer: !!python/tuple [si_full_free, port]
            r_out: 9
            ring_width: 0.7
            gap: 0.338
          - layer: !!python/tuple [si_full_free, drawing]
            port_layer: !!python/tuple [si_full_free, port]
            r_out: 12
            ring_width: 0.7
            gap: 0.338

# Cadence related parameters
impl_lib: 'pump_filter_lib'
impl_cell: 'pump_filter_cell'

# Vestigial parameters required by BAG class
sweep_params:
  intent: [standard]
root_dir: 'data'
