adder.vhd is the exact 8-bit adder proposed in "Area-Optimized Low-Latency Approximate Multipliers for FPGA-based Hardware Accelerators," 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

OR.v is proposed in "Small-Area and Low-Power FPGA-Based Multipliers using Approximate Elementary Modules," 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC).

OR_C.v is proposed in this paper. 