;redcode
;assert 1
	SPL 0, <753
	CMP -217, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMN -7, @-20
	JMN -7, @-20
	JMP @12, #200
	ADD #270, 0
	ADD #270, 0
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @120, 103
	JMZ -1, @-20
	SPL <-127, 100
	MOV -1, <-20
	ADD #11, <1
	MOV -1, <-20
	SUB @121, 103
	SUB -207, <-120
	DJN -1, @-20
	SUB #0, -75
	ADD #270, 0
	DJN -1, @-20
	SLT 210, 30
	ADD -1, <-20
	JMZ @250, 300
	CMP 21, @12
	SUB 120, 100
	SUB 0, @12
	SUB @121, 103
	ADD #270, 0
	ADD #11, <1
	MOV -1, <-20
	ADD #271, <1
	MOV -1, <-20
	ADD #271, <1
	SPL 0, <2
	SLT 21, @12
	SUB @121, 103
	ADD 210, 30
	SUB @121, 103
	SUB -0, <-0
	CMP -217, <-120
	ADD #271, <1
	CMP -217, <-120
	CMP -217, <-120
	DJN -1, @-20
	CMP -217, <-120
