#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Wed Jun  3 15:48:28 2015
# Process ID: 14720
# Log file: /home/tim/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/tim/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tim/image_filter/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tim/image_filter_2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/tim/New/Vivado/2015.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 949.531 ; gain = 28.633 ; free physical = 310 ; free virtual = 4244
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.531 ; gain = 212.094 ; free physical = 208 ; free virtual = 4168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'GND' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'VCC' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_2' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1016]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3034]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (3#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (4#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem' (5#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (6#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (7#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (8#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (9#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (10#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (11#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (12#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (13#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (14#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (15#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (16#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (17#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (18#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (19#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (20#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (22#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (23#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (25#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (26#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (27#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (28#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (29#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3034]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4383]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (30#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4383]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4487]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_rs_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_0/synth/design_1_auto_rs_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (31#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (32#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (32#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (32#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (32#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (32#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (33#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (34#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_rs_0' (35#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_0/synth/design_1_auto_rs_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_rs_w_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_0/synth/design_1_auto_rs_w_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (35#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (35#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (35#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (35#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (35#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (35#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (35#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (35#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_rs_w_0' (36#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_0/synth/design_1_auto_rs_w_0.v:57]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'design_1_auto_rs_w_0' requires 40 connections, but only 39 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4720]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (36#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (36#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (36#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (36#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (36#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (37#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (38#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (39#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (40#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (41#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (42#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (43#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4487]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_8NCF02' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4803]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_8NCF02' (44#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4803]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1UQ1PUB' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4907]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_rs_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/synth/design_1_auto_rs_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_rs_1' (45#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/synth/design_1_auto_rs_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_rs_w_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_1/synth/design_1_auto_rs_w_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (45#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (45#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (45#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (45#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (45#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (45#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (45#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (45#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_rs_w_1' (46#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_1/synth/design_1_auto_rs_w_1.v:57]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'design_1_auto_rs_w_1' requires 40 connections, but only 39 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5140]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (47#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1UQ1PUB' (48#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4907]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_4T8GAF' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5223]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_4T8GAF' (49#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5223]
INFO: [Synth 8-638] synthesizing module 's05_couplers_imp_1YHCGIE' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5327]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_rs_2' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_2/synth/design_1_auto_rs_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_rs_2' (50#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_2/synth/design_1_auto_rs_2.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_rs_w_2' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/synth/design_1_auto_rs_w_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (50#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (50#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (50#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (50#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (50#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (50#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (50#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (50#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_rs_w_2' (51#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/synth/design_1_auto_rs_w_2.v:57]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'design_1_auto_rs_w_2' requires 40 connections, but only 39 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5560]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_2' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_2' (52#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:57]
INFO: [Synth 8-256] done synthesizing module 's05_couplers_imp_1YHCGIE' (53#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5327]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_7' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_7/synth/design_1_xbar_7.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (54#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (57#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (58#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (59#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (60#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (61#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (61#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (61#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (63#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized4' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized10' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '6' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (67#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (68#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (69#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_7' (70#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_7/synth/design_1_xbar_7.v:57]
WARNING: [Synth 8-689] width (5) of port connection 's_axi_arready' does not match port width (6) of module 'design_1_xbar_7' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2072]
WARNING: [Synth 8-689] width (320) of port connection 's_axi_rdata' does not match port width (384) of module 'design_1_xbar_7' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2089]
WARNING: [Synth 8-689] width (5) of port connection 's_axi_rlast' does not match port width (6) of module 'design_1_xbar_7' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2090]
WARNING: [Synth 8-689] width (10) of port connection 's_axi_rresp' does not match port width (12) of module 'design_1_xbar_7' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2092]
WARNING: [Synth 8-689] width (5) of port connection 's_axi_rvalid' does not match port width (6) of module 'design_1_xbar_7' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2093]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_7' requires 78 connections, but only 76 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2022]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_2' (71#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1016]
WARNING: [Synth 8-350] instance 'axi_mem_intercon' of module 'design_1_axi_mem_intercon_2' requires 141 connections, but only 139 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:358]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_4' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/synth/design_1_axi_vdma_0_4.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/synth/design_1_axi_vdma_0_4.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:318]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (72#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (73#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (74#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (75#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (76#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (77#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (78#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_mux.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (79#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (80#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (81#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (82#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (83#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (84#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (85#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (86#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (87#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (88#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (88#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (89#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mngr.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (90#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (91#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (92#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (93#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:411]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (93#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (93#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (94#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16073]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (95#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (96#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (97#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (98#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (99#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (100#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10774]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (102#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10774]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized2' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized3' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (105#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized1' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2453]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2454]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16073]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized4' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized5' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized6' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized7' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized0' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (107#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (108#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (109#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (110#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (111#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (112#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (113#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (113#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (113#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (113#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (113#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (114#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (115#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (116#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (116#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (117#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (117#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (117#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (117#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (117#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (119#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (119#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (119#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (119#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (119#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:17024]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized3' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized8' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized9' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized10' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (121#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (122#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized2' (122#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (122#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (122#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized11' (122#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized12' (122#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (122#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (123#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (123#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (123#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (123#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (123#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (123#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (123#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (124#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (126#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (128#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (129#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (129#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (129#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (129#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (129#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (130#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (131#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (131#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (132#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (132#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (132#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (132#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (132#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (132#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (134#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized13' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized14' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized15' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized3' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized1' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized16' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized16' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized17' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16073]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized5' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized18' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized18' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized19' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized20' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized20' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized4' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized3' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized21' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized22' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized22' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized4' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized6' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (136#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized2' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (138#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (139#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (140#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (141#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (142#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (143#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_4' (144#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/synth/design_1_axi_vdma_0_4.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_4' requires 67 connections, but only 62 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:498]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_1_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_1_0' (145#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_1' of module 'design_1_axi_vdma_1_0' requires 67 connections, but only 62 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:561]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_2_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/synth/design_1_axi_vdma_2_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/synth/design_1_axi_vdma_2_0.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_2_0' (146#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/synth/design_1_axi_vdma_2_0.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_2' of module 'design_1_axi_vdma_2_0' requires 67 connections, but only 63 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:624]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (147#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (148#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (149#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (150#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (151#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'design_1_image_filter_1_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_1_0/synth/design_1_image_filter_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'image_filter' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-638] synthesizing module 'image_filter_control_bus_s_axi' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_control_bus_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_control_bus_s_axi.v:232]
INFO: [Synth 8-256] done synthesizing module 'image_filter_control_bus_s_axi' (152#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_control_bus_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter_Block_Mat_exit2020_proc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Block_Mat_exit2020_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Block_Mat_exit2020_proc.v:78]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Block_Mat_exit2020_proc' (153#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Block_Mat_exit2020_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_AXIvideo2Mat_32_480_640_5_s' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_s.v:84]
INFO: [Synth 8-256] done synthesizing module 'image_filter_AXIvideo2Mat_32_480_640_5_s' (154#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_s.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_AXIvideo2Mat_32_480_640_5_1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_1.v:84]
INFO: [Synth 8-256] done synthesizing module 'image_filter_AXIvideo2Mat_32_480_640_5_1' (155#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_1.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Resize_Test' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:158]
INFO: [Synth 8-638] synthesizing module 'image_filter_Resize_Test_k_buf_val_val_0_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test_k_buf_val_val_0_0.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_Resize_Test_k_buf_val_val_0_0_ram' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test_k_buf_val_val_0_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test_k_buf_val_val_0_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Resize_Test_k_buf_val_val_0_0_ram' (156#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test_k_buf_val_val_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Resize_Test_k_buf_val_val_0_0' (157#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test_k_buf_val_val_0_0.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_sitofp_64ns_32_9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_sitofp_64ns_32_9.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_sitofp_7_no_dsp_64' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_sitofp_7_no_dsp_64.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_sitofp_7_no_dsp_64.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'mux4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized45' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized45' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized46' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized46' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized47' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized47' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized48' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized48' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized49' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized49' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized50' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized50' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized51' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized51' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized52' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized52' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized53' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized53' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized54' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized54' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized55' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized55' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized56' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized56' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized57' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized57' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized58' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized58' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized59' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized59' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized60' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized60' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized61' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized61' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized62' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized62' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized63' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized63' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized64' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized64' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized65' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized65' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (166#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized66' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' (166#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized66' (166#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized67' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' (166#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized67' (166#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized68' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' (166#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized68' (166#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized69' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized69' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (168#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized70' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized70' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized71' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized71' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized72' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized72' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized73' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized73' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized74' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized74' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized75' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized75' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized76' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized76' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv' (170#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0' (171#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_sitofp_7_no_dsp_64' (172#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_sitofp_7_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'image_filter_sitofp_64ns_32_9' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_sitofp_64ns_32_9.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fpext_32ns_64_1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_fpext_0_no_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_fpext_0_no_dsp_32.vhd:187]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized156' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized156' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized77' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized158' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized158' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized77' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (174#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized78' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized160' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized160' (174#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized78' (174#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized79' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized162' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized162' (174#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized79' (174#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized80' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized164' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized164' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized80' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized81' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized81' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized82' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized82' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized83' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized83' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized84' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized84' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized85' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized85' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp' (176#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized86' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' (176#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized86' (176#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (176#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized87' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized87' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized88' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized88' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized89' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized89' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized90' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized90' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized91' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized91' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized92' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized92' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized93' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized93' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized1' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized1' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_fpext_0_no_dsp_32' (178#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fpext_32ns_64_1' (179#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_44ns_28ns_44_48' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:129]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_44ns_28ns_44_48_div' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:68]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_44ns_28ns_44_48_div_u' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_44ns_28ns_44_48_div_u' (180#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_44ns_28ns_44_48_div' (181#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:68]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_44ns_28ns_44_48' (182#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:129]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_29ns_32s_32_33' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:129]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_29ns_32s_32_33_div' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:68]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_29ns_32s_32_33_div_u' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_29ns_32s_32_33_div_u' (183#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_29ns_32s_32_33_div' (184#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:68]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_29ns_32s_32_33' (185#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:129]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_32s_13s_32_5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_32s_13s_32_5.v:39]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_32s_13s_32_5_MulnS_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_32s_13s_32_5.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_32s_13s_32_5_MulnS_0' (186#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_32s_13s_32_5.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_32s_13s_32_5' (187#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_32s_13s_32_5.v:39]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_20s_64s_84_7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_20s_64s_84_7.v:43]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_20s_64s_84_7_MulnS_1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_20s_64s_84_7.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_20s_64s_84_7_MulnS_1' (188#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_20s_64s_84_7.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_20s_64s_84_7' (189#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_20s_64s_84_7.v:43]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_20s_84s_102_8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_20s_84s_102_8.v:45]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_20s_84s_102_8_MulnS_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_20s_84s_102_8.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_20s_84s_102_8_MulnS_2' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_20s_84s_102_8.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_20s_84s_102_8' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_20s_84s_102_8.v:45]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4173]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4175]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4201]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4209]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4233]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4253]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4292]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4294]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4350]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4457]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4459]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4461]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Resize_Test' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Loop_1_proc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:88]
INFO: [Synth 8-638] synthesizing module 'image_filter_fsub_32ns_32ns_32_8_full_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_fsub_32ns_32ns_32_8_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_fsub_6_full_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_fsub_6_full_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized191' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized191' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized94' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized193' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized193' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized94' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized95' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized195' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized195' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized95' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized96' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized197' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized197' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized96' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized97' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized199' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized199' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized97' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized98' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized201' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized201' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized98' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized99' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized203' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized203' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized99' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized100' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized205' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized205' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized100' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized101' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized207' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized207' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized101' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized102' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized209' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized209' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized102' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized103' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized211' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized211' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized103' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized104' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized213' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized213' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized104' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized105' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized215' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized215' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized105' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized106' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized217' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized217' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized106' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized107' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized219' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized219' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized107' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized108' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized221' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized221' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized108' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized109' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized223' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized223' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized109' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized110' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized225' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized225' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized110' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized111' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized227' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized227' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized111' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized112' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized229' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized229' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized112' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized113' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized231' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized231' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized113' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized114' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized233' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized233' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized114' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized115' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized235' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized235' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized115' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized116' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized237' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized237' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized116' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized117' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized239' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized239' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized117' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized118' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized241' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized241' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized118' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized119' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized243' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized243' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized119' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized120' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized245' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized245' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized120' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized121' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized247' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized247' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized121' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized122' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized249' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized249' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized122' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized123' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized251' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized251' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized123' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized124' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized253' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized253' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized124' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized125' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized255' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized255' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized125' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized126' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized257' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized257' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized126' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized127' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized259' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized259' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized127' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized128' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized261' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized261' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized128' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized129' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized263' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized263' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized129' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized130' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized265' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized265' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized130' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized131' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized267' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized267' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized131' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized132' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized269' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized269' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized132' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized133' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized271' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized271' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized133' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized134' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized273' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized273' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized134' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized135' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized275' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized275' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized135' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized136' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized277' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized277' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized136' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized137' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized279' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized279' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized137' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized138' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized281' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized281' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized138' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized139' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized283' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized283' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized139' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized140' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized285' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized285' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized140' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized141' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized287' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized287' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized141' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized142' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized289' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized289' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized142' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized143' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized291' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized291' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized143' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized144' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized293' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized293' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized144' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized145' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized295' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized295' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized145' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (197#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized146' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized297' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized297' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized146' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized147' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized299' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized299' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized147' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized148' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized301' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized301' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized148' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized149' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized303' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized303' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized149' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized150' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized305' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized305' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized150' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized151' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized307' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized307' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized151' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized152' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized309' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized309' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized152' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized153' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized311' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized311' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized153' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized154' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized313' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized313' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized154' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized155' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized315' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized315' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized155' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized156' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized317' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized317' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized156' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized157' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized319' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized319' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized157' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized158' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized321' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized321' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized158' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized159' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized323' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized323' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized159' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized160' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized325' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized325' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized160' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized161' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized327' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized327' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized161' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized162' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized329' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized329' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized162' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized163' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized331' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized331' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized163' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized164' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized333' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized333' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized164' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized165' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized335' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized335' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized165' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized166' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized337' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized337' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized166' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized167' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized339' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized339' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized167' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized168' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized341' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized341' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized168' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized169' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized343' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized343' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized169' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized170' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized345' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized345' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized170' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized171' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized347' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized347' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized171' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized172' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized349' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized349' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized172' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized173' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized351' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized351' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized173' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized174' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized353' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized353' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized174' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (200#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized175' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized355' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized355' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized175' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized176' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized357' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized357' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized176' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized177' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized359' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized359' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized177' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized178' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized361' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized361' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized178' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized179' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized363' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized363' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized179' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized180' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized365' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized365' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized180' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized181' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized367' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized367' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized181' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized3' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized3' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_fsub_6_full_dsp_32' (202#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_fsub_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fsub_32ns_32ns_32_8_full_dsp' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_fsub_32ns_32ns_32_8_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fmul_32ns_32ns_32_5_max_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_fmul_3_max_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized368' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized368' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized182' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized370' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized370' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized182' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized183' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized372' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized372' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized183' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized184' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized374' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized374' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized184' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized185' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized376' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized376' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized185' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized186' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized378' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized378' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized186' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized187' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized380' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized380' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized187' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized188' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized382' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized382' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized188' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized189' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized384' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized384' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized189' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized190' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized386' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized386' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized190' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized191' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized388' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized388' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized191' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized192' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized390' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized390' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized192' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized193' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized392' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized392' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized193' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized194' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized394' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized394' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized194' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized195' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized396' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized396' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized195' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized196' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized398' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized398' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized196' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized197' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized400' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized400' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized197' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized198' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized402' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized402' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized198' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized199' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized404' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized404' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized199' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized200' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized406' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized406' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized200' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized201' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized408' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized408' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized201' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized202' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized410' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized410' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized202' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized203' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized412' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized412' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized203' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized204' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized414' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized414' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized204' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized205' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized416' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized416' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized205' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized4 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized4' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized206' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized418' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized418' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized206' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized207' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized420' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized420' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized207' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized208' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized422' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized422' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized208' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized209' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized424' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized424' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized209' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized210' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized426' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized426' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized210' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized211' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized428' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized428' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized211' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized212' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized430' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized430' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized212' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized213' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized432' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized432' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized213' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized214' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized434' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized434' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized214' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized215' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized436' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized436' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized215' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized216' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized438' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized438' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized216' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized217' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized440' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized440' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized217' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized218' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized442' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized442' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized218' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized219' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized444' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized444' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized219' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized220' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized446' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized446' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized220' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized221' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized448' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized448' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized221' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized222' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized450' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized450' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized222' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized223' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized452' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized452' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized223' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized224' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized454' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized454' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized224' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized225' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized456' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized456' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized225' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized226' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized458' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized458' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized226' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized227' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized460' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized460' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized227' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized228' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized462' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized462' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized228' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized229' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized464' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized464' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized229' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized230' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized466' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized466' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized230' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized231' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized468' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized468' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized231' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized232' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized470' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized470' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized232' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized233' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized472' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized472' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized233' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized234' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized474' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized474' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized234' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized235' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized476' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized476' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized235' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized236' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized478' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized478' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized236' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (207#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (209#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized237' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized480' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized480' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized237' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized238' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized482' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized482' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized238' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized239' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized484' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized484' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized239' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized240' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized486' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized486' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized240' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized241' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized488' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized488' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized241' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized242' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized490' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized490' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized242' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized243' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized492' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized492' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized243' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized5 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized5 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized5' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized5' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_fmul_3_max_dsp_32' (211#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fmul_32ns_32ns_32_5_max_dsp' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_fmul_32ns_32ns_32_5_max_dsp.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:1004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:1005]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Loop_1_proc' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Block_loopexit24_i_proc1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Block_loopexit24_i_proc1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Block_loopexit24_i_proc1.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Block_loopexit24_i_proc1.v:259]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Block_loopexit24_i_proc1' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Block_loopexit24_i_proc1.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_sqrtf1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_sqrtf1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_sqrtf1.v:72]
INFO: [Synth 8-638] synthesizing module 'image_filter_fsqrt_32ns_32ns_32_28' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_fsqrt_32ns_32ns_32_28.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_fsqrt_26_no_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_fsqrt_26_no_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized493' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized493' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:42719]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized244' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized495' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized495' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized244' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized245' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized497' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized497' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized245' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41944]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized246' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized499' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized499' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized246' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized247' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized501' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized501' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized247' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized248' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized503' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized503' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized248' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized249' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized505' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized505' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized249' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized250' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized507' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized507' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized250' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized251' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized509' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized509' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized251' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized252' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized511' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized511' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized252' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized253' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized513' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized513' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized253' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized254' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized515' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized515' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized254' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized255' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized517' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized517' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized255' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized0' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized256' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized519' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized519' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized256' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized257' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized521' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized521' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized257' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized258' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized523' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized523' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized258' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized259' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized525' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized525' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized259' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized260' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized527' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized527' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized260' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized261' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized529' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized529' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized261' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized1' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized262' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized531' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized531' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized262' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized263' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized533' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized533' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized263' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized264' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized535' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized535' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized264' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized265' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized537' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized537' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized265' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized266' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized539' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized539' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized266' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized267' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized541' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized541' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized267' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized2' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized268' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized543' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized543' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized268' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized269' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized545' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized545' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized269' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized270' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized547' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized547' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized270' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized271' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized549' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized549' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized271' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized272' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized551' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized551' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized272' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized273' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized553' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized553' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized273' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized3' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized274' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized555' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized555' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized274' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized275' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized557' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized557' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized275' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized276' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized559' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized559' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized276' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized277' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized561' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized561' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized277' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized278' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized563' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized563' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized278' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized279' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized565' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized565' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized279' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized4' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized280' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized567' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized567' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized280' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized281' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized569' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized569' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized281' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized282' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized571' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized571' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized282' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized283' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized573' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized573' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized283' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized284' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized575' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized575' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized284' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized285' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized577' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized577' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized285' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized5' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized286' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized579' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized579' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized286' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized287' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized581' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized581' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized287' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized288' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized583' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized583' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized288' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized289' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized585' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized585' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized289' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized290' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized587' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized587' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized290' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized291' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized589' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized589' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized291' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized6' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized292' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized591' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized591' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized292' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized293' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized593' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized593' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized293' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized294' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized595' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized595' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized294' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized295' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized597' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized597' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized295' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized296' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized599' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized599' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized296' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized297' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized601' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized601' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized297' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized7' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized298' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized603' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized603' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized298' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized299' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized605' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized605' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized299' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized300' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized607' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized607' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized300' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized301' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized609' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized609' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized301' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized302' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized611' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized611' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized302' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized303' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized613' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized613' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized303' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized8' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized304' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized615' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized615' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized304' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized305' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized617' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized617' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized305' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized306' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized619' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized619' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized306' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized307' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized621' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized621' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized307' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized308' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized623' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized623' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized308' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized309' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized625' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized625' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized309' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized9' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized310' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized627' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized627' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized310' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized311' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized629' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized629' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized311' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized312' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized631' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized631' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized312' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized313' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized633' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized633' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized313' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized314' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized635' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized635' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized314' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized315' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized637' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized637' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized315' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized10' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized316' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized639' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized639' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized316' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized317' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized641' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized641' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized317' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized318' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized643' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized643' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized318' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized319' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized645' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized645' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized319' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized320' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized647' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized647' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized320' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized321' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized649' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized649' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized321' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized11' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized322' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized651' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized651' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized322' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized323' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized653' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized653' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized323' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized324' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized655' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized655' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized324' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized325' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized657' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized657' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized325' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized326' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized659' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized659' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized326' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized12' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized327' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized661' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized661' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized327' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized328' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized663' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized663' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized328' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized329' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized665' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized665' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized329' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized330' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized667' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized667' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized330' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized331' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized669' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized669' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized331' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized13' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized332' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized671' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized671' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized332' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized333' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized673' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized673' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized333' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized334' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized675' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized675' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized334' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized335' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized677' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized677' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized335' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized336' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized679' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized679' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized336' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized14' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized337' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized681' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized681' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized337' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized338' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized683' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized683' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized338' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized31' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized339' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized685' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized685' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized339' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized340' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized687' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized687' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized340' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized341' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized689' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized689' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized341' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized31' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized15' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized342' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized691' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized691' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized342' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized343' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized693' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized693' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized343' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized16' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized344' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized695' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized695' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized344' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized345' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized697' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized697' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized345' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized346' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized699' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized699' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized346' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized32' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized16' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized347' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized701' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized701' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized347' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized348' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized703' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized703' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized348' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized33' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized349' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized705' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized705' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized349' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized350' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized707' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized707' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized350' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized351' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized709' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized709' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized351' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized33' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized17' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized352' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized711' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized711' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized352' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized353' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized713' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized713' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized353' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized18' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized34' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized354' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized715' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized715' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized354' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized355' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized717' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized717' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized355' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized356' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized719' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized719' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized356' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized34' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized18' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized357' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized721' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized721' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized357' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized358' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized723' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized723' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized358' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized35' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized359' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized725' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized725' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized359' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized360' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized727' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized727' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized360' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized361' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized729' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized729' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized361' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized35' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized19' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized362' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized731' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized731' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized362' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized363' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized733' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized733' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized363' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized20' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized36' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized364' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized735' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized735' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized364' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized365' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized737' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized737' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized365' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized366' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized739' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized739' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized366' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized36' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized20' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized367' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized741' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized741' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized367' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized368' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized743' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized743' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized368' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized37' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized369' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized745' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized745' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized369' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized370' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized747' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized747' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized370' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized371' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized749' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized749' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized371' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized37' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized21' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized372' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized751' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized751' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized372' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized373' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized753' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized753' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized373' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized22' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized38' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized374' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized755' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized755' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized374' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized375' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized757' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized757' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized375' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized376' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized759' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized759' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized376' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized38' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized22' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized377' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized761' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized761' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized377' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized378' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized763' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized763' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized378' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized23' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized39' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized379' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized765' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized765' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized379' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized380' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized767' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized767' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized380' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized381' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized769' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized769' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized381' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized39' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized23' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized382' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized771' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized771' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized382' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized383' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized773' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized773' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized383' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized384' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized775' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized775' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized384' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized385' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized777' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized777' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized385' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41944]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_exp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:42322]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized386' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized779' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized779' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized386' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized387' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized781' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized781' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized387' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized388' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized783' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized783' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized388' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized389' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized785' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized785' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized389' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized4' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized390' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized787' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized787' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized390' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized391' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized789' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized789' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized391' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized392' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized791' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized791' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized392' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized393' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized793' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized793' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized393' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized394' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized795' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized795' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized394' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_exp' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:42322]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized395' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized797' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized797' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized395' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized396' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized799' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized799' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized396' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized397' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized801' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized801' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized397' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized398' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized803' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized803' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized398' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized399' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized805' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized805' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized399' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized400' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized807' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized807' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized400' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized401' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized809' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized809' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized401' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized402' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized811' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized811' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized402' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized403' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized813' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized813' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized403' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized404' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized815' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized815' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized404' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized405' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized817' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized817' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized405' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized406' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized819' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized819' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized406' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized407' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized821' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized821' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized407' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized408' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized823' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized823' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized408' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized409' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized825' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized825' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized409' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized410' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized827' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized827' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized410' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized411' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized829' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized829' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized411' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized412' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized831' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized831' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized412' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized413' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized833' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized833' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized413' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized40' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized414' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized835' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized835' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized414' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized40' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized415' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized837' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized837' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized415' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized41' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized416' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized839' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized839' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized416' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized41' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized42' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized417' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized841' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized841' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized417' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized42' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:42719]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized418' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized843' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized843' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized418' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized419' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized845' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized845' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized419' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized420' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized847' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized847' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized420' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized421' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized849' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized849' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized421' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized422' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized851' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized851' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized422' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized423' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized853' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized853' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized423' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized424' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized855' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized855' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized424' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized7 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized7 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized7' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized7' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_fsqrt_26_no_dsp_32' (219#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/ip/image_filter_ap_fsqrt_26_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fsqrt_32ns_32ns_32_28' (220#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_fsqrt_32ns_32ns_32_28.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_sqrtf1' (221#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_sqrtf1.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel_shiftReg' (222#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel' (223#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel1_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel1_shiftReg' (224#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel1' (225#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel_shiftReg' (226#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel' (227#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel1_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel1_shiftReg' (228#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel1' (229#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel_shiftReg' (230#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel' (231#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel1_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel1_shiftReg' (232#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel1' (233#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel_shiftReg' (234#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel' (235#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel1_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel1_shiftReg' (236#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel1' (237#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_2_rows_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_2_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_2_rows_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_2_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_2_rows_V_channel_shiftReg' (238#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_2_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_2_rows_V_channel' (239#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_2_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_2_cols_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_2_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_2_cols_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_2_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_2_cols_V_channel_shiftReg' (240#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_2_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_2_cols_V_channel' (241#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_2_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_data_stream_0_V_shiftReg' (242#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_data_stream_0_V' (243#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_2_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_2_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_2_data_stream_0_V' (244#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_0_2_data_stream_0_V.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_data_stream_0_V_shiftReg' (245#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_data_stream_0_V' (246#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_img_resized_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_tmp_loc_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_tmp_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_tmp_loc_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_tmp_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_tmp_loc_channel_shiftReg' (247#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_tmp_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_tmp_loc_channel' (248#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_tmp_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_p_0_i_i_loc_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_p_0_i_i_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_p_0_i_i_loc_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_p_0_i_i_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_p_0_i_i_loc_channel_shiftReg' (249#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_p_0_i_i_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_p_0_i_i_loc_channel' (250#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/FIFO_image_filter_p_0_i_i_loc_channel.v:45]
INFO: [Synth 8-256] done synthesizing module 'image_filter' (251#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_image_filter_1_0' (252#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_1_0/synth/design_1_image_filter_1_0.v:57]
WARNING: [Synth 8-689] width (3) of port connection 'input2_TSTRB' does not match port width (4) of module 'design_1_image_filter_1_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:700]
WARNING: [Synth 8-689] width (3) of port connection 'input_stream_TSTRB' does not match port width (4) of module 'design_1_image_filter_1_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:709]
WARNING: [Synth 8-350] instance 'image_filter_1' of module 'design_1_image_filter_1_0' requires 38 connections, but only 37 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:691]
INFO: [Synth 8-638] synthesizing module 'design_1_image_filter_fh_0_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_fh_0_0/synth/design_1_image_filter_fh_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh.v:12]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_control_bus_s_axi' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_control_bus_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_control_bus_s_axi.v:220]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_control_bus_s_axi' (253#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_control_bus_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_Block_Mat_exit712_proc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit712_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit712_proc.v:56]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_Block_Mat_exit712_proc' (254#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit712_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_AXIvideo2Mat_32_480_640_5_s' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_AXIvideo2Mat_32_480_640_5_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_AXIvideo2Mat_32_480_640_5_s.v:84]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_AXIvideo2Mat_32_480_640_5_s' (255#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_AXIvideo2Mat_32_480_640_5_s.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_PadImage_480_640_51_s' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s.v:67]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_PadImage_480_640_51_s_linebuffer' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:49]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_PadImage_480_640_51_s_linebuffer_ram' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:22]
INFO: [Synth 8-3876] $readmem data file './image_filter_fh_PadImage_480_640_51_s_linebuffer_ram.dat' is read successfully [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:25]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_PadImage_480_640_51_s_linebuffer_ram' (256#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_PadImage_480_640_51_s_linebuffer' (257#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s.v:557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s.v:560]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_PadImage_480_640_51_s' (258#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_Block_Mat_exit71218_proc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:257]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:261]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_Block_Mat_exit71218_proc' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_FilterTest_480_640_1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:87]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram' (260#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_fsub_32ns_32ns_32_8_full_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_ap_fsub_6_full_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fsub_6_full_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized856' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized856' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized425' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized858' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized858' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized425' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized426' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized860' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized860' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized426' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized427' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized862' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized862' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized427' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized428' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized864' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized864' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized428' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized429' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized866' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized866' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized429' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized430' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized868' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized868' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized430' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized431' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized870' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized870' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized431' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized9 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized9 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized9' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized9' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_ap_fsub_6_full_dsp_32' (262#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fsub_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_fsub_32ns_32ns_32_8_full_dsp' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_fadd_32ns_32ns_32_8_full_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_ap_fadd_6_full_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized871' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized871' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-256] done synthesizing module 'flt_add__parameterized0' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized432' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized873' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized873' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized432' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized433' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized875' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized875' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized433' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized434' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized877' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized877' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized434' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized435' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized879' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized879' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized435' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized436' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized881' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized881' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized436' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized437' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized883' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized883' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized437' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized438' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized885' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized885' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized438' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized11 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized11 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized11' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized11' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_ap_fadd_6_full_dsp_32' (264#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_fadd_32ns_32ns_32_8_full_dsp' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_fmul_32ns_32ns_32_5_max_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_ap_fmul_3_max_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized886' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized886' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized439' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized888' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized888' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized439' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized440' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized890' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized890' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized440' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized441' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized892' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized892' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized441' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized442' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized894' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized894' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized442' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized443' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized896' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized896' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized443' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized444' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized898' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized898' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized444' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized445' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized900' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized900' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized445' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized13 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized13 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized13' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized13' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_ap_fmul_3_max_dsp_32' (266#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_fmul_32ns_32ns_32_5_max_dsp' (267#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_mul_6ns_8ns_14_3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_mul_6ns_8ns_14_3.v:35]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_mul_6ns_8ns_14_3_MulnS_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_mul_6ns_8ns_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_mul_6ns_8ns_14_3_MulnS_0' (268#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_mul_6ns_8ns_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_mul_6ns_8ns_14_3' (269#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_mul_6ns_8ns_14_3.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10749]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_FilterTest_480_640_1' (270#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_Loop_1_proc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Loop_1_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Loop_1_proc.v:66]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_Loop_1_proc' (271#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Loop_1_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_Mat2AXIvideo_32_480_640_5_s' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Mat2AXIvideo_32_480_640_5_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Mat2AXIvideo_32_480_640_5_s.v:81]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_Mat2AXIvideo_32_480_640_5_s' (272#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Mat2AXIvideo_32_480_640_5_s.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_rows_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_rows_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_rows_V_channel_shiftReg' (273#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_rows_V_channel' (274#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_cols_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_cols_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_cols_V_channel_shiftReg' (275#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_cols_V_channel' (276#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_rows_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_rows_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_rows_V_channel_shiftReg' (277#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_rows_V_channel' (278#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_cols_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_cols_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_cols_V_channel_shiftReg' (279#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_cols_V_channel' (280#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_data_stream_0_V_shiftReg' (281#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_data_stream_0_V' (282#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_1_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_1_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_1_data_stream_0_V_shiftReg' (283#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_1_data_stream_0_V' (284#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel_shiftReg' (285#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel' (286#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_12_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_12_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_12_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_12_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_12_data_stream_0_V_shiftReg' (287#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_12_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_12_data_stream_0_V' (288#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_12_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_data_stream_0_V_shiftReg' (289#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_data_stream_0_V' (290#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_data_stream_0_V.v:45]
INFO: [Synth 8-4471] merging register 'image_filter_fh_PadImage_480_640_51_U0_ap_start_reg' into 'image_filter_fh_Loop_1_proc_U0_ap_start_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh.v:380]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh' (291#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_image_filter_fh_0_0' (292#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_fh_0_0/synth/design_1_image_filter_fh_0_0.v:57]
WARNING: [Synth 8-689] width (3) of port connection 'input_stream_TSTRB' does not match port width (4) of module 'design_1_image_filter_fh_0_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:738]
WARNING: [Synth 8-350] instance 'image_filter_fh_0' of module 'design_1_image_filter_fh_0_0' requires 38 connections, but only 34 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:729]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_3' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/hdl/verilog/processing_system7_v5_5_processing_system7.v:1325]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/hdl/verilog/processing_system7_v5_5_processing_system7.v:1326]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (293#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (294#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (295#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:469]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_3' (296#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_3' requires 119 connections, but only 104 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:764]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_3' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2101]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3439]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (297#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3439]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3564]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (298#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3564]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3696]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (299#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3696]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3821]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (300#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3821]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_PJ7QT3' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3953]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_PJ7QT3' (301#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3953]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4078]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' (301#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' (301#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' (301#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' (301#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' (301#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' (301#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' (301#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' (301#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (302#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (303#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (304#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (305#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (306#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (307#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (307#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (308#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (309#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (310#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (310#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (310#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (311#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' (311#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized38' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized38' (311#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized39' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized39' (311#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized40' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized40' (311#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized41' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized41' (311#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized42' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized42' (311#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' (311#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' (311#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (312#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (312#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (314#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4078]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_8' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_8/synth/design_1_xbar_8.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized10' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized11' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized12' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized13' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized43' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized43' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized14' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized15' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (316#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (316#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_8' (317#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_8/synth/design_1_xbar_8.v:57]
WARNING: [Synth 8-689] width (16) of port connection 'm_axi_wstrb' does not match port width (20) of module 'design_1_xbar_8' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3011]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_8' requires 40 connections, but only 38 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2993]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_3' (318#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2101]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_3' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/synth/design_1_rst_processing_system7_0_100M_3.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (319#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (320#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (321#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (322#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (323#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (324#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_3' (325#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/synth/design_1_rst_processing_system7_0_100M_3.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_3' requires 10 connections, but only 7 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1004]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (326#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (327#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (328#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (329#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:50 ; elapsed = 00:16:10 . Memory (MB): peak = 1574.027 ; gain = 761.590 ; free physical = 194 ; free virtual = 3692
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51492]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51492]
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47693]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:15:54 ; elapsed = 00:16:15 . Memory (MB): peak = 1574.027 ; gain = 761.590 ; free physical = 195 ; free virtual = 3692
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'design_1_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:76]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_8_full_dsp_U51/image_filter_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_1/inst/image_filter_sqrtf1_U0/image_filter_fsqrt_32ns_32ns_32_28_U60/image_filter_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:42391]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2095.051 ; gain = 12.000 ; free physical = 123 ; free virtual = 3216
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2095.051 ; gain = 0.000 ; free physical = 139 ; free virtual = 3234
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc]
get_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2097.051 ; gain = 0.000 ; free physical = 135 ; free virtual = 3214
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2097.051 ; gain = 0.000 ; free physical = 117 ; free virtual = 3196
Finished Parsing XDC File [/home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 157 instances were transformed.
  FDE => FDRE: 144 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2103.051 ; gain = 0.000 ; free physical = 113 ; free virtual = 3191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:21:26 ; elapsed = 00:22:28 . Memory (MB): peak = 2103.055 ; gain = 1290.617 ; free physical = 174 ; free virtual = 3185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:21:26 ; elapsed = 00:22:28 . Memory (MB): peak = 2103.055 ; gain = 1290.617 ; free physical = 169 ; free virtual = 3186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0/U0. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_1/U0. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 105).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_2/U0. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 115).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 137).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 146).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 155).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_rs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_couplers/auto_rs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s05_couplers/auto_rs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s05_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s05_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/image_filter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/image_filter_fh_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:21:29 ; elapsed = 00:22:31 . Memory (MB): peak = 2103.055 ; gain = 1290.617 ; free physical = 164 ; free virtual = 3186
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address8" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address12" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address13" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:3430]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:3998]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[42].remd_tmp_reg[43]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[41].remd_tmp_reg[42]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[40].remd_tmp_reg[41]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[39].remd_tmp_reg[40]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[38].remd_tmp_reg[39]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[37].remd_tmp_reg[38]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
INFO: [Synth 8-4471] merging register 'tmp_62_cast_reg_2873_reg[5:0]' into 'tmp_60_cast_reg_2868_reg[5:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4195]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v1_V_reg_3605_pp0_it48_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4470]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v1_V_reg_3605_pp0_it49_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4471]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v1_V_reg_3605_pp0_it50_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4472]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v1_V_reg_3605_pp0_it51_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4473]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v1_V_reg_3605_pp0_it52_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4117]
INFO: [Synth 8-4471] merging register 'p_u_V_reg_3610_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4475]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_p_u_V_reg_3610_pp0_it48_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4476]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_p_u_V_reg_3610_pp0_it49_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4477]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_p_u_V_reg_3610_pp0_it50_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4478]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_p_u_V_reg_3610_pp0_it51_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4479]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_p_u_V_reg_3610_pp0_it52_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4119]
INFO: [Synth 8-4471] merging register 'v_V_reg_3615_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4481]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v_V_reg_3615_pp0_it48_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4482]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v_V_reg_3615_pp0_it49_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4483]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v_V_reg_3615_pp0_it50_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4484]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v_V_reg_3615_pp0_it51_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:4485]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v_V_reg_3615_pp0_it52_reg[1:0]' into 'v1_V_reg_3605_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:3980]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg_t_reg_2807_reg' and it is trimmed from '32' to '26' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:3190]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_lshr_f_reg_2797_reg' and it is trimmed from '31' to '26' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:2931]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg_t1_reg_2802_reg' and it is trimmed from '32' to '26' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:3182]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_lshr_f1_reg_2787_reg' and it is trimmed from '31' to '26' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Resize_Test.v:2930]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_29_fu_929_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_917_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_101_fu_1731_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_105_fu_1768_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_51_fu_1437_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_55_fu_1474_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_67_fu_1535_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_71_fu_1572_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_83_fu_1633_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_87_fu_1670_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1904_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_1998_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_2092_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_1810_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_2611_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'p_Val2_s_fu_102_reg[63:0]' into 'acc_V_1_fu_98_reg[63:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_Loop_1_proc.v:622]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_18_fu_282_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_23_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_4_fu_29_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_flatten_fu_152_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exitcond_fu_164_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_198_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_1_fu_41_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_2_fu_47_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_3_fu_53_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_4_fu_59_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_s_fu_35_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it4_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11209]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it5_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11513]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it6_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11514]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it7_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11515]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it8_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11516]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it9_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11517]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it10_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11116]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it11_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11092]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_inverse_area_4_reg_29468_pp0_it54_reg[31:27]' into 'inverse_area_4_reg_29468_reg[31:27]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11076]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_10_addr_reg_29037_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7296]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_11_addr_reg_29031_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7297]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_12_addr_reg_29025_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7298]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_13_addr_reg_29019_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7299]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_14_addr_reg_29013_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7300]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_15_addr_reg_29007_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7301]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_16_addr_reg_29001_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7302]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_18_addr_reg_28878_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7304]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_19_addr_reg_28872_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7305]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_1_addr_reg_29091_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7306]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_20_addr_reg_28866_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7307]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_21_addr_reg_28860_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7308]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_22_addr_reg_28854_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7309]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_23_addr_reg_28848_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7310]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_25_addr_reg_27863_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7312]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_26_addr_reg_27857_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7313]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_27_addr_reg_27851_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7314]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_28_addr_reg_27845_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7315]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_29_addr_reg_27839_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7316]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_2_addr_reg_29085_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7317]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_30_addr_reg_27833_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7318]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_31_addr_reg_27827_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7319]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_32_addr_reg_27821_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7320]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_33_addr_reg_27815_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7321]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_35_addr_reg_28188_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7323]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_36_addr_reg_28182_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7324]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_37_addr_reg_28176_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7325]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_38_addr_reg_28170_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7326]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_39_addr_reg_28164_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7327]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_3_addr_reg_29079_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7328]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_40_addr_reg_28158_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7329]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_41_addr_reg_28152_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7330]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_42_addr_reg_28146_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7331]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_43_addr_reg_28140_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7332]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_44_addr_reg_28134_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7333]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_46_addr_reg_28662_reg[9:0]' into 'linebuf_51_val_45_addr_reg_28668_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7335]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_47_addr_reg_28656_reg[9:0]' into 'linebuf_51_val_45_addr_reg_28668_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7336]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_48_addr_reg_28650_reg[9:0]' into 'linebuf_51_val_45_addr_reg_28668_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7337]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_49_addr_reg_28644_reg[9:0]' into 'linebuf_51_val_45_addr_reg_28668_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7338]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_4_addr_reg_29073_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7339]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_50_addr_reg_28638_reg[9:0]' into 'linebuf_51_val_45_addr_reg_28668_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7340]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_5_addr_reg_29067_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7341]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_6_addr_reg_29061_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7342]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_7_addr_reg_29055_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7343]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_8_addr_reg_29049_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7344]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_9_addr_reg_29043_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7345]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it11_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7270]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it10_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7269]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it9_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7269]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it8_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7275]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it7_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7274]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it6_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7273]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it5_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7272]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it4_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7271]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_fu_6616_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_36_fu_7039_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_7045_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_7051_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_6869_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_40_fu_7057_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_7063_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_6604_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "exitcond_fu_6616_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_36_fu_7039_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_7045_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_7051_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_6869_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_40_fu_7057_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_7063_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_6604_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_flatten_fu_106_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exitcond_i4_fu_118_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:23:30 ; elapsed = 00:24:38 . Memory (MB): peak = 2103.055 ; gain = 1290.617 ; free physical = 278 ; free virtual = 3322
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |axi_vdma                                  |           3|     15253|
|2     |design_1_clk_wiz_0_0_clk_wiz__GC0         |           1|         3|
|3     |image_filter_udiv_44ns_28ns_44_48         |           2|     14374|
|4     |image_filter_udiv_29ns_32s_32_33          |           2|      7377|
|5     |image_filter_Resize_Test__GCB0            |           1|     25503|
|6     |image_filter_Resize_Test__GCB1            |           1|      5654|
|7     |image_filter__GC0                         |           1|     17493|
|8     |image_filter_fh_FilterTest_480_640_1__GB0 |           1|     31856|
|9     |image_filter_fh_FilterTest_480_640_1__GB1 |           1|      8691|
|10    |image_filter_fh_FilterTest_480_640_1__GB2 |           1|     11908|
|11    |image_filter_fh_FilterTest_480_640_1__GB3 |           1|     31395|
|12    |image_filter_fh_FilterTest_480_640_1__GB4 |           1|      8052|
|13    |image_filter_fh_FilterTest_480_640_1__GB5 |           1|     21587|
|14    |image_filter_fh__GC0                      |           1|      3928|
|15    |design_1__GC0                             |           1|     18983|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:23:55 ; elapsed = 00:25:04 . Memory (MB): peak = 2103.055 ; gain = 1290.617 ; free physical = 271 ; free virtual = 3320
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'image_filter_mul_32s_13s_32_5_U35/image_filter_mul_32s_13s_32_5_MulnS_0_U/b_reg0_reg[12:0]' into 'image_filter_mul_32s_13s_32_5_U35/image_filter_mul_32s_13s_32_5_MulnS_0_U/b_reg0_reg[12:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_32s_13s_32_5.v:26]
INFO: [Synth 8-4471] merging register 'image_filter_mul_32s_13s_32_5_U34/image_filter_mul_32s_13s_32_5_MulnS_0_U/b_reg0_reg[12:0]' into 'image_filter_mul_32s_13s_32_5_U34/image_filter_mul_32s_13s_32_5_MulnS_0_U/b_reg0_reg[12:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_32s_13s_32_5.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'image_filter_mul_32s_13s_32_5_U35/image_filter_mul_32s_13s_32_5_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_32s_13s_32_5.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'image_filter_mul_32s_13s_32_5_U34/image_filter_mul_32s_13s_32_5_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/c6dc5594/hdl/verilog/image_filter_mul_32s_13s_32_5.v:25]
INFO: [Synth 8-5546] ROM "tmp_19_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_929_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_917_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "exitcond_fu_6616_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_s_fu_6604_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "exitcond_flatten_fu_152_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_s_fu_35_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_1_fu_41_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_2_fu_47_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_3_fu_53_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_4_fu_59_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "exitcond_flatten_fu_106_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15:0]' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-3917] design axi_vdma has port mm2s_buffer_empty driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_buffer_almost_empty driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_buffer_full driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_buffer_almost_full driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_fsync_out driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_fsync_out driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_prmtr_update driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_prmtr_update driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[31] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[30] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[29] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[28] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[27] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[26] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[25] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[24] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[23] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[22] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[21] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[20] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[19] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[18] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[17] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[16] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[15] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[14] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[13] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[12] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[11] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[10] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[9] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[8] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[7] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[6] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[5] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[4] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[3] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[3] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arsize[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arburst[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arvalid driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_rready driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_prmry_reset_out_n driven by constant 1
INFO: [Synth 8-3917] design axi_vdma has port s2mm_prmry_reset_out_n driven by constant 1
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[63] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[62] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[61] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[60] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[59] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[58] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[57] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[56] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[55] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[54] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[53] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[52] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[51] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[50] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[49] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[48] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[47] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[46] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[45] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[44] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[43] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[42] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[41] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[40] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[39] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[38] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[37] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[36] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[35] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[34] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[33] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[32] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[31] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[30] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[29] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[28] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_arready
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[31]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[30]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[29]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[28]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[27]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[26]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[25]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[24]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[23]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[22]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[21]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[20]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[19]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[18]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[17]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[16]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[15]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[14]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[13]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[12]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[11]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[10]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[9]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[8]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[7]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[6]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[5]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[4]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[3]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[2]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[1]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[0]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rresp[1]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rresp[0]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rlast
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rvalid
WARNING: [Synth 8-3331] design axi_vdma has unconnected port s_axis_s2mm_tkeep[3]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port s_axis_s2mm_tkeep[2]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port s_axis_s2mm_tkeep[1]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port s_axis_s2mm_tkeep[0]
INFO: [Synth 8-5545] ROM "tmp_67_fu_1535_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_51_fu_1437_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_101_fu_1731_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_83_fu_1633_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_2611_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(18)
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
INFO: [Synth 8-5545] ROM "tmp_18_fu_282_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_4_fu_29_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(18)
WARNING: [Synth 8-3331] design image_filter_fh_FilterTest_480_640_1__GB0 has unconnected port ap_rst
WARNING: [Synth 8-3331] design image_filter_fh_FilterTest_480_640_1__GB2 has unconnected port ap_rst
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register a_reg0_reg is absorbed into DSP buff0_reg.
DSP Report: register b_reg0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
WARNING: [Synth 8-3331] design image_filter_fh_FilterTest_480_640_1__GB5 has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:24:49 ; elapsed = 00:34:02 . Memory (MB): peak = 2138.703 ; gain = 1326.266 ; free physical = 112 ; free virtual = 1595
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:24:49 ; elapsed = 00:34:02 . Memory (MB): peak = 2138.703 ; gain = 1326.266 ; free physical = 112 ; free virtual = 1595

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |axi_vdma                                  |           3|     15508|
|2     |design_1_clk_wiz_0_0_clk_wiz__GC0         |           1|         3|
|3     |image_filter_udiv_44ns_28ns_44_48         |           2|     18116|
|4     |image_filter_udiv_29ns_32s_32_33          |           2|      8971|
|5     |image_filter_Resize_Test__GCB0            |           1|     25119|
|6     |image_filter_Resize_Test__GCB1            |           1|      5826|
|7     |image_filter__GC0                         |           1|     18943|
|8     |image_filter_fh_FilterTest_480_640_1__GB0 |           1|     33835|
|9     |image_filter_fh_FilterTest_480_640_1__GB1 |           1|      9711|
|10    |image_filter_fh_FilterTest_480_640_1__GB2 |           1|     13118|
|11    |image_filter_fh_FilterTest_480_640_1__GB3 |           1|     34332|
|12    |image_filter_fh_FilterTest_480_640_1__GB4 |           1|      8708|
|13    |image_filter_fh_FilterTest_480_640_1__GB5 |           1|     22938|
|14    |image_filter_fh__GC0                      |           1|      4489|
|15    |design_1__GC0                             |           1|     19526|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][28] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][28] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][27] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][26] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][25] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][24] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][23] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][22] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][21] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][20] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][19] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][18] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][17] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][16] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][15] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][14] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][13] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][12] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][11] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][10] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][9] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][8] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][7] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][6] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][11] )
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][27] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][26] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][25] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][24] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][23] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][22] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][21] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][20] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][19] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][18] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][17] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][16] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][15] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][14] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][13] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][12] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][11] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][10] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][9] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][8] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][7] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][6] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[1].dividend_tmp_reg[2][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[1].dividend_tmp_reg[2][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[2].dividend_tmp_reg[3][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[2].dividend_tmp_reg[3][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[2].dividend_tmp_reg[3][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[3].dividend_tmp_reg[4][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[3].dividend_tmp_reg[4][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[3].dividend_tmp_reg[4][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[3].dividend_tmp_reg[4][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[4].dividend_tmp_reg[5][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[4].dividend_tmp_reg[5][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[4].dividend_tmp_reg[5][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[4].dividend_tmp_reg[5][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[4].dividend_tmp_reg[5][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][6] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][7] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][6] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][8] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][7] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][6] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
