<profile>

<section name = "Vivado HLS Report for 'CvtColor_0_32_32_1080_1920_s'" level="0">
<item name = "Date">Sat Jul  4 10:35:21 2015
</item>
<item name = "Version">2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.67, 5.59, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 2082241, 1, 2082241, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 2082240, 3 ~ 1928, -, -, 0 ~ 1080, no</column>
<column name=" + loop_width">0, 1925, 7, 1, 1, 0 ~ 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 132</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 3, 54, 15</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 24</column>
<column name="Register">-, -, 176, -</column>
<column name="ShiftMemory">-, -, 0, 1</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="image_processor_mul_8ns_18ns_27_3_U21">image_processor_mul_8ns_18ns_27_3, 0, 1, 18, 5</column>
<column name="image_processor_mul_8ns_20ns_28_3_U22">image_processor_mul_8ns_20ns_28_3, 0, 1, 18, 5</column>
<column name="image_processor_mul_8ns_21ns_29_3_U23">image_processor_mul_8ns_21ns_29_3, 0, 1, 18, 5</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="exitcond_reg_298">0, 1, 1, 0</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_165_p2">+, 0, 0, 12, 12, 1</column>
<column name="j_1_fu_176_p2">+, 0, 0, 12, 12, 1</column>
<column name="p_Val2_13_fu_251_p2">+, 0, 0, 9, 9, 9</column>
<column name="p_Val2_5_fu_214_p2">+, 0, 0, 28, 28, 28</column>
<column name="p_Val2_6_fu_222_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp_22_fu_269_p3">Select, 0, 0, 8, 1, 2</column>
<column name="exitcond8_fu_160_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="exitcond_fu_171_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="ap_sig_bdd_102">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_56">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_80">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="i_reg_137">12, 2, 12, 24</column>
<column name="j_reg_148">12, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 2, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 1, 0</column>
<column name="exitcond_reg_298">1, 1, 0</column>
<column name="i_1_reg_293">12, 12, 0</column>
<column name="i_reg_137">12, 12, 0</column>
<column name="j_reg_148">12, 12, 0</column>
<column name="p_Val2_3_reg_337">29, 29, 0</column>
<column name="p_Val2_4_reg_332">28, 28, 0</column>
<column name="p_Val2_5_reg_342">28, 28, 0</column>
<column name="p_Val2_s_reg_327">27, 27, 0</column>
<column name="tmp_52_reg_352">1, 1, 0</column>
<column name="tmp_56_reg_307">8, 8, 0</column>
<column name="tmp_s_reg_347">8, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CvtColor&lt;0,32,32,1080,1920&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CvtColor&lt;0,32,32,1080,1920&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CvtColor&lt;0,32,32,1080,1920&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CvtColor&lt;0,32,32,1080,1920&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, CvtColor&lt;0,32,32,1080,1920&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CvtColor&lt;0,32,32,1080,1920&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CvtColor&lt;0,32,32,1080,1920&gt;, return value</column>
<column name="p_src_rows_V_read">in, 12, ap_none, p_src_rows_V_read, scalar</column>
<column name="p_src_cols_V_read">in, 12, ap_none, p_src_cols_V_read, scalar</column>
<column name="p_src_data_stream_0_V_dout">in, 8, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_empty_n">in, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_read">out, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_1_V_dout">in, 8, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_empty_n">in, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_read">out, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_2_V_dout">in, 8, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_empty_n">in, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_read">out, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_0_V_din">out, 8, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_full_n">in, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_write">out, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_1_V_din">out, 8, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_full_n">in, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_write">out, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_2_V_din">out, 8, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_full_n">in, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_write">out, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
