INFO-FLOW: Workspace /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1 opened at Wed Nov 15 15:57:33 EST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_top kernel_atax 
INFO: [HLS 200-1510] Running: set_top kernel_atax 
Execute     add_files kernel.cpp 
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
Execute     add_files -tb host.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     open_solution solution1 
INFO: [HLS 200-1510] Running: open_solution solution1 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1 opened at Wed Nov 15 15:57:33 EST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.64 sec.
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.82 sec.
Execute     create_clock -name ap_clk -period 2.5 
INFO: [HLS 200-1510] Running: create_clock -name ap_clk -period 2.5 
Execute       ap_set_clock -name ap_clk -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 2.5ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel.cpp -foptimization-record-file=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.cpp.clang.err.log 
Command         ap_eval done; 0.37 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top kernel_atax -name=kernel_atax 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/clang.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.52 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.54 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/all.directive.json -fix-errors /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.76 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.91 sec.
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.33 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.28 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.4 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.16 seconds. CPU system time: 1.65 seconds. Elapsed time: 21.06 seconds; current allocated memory: 456.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.g.bc -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.0.bc > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.29 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.29 sec.
Execute         run_link_or_opt -opt -out /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_atax -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_atax -reflow-float-conversion -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.86 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.87 sec.
Execute         run_link_or_opt -out /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_atax 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_atax -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_atax -mllvm -hls-db-dir -mllvm /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.83 sec.
INFO: [HLS 214-188] Unrolling loop 'l_n' (kernel.cpp:62:10) in function 'stage_N' partially with a factor of 41 (kernel.cpp:52:0)
INFO: [HLS 214-188] Unrolling loop 'l_m' (kernel.cpp:30:10) in function 'stage_M' partially with a factor of 39 (kernel.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'v2': Cyclic partitioning with factor 39 on dimension 1. (kernel.cpp:23:8)
INFO: [HLS 214-248] Applying array_partition to 'v20': Cyclic partitioning with factor 39 on dimension 1. (kernel.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'v21': Cyclic partitioning with factor 41 on dimension 2. (kernel.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'v23': Cyclic partitioning with factor 41 on dimension 1. (kernel.cpp:80:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.48 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 456.180 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_atax -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.0.bc -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.1.bc -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 456.180 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.g.1.bc to /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.o.1.bc -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'stage_N' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (kernel.cpp:25) in function 'stage_M' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (kernel.cpp:42) in function 'stage_M' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'kernel_atax' (kernel.cpp:75:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_atax' (kernel.cpp:75:1), detected/extracted 2 process function(s): 
	 'stage_M'
	 'stage_N'.
Command           transform done; 0.45 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 520.180 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.o.2.bc -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_n_0_k' (kernel.cpp:61:23) in function 'stage_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_m_0_r' (kernel.cpp:29:23) in function 'stage_M'.
INFO: [HLS 200-472] Inferring partial write operation for 'v11' (kernel.cpp:58:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (kernel.cpp:26:12)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (kernel.cpp:38:13)
WARNING: [HLS 200-1449] Process stage_N has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 584.180 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.25 sec.
Command       elaborate done; 26.81 sec.
Execute       ap_eval exec zip -j /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_atax' ...
Execute         ap_set_top_model kernel_atax 
Execute         get_model_list kernel_atax -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_atax 
Execute         preproc_iomode -model stage_N 
Execute         preproc_iomode -model stage_N_Pipeline_l_S_n_0_k_l_n 
Execute         preproc_iomode -model stage_N_Pipeline_VITIS_LOOP_57_1 
Execute         preproc_iomode -model stage_M 
Execute         preproc_iomode -model stage_M_Pipeline_VITIS_LOOP_42_2 
Execute         preproc_iomode -model stage_M_Pipeline_l_S_m_0_r_l_m 
Execute         preproc_iomode -model stage_M_Pipeline_VITIS_LOOP_25_1 
Execute         get_model_list kernel_atax -filter all-wo-channel 
INFO-FLOW: Model list for configure: stage_M_Pipeline_VITIS_LOOP_25_1 stage_M_Pipeline_l_S_m_0_r_l_m stage_M_Pipeline_VITIS_LOOP_42_2 stage_M stage_N_Pipeline_VITIS_LOOP_57_1 stage_N_Pipeline_l_S_n_0_k_l_n stage_N kernel_atax
INFO-FLOW: Configuring Module : stage_M_Pipeline_VITIS_LOOP_25_1 ...
Execute         set_default_model stage_M_Pipeline_VITIS_LOOP_25_1 
Execute         apply_spec_resource_limit stage_M_Pipeline_VITIS_LOOP_25_1 
INFO-FLOW: Configuring Module : stage_M_Pipeline_l_S_m_0_r_l_m ...
Execute         set_default_model stage_M_Pipeline_l_S_m_0_r_l_m 
Execute         apply_spec_resource_limit stage_M_Pipeline_l_S_m_0_r_l_m 
INFO-FLOW: Configuring Module : stage_M_Pipeline_VITIS_LOOP_42_2 ...
Execute         set_default_model stage_M_Pipeline_VITIS_LOOP_42_2 
Execute         apply_spec_resource_limit stage_M_Pipeline_VITIS_LOOP_42_2 
INFO-FLOW: Configuring Module : stage_M ...
Execute         set_default_model stage_M 
Execute         apply_spec_resource_limit stage_M 
INFO-FLOW: Configuring Module : stage_N_Pipeline_VITIS_LOOP_57_1 ...
Execute         set_default_model stage_N_Pipeline_VITIS_LOOP_57_1 
Execute         apply_spec_resource_limit stage_N_Pipeline_VITIS_LOOP_57_1 
INFO-FLOW: Configuring Module : stage_N_Pipeline_l_S_n_0_k_l_n ...
Execute         set_default_model stage_N_Pipeline_l_S_n_0_k_l_n 
Execute         apply_spec_resource_limit stage_N_Pipeline_l_S_n_0_k_l_n 
INFO-FLOW: Configuring Module : stage_N ...
Execute         set_default_model stage_N 
Execute         apply_spec_resource_limit stage_N 
INFO-FLOW: Configuring Module : kernel_atax ...
Execute         set_default_model kernel_atax 
Execute         apply_spec_resource_limit kernel_atax 
INFO-FLOW: Model list for preprocess: stage_M_Pipeline_VITIS_LOOP_25_1 stage_M_Pipeline_l_S_m_0_r_l_m stage_M_Pipeline_VITIS_LOOP_42_2 stage_M stage_N_Pipeline_VITIS_LOOP_57_1 stage_N_Pipeline_l_S_n_0_k_l_n stage_N kernel_atax
INFO-FLOW: Preprocessing Module: stage_M_Pipeline_VITIS_LOOP_25_1 ...
Execute         set_default_model stage_M_Pipeline_VITIS_LOOP_25_1 
Execute         cdfg_preprocess -model stage_M_Pipeline_VITIS_LOOP_25_1 
Execute         rtl_gen_preprocess stage_M_Pipeline_VITIS_LOOP_25_1 
INFO-FLOW: Preprocessing Module: stage_M_Pipeline_l_S_m_0_r_l_m ...
Execute         set_default_model stage_M_Pipeline_l_S_m_0_r_l_m 
Execute         cdfg_preprocess -model stage_M_Pipeline_l_S_m_0_r_l_m 
Execute         rtl_gen_preprocess stage_M_Pipeline_l_S_m_0_r_l_m 
INFO-FLOW: Preprocessing Module: stage_M_Pipeline_VITIS_LOOP_42_2 ...
Execute         set_default_model stage_M_Pipeline_VITIS_LOOP_42_2 
Execute         cdfg_preprocess -model stage_M_Pipeline_VITIS_LOOP_42_2 
Execute         rtl_gen_preprocess stage_M_Pipeline_VITIS_LOOP_42_2 
INFO-FLOW: Preprocessing Module: stage_M ...
Execute         set_default_model stage_M 
Execute         cdfg_preprocess -model stage_M 
Execute         rtl_gen_preprocess stage_M 
INFO-FLOW: Preprocessing Module: stage_N_Pipeline_VITIS_LOOP_57_1 ...
Execute         set_default_model stage_N_Pipeline_VITIS_LOOP_57_1 
Execute         cdfg_preprocess -model stage_N_Pipeline_VITIS_LOOP_57_1 
Execute         rtl_gen_preprocess stage_N_Pipeline_VITIS_LOOP_57_1 
INFO-FLOW: Preprocessing Module: stage_N_Pipeline_l_S_n_0_k_l_n ...
Execute         set_default_model stage_N_Pipeline_l_S_n_0_k_l_n 
Execute         cdfg_preprocess -model stage_N_Pipeline_l_S_n_0_k_l_n 
Execute         rtl_gen_preprocess stage_N_Pipeline_l_S_n_0_k_l_n 
INFO-FLOW: Preprocessing Module: stage_N ...
Execute         set_default_model stage_N 
Execute         cdfg_preprocess -model stage_N 
Execute         rtl_gen_preprocess stage_N 
INFO-FLOW: Preprocessing Module: kernel_atax ...
Execute         set_default_model kernel_atax 
Execute         cdfg_preprocess -model kernel_atax 
Execute         rtl_gen_preprocess kernel_atax 
INFO-FLOW: Model list for synthesis: stage_M_Pipeline_VITIS_LOOP_25_1 stage_M_Pipeline_l_S_m_0_r_l_m stage_M_Pipeline_VITIS_LOOP_42_2 stage_M stage_N_Pipeline_VITIS_LOOP_57_1 stage_N_Pipeline_l_S_n_0_k_l_n stage_N kernel_atax
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_M_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stage_M_Pipeline_VITIS_LOOP_25_1 
Execute         schedule -model stage_M_Pipeline_VITIS_LOOP_25_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.sched.adb -f 
INFO-FLOW: Finish scheduling stage_M_Pipeline_VITIS_LOOP_25_1.
Execute         set_default_model stage_M_Pipeline_VITIS_LOOP_25_1 
Execute         bind -model stage_M_Pipeline_VITIS_LOOP_25_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.bind.adb -f 
INFO-FLOW: Finish binding stage_M_Pipeline_VITIS_LOOP_25_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_M_Pipeline_l_S_m_0_r_l_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stage_M_Pipeline_l_S_m_0_r_l_m 
Execute         schedule -model stage_M_Pipeline_l_S_m_0_r_l_m 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_m_0_r_l_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'l_S_m_0_r_l_m'
WARNING: [HLS 200-871] Estimated clock period (2.231ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [HLS 200-1016] The critical path in module 'stage_M_Pipeline_l_S_m_0_r_l_m' consists of the following:	'load' operation ('v8', kernel.cpp:36) on array 'v2' [199]  (0.699 ns)
	'fadd' operation ('v9', kernel.cpp:37) [200]  (1.53 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.76 sec.
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.sched.adb -f 
INFO-FLOW: Finish scheduling stage_M_Pipeline_l_S_m_0_r_l_m.
Execute         set_default_model stage_M_Pipeline_l_S_m_0_r_l_m 
Execute         bind -model stage_M_Pipeline_l_S_m_0_r_l_m 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.07 sec.
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.bind.adb -f 
INFO-FLOW: Finish binding stage_M_Pipeline_l_S_m_0_r_l_m.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_M_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stage_M_Pipeline_VITIS_LOOP_42_2 
Execute         schedule -model stage_M_Pipeline_VITIS_LOOP_42_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.sched.adb -f 
INFO-FLOW: Finish scheduling stage_M_Pipeline_VITIS_LOOP_42_2.
Execute         set_default_model stage_M_Pipeline_VITIS_LOOP_42_2 
Execute         bind -model stage_M_Pipeline_VITIS_LOOP_42_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.bind.adb -f 
INFO-FLOW: Finish binding stage_M_Pipeline_VITIS_LOOP_42_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stage_M 
Execute         schedule -model stage_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.sched.adb -f 
INFO-FLOW: Finish scheduling stage_M.
Execute         set_default_model stage_M 
Execute         bind -model stage_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.49 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.53 sec.
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.bind.adb -f 
INFO-FLOW: Finish binding stage_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_N_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stage_N_Pipeline_VITIS_LOOP_57_1 
Execute         schedule -model stage_N_Pipeline_VITIS_LOOP_57_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.sched.adb -f 
INFO-FLOW: Finish scheduling stage_N_Pipeline_VITIS_LOOP_57_1.
Execute         set_default_model stage_N_Pipeline_VITIS_LOOP_57_1 
Execute         bind -model stage_N_Pipeline_VITIS_LOOP_57_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.bind.adb -f 
INFO-FLOW: Finish binding stage_N_Pipeline_VITIS_LOOP_57_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_N_Pipeline_l_S_n_0_k_l_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stage_N_Pipeline_l_S_n_0_k_l_n 
Execute         schedule -model stage_N_Pipeline_l_S_n_0_k_l_n 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_n_0_k_l_n'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_S_n_0_k_l_n'
WARNING: [HLS 200-871] Estimated clock period (2.231ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [HLS 200-1016] The critical path in module 'stage_N_Pipeline_l_S_n_0_k_l_n' consists of the following:	'load' operation ('v23_0_load', kernel.cpp:68) on array 'v23_0' [248]  (0.699 ns)
	'fadd' operation ('v19', kernel.cpp:69) [250]  (1.53 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.78 sec.
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.sched.adb -f 
INFO-FLOW: Finish scheduling stage_N_Pipeline_l_S_n_0_k_l_n.
Execute         set_default_model stage_N_Pipeline_l_S_n_0_k_l_n 
Execute         bind -model stage_N_Pipeline_l_S_n_0_k_l_n 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.11 sec.
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.bind.adb -f 
INFO-FLOW: Finish binding stage_N_Pipeline_l_S_n_0_k_l_n.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_N' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stage_N 
Execute         schedule -model stage_N 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.sched.adb -f 
INFO-FLOW: Finish scheduling stage_N.
Execute         set_default_model stage_N 
Execute         bind -model stage_N 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.bind.adb -f 
INFO-FLOW: Finish binding stage_N.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_atax 
Execute         schedule -model kernel_atax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_atax.
Execute         set_default_model kernel_atax 
Execute         bind -model kernel_atax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.61 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 584.180 MB.
Execute         syn_report -verbosereport -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.17 sec.
Execute         db_write -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.bind.adb -f 
INFO-FLOW: Finish binding kernel_atax.
Execute         get_model_list kernel_atax -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess stage_M_Pipeline_VITIS_LOOP_25_1 
Execute         rtl_gen_preprocess stage_M_Pipeline_l_S_m_0_r_l_m 
Execute         rtl_gen_preprocess stage_M_Pipeline_VITIS_LOOP_42_2 
Execute         rtl_gen_preprocess stage_M 
Execute         rtl_gen_preprocess stage_N_Pipeline_VITIS_LOOP_57_1 
Execute         rtl_gen_preprocess stage_N_Pipeline_l_S_n_0_k_l_n 
Execute         rtl_gen_preprocess stage_N 
Execute         rtl_gen_preprocess kernel_atax 
INFO-FLOW: Model list for RTL generation: stage_M_Pipeline_VITIS_LOOP_25_1 stage_M_Pipeline_l_S_m_0_r_l_m stage_M_Pipeline_VITIS_LOOP_42_2 stage_M stage_N_Pipeline_VITIS_LOOP_57_1 stage_N_Pipeline_l_S_n_0_k_l_n stage_N kernel_atax
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_M_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model stage_M_Pipeline_VITIS_LOOP_25_1 -top_prefix kernel_atax_ -sub_prefix kernel_atax_ -mg_file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stage_M_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_M_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 584.180 MB.
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute         gen_rtl stage_M_Pipeline_VITIS_LOOP_25_1 -style xilinx -f -lang vhdl -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/vhdl/kernel_atax_stage_M_Pipeline_VITIS_LOOP_25_1 
Execute         gen_rtl stage_M_Pipeline_VITIS_LOOP_25_1 -style xilinx -f -lang vlog -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/verilog/kernel_atax_stage_M_Pipeline_VITIS_LOOP_25_1 
Execute         syn_report -csynth -model stage_M_Pipeline_VITIS_LOOP_25_1 -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_M_Pipeline_VITIS_LOOP_25_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model stage_M_Pipeline_VITIS_LOOP_25_1 -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_M_Pipeline_VITIS_LOOP_25_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model stage_M_Pipeline_VITIS_LOOP_25_1 -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model stage_M_Pipeline_VITIS_LOOP_25_1 -f -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.adb 
Execute         db_write -model stage_M_Pipeline_VITIS_LOOP_25_1 -bindview -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stage_M_Pipeline_VITIS_LOOP_25_1 -p /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_M_Pipeline_l_S_m_0_r_l_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model stage_M_Pipeline_l_S_m_0_r_l_m -top_prefix kernel_atax_ -sub_prefix kernel_atax_ -mg_file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stage_M_Pipeline_l_S_m_0_r_l_m' pipeline 'l_S_m_0_r_l_m' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_no_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_9ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_M_Pipeline_l_S_m_0_r_l_m'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 584.180 MB.
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute         gen_rtl stage_M_Pipeline_l_S_m_0_r_l_m -style xilinx -f -lang vhdl -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/vhdl/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m 
Execute         gen_rtl stage_M_Pipeline_l_S_m_0_r_l_m -style xilinx -f -lang vlog -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m 
Execute         syn_report -csynth -model stage_M_Pipeline_l_S_m_0_r_l_m -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_M_Pipeline_l_S_m_0_r_l_m_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         syn_report -rtlxml -model stage_M_Pipeline_l_S_m_0_r_l_m -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_M_Pipeline_l_S_m_0_r_l_m_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model stage_M_Pipeline_l_S_m_0_r_l_m -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.21 sec.
Execute         db_write -model stage_M_Pipeline_l_S_m_0_r_l_m -f -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.adb 
Command         db_write done; 0.17 sec.
Execute         db_write -model stage_M_Pipeline_l_S_m_0_r_l_m -bindview -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info stage_M_Pipeline_l_S_m_0_r_l_m -p /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_M_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model stage_M_Pipeline_VITIS_LOOP_42_2 -top_prefix kernel_atax_ -sub_prefix kernel_atax_ -mg_file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stage_M_Pipeline_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_399_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_M_Pipeline_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 584.180 MB.
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute         gen_rtl stage_M_Pipeline_VITIS_LOOP_42_2 -style xilinx -f -lang vhdl -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/vhdl/kernel_atax_stage_M_Pipeline_VITIS_LOOP_42_2 
Execute         gen_rtl stage_M_Pipeline_VITIS_LOOP_42_2 -style xilinx -f -lang vlog -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/verilog/kernel_atax_stage_M_Pipeline_VITIS_LOOP_42_2 
Execute         syn_report -csynth -model stage_M_Pipeline_VITIS_LOOP_42_2 -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_M_Pipeline_VITIS_LOOP_42_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model stage_M_Pipeline_VITIS_LOOP_42_2 -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_M_Pipeline_VITIS_LOOP_42_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model stage_M_Pipeline_VITIS_LOOP_42_2 -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model stage_M_Pipeline_VITIS_LOOP_42_2 -f -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.adb 
Execute         db_write -model stage_M_Pipeline_VITIS_LOOP_42_2 -bindview -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stage_M_Pipeline_VITIS_LOOP_42_2 -p /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model stage_M -top_prefix kernel_atax_ -sub_prefix kernel_atax_ -mg_file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_M'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 584.180 MB.
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute         gen_rtl stage_M -style xilinx -f -lang vhdl -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/vhdl/kernel_atax_stage_M 
Execute         gen_rtl stage_M -style xilinx -f -lang vlog -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/verilog/kernel_atax_stage_M 
Execute         syn_report -csynth -model stage_M -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_M_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.34 sec.
Execute         syn_report -rtlxml -model stage_M -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_M_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model stage_M -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.68 sec.
Execute         db_write -model stage_M -f -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.adb 
Command         db_write done; 0.17 sec.
Execute         db_write -model stage_M -bindview -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stage_M -p /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_N_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model stage_N_Pipeline_VITIS_LOOP_57_1 -top_prefix kernel_atax_ -sub_prefix kernel_atax_ -mg_file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stage_N_Pipeline_VITIS_LOOP_57_1' pipeline 'VITIS_LOOP_57_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_N_Pipeline_VITIS_LOOP_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 584.180 MB.
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute         gen_rtl stage_N_Pipeline_VITIS_LOOP_57_1 -style xilinx -f -lang vhdl -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/vhdl/kernel_atax_stage_N_Pipeline_VITIS_LOOP_57_1 
Execute         gen_rtl stage_N_Pipeline_VITIS_LOOP_57_1 -style xilinx -f -lang vlog -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/verilog/kernel_atax_stage_N_Pipeline_VITIS_LOOP_57_1 
Execute         syn_report -csynth -model stage_N_Pipeline_VITIS_LOOP_57_1 -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_N_Pipeline_VITIS_LOOP_57_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model stage_N_Pipeline_VITIS_LOOP_57_1 -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_N_Pipeline_VITIS_LOOP_57_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model stage_N_Pipeline_VITIS_LOOP_57_1 -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model stage_N_Pipeline_VITIS_LOOP_57_1 -f -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.adb 
Execute         db_write -model stage_N_Pipeline_VITIS_LOOP_57_1 -bindview -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stage_N_Pipeline_VITIS_LOOP_57_1 -p /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_N_Pipeline_l_S_n_0_k_l_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model stage_N_Pipeline_l_S_n_0_k_l_n -top_prefix kernel_atax_ -sub_prefix kernel_atax_ -mg_file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stage_N_Pipeline_l_S_n_0_k_l_n' pipeline 'l_S_n_0_k_l_n' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_no_dsp_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_N_Pipeline_l_S_n_0_k_l_n'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 648.180 MB.
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute         gen_rtl stage_N_Pipeline_l_S_n_0_k_l_n -style xilinx -f -lang vhdl -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/vhdl/kernel_atax_stage_N_Pipeline_l_S_n_0_k_l_n 
Execute         gen_rtl stage_N_Pipeline_l_S_n_0_k_l_n -style xilinx -f -lang vlog -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/verilog/kernel_atax_stage_N_Pipeline_l_S_n_0_k_l_n 
Execute         syn_report -csynth -model stage_N_Pipeline_l_S_n_0_k_l_n -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_N_Pipeline_l_S_n_0_k_l_n_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         syn_report -rtlxml -model stage_N_Pipeline_l_S_n_0_k_l_n -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_N_Pipeline_l_S_n_0_k_l_n_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model stage_N_Pipeline_l_S_n_0_k_l_n -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.27 sec.
Execute         db_write -model stage_N_Pipeline_l_S_n_0_k_l_n -f -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.adb 
Command         db_write done; 0.18 sec.
Execute         db_write -model stage_N_Pipeline_l_S_n_0_k_l_n -bindview -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info stage_N_Pipeline_l_S_n_0_k_l_n -p /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_N' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model stage_N -top_prefix kernel_atax_ -sub_prefix kernel_atax_ -mg_file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_N'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 648.180 MB.
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute         gen_rtl stage_N -style xilinx -f -lang vhdl -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/vhdl/kernel_atax_stage_N 
Execute         gen_rtl stage_N -style xilinx -f -lang vlog -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/verilog/kernel_atax_stage_N 
Execute         syn_report -csynth -model stage_N -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_N_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model stage_N -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/stage_N_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model stage_N -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.38 sec.
Execute         db_write -model stage_N -f -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.adb 
Execute         db_write -model stage_N -bindview -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stage_N -p /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_atax -top_prefix  -sub_prefix kernel_atax_ -mg_file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_atax' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_atax'.
Command         create_rtl_model done; 0.94 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.43 seconds; current allocated memory: 648.180 MB.
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_atax -istop -style xilinx -f -lang vhdl -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/vhdl/kernel_atax 
Execute         gen_rtl kernel_atax -istop -style xilinx -f -lang vlog -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/verilog/kernel_atax 
Execute         syn_report -csynth -model kernel_atax -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/kernel_atax_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_atax -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/kernel_atax_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_atax -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.24 sec.
Execute         db_write -model kernel_atax -f -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.adb 
Execute         db_write -model kernel_atax -bindview -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_atax -p /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax 
Execute         export_constraint_db -f -tool general -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.constraint.tcl 
Execute         syn_report -designview -model kernel_atax -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.design.xml 
Command         syn_report done; 0.99 sec.
Execute         syn_report -csynthDesign -model kernel_atax -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel_atax -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_atax -o /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel_atax 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain kernel_atax 
INFO-FLOW: Model list for RTL component generation: stage_M_Pipeline_VITIS_LOOP_25_1 stage_M_Pipeline_l_S_m_0_r_l_m stage_M_Pipeline_VITIS_LOOP_42_2 stage_M stage_N_Pipeline_VITIS_LOOP_57_1 stage_N_Pipeline_l_S_n_0_k_l_n stage_N kernel_atax
INFO-FLOW: Handling components in module [stage_M_Pipeline_VITIS_LOOP_25_1] ... 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.compgen.tcl 
INFO-FLOW: Found component kernel_atax_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_atax_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [stage_M_Pipeline_l_S_m_0_r_l_m] ... 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.compgen.tcl 
INFO-FLOW: Found component kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.
INFO-FLOW: Append model kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1
INFO-FLOW: Found component kernel_atax_mul_mul_9ns_10ns_19_4_1.
INFO-FLOW: Append model kernel_atax_mul_mul_9ns_10ns_19_4_1
INFO-FLOW: Found component kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1.
INFO-FLOW: Append model kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1
INFO-FLOW: Found component kernel_atax_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_atax_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [stage_M_Pipeline_VITIS_LOOP_42_2] ... 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.compgen.tcl 
INFO-FLOW: Found component kernel_atax_mux_399_32_1_1.
INFO-FLOW: Append model kernel_atax_mux_399_32_1_1
INFO-FLOW: Found component kernel_atax_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_atax_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [stage_M] ... 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.compgen.tcl 
INFO-FLOW: Found component kernel_atax_stage_M_v2_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_atax_stage_M_v2_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [stage_N_Pipeline_VITIS_LOOP_57_1] ... 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.compgen.tcl 
INFO-FLOW: Found component kernel_atax_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_atax_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [stage_N_Pipeline_l_S_n_0_k_l_n] ... 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.compgen.tcl 
INFO-FLOW: Found component kernel_atax_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_atax_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [stage_N] ... 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.compgen.tcl 
INFO-FLOW: Found component kernel_atax_stage_N_v11_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_atax_stage_N_v11_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [kernel_atax] ... 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.compgen.tcl 
INFO-FLOW: Found component kernel_atax_fifo_w32_d390_A.
INFO-FLOW: Append model kernel_atax_fifo_w32_d390_A
INFO-FLOW: Append model stage_M_Pipeline_VITIS_LOOP_25_1
INFO-FLOW: Append model stage_M_Pipeline_l_S_m_0_r_l_m
INFO-FLOW: Append model stage_M_Pipeline_VITIS_LOOP_42_2
INFO-FLOW: Append model stage_M
INFO-FLOW: Append model stage_N_Pipeline_VITIS_LOOP_57_1
INFO-FLOW: Append model stage_N_Pipeline_l_S_n_0_k_l_n
INFO-FLOW: Append model stage_N
INFO-FLOW: Append model kernel_atax
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_atax_flow_control_loop_pipe_sequential_init kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1 kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1 kernel_atax_mul_mul_9ns_10ns_19_4_1 kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1 kernel_atax_flow_control_loop_pipe_sequential_init kernel_atax_mux_399_32_1_1 kernel_atax_flow_control_loop_pipe_sequential_init kernel_atax_stage_M_v2_RAM_AUTO_1R1W kernel_atax_flow_control_loop_pipe_sequential_init kernel_atax_flow_control_loop_pipe_sequential_init kernel_atax_stage_N_v11_RAM_AUTO_1R1W kernel_atax_fifo_w32_d390_A stage_M_Pipeline_VITIS_LOOP_25_1 stage_M_Pipeline_l_S_m_0_r_l_m stage_M_Pipeline_VITIS_LOOP_42_2 stage_M stage_N_Pipeline_VITIS_LOOP_57_1 stage_N_Pipeline_l_S_n_0_k_l_n stage_N kernel_atax
INFO-FLOW: Generating /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_atax_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1
INFO-FLOW: To file: write model kernel_atax_mul_mul_9ns_10ns_19_4_1
INFO-FLOW: To file: write model kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1
INFO-FLOW: To file: write model kernel_atax_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_atax_mux_399_32_1_1
INFO-FLOW: To file: write model kernel_atax_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_atax_stage_M_v2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_atax_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_atax_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_atax_stage_N_v11_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_atax_fifo_w32_d390_A
INFO-FLOW: To file: write model stage_M_Pipeline_VITIS_LOOP_25_1
INFO-FLOW: To file: write model stage_M_Pipeline_l_S_m_0_r_l_m
INFO-FLOW: To file: write model stage_M_Pipeline_VITIS_LOOP_42_2
INFO-FLOW: To file: write model stage_M
INFO-FLOW: To file: write model stage_N_Pipeline_VITIS_LOOP_57_1
INFO-FLOW: To file: write model stage_N_Pipeline_l_S_n_0_k_l_n
INFO-FLOW: To file: write model stage_N
INFO-FLOW: To file: write model kernel_atax
INFO-FLOW: Generating /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=2.500 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/vhdl' dstVlogDir='/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/vlog' tclDir='/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db' modelList='kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1
kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1
kernel_atax_mul_mul_9ns_10ns_19_4_1
kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_mux_399_32_1_1
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_stage_M_v2_RAM_AUTO_1R1W
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_stage_N_v11_RAM_AUTO_1R1W
kernel_atax_fifo_w32_d390_A
stage_M_Pipeline_VITIS_LOOP_25_1
stage_M_Pipeline_l_S_m_0_r_l_m
stage_M_Pipeline_VITIS_LOOP_42_2
stage_M
stage_N_Pipeline_VITIS_LOOP_57_1
stage_N_Pipeline_l_S_n_0_k_l_n
stage_N
kernel_atax
' expOnly='0'
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.compgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'kernel_atax_stage_M_v2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.compgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.compgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'kernel_atax_stage_N_v11_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_Ax_fifo_U(kernel_atax_fifo_w32_d390_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.68 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.25 seconds; current allocated memory: 648.180 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_atax_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1
kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1
kernel_atax_mul_mul_9ns_10ns_19_4_1
kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_mux_399_32_1_1
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_stage_M_v2_RAM_AUTO_1R1W
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_stage_N_v11_RAM_AUTO_1R1W
kernel_atax_fifo_w32_d390_A
stage_M_Pipeline_VITIS_LOOP_25_1
stage_M_Pipeline_l_S_m_0_r_l_m
stage_M_Pipeline_VITIS_LOOP_42_2
stage_M
stage_N_Pipeline_VITIS_LOOP_57_1
stage_N_Pipeline_l_S_n_0_k_l_n
stage_N
kernel_atax
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.tbgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.tbgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.tbgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.tbgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.tbgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.tbgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.tbgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.constraint.tcl 
Execute         sc_get_clocks kernel_atax 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/misc/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute         source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/misc/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST kernel_atax MODULE2INSTS {kernel_atax kernel_atax stage_M stage_M_U0 stage_M_Pipeline_VITIS_LOOP_25_1 grp_stage_M_Pipeline_VITIS_LOOP_25_1_fu_260 stage_M_Pipeline_l_S_m_0_r_l_m grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342 stage_M_Pipeline_VITIS_LOOP_42_2 grp_stage_M_Pipeline_VITIS_LOOP_42_2_fu_465 stage_N stage_N_U0 stage_N_Pipeline_VITIS_LOOP_57_1 grp_stage_N_Pipeline_VITIS_LOOP_57_1_fu_190 stage_N_Pipeline_l_S_n_0_k_l_n grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198} INST2MODULE {kernel_atax kernel_atax stage_M_U0 stage_M grp_stage_M_Pipeline_VITIS_LOOP_25_1_fu_260 stage_M_Pipeline_VITIS_LOOP_25_1 grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342 stage_M_Pipeline_l_S_m_0_r_l_m grp_stage_M_Pipeline_VITIS_LOOP_42_2_fu_465 stage_M_Pipeline_VITIS_LOOP_42_2 stage_N_U0 stage_N grp_stage_N_Pipeline_VITIS_LOOP_57_1_fu_190 stage_N_Pipeline_VITIS_LOOP_57_1 grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198 stage_N_Pipeline_l_S_n_0_k_l_n} INSTDATA {kernel_atax {DEPTH 1 CHILDREN {stage_M_U0 stage_N_U0}} stage_M_U0 {DEPTH 2 CHILDREN {grp_stage_M_Pipeline_VITIS_LOOP_25_1_fu_260 grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342 grp_stage_M_Pipeline_VITIS_LOOP_42_2_fu_465}} grp_stage_M_Pipeline_VITIS_LOOP_25_1_fu_260 {DEPTH 3 CHILDREN {}} grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342 {DEPTH 3 CHILDREN {}} grp_stage_M_Pipeline_VITIS_LOOP_42_2_fu_465 {DEPTH 3 CHILDREN {}} stage_N_U0 {DEPTH 2 CHILDREN {grp_stage_N_Pipeline_VITIS_LOOP_57_1_fu_190 grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198}} grp_stage_N_Pipeline_VITIS_LOOP_57_1_fu_190 {DEPTH 3 CHILDREN {}} grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198 {DEPTH 3 CHILDREN {}}} MODULEDATA {stage_M_Pipeline_VITIS_LOOP_25_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_776_p2 SOURCE kernel.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_808_p2 SOURCE kernel.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_785_p2 SOURCE kernel.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_25_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} stage_M_Pipeline_l_S_m_0_r_l_m {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_1816_p2 SOURCE kernel.cpp:29 VARIABLE add_ln29_1 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_1875_p2 SOURCE kernel.cpp:29 VARIABLE add_ln29 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_9ns_10ns_19_4_1_U118 SOURCE kernel.cpp:33 VARIABLE mul_ln33 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_9ns_9ns_13_4_1_U119 SOURCE kernel.cpp:33 VARIABLE mul_ln33_1 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_9ns_9ns_13_4_1_U119 SOURCE kernel.cpp:33 VARIABLE add_ln33 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U79 SOURCE kernel.cpp:35 VARIABLE v7 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U40 SOURCE kernel.cpp:37 VARIABLE v9 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U80 SOURCE kernel.cpp:35 VARIABLE v7_1 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U41 SOURCE kernel.cpp:37 VARIABLE v9_1 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U81 SOURCE kernel.cpp:35 VARIABLE v7_2 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U42 SOURCE kernel.cpp:37 VARIABLE v9_2 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U82 SOURCE kernel.cpp:35 VARIABLE v7_3 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U43 SOURCE kernel.cpp:37 VARIABLE v9_3 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U83 SOURCE kernel.cpp:35 VARIABLE v7_4 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U44 SOURCE kernel.cpp:37 VARIABLE v9_4 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U84 SOURCE kernel.cpp:35 VARIABLE v7_5 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U45 SOURCE kernel.cpp:37 VARIABLE v9_5 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U85 SOURCE kernel.cpp:35 VARIABLE v7_6 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U46 SOURCE kernel.cpp:37 VARIABLE v9_6 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U86 SOURCE kernel.cpp:35 VARIABLE v7_7 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U47 SOURCE kernel.cpp:37 VARIABLE v9_7 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U87 SOURCE kernel.cpp:35 VARIABLE v7_8 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U48 SOURCE kernel.cpp:37 VARIABLE v9_8 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U88 SOURCE kernel.cpp:35 VARIABLE v7_9 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U49 SOURCE kernel.cpp:37 VARIABLE v9_9 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U89 SOURCE kernel.cpp:35 VARIABLE v7_10 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U50 SOURCE kernel.cpp:37 VARIABLE v9_10 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U90 SOURCE kernel.cpp:35 VARIABLE v7_11 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U51 SOURCE kernel.cpp:37 VARIABLE v9_11 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U91 SOURCE kernel.cpp:35 VARIABLE v7_12 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U52 SOURCE kernel.cpp:37 VARIABLE v9_12 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U92 SOURCE kernel.cpp:35 VARIABLE v7_13 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U53 SOURCE kernel.cpp:37 VARIABLE v9_13 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U93 SOURCE kernel.cpp:35 VARIABLE v7_14 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U54 SOURCE kernel.cpp:37 VARIABLE v9_14 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U94 SOURCE kernel.cpp:35 VARIABLE v7_15 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U55 SOURCE kernel.cpp:37 VARIABLE v9_15 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U95 SOURCE kernel.cpp:35 VARIABLE v7_16 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U56 SOURCE kernel.cpp:37 VARIABLE v9_16 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U96 SOURCE kernel.cpp:35 VARIABLE v7_17 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U57 SOURCE kernel.cpp:37 VARIABLE v9_17 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U97 SOURCE kernel.cpp:35 VARIABLE v7_18 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U58 SOURCE kernel.cpp:37 VARIABLE v9_18 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U98 SOURCE kernel.cpp:35 VARIABLE v7_19 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U59 SOURCE kernel.cpp:37 VARIABLE v9_19 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U99 SOURCE kernel.cpp:35 VARIABLE v7_20 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U60 SOURCE kernel.cpp:37 VARIABLE v9_20 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U100 SOURCE kernel.cpp:35 VARIABLE v7_21 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U61 SOURCE kernel.cpp:37 VARIABLE v9_21 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U101 SOURCE kernel.cpp:35 VARIABLE v7_22 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U62 SOURCE kernel.cpp:37 VARIABLE v9_22 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U102 SOURCE kernel.cpp:35 VARIABLE v7_23 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U63 SOURCE kernel.cpp:37 VARIABLE v9_23 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U103 SOURCE kernel.cpp:35 VARIABLE v7_24 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U64 SOURCE kernel.cpp:37 VARIABLE v9_24 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U104 SOURCE kernel.cpp:35 VARIABLE v7_25 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U65 SOURCE kernel.cpp:37 VARIABLE v9_25 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U105 SOURCE kernel.cpp:35 VARIABLE v7_26 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U66 SOURCE kernel.cpp:37 VARIABLE v9_26 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U106 SOURCE kernel.cpp:35 VARIABLE v7_27 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U67 SOURCE kernel.cpp:37 VARIABLE v9_27 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U107 SOURCE kernel.cpp:35 VARIABLE v7_28 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U68 SOURCE kernel.cpp:37 VARIABLE v9_28 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U108 SOURCE kernel.cpp:35 VARIABLE v7_29 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U69 SOURCE kernel.cpp:37 VARIABLE v9_29 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U109 SOURCE kernel.cpp:35 VARIABLE v7_30 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U70 SOURCE kernel.cpp:37 VARIABLE v9_30 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U110 SOURCE kernel.cpp:35 VARIABLE v7_31 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U71 SOURCE kernel.cpp:37 VARIABLE v9_31 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U111 SOURCE kernel.cpp:35 VARIABLE v7_32 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U72 SOURCE kernel.cpp:37 VARIABLE v9_32 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U112 SOURCE kernel.cpp:35 VARIABLE v7_33 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U73 SOURCE kernel.cpp:37 VARIABLE v9_33 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U113 SOURCE kernel.cpp:35 VARIABLE v7_34 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U74 SOURCE kernel.cpp:37 VARIABLE v9_34 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U114 SOURCE kernel.cpp:35 VARIABLE v7_35 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U75 SOURCE kernel.cpp:37 VARIABLE v9_35 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U115 SOURCE kernel.cpp:35 VARIABLE v7_36 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U76 SOURCE kernel.cpp:37 VARIABLE v9_36 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U116 SOURCE kernel.cpp:35 VARIABLE v7_37 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U77 SOURCE kernel.cpp:37 VARIABLE v9_37 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U117 SOURCE kernel.cpp:35 VARIABLE v7_38 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U78 SOURCE kernel.cpp:37 VARIABLE v9_38 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_1843_p2 SOURCE kernel.cpp:30 VARIABLE add_ln30 LOOP l_S_m_0_r_l_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 119 BRAM 0 URAM 0}} stage_M_Pipeline_VITIS_LOOP_42_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_678_p2 SOURCE kernel.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_759_p2 SOURCE kernel.cpp:42 VARIABLE add_ln42_1 LOOP VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_687_p2 SOURCE kernel.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} stage_M {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_U SOURCE kernel.cpp:23 VARIABLE v2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_1_U SOURCE kernel.cpp:23 VARIABLE v2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_2_U SOURCE kernel.cpp:23 VARIABLE v2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_3_U SOURCE kernel.cpp:23 VARIABLE v2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_4_U SOURCE kernel.cpp:23 VARIABLE v2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_5_U SOURCE kernel.cpp:23 VARIABLE v2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_6_U SOURCE kernel.cpp:23 VARIABLE v2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_7_U SOURCE kernel.cpp:23 VARIABLE v2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_8_U SOURCE kernel.cpp:23 VARIABLE v2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_9_U SOURCE kernel.cpp:23 VARIABLE v2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_10_U SOURCE kernel.cpp:23 VARIABLE v2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_11_U SOURCE kernel.cpp:23 VARIABLE v2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_12_U SOURCE kernel.cpp:23 VARIABLE v2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_13_U SOURCE kernel.cpp:23 VARIABLE v2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_14_U SOURCE kernel.cpp:23 VARIABLE v2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_15_U SOURCE kernel.cpp:23 VARIABLE v2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_16_U SOURCE kernel.cpp:23 VARIABLE v2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_17_U SOURCE kernel.cpp:23 VARIABLE v2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_18_U SOURCE kernel.cpp:23 VARIABLE v2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_19_U SOURCE kernel.cpp:23 VARIABLE v2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_20_U SOURCE kernel.cpp:23 VARIABLE v2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_21_U SOURCE kernel.cpp:23 VARIABLE v2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_22_U SOURCE kernel.cpp:23 VARIABLE v2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_23_U SOURCE kernel.cpp:23 VARIABLE v2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_24_U SOURCE kernel.cpp:23 VARIABLE v2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_25_U SOURCE kernel.cpp:23 VARIABLE v2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_26_U SOURCE kernel.cpp:23 VARIABLE v2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_27_U SOURCE kernel.cpp:23 VARIABLE v2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_28_U SOURCE kernel.cpp:23 VARIABLE v2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_29_U SOURCE kernel.cpp:23 VARIABLE v2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_30_U SOURCE kernel.cpp:23 VARIABLE v2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_31_U SOURCE kernel.cpp:23 VARIABLE v2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_32_U SOURCE kernel.cpp:23 VARIABLE v2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_33_U SOURCE kernel.cpp:23 VARIABLE v2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_34_U SOURCE kernel.cpp:23 VARIABLE v2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_35_U SOURCE kernel.cpp:23 VARIABLE v2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_36_U SOURCE kernel.cpp:23 VARIABLE v2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_37_U SOURCE kernel.cpp:23 VARIABLE v2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v2_38_U SOURCE kernel.cpp:23 VARIABLE v2_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 119 BRAM 0 URAM 0}} stage_N_Pipeline_VITIS_LOOP_57_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_75_p2 SOURCE kernel.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} stage_N_Pipeline_l_S_n_0_k_l_n {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_1829_p2 SOURCE kernel.cpp:61 VARIABLE add_ln61_1 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_1875_p2 SOURCE kernel.cpp:61 VARIABLE add_ln61 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_9ns_10ns_19_4_1_U371 SOURCE kernel.cpp:65 VARIABLE mul_ln65 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U330 SOURCE kernel.cpp:67 VARIABLE v17 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U289 SOURCE kernel.cpp:69 VARIABLE v19 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U331 SOURCE kernel.cpp:67 VARIABLE v17_1 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U290 SOURCE kernel.cpp:69 VARIABLE v19_1 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U332 SOURCE kernel.cpp:67 VARIABLE v17_2 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U291 SOURCE kernel.cpp:69 VARIABLE v19_2 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U333 SOURCE kernel.cpp:67 VARIABLE v17_3 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U292 SOURCE kernel.cpp:69 VARIABLE v19_3 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U334 SOURCE kernel.cpp:67 VARIABLE v17_4 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U293 SOURCE kernel.cpp:69 VARIABLE v19_4 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U335 SOURCE kernel.cpp:67 VARIABLE v17_5 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U294 SOURCE kernel.cpp:69 VARIABLE v19_5 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U336 SOURCE kernel.cpp:67 VARIABLE v17_6 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U295 SOURCE kernel.cpp:69 VARIABLE v19_6 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U337 SOURCE kernel.cpp:67 VARIABLE v17_7 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U296 SOURCE kernel.cpp:69 VARIABLE v19_7 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U338 SOURCE kernel.cpp:67 VARIABLE v17_8 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U297 SOURCE kernel.cpp:69 VARIABLE v19_8 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U339 SOURCE kernel.cpp:67 VARIABLE v17_9 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U298 SOURCE kernel.cpp:69 VARIABLE v19_9 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U340 SOURCE kernel.cpp:67 VARIABLE v17_10 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U299 SOURCE kernel.cpp:69 VARIABLE v19_10 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U341 SOURCE kernel.cpp:67 VARIABLE v17_11 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U300 SOURCE kernel.cpp:69 VARIABLE v19_11 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U342 SOURCE kernel.cpp:67 VARIABLE v17_12 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U301 SOURCE kernel.cpp:69 VARIABLE v19_12 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U343 SOURCE kernel.cpp:67 VARIABLE v17_13 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U302 SOURCE kernel.cpp:69 VARIABLE v19_13 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U344 SOURCE kernel.cpp:67 VARIABLE v17_14 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U303 SOURCE kernel.cpp:69 VARIABLE v19_14 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U345 SOURCE kernel.cpp:67 VARIABLE v17_15 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U304 SOURCE kernel.cpp:69 VARIABLE v19_15 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U346 SOURCE kernel.cpp:67 VARIABLE v17_16 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U305 SOURCE kernel.cpp:69 VARIABLE v19_16 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U347 SOURCE kernel.cpp:67 VARIABLE v17_17 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U306 SOURCE kernel.cpp:69 VARIABLE v19_17 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U348 SOURCE kernel.cpp:67 VARIABLE v17_18 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U307 SOURCE kernel.cpp:69 VARIABLE v19_18 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U349 SOURCE kernel.cpp:67 VARIABLE v17_19 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U308 SOURCE kernel.cpp:69 VARIABLE v19_19 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U350 SOURCE kernel.cpp:67 VARIABLE v17_20 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U309 SOURCE kernel.cpp:69 VARIABLE v19_20 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U351 SOURCE kernel.cpp:67 VARIABLE v17_21 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U310 SOURCE kernel.cpp:69 VARIABLE v19_21 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U352 SOURCE kernel.cpp:67 VARIABLE v17_22 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U311 SOURCE kernel.cpp:69 VARIABLE v19_22 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U353 SOURCE kernel.cpp:67 VARIABLE v17_23 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U312 SOURCE kernel.cpp:69 VARIABLE v19_23 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U354 SOURCE kernel.cpp:67 VARIABLE v17_24 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U313 SOURCE kernel.cpp:69 VARIABLE v19_24 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U355 SOURCE kernel.cpp:67 VARIABLE v17_25 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U314 SOURCE kernel.cpp:69 VARIABLE v19_25 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U356 SOURCE kernel.cpp:67 VARIABLE v17_26 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U315 SOURCE kernel.cpp:69 VARIABLE v19_26 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U357 SOURCE kernel.cpp:67 VARIABLE v17_27 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U316 SOURCE kernel.cpp:69 VARIABLE v19_27 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U358 SOURCE kernel.cpp:67 VARIABLE v17_28 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U317 SOURCE kernel.cpp:69 VARIABLE v19_28 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U359 SOURCE kernel.cpp:67 VARIABLE v17_29 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U318 SOURCE kernel.cpp:69 VARIABLE v19_29 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U360 SOURCE kernel.cpp:67 VARIABLE v17_30 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U319 SOURCE kernel.cpp:69 VARIABLE v19_30 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U361 SOURCE kernel.cpp:67 VARIABLE v17_31 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U320 SOURCE kernel.cpp:69 VARIABLE v19_31 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U362 SOURCE kernel.cpp:67 VARIABLE v17_32 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U321 SOURCE kernel.cpp:69 VARIABLE v19_32 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U363 SOURCE kernel.cpp:67 VARIABLE v17_33 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U322 SOURCE kernel.cpp:69 VARIABLE v19_33 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U364 SOURCE kernel.cpp:67 VARIABLE v17_34 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U323 SOURCE kernel.cpp:69 VARIABLE v19_34 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U365 SOURCE kernel.cpp:67 VARIABLE v17_35 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U324 SOURCE kernel.cpp:69 VARIABLE v19_35 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U366 SOURCE kernel.cpp:67 VARIABLE v17_36 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U325 SOURCE kernel.cpp:69 VARIABLE v19_36 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U367 SOURCE kernel.cpp:67 VARIABLE v17_37 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U326 SOURCE kernel.cpp:69 VARIABLE v19_37 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U368 SOURCE kernel.cpp:67 VARIABLE v17_38 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U327 SOURCE kernel.cpp:69 VARIABLE v19_38 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U369 SOURCE kernel.cpp:67 VARIABLE v17_39 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U328 SOURCE kernel.cpp:69 VARIABLE v19_39 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U370 SOURCE kernel.cpp:67 VARIABLE v17_40 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_no_dsp_1_U329 SOURCE kernel.cpp:69 VARIABLE v19_40 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_1856_p2 SOURCE kernel.cpp:62 VARIABLE add_ln62 LOOP l_S_n_0_k_l_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 124 BRAM 0 URAM 0}} stage_N {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v11_U SOURCE kernel.cpp:56 VARIABLE v11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 124 BRAM 1 URAM 0}} kernel_atax {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_Ax_fifo_U SOURCE kernel.cpp:83 VARIABLE out_Ax_fifo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 243 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 25.41 seconds. CPU system time: 0.1 seconds. Elapsed time: 25.65 seconds; current allocated memory: 712.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_atax.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_atax.
Execute         syn_report -model kernel_atax -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 448.23 MHz
Command       autosyn done; 49.32 sec.
Command     csynth_design done; 76.23 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 70.93 seconds. CPU system time: 2.86 seconds. Elapsed time: 76.23 seconds; current allocated memory: 256.000 MB.
Execute     export_design -flow impl 
INFO: [HLS 200-1510] Running: export_design -flow impl 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow impl -rtl verilog
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=kernel_atax xml_exists=0
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_atax
Execute       get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=122
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=21 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1
kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1
kernel_atax_mul_mul_9ns_10ns_19_4_1
kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_mux_399_32_1_1
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_stage_M_v2_RAM_AUTO_1R1W
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_flow_control_loop_pipe_sequential_init
kernel_atax_stage_N_v11_RAM_AUTO_1R1W
kernel_atax_fifo_w32_d390_A
stage_M_Pipeline_VITIS_LOOP_25_1
stage_M_Pipeline_l_S_m_0_r_l_m
stage_M_Pipeline_VITIS_LOOP_42_2
stage_M
stage_N_Pipeline_VITIS_LOOP_57_1
stage_N_Pipeline_l_S_n_0_k_l_n
stage_N
kernel_atax
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_25_1.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_l_S_m_0_r_l_m.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M_Pipeline_VITIS_LOOP_42_2.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_M.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_VITIS_LOOP_57_1.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N_Pipeline_l_S_n_0_k_l_n.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/stage_N.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.constraint.tcl 
Execute       sc_get_clocks kernel_atax 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/misc/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/misc/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_atax
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=kernel_atax
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.rtl_wrap.cfg.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.constraint.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.constraint.tcl 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/kernel_atax.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute       get_config_export -vivado_synth_run_properties 
Execute       source /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_run_properties 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_slr_assignment 
Execute       get_config_export -vivado_pblock 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       get_config_export -vivado_bd_cell_properties 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_ip_cache 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix kernel_atax_ TopModuleNoPrefix kernel_atax TopModuleWithPrefix kernel_atax' export_design_flow='impl' impl_dir='/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       get_part 
Execute       ap_part_info -quiet -data family -name xcu280-fsvh2892-2L-e 
Execute       get_project -name 
Execute       get_solution -name 
Execute       get_solution -flow_target 
Execute       get_clock_period 
Execute       get_clock_uncertainty 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_max_timing_paths 
INFO-FLOW: DBG:PUTS:     writing export xml file: /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fe06a916108' export_design_flow='impl' export_rpt='/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
Execute       get_solution -directory 
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       get_part 
Execute       ap_part_info -quiet -data family -name xcu280-fsvh2892-2L-e 
Execute       get_project -name 
Execute       get_solution -name 
Execute       get_solution -flow_target 
Execute       get_clock_period 
Execute       get_clock_uncertainty 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_max_timing_paths 
INFO-FLOW: DBG:PUTS:     writing export xml file: /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fe06a465788' export_design_flow='syn' export_rpt='/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
Execute       get_solution -directory 
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s out.prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file out.prj/solution1/impl/export.zip
Command     export_design done; 2923.4 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 993.97 seconds. CPU system time: 145.93 seconds. Elapsed time: 2923.4 seconds; current allocated memory: 0.000 MB.
Execute     get_clock_period -name ap_clk -ns 
Execute     cleanup_all 
