Memory system setup successful.
======================================================================

Printing all memory objects ... 

[DL1Cache]
device type = cache
write policy = WB
hit time = 2
capacity = 8192
block size = 64
associativity = 1
lower level = L2Cache

[IL1Cache]
device type = cache
write policy = WB
hit time = 2
capacity = 8192
block size = 64
associativity = 1
lower level = L2Cache

[L2Cache]
device type = cache
write policy = WB
hit time = 10
capacity = 16384
block size = 64
associativity = 4
lower level = Memory

[Memory]
device type = dram
hit time = 100

======================================================================
[IF CYCLE: 1] LOAD: (Seq:        1)(Addr: 39168)(PC: 0)
IL1Cache->access(MemRead, addr: 0, latency: 2)
L2Cache->access(MemRead, addr: 0, latency: 12)
Memory->access(MemRead, addr: 0, latency: 112)
CYCLE: 1 -> 112
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 113] LOAD: (Seq:        2)(Addr: 71936)(PC: 4)
IL1Cache->access(MemRead, addr: 4, latency: 2)
CYCLE: 113 -> 114
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 115] LOAD: (Seq:        3)(Addr: 104704)(PC: 8)
IL1Cache->access(MemRead, addr: 8, latency: 2)
CYCLE: 115 -> 116
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 117] LOAD: (Seq:        1)(Addr: 39168)(PC: 0)
DL1Cache->access(MemRead, addr: 39168, latency: 2)
L2Cache->access(MemRead, addr: 39168, latency: 12)
Memory->access(MemRead, addr: 39168, latency: 112)
CYCLE: 117 -> 228
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 228] LOAD: (Seq:        4)(Addr: 137472)(PC: 12)
IL1Cache->access(MemRead, addr: 12, latency: 2)
CYCLE: 228 -> 229
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 230] LOAD: (Seq:        2)(Addr: 71936)(PC: 4)
DL1Cache->access(MemRead, addr: 71936, latency: 2)
L2Cache->access(MemRead, addr: 71936, latency: 12)
Memory->access(MemRead, addr: 71936, latency: 112)
CYCLE: 230 -> 341
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 341] LOAD: (Seq:        5)(Addr: 170240)(PC: 16)
IL1Cache->access(MemRead, addr: 16, latency: 2)
CYCLE: 341 -> 342
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 343] LOAD: (Seq:        3)(Addr: 104704)(PC: 8)
DL1Cache->access(MemRead, addr: 104704, latency: 2)
L2Cache->access(MemRead, addr: 104704, latency: 12)
Memory->access(MemRead, addr: 104704, latency: 112)
CYCLE: 343 -> 454
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=12:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 454] LOAD: (Seq:        6)(Addr: 39168)(PC: 20)
IL1Cache->access(MemRead, addr: 20, latency: 2)
CYCLE: 454 -> 455
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=12:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 456] LOAD: (Seq:        4)(Addr: 137472)(PC: 12)
DL1Cache->access(MemRead, addr: 137472, latency: 2)
L2Cache->access(MemRead, addr: 137472, latency: 12)
Memory->access(MemRead, addr: 137472, latency: 112)
CYCLE: 456 -> 567
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=16:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 567] LOAD: (Seq:        7)(Addr: 137472)(PC: 24)
IL1Cache->access(MemRead, addr: 24, latency: 2)
CYCLE: 567 -> 568
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=16:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 569] LOAD: (Seq:        5)(Addr: 170240)(PC: 16)
DL1Cache->access(MemRead, addr: 170240, latency: 2)
L2Cache->access(MemRead, addr: 170240, latency: 12)
Memory->access(MemRead, addr: 170240, latency: 112)
CYCLE: 569 -> 680
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=20:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 680] STORE: (Seq:        8)(Addr: 39168)(PC: 28)
IL1Cache->access(MemRead, addr: 28, latency: 2)
CYCLE: 680 -> 681
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=20:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 682] LOAD: (Seq:        6)(Addr: 39168)(PC: 20)
DL1Cache->access(MemRead, addr: 39168, latency: 2)
L2Cache->access(MemRead, addr: 39168, latency: 12)
CYCLE: 682 -> 693
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=3
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 693] STORE: (Seq:        9)(Addr: 71936)(PC: 32)
IL1Cache->access(MemRead, addr: 32, latency: 2)
CYCLE: 693 -> 694
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=3
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 695] LOAD: (Seq:        7)(Addr: 137472)(PC: 24)
DL1Cache->access(MemRead, addr: 137472, latency: 2)
L2Cache->access(MemRead, addr: 137472, latency: 12)
CYCLE: 695 -> 706
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=16:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=3
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=3
======================================================================
[IF CYCLE: 706] STORE: (Seq:       10)(Addr: 104704)(PC: 36)
IL1Cache->access(MemRead, addr: 36, latency: 2)
CYCLE: 706 -> 707
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=16:valid=1:dirty=0:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=3
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=3
======================================================================
[MEM CYCLE: 708] STORE: (Seq:        8)(Addr: 39168)(PC: 28)
DL1Cache->access(MemWrite, addr: 39168, latency: 2)
L2Cache->access(MemRead, addr: 39168, latency: 12)
CYCLE: 708 -> 708
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=4:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=6
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=3
======================================================================
[IF CYCLE: 708] STORE: (Seq:       11)(Addr: 137472)(PC: 40)
IL1Cache->access(MemRead, addr: 40, latency: 2)
CYCLE: 708 -> 709
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=4:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=6
(36, 1) tag=17:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=3
======================================================================
[MEM CYCLE: 710] STORE: (Seq:        9)(Addr: 71936)(PC: 32)
DL1Cache->access(MemWrite, addr: 71936, latency: 2)
L2Cache->access(MemRead, addr: 71936, latency: 12)
CYCLE: 710 -> 710
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=8:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=6
(36, 1) tag=17:valid=1:dirty=0:age=3
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=3
======================================================================
[IF CYCLE: 710] STORE: (Seq:       12)(Addr: 170240)(PC: 44)
IL1Cache->access(MemRead, addr: 44, latency: 2)
CYCLE: 710 -> 711
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=8:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=6
(36, 1) tag=17:valid=1:dirty=0:age=3
(36, 2) tag=25:valid=1:dirty=0:age=0
(36, 3) tag=33:valid=1:dirty=0:age=3
======================================================================
[MEM CYCLE: 712] STORE: (Seq:       10)(Addr: 104704)(PC: 36)
DL1Cache->access(MemWrite, addr: 104704, latency: 2)
L2Cache->access(MemRead, addr: 104704, latency: 12)
CYCLE: 712 -> 712
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=12:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=6
(36, 1) tag=17:valid=1:dirty=0:age=3
(36, 2) tag=25:valid=1:dirty=0:age=3
(36, 3) tag=33:valid=1:dirty=0:age=3
======================================================================
[IF CYCLE: 712] STORE: (Seq:       13)(Addr: 39168)(PC: 48)
IL1Cache->access(MemRead, addr: 48, latency: 2)
CYCLE: 712 -> 713
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=12:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=6
(36, 1) tag=17:valid=1:dirty=0:age=3
(36, 2) tag=25:valid=1:dirty=0:age=3
(36, 3) tag=33:valid=1:dirty=0:age=3
======================================================================
[MEM CYCLE: 714] STORE: (Seq:       11)(Addr: 137472)(PC: 40)
DL1Cache->access(MemWrite, addr: 137472, latency: 2)
L2Cache->access(MemRead, addr: 137472, latency: 12)
CYCLE: 714 -> 714
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=16:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=6
(36, 1) tag=17:valid=1:dirty=0:age=3
(36, 2) tag=25:valid=1:dirty=0:age=3
(36, 3) tag=33:valid=1:dirty=0:age=6
======================================================================
[IF CYCLE: 714] STORE: (Seq:       14)(Addr: 137472)(PC: 52)
IL1Cache->access(MemRead, addr: 52, latency: 2)
CYCLE: 714 -> 715
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=16:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=6
(36, 1) tag=17:valid=1:dirty=0:age=3
(36, 2) tag=25:valid=1:dirty=0:age=3
(36, 3) tag=33:valid=1:dirty=0:age=6
======================================================================
[MEM CYCLE: 716] STORE: (Seq:       12)(Addr: 170240)(PC: 44)
DL1Cache->access(MemWrite, addr: 170240, latency: 2)
L2Cache->access(MemRead, addr: 170240, latency: 12)
Memory->access(MemRead, addr: 170240, latency: 112)
CYCLE: 716 -> 716
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=20:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=41:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=3
(36, 2) tag=25:valid=1:dirty=0:age=3
(36, 3) tag=33:valid=1:dirty=0:age=6
======================================================================
[MEM CYCLE: 717] STORE: (Seq:       13)(Addr: 39168)(PC: 48)
DL1Cache->access(MemWrite, addr: 39168, latency: 2)
L2Cache->access(MemRead, addr: 39168, latency: 12)
Memory->access(MemRead, addr: 39168, latency: 112)
CYCLE: 717 -> 717
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=4:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=41:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=3
(36, 2) tag=25:valid=1:dirty=0:age=3
(36, 3) tag=9:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 718] STORE: (Seq:       14)(Addr: 137472)(PC: 52)
DL1Cache->access(MemWrite, addr: 137472, latency: 2)
L2Cache->access(MemRead, addr: 137472, latency: 12)
Memory->access(MemRead, addr: 137472, latency: 112)
CYCLE: 718 -> 718
======================================================================
Printing all cache contents ...
[DL1Cache]
(100, 0) tag=16:valid=1:dirty=1:age=0
[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=41:valid=1:dirty=0:age=0
(36, 1) tag=33:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=3
(36, 3) tag=9:valid=1:dirty=0:age=0
======================================================================
======================================================================

Printing all memory stats ... 

DL1Cache:readHits=0:readMisses=7:writeHits=0:writeMisses=7:writeBacks=0
IL1Cache:readHits=13:readMisses=1:writeHits=0:writeMisses=0:writeBacks=0
L2Cache:readHits=6:readMisses=9:writeHits=0:writeMisses=0:writeBacks=0
Memory:readHits=9:writeHits=0

======================================================================
+ Memory stall cycles : 701
+ Number of cycles : 719
+ IPC (Instructions Per Cycle) : 0.0195
