<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpio › gpio-ich.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>gpio-ich.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Intel ICH6-10, Series 5 and 6 GPIO driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Extreme Engineering Solutions.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/lpc_ich.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;gpio_ich&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * GPIO register offsets in GPIO I/O space.</span>
<span class="cm"> * Each chunk of 32 GPIOs is manipulated via its own USE_SELx, IO_SELx, and</span>
<span class="cm"> * LVLx registers.  Logic in the read/write functions takes a register and</span>
<span class="cm"> * an absolute bit number and determines the proper register offset and bit</span>
<span class="cm"> * number in that register.  For example, to read the value of GPIO bit 50</span>
<span class="cm"> * the code would access offset ichx_regs[2(=GPIO_LVL)][1(=50/32)],</span>
<span class="cm"> * bit 18 (50%32).</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">GPIO_REG</span> <span class="p">{</span>
	<span class="n">GPIO_USE_SEL</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">GPIO_IO_SEL</span><span class="p">,</span>
	<span class="n">GPIO_LVL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">ichx_regs</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">},</span>	<span class="cm">/* USE_SEL[1-3] offsets */</span>
	<span class="p">{</span><span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span>	<span class="cm">/* IO_SEL[1-3] offsets */</span>
	<span class="p">{</span><span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x38</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">},</span>	<span class="cm">/* LVL[1-3] offsets */</span>
<span class="p">};</span>

<span class="cp">#define ICHX_WRITE(val, reg, base_res)	outl(val, (reg) + (base_res)-&gt;start)</span>
<span class="cp">#define ICHX_READ(reg, base_res)	inl((reg) + (base_res)-&gt;start)</span>

<span class="k">struct</span> <span class="n">ichx_desc</span> <span class="p">{</span>
	<span class="cm">/* Max GPIO pins the chipset can have */</span>
	<span class="n">uint</span> <span class="n">ngpio</span><span class="p">;</span>

	<span class="cm">/* Whether the chipset has GPIO in GPE0_STS in the PM IO region */</span>
	<span class="n">bool</span> <span class="n">uses_gpe0</span><span class="p">;</span>

	<span class="cm">/* USE_SEL is bogus on some chipsets, eg 3100 */</span>
	<span class="n">u32</span> <span class="n">use_sel_ignore</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="cm">/* Some chipsets have quirks, let these use their own request/get */</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">request</span><span class="p">)(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">get</span><span class="p">)(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gpio_chip</span> <span class="n">chip</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">gpio_base</span><span class="p">;</span>	<span class="cm">/* GPIO IO base */</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">pm_base</span><span class="p">;</span>	<span class="cm">/* Power Mangagment IO base */</span>
	<span class="k">struct</span> <span class="n">ichx_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>	<span class="cm">/* Pointer to chipset-specific description */</span>
	<span class="n">u32</span> <span class="n">orig_gpio_ctrl</span><span class="p">;</span>	<span class="cm">/* Orig CTRL value, used to restore on exit */</span>
<span class="p">}</span> <span class="n">ichx_priv</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">modparam_gpiobase</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* dynamic */</span>
<span class="n">module_param_named</span><span class="p">(</span><span class="n">gpiobase</span><span class="p">,</span> <span class="n">modparam_gpiobase</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">gpiobase</span><span class="p">,</span> <span class="s">&quot;The GPIO number base. -1 means dynamic, &quot;</span>
			   <span class="s">&quot;which is the default.&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ichx_write_bit</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">nr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">verify</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg_nr</span> <span class="o">=</span> <span class="n">nr</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="n">nr</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">ICHX_READ</span><span class="p">(</span><span class="n">ichx_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">][</span><span class="n">reg_nr</span><span class="p">],</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">gpio_base</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
		<span class="n">data</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">);</span>
	<span class="n">ICHX_WRITE</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">ichx_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">][</span><span class="n">reg_nr</span><span class="p">],</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">gpio_base</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">ICHX_READ</span><span class="p">(</span><span class="n">ichx_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">][</span><span class="n">reg_nr</span><span class="p">],</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">gpio_base</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">verify</span> <span class="o">&amp;&amp;</span> <span class="n">data</span> <span class="o">!=</span> <span class="n">tmp</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ichx_read_bit</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg_nr</span> <span class="o">=</span> <span class="n">nr</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="n">nr</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">ICHX_READ</span><span class="p">(</span><span class="n">ichx_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">][</span><span class="n">reg_nr</span><span class="p">],</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">gpio_base</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ichx_gpio_direction_input</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gpio</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Try setting pin as an input and verify it worked since many pins</span>
<span class="cm">	 * are output-only.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ichx_write_bit</span><span class="p">(</span><span class="n">GPIO_IO_SEL</span><span class="p">,</span> <span class="n">nr</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ichx_gpio_direction_output</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gpio</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">nr</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Set GPIO output value. */</span>
	<span class="n">ichx_write_bit</span><span class="p">(</span><span class="n">GPIO_LVL</span><span class="p">,</span> <span class="n">nr</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Try setting pin as an output and verify it worked since many pins</span>
<span class="cm">	 * are input-only.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ichx_write_bit</span><span class="p">(</span><span class="n">GPIO_IO_SEL</span><span class="p">,</span> <span class="n">nr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ichx_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ichx_read_bit</span><span class="p">(</span><span class="n">GPIO_LVL</span><span class="p">,</span> <span class="n">nr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ich6_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * GPI 0 - 15 need to be read from the power management registers on</span>
<span class="cm">	 * a ICH6/3100 bridge.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nr</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">pm_base</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="cm">/* GPI 0 - 15 are latched, write 1 to clear*/</span>
		<span class="n">ICHX_WRITE</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">16</span> <span class="o">+</span> <span class="n">nr</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">pm_base</span><span class="p">);</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">ICHX_READ</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">pm_base</span><span class="p">);</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="k">return</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">nr</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">ichx_gpio_get</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">nr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ichx_gpio_request</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Note we assume the BIOS properly set a bridge&#39;s USE value.  Some</span>
<span class="cm">	 * chips (eg Intel 3100) have bogus USE values though, so first see if</span>
<span class="cm">	 * the chipset&#39;s USE value can be trusted for this specific bit.</span>
<span class="cm">	 * If it can&#39;t be trusted, assume that the pin can be used as a GPIO.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">use_sel_ignore</span><span class="p">[</span><span class="n">nr</span> <span class="o">/</span> <span class="mi">32</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">nr</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ichx_read_bit</span><span class="p">(</span><span class="n">GPIO_USE_SEL</span><span class="p">,</span> <span class="n">nr</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ich6_gpio_request</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Fixups for bits 16 and 17 are necessary on the Intel ICH6/3100</span>
<span class="cm">	 * bridge as they are controlled by USE register bits 0 and 1.  See</span>
<span class="cm">	 * &quot;Table 704 GPIO_USE_SEL1 register&quot; in the i3100 datasheet for</span>
<span class="cm">	 * additional info.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nr</span> <span class="o">==</span> <span class="mi">16</span> <span class="o">||</span> <span class="n">nr</span> <span class="o">==</span> <span class="mi">17</span><span class="p">)</span>
		<span class="n">nr</span> <span class="o">-=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ichx_gpio_request</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">nr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ichx_gpio_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">nr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ichx_write_bit</span><span class="p">(</span><span class="n">GPIO_LVL</span><span class="p">,</span> <span class="n">nr</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">ichx_gpiolib_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">label</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* Allow chip-specific overrides of request()/get() */</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">request</span> <span class="o">=</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">request</span> <span class="o">?</span>
		<span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">request</span> <span class="o">:</span> <span class="n">ichx_gpio_request</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">get</span> <span class="o">=</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">get</span> <span class="o">?</span>
		<span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">get</span> <span class="o">:</span> <span class="n">ichx_gpio_get</span><span class="p">;</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">set</span> <span class="o">=</span> <span class="n">ichx_gpio_set</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">ichx_gpio_direction_input</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">direction_output</span> <span class="o">=</span> <span class="n">ichx_gpio_direction_output</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">modparam_gpiobase</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ngpio</span> <span class="o">=</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">ngpio</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">can_sleep</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">dbg_show</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* ICH6-based, 631xesb-based */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ichx_desc</span> <span class="n">ich6_desc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Bridges using the ICH6 controller need fixups for GPIO 0 - 17 */</span>
	<span class="p">.</span><span class="n">request</span> <span class="o">=</span> <span class="n">ich6_gpio_request</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get</span> <span class="o">=</span> <span class="n">ich6_gpio_get</span><span class="p">,</span>

	<span class="cm">/* GPIO 0-15 are read in the GPE0_STS PM register */</span>
	<span class="p">.</span><span class="n">uses_gpe0</span> <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>

	<span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">50</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Intel 3100 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ichx_desc</span> <span class="n">i3100_desc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Bits 16,17, 20 of USE_SEL and bit 16 of USE_SEL2 always read 0 on</span>
<span class="cm">	 * the Intel 3100.  See &quot;Table 712. GPIO Summary Table&quot; of 3100</span>
<span class="cm">	 * Datasheet for more info.</span>
<span class="cm">	 */</span>
	<span class="p">.</span><span class="n">use_sel_ignore</span> <span class="o">=</span> <span class="p">{</span><span class="mh">0x00130000</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">},</span>

	<span class="cm">/* The 3100 needs fixups for GPIO 0 - 17 */</span>
	<span class="p">.</span><span class="n">request</span> <span class="o">=</span> <span class="n">ich6_gpio_request</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get</span> <span class="o">=</span> <span class="n">ich6_gpio_get</span><span class="p">,</span>

	<span class="cm">/* GPIO 0-15 are read in the GPE0_STS PM register */</span>
	<span class="p">.</span><span class="n">uses_gpe0</span> <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>

	<span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">50</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* ICH7 and ICH8-based */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ichx_desc</span> <span class="n">ich7_desc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">50</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* ICH9-based */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ichx_desc</span> <span class="n">ich9_desc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">61</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* ICH10-based - Consumer/corporate versions have different amount of GPIO */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ichx_desc</span> <span class="n">ich10_cons_desc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">61</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ichx_desc</span> <span class="n">ich10_corp_desc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">72</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Intel 5 series, 6 series, 3400 series, and C200 series */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ichx_desc</span> <span class="n">intel5_desc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">76</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ichx_gpio_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res_base</span><span class="p">,</span> <span class="o">*</span><span class="n">res_pm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">lpc_ich_info</span> <span class="o">*</span><span class="n">ich_info</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ich_info</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">ichx_priv</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">ich_info</span><span class="o">-&gt;</span><span class="n">gpio_version</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ICH_I3100_GPIO</span>:
		<span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">i3100_desc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ICH_V5_GPIO</span>:
		<span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">intel5_desc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ICH_V6_GPIO</span>:
		<span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ich6_desc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ICH_V7_GPIO</span>:
		<span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ich7_desc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ICH_V9_GPIO</span>:
		<span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ich9_desc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ICH_V10CORP_GPIO</span>:
		<span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ich10_corp_desc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ICH_V10CONS_GPIO</span>:
		<span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ich10_cons_desc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">res_base</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span> <span class="n">ICH_RES_GPIO</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res_base</span> <span class="o">||</span> <span class="o">!</span><span class="n">res_base</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">||</span> <span class="o">!</span><span class="n">res_base</span><span class="o">-&gt;</span><span class="n">end</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_region</span><span class="p">(</span><span class="n">res_base</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res_base</span><span class="p">),</span>
				<span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">ichx_priv</span><span class="p">.</span><span class="n">gpio_base</span> <span class="o">=</span> <span class="n">res_base</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If necessary, determine the I/O address of ACPI/power management</span>
<span class="cm">	 * registers which are needed to read the the GPE0 register for GPI pins</span>
<span class="cm">	 * 0 - 15 on some chipsets.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">uses_gpe0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">init</span><span class="p">;</span>

	<span class="n">res_pm</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span> <span class="n">ICH_RES_GPE0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res_pm</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;ACPI BAR is unavailable, GPI 0 - 15 unavailable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">init</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_region</span><span class="p">(</span><span class="n">res_pm</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res_pm</span><span class="p">),</span>
			<span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;ACPI BAR is busy, GPI 0 - 15 unavailable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">init</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ichx_priv</span><span class="p">.</span><span class="n">pm_base</span> <span class="o">=</span> <span class="n">res_pm</span><span class="p">;</span>

<span class="nl">init:</span>
	<span class="n">ichx_gpiolib_setup</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">chip</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">gpiochip_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to register GPIOs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">add_err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;GPIO from %d to %d on %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">chip</span><span class="p">.</span><span class="n">base</span><span class="p">,</span>
	       <span class="n">ichx_priv</span><span class="p">.</span><span class="n">chip</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">ichx_priv</span><span class="p">.</span><span class="n">chip</span><span class="p">.</span><span class="n">ngpio</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">add_err:</span>
	<span class="n">release_region</span><span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">gpio_base</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
			<span class="n">resource_size</span><span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">gpio_base</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">pm_base</span><span class="p">)</span>
		<span class="n">release_region</span><span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">pm_base</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
				<span class="n">resource_size</span><span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">pm_base</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">ichx_gpio_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">gpiochip_remove</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s failed, %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="s">&quot;gpiochip_remove()&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">release_region</span><span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">gpio_base</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
				<span class="n">resource_size</span><span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">gpio_base</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">pm_base</span><span class="p">)</span>
		<span class="n">release_region</span><span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">pm_base</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
				<span class="n">resource_size</span><span class="p">(</span><span class="n">ichx_priv</span><span class="p">.</span><span class="n">pm_base</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">ichx_gpio_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">ichx_gpio_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">ichx_gpio_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">ichx_gpio_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Peter Tyser &lt;ptyser@xes-inc.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;GPIO interface for Intel ICH series&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:&quot;</span><span class="n">DRV_NAME</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
