git clone --depth 1 --no-tags https://github.com/JimHui0/Timing_Circuit_hw02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565406479
git clone --depth 1 --no-tags https://github.com/runyaliu22/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564475626
git clone --depth 1 --no-tags https://github.com/JomarcJSilos/ConversionCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564528811
git clone --depth 1 --no-tags https://github.com/yaagna/Verilog-programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564443334
git clone --depth 1 --no-tags https://github.com/NoahJongeling/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564026079
git clone --depth 1 --no-tags https://github.com/xu842251462/EC605_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565204236
git clone --depth 1 --no-tags https://github.com/Dobios/RaytracingAccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565176735
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec11-sys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564899806
git clone --depth 1 --no-tags https://github.com/pavan-kalyan-durga/task-vs-function-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565140221
git clone --depth 1 --no-tags https://github.com/TomKeddie/tinytapeout-2022-2a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564993443
git clone --depth 1 --no-tags https://github.com/hyogyeom/Mini_FND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566152695
git clone --depth 1 --no-tags https://github.com/subodhstha/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566197018
git clone --depth 1 --no-tags https://github.com/ManyaDasari/Image-Processing-On-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563703827
git clone --depth 1 --no-tags https://github.com/D-girl-11t/Project2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563659969
git clone --depth 1 --no-tags https://github.com/aryad03/Cache_Project_CSN221.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563855941
git clone --depth 1 --no-tags https://github.com/glovermart/Design-of-Integrated-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566949149
git clone --depth 1 --no-tags https://github.com/violapterin/verilog-exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567991297
git clone --depth 1 --no-tags https://github.com/davedavido/Schaltkreisentwurf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565875952
git clone --depth 1 --no-tags https://github.com/claireseidel/FPGA-based-Ultrasound-Beamformer-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565883357
git clone --depth 1 --no-tags https://github.com/tomverbeure/yosys_techmap_blog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568021440
git clone --depth 1 --no-tags https://github.com/vele-mrs/fpga-tutorial-3a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567964596
git clone --depth 1 --no-tags https://github.com/RyangogogoW/EECS2021Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568919851
git clone --depth 1 --no-tags https://github.com/SpenceJohnstonProjects/Verilog_up_down_counter_seven_segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568999919
git clone --depth 1 --no-tags https://github.com/Dragonrock/cpu-mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569004027
git clone --depth 1 --no-tags https://github.com/ruchit-422/ES203-Digital-Systems-Project-Elevator-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567455251
git clone --depth 1 --no-tags https://github.com/RyanMPrice/Trollo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566549752
git clone --depth 1 --no-tags https://github.com/schang412/ee203_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569543966
git clone --depth 1 --no-tags https://github.com/noemiabril/Arcade-TimePilot84_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569224466
git clone --depth 1 --no-tags https://github.com/subash92-16/universal_shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566865801
git clone --depth 1 --no-tags https://github.com/jasteve4/MicroMotorSequencerGL180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566569827
git clone --depth 1 --no-tags https://github.com/xiaoniaogangsi/final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566696696
git clone --depth 1 --no-tags https://github.com/DTongTong/Computer_Arc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567088274
git clone --depth 1 --no-tags https://github.com/Sharmi-Rajakumaran/Code_Coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570049958
git clone --depth 1 --no-tags https://github.com/ikramerekabi/Pipelined_RiscV_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569417062
git clone --depth 1 --no-tags https://github.com/Btremaine/bldc1_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569789451
git clone --depth 1 --no-tags https://github.com/abdallahadel25/8-bit-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566783758
git clone --depth 1 --no-tags https://github.com/Willlum/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570667186
git clone --depth 1 --no-tags https://github.com/yyu233/Hardware_InputFIFO_OutputFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570296667
git clone --depth 1 --no-tags https://github.com/mdaly-BlueSpec/CertusPro-NX-DDR4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568835968
git clone --depth 1 --no-tags https://github.com/balaji-venkatesh/ece352-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568950599
git clone --depth 1 --no-tags https://github.com/lucamabate/Seven-Segment-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569437133
git clone --depth 1 --no-tags https://github.com/RoanR/University-Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569236200
git clone --depth 1 --no-tags https://github.com/LiyCg/single-cycle-simple-proccessor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568781315
git clone --depth 1 --no-tags https://github.com/retar-kamuy/script-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569535626
git clone --depth 1 --no-tags https://github.com/kevin1010607/NTHU-2021-Logic-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569952166
git clone --depth 1 --no-tags https://github.com/PritikaRamu/Computer_Architecture_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570624512
git clone --depth 1 --no-tags https://github.com/RussellChen1228/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566752594
git clone --depth 1 --no-tags https://github.com/MahdeSouqi/FIFO_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566317154
git clone --depth 1 --no-tags https://github.com/ShikharBind/8-Bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567111499
git clone --depth 1 --no-tags https://github.com/Btremaine/fractional_divide.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569791018
git clone --depth 1 --no-tags https://github.com/guianmon99/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569737372
git clone --depth 1 --no-tags https://github.com/andreamifsud/ChipIgnite-2211Q-analog-eg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569684656
git clone --depth 1 --no-tags https://github.com/ee-uet/UETRV_ESoC_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569772998
git clone --depth 1 --no-tags https://github.com/itshamidreza/A_Simple_T_Flip_Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568122717
git clone --depth 1 --no-tags https://github.com/didikid3/Proj1_CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567580225
git clone --depth 1 --no-tags https://github.com/ATHULB04/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567590641
git clone --depth 1 --no-tags https://github.com/deepsita/approximate_adder_axha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568414801
git clone --depth 1 --no-tags https://github.com/markoviz/550-cp5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567879118
git clone --depth 1 --no-tags https://github.com/hieupham1206/APB_Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567377623
git clone --depth 1 --no-tags https://github.com/arcenano/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563705339
git clone --depth 1 --no-tags https://github.com/alilovicana/Implementing-Fibbonacci-numbers-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563801701
git clone --depth 1 --no-tags https://github.com/HALxmont/dummy_macro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564949442
git clone --depth 1 --no-tags https://github.com/UJJWAL2001/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565012736
git clone --depth 1 --no-tags https://github.com/cicamargoba/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564361917
git clone --depth 1 --no-tags https://github.com/JomarcJSilos/Scoreboard-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564524133
git clone --depth 1 --no-tags https://github.com/yehaolin/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564755966
git clone --depth 1 --no-tags https://github.com/rubenangber/COMPUTADORES-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565482732
git clone --depth 1 --no-tags https://github.com/Fermuto/JuliaSetVisualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565612911
git clone --depth 1 --no-tags https://github.com/cqqhappy23birthday/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565434900
git clone --depth 1 --no-tags https://github.com/HuseyinEmreAksoy/keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566490450
git clone --depth 1 --no-tags https://github.com/dsplover/DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567515149
git clone --depth 1 --no-tags https://github.com/Fabricio-Augusto/Processador-Tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567480787
git clone --depth 1 --no-tags https://github.com/audieaudie/EE-371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566543431
git clone --depth 1 --no-tags https://github.com/LithosphereRocketry/Nandy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566463284
git clone --depth 1 --no-tags https://github.com/yangzhaofeng/blackjack-couter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569642170
git clone --depth 1 --no-tags https://github.com/lorenzobadas/DigitalSystemsDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569684251
git clone --depth 1 --no-tags https://github.com/bohepidan/mDigital-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567215022
git clone --depth 1 --no-tags https://github.com/Geronimo9177/FROGGER-G10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569092274
git clone --depth 1 --no-tags https://github.com/yangzexia/ventus-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569511644
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/16-bit-Sklansky-Adder-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565797619
git clone --depth 1 --no-tags https://github.com/nulface/neopix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564617005
git clone --depth 1 --no-tags https://github.com/AtaraxiaZ/axi_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565762122
git clone --depth 1 --no-tags https://github.com/Sam-Wu-911117/LAB_02_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567760487
git clone --depth 1 --no-tags https://github.com/maheshreddy4112/ROUTER-1-3-PROJECT-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567584626
git clone --depth 1 --no-tags https://github.com/4sun1HWDesigner/16bit_comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567611757
git clone --depth 1 --no-tags https://github.com/samridh3215/TRaffic-light-controller-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568017808
git clone --depth 1 --no-tags https://github.com/EdrisBorne/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566489635
git clone --depth 1 --no-tags https://github.com/sinnamonsnow/EE2742_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566888548
git clone --depth 1 --no-tags https://github.com/drauf17/caravel_mpw7_new2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568325086
git clone --depth 1 --no-tags https://github.com/Paolo9882/integrated-system-architecture-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568110083
git clone --depth 1 --no-tags https://github.com/brownt38/Comp.Arch.Fall22.Temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567954193
git clone --depth 1 --no-tags https://github.com/Priya1719/ACA-assignment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569848884
git clone --depth 1 --no-tags https://github.com/chouguting/VLSI_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570118844
git clone --depth 1 --no-tags https://github.com/BigYangYu/Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570135493
git clone --depth 1 --no-tags https://github.com/jaquerinte/space_shuttle_gf_node.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570131565
git clone --depth 1 --no-tags https://github.com/deepsita/AXSOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569346603
git clone --depth 1 --no-tags https://github.com/jahangir1x/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569435843
git clone --depth 1 --no-tags https://github.com/upplysning/vga-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570612734
git clone --depth 1 --no-tags https://github.com/kaushik-shiva20/Hardware-for-Convolution-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570345926
