#-----------------------------------------------------------
# Vivado v2018.2_AR71540 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 14 20:47:43 2019
# Process ID: 12734
# Current directory: /home/hpw1/amit/mlib_devel
# Command line: vivado -jou /home/hpw1/amit/mlib_devel/test_vcu128/vivado.jou -log /home/hpw1/amit/mlib_devel/test_vcu128/vivado.log -mode batch -source /home/hpw1/amit/mlib_devel/test_vcu128/gogogo.tcl
# Log file: /home/hpw1/amit/mlib_devel/test_vcu128/vivado.log
# Journal file: /home/hpw1/amit/mlib_devel/test_vcu128/vivado.jou
#-----------------------------------------------------------
source /home/hpw1/amit/mlib_devel/test_vcu128/gogogo.tcl
# puts "Starting tcl script"
Starting tcl script
# create_project -f myproj /home/hpw1/amit/mlib_devel/test_vcu128/myproj -part xcvu37p-fsvh2892-2L-e-es1
# import_files -force /home/hpw1/amit/mlib_devel/test_vcu128/top.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gig_ethernet_pcs_pma_sgmii_lvds.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-593] The IP '40G/50G Ethernet Subsystem', version 2.3, is no longer found in the user IP repository /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3.)
WARNING: [IP_Flow 19-593] The IP '10G/25G Ethernet Subsystem', version 2.4, is no longer found in the user IP repository /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-2162] IP 'gig_ethernet_pcs_pma_sgmii_lvds' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (16.0)' for IP 'gig_ethernet_pcs_pma_sgmii_lvds' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gig_ethernet_pcs_pma_sgmii_lvds' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
import_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.398 ; gain = 33.945 ; free physical = 3079 ; free virtual = 26806
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_tx_packet_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_tx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_tx_packet_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_tx_packet_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_tx_packet_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gig_ethernet_pcs_pma_sgmii.xci
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
import_files: Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 2508.781 ; gain = 1278.656 ; free physical = 1885 ; free virtual = 25706
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_ctrl_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_ctrl_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_ctrl_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_ctrl_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_rx_packet_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_rx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_packet_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_packet_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_rx_packet_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_cpu_buffer.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_cpu_buffer' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_cpu_buffer' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_cpu_buffer' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_cpu_buffer' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_rx_ctrl_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_rx_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_ctrl_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_ctrl_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_rx_ctrl_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_arp_cache.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_arp_cache' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_arp_cache' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_arp_cache' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_arp_cache' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/infrastructure/vcu128_infrastructure.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/hpw1/amit/mlib_devel/test_vcu128/sysgen/hdl_netlist/test_vcu128.srcs/sources_1/imports/sysgen
# import_files -force /home/hpw1/amit/mlib_devel/test_vcu128/sysgen/hdl_netlist/test_vcu128.srcs/sources_1/ip/test_vcu128_c_counter_binary_v12_0_i0/test_vcu128_c_counter_binary_v12_0_i0.xci
# set repos [get_property ip_repo_paths [current_project]]
# set_property ip_repo_paths "$repos /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo" [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml'
# import_files -force -fileset constrs_1 /home/hpw1/amit/mlib_devel/test_vcu128/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# source /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/microblaze_wb/microblaze_wb_us_plus.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.2
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xcvu9p-flga2104-2L-e
## }
## variable design_name
## set design_name cont_microblaze
## if { [catch {create_bd_design $design_name} errmsg] } {
##    common::send_msg_id "BD_TCL-012" "INFO" "Please set a different value to variable <design_name>."
## 
##    return 1
## }
Wrote  : </home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/cont_microblaze.bd> 
## current_bd_design $design_name
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_hwicap:3.0\
## peralex.com:user:axi_slave_wishbone_classic_master:1.0\
## xilinx.com:ip:axi_timebase_wdt:3.0\
## xilinx.com:ip:axi_timer:2.0\
## xilinx.com:ip:axi_uartlite:2.0\
## xilinx.com:ip:mdm:3.2\
## xilinx.com:ip:microblaze:10.0\
## xilinx.com:ip:axi_intc:4.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:xlconcat:2.1\
## xilinx.com:ip:lmb_bram_if_cntlr:4.0\
## xilinx.com:ip:lmb_v10:3.0\
## xilinx.com:ip:blk_mem_gen:8.4\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_hwicap:3.0 peralex.com:user:axi_slave_wishbone_classic_master:1.0 xilinx.com:ip:axi_timebase_wdt:3.0 xilinx.com:ip:axi_timer:2.0 xilinx.com:ip:axi_uartlite:2.0 xilinx.com:ip:mdm:3.2 xilinx.com:ip:microblaze:10.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:lmb_bram_if_cntlr:4.0 xilinx.com:ip:lmb_v10:3.0 xilinx.com:ip:blk_mem_gen:8.4  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB
## 
##   # Create pins
##   create_bd_pin -dir I -type clk LMB_Clk
##   create_bd_pin -dir I -from 0 -to 0 -type rst LMB_Rst
## 
##   # Create instance: dlmb_bram_if_cntlr, and set properties
##   set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $dlmb_bram_if_cntlr
## 
##   # Create instance: dlmb_v10, and set properties
##   set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
## 
##   # Create instance: ilmb_bram_if_cntlr, and set properties
##   set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $ilmb_bram_if_cntlr
## 
##   # Create instance: ilmb_v10, and set properties
##   set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
## 
##   # Create instance: lmb_bram, and set properties
##   set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
##   set_property -dict [ list \
##    CONFIG.EN_SAFETY_CKT {false} \
##    CONFIG.Enable_B {Use_ENB_Pin} \
##    CONFIG.Memory_Type {True_Dual_Port_RAM} \
##    CONFIG.Port_B_Clock {100} \
##    CONFIG.Port_B_Enable_Rate {100} \
##    CONFIG.Port_B_Write_Rate {50} \
##    CONFIG.Use_RSTB_Pin {true} \
##    CONFIG.use_bram_block {BRAM_Controller} \
##  ] $lmb_bram
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]
## 
##   # Create port connections
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
##   connect_bd_net -net microblaze_0_LMB_Rst [get_bd_pins LMB_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set UART [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART ]
## 
##   # Create ports
##   set ACK_I [ create_bd_port -dir I ACK_I ]
##   set ADR_O [ create_bd_port -dir O -from 19 -to 0 ADR_O ]
##   set CYC_O [ create_bd_port -dir O CYC_O ]
##   set Clk [ create_bd_port -dir I -type clk Clk ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {100000000} \
##  ] $Clk
##   set DAT_I [ create_bd_port -dir I -from 31 -to 0 DAT_I ]
##   set DAT_O [ create_bd_port -dir O -from 31 -to 0 DAT_O ]
##   set RST_O [ create_bd_port -dir O RST_O ]
##   set Reset [ create_bd_port -dir I -type rst Reset ]
##   set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_HIGH} \
##  ] $Reset
##   set SEL_O [ create_bd_port -dir O -from 3 -to 0 SEL_O ]
##   set STB_O [ create_bd_port -dir O STB_O ]
##   set WE_O [ create_bd_port -dir O WE_O ]
##   set dcm_locked [ create_bd_port -dir I dcm_locked ]
##   set ext_intr [ create_bd_port -dir I -type intr ext_intr ]
## 
##   # Create instance: axi_hwicap_0, and set properties
##   set axi_hwicap_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_hwicap:3.0 axi_hwicap_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ICAP_EXTERNAL {0} \
##    CONFIG.C_INCLUDE_STARTUP {0} \
##    CONFIG.C_MODE {0} \
##    CONFIG.C_OPERATION {1} \
##  ] $axi_hwicap_0
## 
##   # Create instance: axi_slave_wishbone_classic_master_0, and set properties
##   set axi_slave_wishbone_classic_master_0 [ create_bd_cell -type ip -vlnv peralex.com:user:axi_slave_wishbone_classic_master:1.0 axi_slave_wishbone_classic_master_0 ]
## 
##   # Create instance: axi_timebase_wdt_0, and set properties
##   set axi_timebase_wdt_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timebase_wdt:3.0 axi_timebase_wdt_0 ]
##   set_property -dict [ list \
##    CONFIG.C_WDT_INTERVAL {29} \
##  ] $axi_timebase_wdt_0
## 
##   # Create instance: axi_timer_0, and set properties
##   set axi_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0 ]
## 
##   # Create instance: axi_uartlite_0, and set properties
##   set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
##   set_property -dict [ list \
##    CONFIG.C_BAUDRATE {115200} \
##  ] $axi_uartlite_0
## 
##   # Create instance: mdm_1, and set properties
##   set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
##   set_property -dict [ list \
##    CONFIG.C_USE_UART {0} \
##  ] $mdm_1
## 
##   # Create instance: microblaze_0, and set properties
##   set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ]
##   set_property -dict [ list \
##    CONFIG.C_DEBUG_ENABLED {1} \
##    CONFIG.C_D_AXI {1} \
##    CONFIG.C_D_LMB {1} \
##    CONFIG.C_ICACHE_BASEADDR {0x0000000000000000} \
##    CONFIG.C_ICACHE_HIGHADDR {0x000000003FFFFFFF} \
##    CONFIG.C_I_LMB {1} \
##  ] $microblaze_0
## 
##   # Create instance: microblaze_0_axi_intc, and set properties
##   set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]
##   set_property -dict [ list \
##    CONFIG.C_HAS_FAST {1} \
##    CONFIG.C_PROCESSOR_CLK_FREQ_MHZ {100} \
##    CONFIG.C_S_AXI_ACLK_FREQ_MHZ {100} \
##  ] $microblaze_0_axi_intc
## 
##   # Create instance: microblaze_0_axi_periph, and set properties
##   set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {8} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $microblaze_0_axi_periph
## 
##   # Create instance: microblaze_0_local_memory
##   create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory
## 
##   # Create instance: rst_Clk_100M, and set properties
##   set rst_Clk_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_Clk_100M ]
##   set_property -dict [ list \
##    CONFIG.C_AUX_RESET_HIGH {1} \
##    CONFIG.C_AUX_RST_WIDTH {1} \
##  ] $rst_Clk_100M
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {4} \
##  ] $xlconcat_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports UART] [get_bd_intf_pins axi_uartlite_0/UART]
##   connect_bd_intf_net -intf_net microblaze_0_axi_dp [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins axi_timebase_wdt_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins axi_slave_wishbone_classic_master_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins axi_timer_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M07_AXI [get_bd_intf_pins axi_hwicap_0/S_AXI_LITE] [get_bd_intf_pins microblaze_0_axi_periph/M07_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
##   connect_bd_intf_net -intf_net microblaze_0_intc_axi [get_bd_intf_pins microblaze_0_axi_intc/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_interrupt [get_bd_intf_pins microblaze_0/INTERRUPT] [get_bd_intf_pins microblaze_0_axi_intc/interrupt]
## 
##   # Create port connections
##   connect_bd_net -net ACK_I_1 [get_bd_ports ACK_I] [get_bd_pins axi_slave_wishbone_classic_master_0/ACK_I]
##   connect_bd_net -net DAT_I_1 [get_bd_ports DAT_I] [get_bd_pins axi_slave_wishbone_classic_master_0/DAT_I]
##   connect_bd_net -net Reset_1 [get_bd_ports Reset] [get_bd_pins rst_Clk_100M/ext_reset_in]
##   connect_bd_net -net axi_hwicap_0_ip2intc_irpt [get_bd_pins axi_hwicap_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In2]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_ADR_O [get_bd_ports ADR_O] [get_bd_pins axi_slave_wishbone_classic_master_0/ADR_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_CYC_O [get_bd_ports CYC_O] [get_bd_pins axi_slave_wishbone_classic_master_0/CYC_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_DAT_O [get_bd_ports DAT_O] [get_bd_pins axi_slave_wishbone_classic_master_0/DAT_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_RST_O [get_bd_ports RST_O] [get_bd_pins axi_slave_wishbone_classic_master_0/RST_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_SEL_O [get_bd_ports SEL_O] [get_bd_pins axi_slave_wishbone_classic_master_0/SEL_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_STB_O [get_bd_ports STB_O] [get_bd_pins axi_slave_wishbone_classic_master_0/STB_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_WE_O [get_bd_ports WE_O] [get_bd_pins axi_slave_wishbone_classic_master_0/WE_O]
##   connect_bd_net -net axi_timebase_wdt_0_wdt_reset [get_bd_pins axi_timebase_wdt_0/wdt_reset] [get_bd_pins rst_Clk_100M/aux_reset_in]
##   connect_bd_net -net axi_timer_0_interrupt [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In1]
##   connect_bd_net -net axi_uartlite_0_interrupt [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_0/In0]
##   connect_bd_net -net dcm_locked_1 [get_bd_ports dcm_locked] [get_bd_pins rst_Clk_100M/dcm_locked]
##   connect_bd_net -net ext_intr_1 [get_bd_ports ext_intr] [get_bd_pins xlconcat_0/In3]
##   connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_Clk_100M/mb_debug_sys_rst]
##   connect_bd_net -net microblaze_0_Clk [get_bd_ports Clk] [get_bd_pins axi_hwicap_0/icap_clk] [get_bd_pins axi_hwicap_0/s_axi_aclk] [get_bd_pins axi_slave_wishbone_classic_master_0/S_AXI_ACLK] [get_bd_pins axi_timebase_wdt_0/s_axi_aclk] [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/M05_ACLK] [get_bd_pins microblaze_0_axi_periph/M06_ACLK] [get_bd_pins microblaze_0_axi_periph/M07_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins rst_Clk_100M/slowest_sync_clk]
##   connect_bd_net -net rst_Clk_100M_bus_struct_reset [get_bd_pins microblaze_0_local_memory/LMB_Rst] [get_bd_pins rst_Clk_100M/bus_struct_reset]
##   connect_bd_net -net rst_Clk_100M_interconnect_aresetn [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_Clk_100M/interconnect_aresetn]
##   connect_bd_net -net rst_Clk_100M_mb_reset [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins rst_Clk_100M/mb_reset]
##   connect_bd_net -net rst_Clk_100M_peripheral_aresetn [get_bd_pins axi_hwicap_0/s_axi_aresetn] [get_bd_pins axi_slave_wishbone_classic_master_0/S_AXI_ARESETN] [get_bd_pins axi_timebase_wdt_0/s_axi_aresetn] [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/M05_ARESETN] [get_bd_pins microblaze_0_axi_periph/M06_ARESETN] [get_bd_pins microblaze_0_axi_periph/M07_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins rst_Clk_100M/peripheral_aresetn]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins microblaze_0_axi_intc/intr] [get_bd_pins xlconcat_0/dout]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00010000 -offset 0x40200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_hwicap_0/S_AXI_LITE/Reg] SEG_axi_hwicap_0_Reg
##   create_bd_addr_seg -range 0x00100000 -offset 0x44A00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_slave_wishbone_classic_master_0/S_AXI/reg0] SEG_axi_slave_wishbone_classic_master_0_reg0
##   create_bd_addr_seg -range 0x00010000 -offset 0x41A00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timebase_wdt_0/S_AXI/Reg] SEG_axi_timebase_wdt_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x41C00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timer_0/S_AXI/Reg] SEG_axi_timer_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg
##   create_bd_addr_seg -range 0x00020000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem
##   create_bd_addr_seg -range 0x00020000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem
##   create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] SEG_microblaze_0_axi_intc_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
WARNING: [BD 41-1753] The name 'axi_slave_wishbone_classic_master_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Wrote  : </home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/cont_microblaze.bd> 
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_sgmii_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_sgmii_lvds'...
