#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b50d7b0b60 .scope module, "sixteen_bit_counter_tb" "sixteen_bit_counter_tb" 2 4;
 .timescale -9 -12;
v000001b50d810cc0_0 .var "clk", 0 0;
v000001b50d811c60_0 .net "count", 15 0, v000001b50d810400_0;  1 drivers
v000001b50d810540_0 .var "reset", 0 0;
S_000001b50d7b1030 .scope module, "uut" "sixteen_bit_counter" 2 9, 3 3 0, S_000001b50d7b0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "count";
v000001b50d811800_0 .net "carry0", 0 0, L_000001b50d7ac910;  1 drivers
v000001b50d810c20_0 .net "carry1", 0 0, L_000001b50d817190;  1 drivers
v000001b50d812160_0 .net "carry2", 0 0, L_000001b50d817aa0;  1 drivers
v000001b50d810360_0 .net "clk", 0 0, v000001b50d810cc0_0;  1 drivers
v000001b50d810400_0 .var "count", 15 0;
v000001b50d8104a0_0 .net "reset", 0 0, v000001b50d810540_0;  1 drivers
v000001b50d811760_0 .net "sum0", 3 0, L_000001b50d812370;  1 drivers
v000001b50d8118a0_0 .net "sum1", 3 0, L_000001b50d813810;  1 drivers
v000001b50d8113a0_0 .net "sum2", 3 0, L_000001b50d812690;  1 drivers
v000001b50d811bc0_0 .net "sum3", 3 0, L_000001b50d813db0;  1 drivers
E_000001b50d7a3440 .event posedge, v000001b50d8104a0_0, v000001b50d810360_0;
L_000001b50d812f50 .part v000001b50d810400_0, 0, 4;
L_000001b50d813310 .part v000001b50d810400_0, 4, 4;
L_000001b50d8139f0 .part v000001b50d810400_0, 8, 4;
L_000001b50d8129b0 .part v000001b50d810400_0, 12, 4;
S_000001b50d7b11c0 .scope module, "adder0" "four_bit_adder" 3 12, 4 3 0, S_000001b50d7b1030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001b50d79fd90_0 .net "a", 3 0, L_000001b50d812f50;  1 drivers
L_000001b50d830088 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001b50d79e5d0_0 .net "b", 3 0, L_000001b50d830088;  1 drivers
v000001b50d79e670_0 .net "carry", 2 0, L_000001b50d812410;  1 drivers
L_000001b50d8300d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b50d80ba60_0 .net "cin", 0 0, L_000001b50d8300d0;  1 drivers
v000001b50d80b7e0_0 .net "cout", 0 0, L_000001b50d7ac910;  alias, 1 drivers
v000001b50d80b6a0_0 .net "sum", 3 0, L_000001b50d812370;  alias, 1 drivers
L_000001b50d8105e0 .part L_000001b50d812f50, 0, 1;
L_000001b50d810680 .part L_000001b50d830088, 0, 1;
L_000001b50d8107c0 .part L_000001b50d812f50, 1, 1;
L_000001b50d810860 .part L_000001b50d830088, 1, 1;
L_000001b50d810900 .part L_000001b50d812410, 0, 1;
L_000001b50d8109a0 .part L_000001b50d812f50, 2, 1;
L_000001b50d810a40 .part L_000001b50d830088, 2, 1;
L_000001b50d810f40 .part L_000001b50d812410, 1, 1;
L_000001b50d812410 .concat8 [ 1 1 1 0], L_000001b50d7acc90, L_000001b50d7ac4b0, L_000001b50d7ac520;
L_000001b50d812af0 .part L_000001b50d812f50, 3, 1;
L_000001b50d813630 .part L_000001b50d830088, 3, 1;
L_000001b50d812e10 .part L_000001b50d812410, 2, 1;
L_000001b50d812370 .concat8 [ 1 1 1 1], L_000001b50d7ac050, L_000001b50d7ac830, L_000001b50d7ac1a0, L_000001b50d7ac8a0;
S_000001b50d77d3b0 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_000001b50d7b11c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d7abe90 .functor XOR 1, L_000001b50d8105e0, L_000001b50d810680, C4<0>, C4<0>;
L_000001b50d7ac050 .functor XOR 1, L_000001b50d7abe90, L_000001b50d8300d0, C4<0>, C4<0>;
L_000001b50d7ac0c0 .functor AND 1, L_000001b50d8105e0, L_000001b50d810680, C4<1>, C4<1>;
L_000001b50d7ac600 .functor XOR 1, L_000001b50d8105e0, L_000001b50d810680, C4<0>, C4<0>;
L_000001b50d7acc20 .functor AND 1, L_000001b50d8300d0, L_000001b50d7ac600, C4<1>, C4<1>;
L_000001b50d7acc90 .functor OR 1, L_000001b50d7ac0c0, L_000001b50d7acc20, C4<0>, C4<0>;
v000001b50d7ad900_0 .net *"_ivl_0", 0 0, L_000001b50d7abe90;  1 drivers
v000001b50d7ae800_0 .net *"_ivl_4", 0 0, L_000001b50d7ac0c0;  1 drivers
v000001b50d7adb80_0 .net *"_ivl_6", 0 0, L_000001b50d7ac600;  1 drivers
v000001b50d7acdc0_0 .net *"_ivl_8", 0 0, L_000001b50d7acc20;  1 drivers
v000001b50d7ad5e0_0 .net "a", 0 0, L_000001b50d8105e0;  1 drivers
v000001b50d7ae9e0_0 .net "b", 0 0, L_000001b50d810680;  1 drivers
v000001b50d7adfe0_0 .net "cin", 0 0, L_000001b50d8300d0;  alias, 1 drivers
v000001b50d7adf40_0 .net "cout", 0 0, L_000001b50d7acc90;  1 drivers
v000001b50d7adc20_0 .net "sum", 0 0, L_000001b50d7ac050;  1 drivers
S_000001b50d77d540 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_000001b50d7b11c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d7abdb0 .functor XOR 1, L_000001b50d8107c0, L_000001b50d810860, C4<0>, C4<0>;
L_000001b50d7ac830 .functor XOR 1, L_000001b50d7abdb0, L_000001b50d810900, C4<0>, C4<0>;
L_000001b50d7ac280 .functor AND 1, L_000001b50d8107c0, L_000001b50d810860, C4<1>, C4<1>;
L_000001b50d7ac590 .functor XOR 1, L_000001b50d8107c0, L_000001b50d810860, C4<0>, C4<0>;
L_000001b50d7ac3d0 .functor AND 1, L_000001b50d810900, L_000001b50d7ac590, C4<1>, C4<1>;
L_000001b50d7ac4b0 .functor OR 1, L_000001b50d7ac280, L_000001b50d7ac3d0, C4<0>, C4<0>;
v000001b50d7ae8a0_0 .net *"_ivl_0", 0 0, L_000001b50d7abdb0;  1 drivers
v000001b50d7ad680_0 .net *"_ivl_4", 0 0, L_000001b50d7ac280;  1 drivers
v000001b50d7ae1c0_0 .net *"_ivl_6", 0 0, L_000001b50d7ac590;  1 drivers
v000001b50d7ad720_0 .net *"_ivl_8", 0 0, L_000001b50d7ac3d0;  1 drivers
v000001b50d7adcc0_0 .net "a", 0 0, L_000001b50d8107c0;  1 drivers
v000001b50d7ace60_0 .net "b", 0 0, L_000001b50d810860;  1 drivers
v000001b50d7ae120_0 .net "cin", 0 0, L_000001b50d810900;  1 drivers
v000001b50d7aeb20_0 .net "cout", 0 0, L_000001b50d7ac4b0;  1 drivers
v000001b50d7ada40_0 .net "sum", 0 0, L_000001b50d7ac830;  1 drivers
S_000001b50d72e560 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_000001b50d7b11c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d7ac130 .functor XOR 1, L_000001b50d8109a0, L_000001b50d810a40, C4<0>, C4<0>;
L_000001b50d7ac1a0 .functor XOR 1, L_000001b50d7ac130, L_000001b50d810f40, C4<0>, C4<0>;
L_000001b50d7ac2f0 .functor AND 1, L_000001b50d8109a0, L_000001b50d810a40, C4<1>, C4<1>;
L_000001b50d7ac360 .functor XOR 1, L_000001b50d8109a0, L_000001b50d810a40, C4<0>, C4<0>;
L_000001b50d7ac440 .functor AND 1, L_000001b50d810f40, L_000001b50d7ac360, C4<1>, C4<1>;
L_000001b50d7ac520 .functor OR 1, L_000001b50d7ac2f0, L_000001b50d7ac440, C4<0>, C4<0>;
v000001b50d7aec60_0 .net *"_ivl_0", 0 0, L_000001b50d7ac130;  1 drivers
v000001b50d7acf00_0 .net *"_ivl_4", 0 0, L_000001b50d7ac2f0;  1 drivers
v000001b50d7acfa0_0 .net *"_ivl_6", 0 0, L_000001b50d7ac360;  1 drivers
v000001b50d7ae580_0 .net *"_ivl_8", 0 0, L_000001b50d7ac440;  1 drivers
v000001b50d7ad860_0 .net "a", 0 0, L_000001b50d8109a0;  1 drivers
v000001b50d7add60_0 .net "b", 0 0, L_000001b50d810a40;  1 drivers
v000001b50d7ad9a0_0 .net "cin", 0 0, L_000001b50d810f40;  1 drivers
v000001b50d7ae620_0 .net "cout", 0 0, L_000001b50d7ac520;  1 drivers
v000001b50d7ad040_0 .net "sum", 0 0, L_000001b50d7ac1a0;  1 drivers
S_000001b50d72e6f0 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_000001b50d7b11c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d7ac6e0 .functor XOR 1, L_000001b50d812af0, L_000001b50d813630, C4<0>, C4<0>;
L_000001b50d7ac8a0 .functor XOR 1, L_000001b50d7ac6e0, L_000001b50d812e10, C4<0>, C4<0>;
L_000001b50d7ac750 .functor AND 1, L_000001b50d812af0, L_000001b50d813630, C4<1>, C4<1>;
L_000001b50d7ac7c0 .functor XOR 1, L_000001b50d812af0, L_000001b50d813630, C4<0>, C4<0>;
L_000001b50d7acad0 .functor AND 1, L_000001b50d812e10, L_000001b50d7ac7c0, C4<1>, C4<1>;
L_000001b50d7ac910 .functor OR 1, L_000001b50d7ac750, L_000001b50d7acad0, C4<0>, C4<0>;
v000001b50d7ad4a0_0 .net *"_ivl_0", 0 0, L_000001b50d7ac6e0;  1 drivers
v000001b50d7ad0e0_0 .net *"_ivl_4", 0 0, L_000001b50d7ac750;  1 drivers
v000001b50d7adae0_0 .net *"_ivl_6", 0 0, L_000001b50d7ac7c0;  1 drivers
v000001b50d7ad220_0 .net *"_ivl_8", 0 0, L_000001b50d7acad0;  1 drivers
v000001b50d7ad180_0 .net "a", 0 0, L_000001b50d812af0;  1 drivers
v000001b50d7ad2c0_0 .net "b", 0 0, L_000001b50d813630;  1 drivers
v000001b50d7ad360_0 .net "cin", 0 0, L_000001b50d812e10;  1 drivers
v000001b50d7ade00_0 .net "cout", 0 0, L_000001b50d7ac910;  alias, 1 drivers
v000001b50d79fcf0_0 .net "sum", 0 0, L_000001b50d7ac8a0;  1 drivers
S_000001b50d742510 .scope module, "adder1" "four_bit_adder" 3 20, 4 3 0, S_000001b50d7b1030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001b50d80c0a0_0 .net "a", 3 0, L_000001b50d813310;  1 drivers
L_000001b50d830118 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001b50d80c000_0 .net "b", 3 0, L_000001b50d830118;  1 drivers
v000001b50d80b1a0_0 .net "carry", 2 0, L_000001b50d812b90;  1 drivers
v000001b50d80b740_0 .net "cin", 0 0, L_000001b50d7ac910;  alias, 1 drivers
v000001b50d80bf60_0 .net "cout", 0 0, L_000001b50d817190;  alias, 1 drivers
v000001b50d80c3c0_0 .net "sum", 3 0, L_000001b50d813810;  alias, 1 drivers
L_000001b50d8124b0 .part L_000001b50d813310, 0, 1;
L_000001b50d813270 .part L_000001b50d830118, 0, 1;
L_000001b50d813950 .part L_000001b50d813310, 1, 1;
L_000001b50d812ff0 .part L_000001b50d830118, 1, 1;
L_000001b50d812cd0 .part L_000001b50d812b90, 0, 1;
L_000001b50d813770 .part L_000001b50d813310, 2, 1;
L_000001b50d8131d0 .part L_000001b50d830118, 2, 1;
L_000001b50d8125f0 .part L_000001b50d812b90, 1, 1;
L_000001b50d812b90 .concat8 [ 1 1 1 0], L_000001b50d8165c0, L_000001b50d816ef0, L_000001b50d816d30;
L_000001b50d813b30 .part L_000001b50d813310, 3, 1;
L_000001b50d812910 .part L_000001b50d830118, 3, 1;
L_000001b50d813ef0 .part L_000001b50d812b90, 2, 1;
L_000001b50d813810 .concat8 [ 1 1 1 1], L_000001b50d816e80, L_000001b50d8170b0, L_000001b50d816550, L_000001b50d816470;
S_000001b50d7426a0 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_000001b50d742510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d7acb40 .functor XOR 1, L_000001b50d8124b0, L_000001b50d813270, C4<0>, C4<0>;
L_000001b50d816e80 .functor XOR 1, L_000001b50d7acb40, L_000001b50d7ac910, C4<0>, C4<0>;
L_000001b50d816e10 .functor AND 1, L_000001b50d8124b0, L_000001b50d813270, C4<1>, C4<1>;
L_000001b50d8169b0 .functor XOR 1, L_000001b50d8124b0, L_000001b50d813270, C4<0>, C4<0>;
L_000001b50d816c50 .functor AND 1, L_000001b50d7ac910, L_000001b50d8169b0, C4<1>, C4<1>;
L_000001b50d8165c0 .functor OR 1, L_000001b50d816e10, L_000001b50d816c50, C4<0>, C4<0>;
v000001b50d80af20_0 .net *"_ivl_0", 0 0, L_000001b50d7acb40;  1 drivers
v000001b50d80bb00_0 .net *"_ivl_4", 0 0, L_000001b50d816e10;  1 drivers
v000001b50d80bd80_0 .net *"_ivl_6", 0 0, L_000001b50d8169b0;  1 drivers
v000001b50d80afc0_0 .net *"_ivl_8", 0 0, L_000001b50d816c50;  1 drivers
v000001b50d80b560_0 .net "a", 0 0, L_000001b50d8124b0;  1 drivers
v000001b50d80bc40_0 .net "b", 0 0, L_000001b50d813270;  1 drivers
v000001b50d80b880_0 .net "cin", 0 0, L_000001b50d7ac910;  alias, 1 drivers
v000001b50d80c280_0 .net "cout", 0 0, L_000001b50d8165c0;  1 drivers
v000001b50d80b9c0_0 .net "sum", 0 0, L_000001b50d816e80;  1 drivers
S_000001b50d742830 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_000001b50d742510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d817200 .functor XOR 1, L_000001b50d813950, L_000001b50d812ff0, C4<0>, C4<0>;
L_000001b50d8170b0 .functor XOR 1, L_000001b50d817200, L_000001b50d812cd0, C4<0>, C4<0>;
L_000001b50d816f60 .functor AND 1, L_000001b50d813950, L_000001b50d812ff0, C4<1>, C4<1>;
L_000001b50d816a20 .functor XOR 1, L_000001b50d813950, L_000001b50d812ff0, C4<0>, C4<0>;
L_000001b50d816be0 .functor AND 1, L_000001b50d812cd0, L_000001b50d816a20, C4<1>, C4<1>;
L_000001b50d816ef0 .functor OR 1, L_000001b50d816f60, L_000001b50d816be0, C4<0>, C4<0>;
v000001b50d80aac0_0 .net *"_ivl_0", 0 0, L_000001b50d817200;  1 drivers
v000001b50d80c6e0_0 .net *"_ivl_4", 0 0, L_000001b50d816f60;  1 drivers
v000001b50d80c1e0_0 .net *"_ivl_6", 0 0, L_000001b50d816a20;  1 drivers
v000001b50d80c5a0_0 .net *"_ivl_8", 0 0, L_000001b50d816be0;  1 drivers
v000001b50d80c500_0 .net "a", 0 0, L_000001b50d813950;  1 drivers
v000001b50d80b920_0 .net "b", 0 0, L_000001b50d812ff0;  1 drivers
v000001b50d80c640_0 .net "cin", 0 0, L_000001b50d812cd0;  1 drivers
v000001b50d80bce0_0 .net "cout", 0 0, L_000001b50d816ef0;  1 drivers
v000001b50d80c140_0 .net "sum", 0 0, L_000001b50d8170b0;  1 drivers
S_000001b50d80c800 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_000001b50d742510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d816da0 .functor XOR 1, L_000001b50d813770, L_000001b50d8131d0, C4<0>, C4<0>;
L_000001b50d816550 .functor XOR 1, L_000001b50d816da0, L_000001b50d8125f0, C4<0>, C4<0>;
L_000001b50d816cc0 .functor AND 1, L_000001b50d813770, L_000001b50d8131d0, C4<1>, C4<1>;
L_000001b50d816b70 .functor XOR 1, L_000001b50d813770, L_000001b50d8131d0, C4<0>, C4<0>;
L_000001b50d816a90 .functor AND 1, L_000001b50d8125f0, L_000001b50d816b70, C4<1>, C4<1>;
L_000001b50d816d30 .functor OR 1, L_000001b50d816cc0, L_000001b50d816a90, C4<0>, C4<0>;
v000001b50d80a840_0 .net *"_ivl_0", 0 0, L_000001b50d816da0;  1 drivers
v000001b50d80b100_0 .net *"_ivl_4", 0 0, L_000001b50d816cc0;  1 drivers
v000001b50d80be20_0 .net *"_ivl_6", 0 0, L_000001b50d816b70;  1 drivers
v000001b50d80b4c0_0 .net *"_ivl_8", 0 0, L_000001b50d816a90;  1 drivers
v000001b50d80a980_0 .net "a", 0 0, L_000001b50d813770;  1 drivers
v000001b50d80ac00_0 .net "b", 0 0, L_000001b50d8131d0;  1 drivers
v000001b50d80ad40_0 .net "cin", 0 0, L_000001b50d8125f0;  1 drivers
v000001b50d80b600_0 .net "cout", 0 0, L_000001b50d816d30;  1 drivers
v000001b50d80b060_0 .net "sum", 0 0, L_000001b50d816550;  1 drivers
S_000001b50d80c990 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_000001b50d742510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d816b00 .functor XOR 1, L_000001b50d813b30, L_000001b50d812910, C4<0>, C4<0>;
L_000001b50d816470 .functor XOR 1, L_000001b50d816b00, L_000001b50d813ef0, C4<0>, C4<0>;
L_000001b50d816fd0 .functor AND 1, L_000001b50d813b30, L_000001b50d812910, C4<1>, C4<1>;
L_000001b50d817040 .functor XOR 1, L_000001b50d813b30, L_000001b50d812910, C4<0>, C4<0>;
L_000001b50d817120 .functor AND 1, L_000001b50d813ef0, L_000001b50d817040, C4<1>, C4<1>;
L_000001b50d817190 .functor OR 1, L_000001b50d816fd0, L_000001b50d817120, C4<0>, C4<0>;
v000001b50d80bba0_0 .net *"_ivl_0", 0 0, L_000001b50d816b00;  1 drivers
v000001b50d80c320_0 .net *"_ivl_4", 0 0, L_000001b50d816fd0;  1 drivers
v000001b50d80ade0_0 .net *"_ivl_6", 0 0, L_000001b50d817040;  1 drivers
v000001b50d80a8e0_0 .net *"_ivl_8", 0 0, L_000001b50d817120;  1 drivers
v000001b50d80aa20_0 .net "a", 0 0, L_000001b50d813b30;  1 drivers
v000001b50d80bec0_0 .net "b", 0 0, L_000001b50d812910;  1 drivers
v000001b50d80ab60_0 .net "cin", 0 0, L_000001b50d813ef0;  1 drivers
v000001b50d80aca0_0 .net "cout", 0 0, L_000001b50d817190;  alias, 1 drivers
v000001b50d80ae80_0 .net "sum", 0 0, L_000001b50d816470;  1 drivers
S_000001b50d80cb20 .scope module, "adder2" "four_bit_adder" 3 28, 4 3 0, S_000001b50d7b1030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001b50d80e1f0_0 .net "a", 3 0, L_000001b50d8139f0;  1 drivers
L_000001b50d830160 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001b50d80e330_0 .net "b", 3 0, L_000001b50d830160;  1 drivers
v000001b50d80dd90_0 .net "carry", 2 0, L_000001b50d813450;  1 drivers
v000001b50d80de30_0 .net "cin", 0 0, L_000001b50d817190;  alias, 1 drivers
v000001b50d80d610_0 .net "cout", 0 0, L_000001b50d817aa0;  alias, 1 drivers
v000001b50d80e150_0 .net "sum", 3 0, L_000001b50d812690;  alias, 1 drivers
L_000001b50d8140d0 .part L_000001b50d8139f0, 0, 1;
L_000001b50d812c30 .part L_000001b50d830160, 0, 1;
L_000001b50d812d70 .part L_000001b50d8139f0, 1, 1;
L_000001b50d8138b0 .part L_000001b50d830160, 1, 1;
L_000001b50d813090 .part L_000001b50d813450, 0, 1;
L_000001b50d8133b0 .part L_000001b50d8139f0, 2, 1;
L_000001b50d812730 .part L_000001b50d830160, 2, 1;
L_000001b50d814170 .part L_000001b50d813450, 1, 1;
L_000001b50d813450 .concat8 [ 1 1 1 0], L_000001b50d816710, L_000001b50d817870, L_000001b50d817790;
L_000001b50d812a50 .part L_000001b50d8139f0, 3, 1;
L_000001b50d8134f0 .part L_000001b50d830160, 3, 1;
L_000001b50d812550 .part L_000001b50d813450, 2, 1;
L_000001b50d812690 .concat8 [ 1 1 1 1], L_000001b50d816400, L_000001b50d8167f0, L_000001b50d817a30, L_000001b50d8178e0;
S_000001b50d80ccb0 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_000001b50d80cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d816390 .functor XOR 1, L_000001b50d8140d0, L_000001b50d812c30, C4<0>, C4<0>;
L_000001b50d816400 .functor XOR 1, L_000001b50d816390, L_000001b50d817190, C4<0>, C4<0>;
L_000001b50d8164e0 .functor AND 1, L_000001b50d8140d0, L_000001b50d812c30, C4<1>, C4<1>;
L_000001b50d816630 .functor XOR 1, L_000001b50d8140d0, L_000001b50d812c30, C4<0>, C4<0>;
L_000001b50d8166a0 .functor AND 1, L_000001b50d817190, L_000001b50d816630, C4<1>, C4<1>;
L_000001b50d816710 .functor OR 1, L_000001b50d8164e0, L_000001b50d8166a0, C4<0>, C4<0>;
v000001b50d80b240_0 .net *"_ivl_0", 0 0, L_000001b50d816390;  1 drivers
v000001b50d80b2e0_0 .net *"_ivl_4", 0 0, L_000001b50d8164e0;  1 drivers
v000001b50d80b380_0 .net *"_ivl_6", 0 0, L_000001b50d816630;  1 drivers
v000001b50d80b420_0 .net *"_ivl_8", 0 0, L_000001b50d8166a0;  1 drivers
v000001b50d80c460_0 .net "a", 0 0, L_000001b50d8140d0;  1 drivers
v000001b50d80cf30_0 .net "b", 0 0, L_000001b50d812c30;  1 drivers
v000001b50d80d930_0 .net "cin", 0 0, L_000001b50d817190;  alias, 1 drivers
v000001b50d80dcf0_0 .net "cout", 0 0, L_000001b50d816710;  1 drivers
v000001b50d80da70_0 .net "sum", 0 0, L_000001b50d816400;  1 drivers
S_000001b50d80ee50 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_000001b50d80cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d816780 .functor XOR 1, L_000001b50d812d70, L_000001b50d8138b0, C4<0>, C4<0>;
L_000001b50d8167f0 .functor XOR 1, L_000001b50d816780, L_000001b50d813090, C4<0>, C4<0>;
L_000001b50d816860 .functor AND 1, L_000001b50d812d70, L_000001b50d8138b0, C4<1>, C4<1>;
L_000001b50d8168d0 .functor XOR 1, L_000001b50d812d70, L_000001b50d8138b0, C4<0>, C4<0>;
L_000001b50d816940 .functor AND 1, L_000001b50d813090, L_000001b50d8168d0, C4<1>, C4<1>;
L_000001b50d817870 .functor OR 1, L_000001b50d816860, L_000001b50d816940, C4<0>, C4<0>;
v000001b50d80d4d0_0 .net *"_ivl_0", 0 0, L_000001b50d816780;  1 drivers
v000001b50d80d070_0 .net *"_ivl_4", 0 0, L_000001b50d816860;  1 drivers
v000001b50d80eb50_0 .net *"_ivl_6", 0 0, L_000001b50d8168d0;  1 drivers
v000001b50d80dbb0_0 .net *"_ivl_8", 0 0, L_000001b50d816940;  1 drivers
v000001b50d80e8d0_0 .net "a", 0 0, L_000001b50d812d70;  1 drivers
v000001b50d80e5b0_0 .net "b", 0 0, L_000001b50d8138b0;  1 drivers
v000001b50d80e970_0 .net "cin", 0 0, L_000001b50d813090;  1 drivers
v000001b50d80df70_0 .net "cout", 0 0, L_000001b50d817870;  1 drivers
v000001b50d80d890_0 .net "sum", 0 0, L_000001b50d8167f0;  1 drivers
S_000001b50d80efe0 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_000001b50d80cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d818050 .functor XOR 1, L_000001b50d8133b0, L_000001b50d812730, C4<0>, C4<0>;
L_000001b50d817a30 .functor XOR 1, L_000001b50d818050, L_000001b50d814170, C4<0>, C4<0>;
L_000001b50d817720 .functor AND 1, L_000001b50d8133b0, L_000001b50d812730, C4<1>, C4<1>;
L_000001b50d817e20 .functor XOR 1, L_000001b50d8133b0, L_000001b50d812730, C4<0>, C4<0>;
L_000001b50d817e90 .functor AND 1, L_000001b50d814170, L_000001b50d817e20, C4<1>, C4<1>;
L_000001b50d817790 .functor OR 1, L_000001b50d817720, L_000001b50d817e90, C4<0>, C4<0>;
v000001b50d80ea10_0 .net *"_ivl_0", 0 0, L_000001b50d818050;  1 drivers
v000001b50d80e650_0 .net *"_ivl_4", 0 0, L_000001b50d817720;  1 drivers
v000001b50d80ce90_0 .net *"_ivl_6", 0 0, L_000001b50d817e20;  1 drivers
v000001b50d80dc50_0 .net *"_ivl_8", 0 0, L_000001b50d817e90;  1 drivers
v000001b50d80e6f0_0 .net "a", 0 0, L_000001b50d8133b0;  1 drivers
v000001b50d80e290_0 .net "b", 0 0, L_000001b50d812730;  1 drivers
v000001b50d80d2f0_0 .net "cin", 0 0, L_000001b50d814170;  1 drivers
v000001b50d80e510_0 .net "cout", 0 0, L_000001b50d817790;  1 drivers
v000001b50d80eab0_0 .net "sum", 0 0, L_000001b50d817a30;  1 drivers
S_000001b50d80f170 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_000001b50d80cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d8176b0 .functor XOR 1, L_000001b50d812a50, L_000001b50d8134f0, C4<0>, C4<0>;
L_000001b50d8178e0 .functor XOR 1, L_000001b50d8176b0, L_000001b50d812550, C4<0>, C4<0>;
L_000001b50d817c60 .functor AND 1, L_000001b50d812a50, L_000001b50d8134f0, C4<1>, C4<1>;
L_000001b50d817f00 .functor XOR 1, L_000001b50d812a50, L_000001b50d8134f0, C4<0>, C4<0>;
L_000001b50d817bf0 .functor AND 1, L_000001b50d812550, L_000001b50d817f00, C4<1>, C4<1>;
L_000001b50d817aa0 .functor OR 1, L_000001b50d817c60, L_000001b50d817bf0, C4<0>, C4<0>;
v000001b50d80d750_0 .net *"_ivl_0", 0 0, L_000001b50d8176b0;  1 drivers
v000001b50d80e790_0 .net *"_ivl_4", 0 0, L_000001b50d817c60;  1 drivers
v000001b50d80ebf0_0 .net *"_ivl_6", 0 0, L_000001b50d817f00;  1 drivers
v000001b50d80ec90_0 .net *"_ivl_8", 0 0, L_000001b50d817bf0;  1 drivers
v000001b50d80e0b0_0 .net "a", 0 0, L_000001b50d812a50;  1 drivers
v000001b50d80ed30_0 .net "b", 0 0, L_000001b50d8134f0;  1 drivers
v000001b50d80e830_0 .net "cin", 0 0, L_000001b50d812550;  1 drivers
v000001b50d80db10_0 .net "cout", 0 0, L_000001b50d817aa0;  alias, 1 drivers
v000001b50d80d9d0_0 .net "sum", 0 0, L_000001b50d8178e0;  1 drivers
S_000001b50d810160 .scope module, "adder3" "four_bit_adder" 3 36, 4 3 0, S_000001b50d7b1030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001b50d810d60_0 .net "a", 3 0, L_000001b50d8129b0;  1 drivers
L_000001b50d8301a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001b50d8116c0_0 .net "b", 3 0, L_000001b50d8301a8;  1 drivers
v000001b50d811b20_0 .net "carry", 2 0, L_000001b50d813e50;  1 drivers
v000001b50d812020_0 .net "cin", 0 0, L_000001b50d817aa0;  alias, 1 drivers
v000001b50d810ea0_0 .net "cout", 0 0, L_000001b50d819dd0;  1 drivers
v000001b50d8120c0_0 .net "sum", 3 0, L_000001b50d813db0;  alias, 1 drivers
L_000001b50d813a90 .part L_000001b50d8129b0, 0, 1;
L_000001b50d813590 .part L_000001b50d8301a8, 0, 1;
L_000001b50d813bd0 .part L_000001b50d8129b0, 1, 1;
L_000001b50d8127d0 .part L_000001b50d8301a8, 1, 1;
L_000001b50d813c70 .part L_000001b50d813e50, 0, 1;
L_000001b50d813130 .part L_000001b50d8129b0, 2, 1;
L_000001b50d8136d0 .part L_000001b50d8301a8, 2, 1;
L_000001b50d812870 .part L_000001b50d813e50, 1, 1;
L_000001b50d813e50 .concat8 [ 1 1 1 0], L_000001b50d817560, L_000001b50d817b80, L_000001b50d818210;
L_000001b50d813f90 .part L_000001b50d8129b0, 3, 1;
L_000001b50d813d10 .part L_000001b50d8301a8, 3, 1;
L_000001b50d814030 .part L_000001b50d813e50, 2, 1;
L_000001b50d813db0 .concat8 [ 1 1 1 1], L_000001b50d8175d0, L_000001b50d817d40, L_000001b50d818130, L_000001b50d8173a0;
S_000001b50d80f990 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_000001b50d810160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d8174f0 .functor XOR 1, L_000001b50d813a90, L_000001b50d813590, C4<0>, C4<0>;
L_000001b50d8175d0 .functor XOR 1, L_000001b50d8174f0, L_000001b50d817aa0, C4<0>, C4<0>;
L_000001b50d817640 .functor AND 1, L_000001b50d813a90, L_000001b50d813590, C4<1>, C4<1>;
L_000001b50d817800 .functor XOR 1, L_000001b50d813a90, L_000001b50d813590, C4<0>, C4<0>;
L_000001b50d817fe0 .functor AND 1, L_000001b50d817aa0, L_000001b50d817800, C4<1>, C4<1>;
L_000001b50d817560 .functor OR 1, L_000001b50d817640, L_000001b50d817fe0, C4<0>, C4<0>;
v000001b50d80cfd0_0 .net *"_ivl_0", 0 0, L_000001b50d8174f0;  1 drivers
v000001b50d80d110_0 .net *"_ivl_4", 0 0, L_000001b50d817640;  1 drivers
v000001b50d80d1b0_0 .net *"_ivl_6", 0 0, L_000001b50d817800;  1 drivers
v000001b50d80d250_0 .net *"_ivl_8", 0 0, L_000001b50d817fe0;  1 drivers
v000001b50d80d390_0 .net "a", 0 0, L_000001b50d813a90;  1 drivers
v000001b50d80d430_0 .net "b", 0 0, L_000001b50d813590;  1 drivers
v000001b50d80d570_0 .net "cin", 0 0, L_000001b50d817aa0;  alias, 1 drivers
v000001b50d80e3d0_0 .net "cout", 0 0, L_000001b50d817560;  1 drivers
v000001b50d80d6b0_0 .net "sum", 0 0, L_000001b50d8175d0;  1 drivers
S_000001b50d80fb20 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_000001b50d810160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d817cd0 .functor XOR 1, L_000001b50d813bd0, L_000001b50d8127d0, C4<0>, C4<0>;
L_000001b50d817d40 .functor XOR 1, L_000001b50d817cd0, L_000001b50d813c70, C4<0>, C4<0>;
L_000001b50d8180c0 .functor AND 1, L_000001b50d813bd0, L_000001b50d8127d0, C4<1>, C4<1>;
L_000001b50d817b10 .functor XOR 1, L_000001b50d813bd0, L_000001b50d8127d0, C4<0>, C4<0>;
L_000001b50d817410 .functor AND 1, L_000001b50d813c70, L_000001b50d817b10, C4<1>, C4<1>;
L_000001b50d817b80 .functor OR 1, L_000001b50d8180c0, L_000001b50d817410, C4<0>, C4<0>;
v000001b50d80d7f0_0 .net *"_ivl_0", 0 0, L_000001b50d817cd0;  1 drivers
v000001b50d80ded0_0 .net *"_ivl_4", 0 0, L_000001b50d8180c0;  1 drivers
v000001b50d80e010_0 .net *"_ivl_6", 0 0, L_000001b50d817b10;  1 drivers
v000001b50d80e470_0 .net *"_ivl_8", 0 0, L_000001b50d817410;  1 drivers
v000001b50d811440_0 .net "a", 0 0, L_000001b50d813bd0;  1 drivers
v000001b50d812200_0 .net "b", 0 0, L_000001b50d8127d0;  1 drivers
v000001b50d811580_0 .net "cin", 0 0, L_000001b50d813c70;  1 drivers
v000001b50d811620_0 .net "cout", 0 0, L_000001b50d817b80;  1 drivers
v000001b50d811d00_0 .net "sum", 0 0, L_000001b50d817d40;  1 drivers
S_000001b50d80f350 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_000001b50d810160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d817950 .functor XOR 1, L_000001b50d813130, L_000001b50d8136d0, C4<0>, C4<0>;
L_000001b50d818130 .functor XOR 1, L_000001b50d817950, L_000001b50d812870, C4<0>, C4<0>;
L_000001b50d8179c0 .functor AND 1, L_000001b50d813130, L_000001b50d8136d0, C4<1>, C4<1>;
L_000001b50d817db0 .functor XOR 1, L_000001b50d813130, L_000001b50d8136d0, C4<0>, C4<0>;
L_000001b50d8181a0 .functor AND 1, L_000001b50d812870, L_000001b50d817db0, C4<1>, C4<1>;
L_000001b50d818210 .functor OR 1, L_000001b50d8179c0, L_000001b50d8181a0, C4<0>, C4<0>;
v000001b50d811300_0 .net *"_ivl_0", 0 0, L_000001b50d817950;  1 drivers
v000001b50d810fe0_0 .net *"_ivl_4", 0 0, L_000001b50d8179c0;  1 drivers
v000001b50d811da0_0 .net *"_ivl_6", 0 0, L_000001b50d817db0;  1 drivers
v000001b50d811080_0 .net *"_ivl_8", 0 0, L_000001b50d8181a0;  1 drivers
v000001b50d8111c0_0 .net "a", 0 0, L_000001b50d813130;  1 drivers
v000001b50d811940_0 .net "b", 0 0, L_000001b50d8136d0;  1 drivers
v000001b50d811e40_0 .net "cin", 0 0, L_000001b50d812870;  1 drivers
v000001b50d811260_0 .net "cout", 0 0, L_000001b50d818210;  1 drivers
v000001b50d8119e0_0 .net "sum", 0 0, L_000001b50d818130;  1 drivers
S_000001b50d80f4e0 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_000001b50d810160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b50d818280 .functor XOR 1, L_000001b50d813f90, L_000001b50d813d10, C4<0>, C4<0>;
L_000001b50d8173a0 .functor XOR 1, L_000001b50d818280, L_000001b50d814030, C4<0>, C4<0>;
L_000001b50d817480 .functor AND 1, L_000001b50d813f90, L_000001b50d813d10, C4<1>, C4<1>;
L_000001b50d819ba0 .functor XOR 1, L_000001b50d813f90, L_000001b50d813d10, C4<0>, C4<0>;
L_000001b50d819900 .functor AND 1, L_000001b50d814030, L_000001b50d819ba0, C4<1>, C4<1>;
L_000001b50d819dd0 .functor OR 1, L_000001b50d817480, L_000001b50d819900, C4<0>, C4<0>;
v000001b50d811ee0_0 .net *"_ivl_0", 0 0, L_000001b50d818280;  1 drivers
v000001b50d8114e0_0 .net *"_ivl_4", 0 0, L_000001b50d817480;  1 drivers
v000001b50d811120_0 .net *"_ivl_6", 0 0, L_000001b50d819ba0;  1 drivers
v000001b50d810ae0_0 .net *"_ivl_8", 0 0, L_000001b50d819900;  1 drivers
v000001b50d810b80_0 .net "a", 0 0, L_000001b50d813f90;  1 drivers
v000001b50d811a80_0 .net "b", 0 0, L_000001b50d813d10;  1 drivers
v000001b50d810720_0 .net "cin", 0 0, L_000001b50d814030;  1 drivers
v000001b50d810e00_0 .net "cout", 0 0, L_000001b50d819dd0;  alias, 1 drivers
v000001b50d811f80_0 .net "sum", 0 0, L_000001b50d8173a0;  1 drivers
    .scope S_000001b50d7b1030;
T_0 ;
    %wait E_000001b50d7a3440;
    %load/vec4 v000001b50d8104a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b50d810400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b50d811bc0_0;
    %load/vec4 v000001b50d8113a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b50d8118a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b50d811760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b50d810400_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b50d7b0b60;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b50d810cc0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v000001b50d810cc0_0;
    %inv;
    %store/vec4 v000001b50d810cc0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001b50d7b0b60;
T_2 ;
    %vpi_call 2 21 "$dumpfile", "sixteen_bit_counter.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b50d7b0b60 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b50d810540_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b50d810540_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 31 "$display", "Count after 100 cycles: %d", v000001b50d811c60_0 {0 0 0};
    %delay 655360000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\sixteen_bit_counter_tb.v";
    ".\sixteen_bit_counter.v";
    "..\adder\four_bit_adder.v";
    "..\adder\full_adder.v";
