library ieee;

use ieee.std_logic.all;

entity Contador_4Bits is
port (
	clk: in std_logic;
	Q:	inout std_logic_vector (3 downto 0));
end Contador_4Bits;

architecture arqCab of Contador_4Bits is
begin
	process (clk)
		begin
			if (clk'event and clk = '1') then
				Q = Q + 1;
			end if;
	end process;
end arqC4b;