Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/rajp/Projects/CPU/assignment_3/PixelGeneratorTest_isim_beh.exe -prj /home/rajp/Projects/CPU/assignment_3/PixelGeneratorTest_beh.prj work.PixelGeneratorTest work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/PixelGenerator.v" into library work
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/PixelGeneratorTest.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94696 KB
Fuse CPU Usage: 1140 ms
Compiling module PixelGenerator
FATAL_ERROR:Simulator:CompilerAssert.h:40:1.51 - Internal Compiler Error in file ../src/VlogExpr.cpp at line 3735

     For technical support on this issue, please visit http://www.xilinx.com/support.
