# Design-and-Implementation-of-8-bit-Logarithmic-Multiplier-using-Verilog-HDL