`timescale 1ns / 1ps

module display(
               input logic clk_in,
               input logic rst_in
               );
               
endmodule
