// Seed: 1721758751
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  reg  id_3;
  tri1 id_4;
  wand id_5;
  assign module_1.id_0 = 0;
  assign id_4 = 1 > id_3;
  task id_6;
    begin : LABEL_0
      id_5 = 1;
      if (0) #1;
      id_6 <= 1;
      id_3 <= id_1 <= 1;
    end
  endtask
  wire id_7;
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    output tri   id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
