I 000050 55 1706          1463572033443 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463572033444 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 6f6f3f6e3c393f7c6a6b2c343b686b6c6b693c686a)
	(_ent
		(_time 1463572033441)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000011111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000011111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 843           1463572033553 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463572033554 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code dcdcd88eda8b8ccadada998689dadbda89dad8dadb)
	(_ent
		(_time 1463572033551)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1911          1463572033584 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463572033585 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code fcfdf9acfbaaadebf5f8eea6a8fafbfbfffbfefaf9)
	(_ent
		(_time 1463572033582)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 843           1463572033599 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463572033600 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 0b0a090d5a5c5c1c0c0d1851590c0d0d080d080c0d)
	(_ent
		(_time 1463572033597)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 6968          1463572033659 Structure
(_unit VHDL (sender_slice_0 0 98(structure 0 130))
	(_version vc6)
	(_time 1463572033660 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4a4b4d481e1d4b5c1c4a5f11194f1c4d494c194c43)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033613)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 146(_ent (_in))))
				(_port (_int B -5 0 146(_ent (_in))))
				(_port (_int C -5 0 146(_ent (_in))))
				(_port (_int D -5 0 146(_ent (_in))))
				(_port (_int Z -5 0 147(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 150(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 153(_ent (_in))))
				(_port (_int D1 -5 0 153(_ent (_in))))
				(_port (_int SD -5 0 153(_ent (_in))))
				(_port (_int SP -5 0 154(_ent (_in))))
				(_port (_int CK -5 0 154(_ent (_in))))
				(_port (_int LSR -5 0 154(_ent (_in))))
				(_port (_int Q -5 0 155(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 158(_ent (_out))))
			)
		)
	)
	(_inst sender_i1_1_lut_rep_5 0 161(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 163(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_busy_23 0 165(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 168(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 172
		(_object
			(_prcs
				(line__174(_arch 0 0 174(_procedure_call (_trgt(6))(_sens(0)))))
				(line__175(_arch 1 0 175(_procedure_call (_trgt(7))(_sens(1)))))
				(line__176(_arch 2 0 176(_procedure_call (_trgt(9))(_sens(2)))))
				(line__177(_arch 3 0 177(_procedure_call (_trgt(11))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 181
		(_object
			(_prcs
				(line__183(_arch 4 0 183(_procedure_call (_trgt(8))(_sens(7)))))
				(line__184(_arch 5 0 184(_procedure_call (_trgt(10))(_sens(9)))))
				(line__185(_arch 6 0 185(_procedure_call (_trgt(12))(_sens(11)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"sender_SLICE_0"\))))
		(_gen (_int tipd_D0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 112 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 113 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 114 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 123(_ent(_in))))
		(_port (_int DI0 -5 0 123(_ent(_in))))
		(_port (_int CE -5 0 123(_ent(_in))))
		(_port (_int CLK -5 0 124(_ent(_in))))
		(_port (_int F0 -5 0 124(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 124(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 133(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 134(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 135(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 136(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 137(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 138(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 139(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 140(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 141(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 143(_arch(_uni))))
		(_sig (_int VCCI -5 0 144(_arch(_uni))))
		(_var (_int F0_zd -5 0 189(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 190(_prcs 0)))
		(_var (_int Q0_zd -5 0 191(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 192(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 194(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 195(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 196(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 197(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 198(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 199(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 188(_prcs (_simple)(_trgt(4)(5))(_sens(6)(8)(10)(12)(13)(14))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 7224          1463572033691 Structure
(_unit VHDL (sender_slice_2 0 283(structure 0 318))
	(_version vc6)
	(_time 1463572033692 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 69686e69653e687f3e3c7c323a6c3f6e6a6f3a6f60)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033675)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 338(_ent (_in))))
				(_port (_int D1 -5 0 338(_ent (_in))))
				(_port (_int SD -5 0 338(_ent (_in))))
				(_port (_int SP -5 0 339(_ent (_in))))
				(_port (_int CK -5 0 339(_ent (_in))))
				(_port (_int LSR -5 0 339(_ent (_in))))
				(_port (_int Q -5 0 340(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 343(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 335(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i2 0 346(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 349(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 351(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i3 0 353(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 358
		(_object
			(_prcs
				(line__360(_arch 0 0 360(_procedure_call (_trgt(6))(_sens(0)))))
				(line__361(_arch 1 0 361(_procedure_call (_trgt(8))(_sens(1)))))
				(line__362(_arch 2 0 362(_procedure_call (_trgt(10))(_sens(2)))))
				(line__363(_arch 3 0 363(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 367
		(_object
			(_prcs
				(line__369(_arch 4 0 369(_procedure_call (_trgt(7))(_sens(6)))))
				(line__370(_arch 5 0 370(_procedure_call (_trgt(9))(_sens(8)))))
				(line__371(_arch 6 0 371(_procedure_call (_trgt(11))(_sens(10)))))
				(line__372(_arch 7 0 372(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 286 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 287 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 288 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 289(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 289(_ent gms(_string \"sender_SLICE_2"\))))
		(_gen (_int tipd_M1 -3 0 291(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 292(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 294(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 295(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 296(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 297 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 298 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 299 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 300 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 301 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 302 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 303 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 304 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 305 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 306 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 307 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 308 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 309 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 311(_ent(_in))))
		(_port (_int M0 -5 0 311(_ent(_in))))
		(_port (_int CE -5 0 311(_ent(_in))))
		(_port (_int CLK -5 0 312(_ent(_in))))
		(_port (_int Q0 -5 0 312(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 312(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 321(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 322(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 323(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 324(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 325(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 326(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 327(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 328(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 329(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 330(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 332(_arch(_uni))))
		(_sig (_int GNDI -5 0 333(_arch(_uni))))
		(_var (_int Q0_zd -5 0 376(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 377(_prcs 0)))
		(_var (_int Q1_zd -5 0 378(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 379(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 381(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 382(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 383(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 384(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 385(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 386(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 387(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 388(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 375(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7224          1463572033709 Structure
(_unit VHDL (sender_slice_3 0 490(structure 0 525))
	(_version vc6)
	(_time 1463572033710 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 78797f79752f796e2f2d6d232b7d2e7f7b7e2b7e71)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033707)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 545(_ent (_in))))
				(_port (_int D1 -5 0 545(_ent (_in))))
				(_port (_int SD -5 0 545(_ent (_in))))
				(_port (_int SP -5 0 546(_ent (_in))))
				(_port (_int CK -5 0 546(_ent (_in))))
				(_port (_int LSR -5 0 546(_ent (_in))))
				(_port (_int Q -5 0 547(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 550(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 542(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i4 0 553(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 556(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 558(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i5 0 560(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 565
		(_object
			(_prcs
				(line__567(_arch 0 0 567(_procedure_call (_trgt(6))(_sens(0)))))
				(line__568(_arch 1 0 568(_procedure_call (_trgt(8))(_sens(1)))))
				(line__569(_arch 2 0 569(_procedure_call (_trgt(10))(_sens(2)))))
				(line__570(_arch 3 0 570(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 574
		(_object
			(_prcs
				(line__576(_arch 4 0 576(_procedure_call (_trgt(7))(_sens(6)))))
				(line__577(_arch 5 0 577(_procedure_call (_trgt(9))(_sens(8)))))
				(line__578(_arch 6 0 578(_procedure_call (_trgt(11))(_sens(10)))))
				(line__579(_arch 7 0 579(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 493 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 494 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 495 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 496(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 496(_ent gms(_string \"sender_SLICE_3"\))))
		(_gen (_int tipd_M1 -3 0 498(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 499(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 503(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 504 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 505 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 516 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 518(_ent(_in))))
		(_port (_int M0 -5 0 518(_ent(_in))))
		(_port (_int CE -5 0 518(_ent(_in))))
		(_port (_int CLK -5 0 519(_ent(_in))))
		(_port (_int Q0 -5 0 519(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 519(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 528(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 529(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 532(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 533(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 534(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 535(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 536(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 537(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 539(_arch(_uni))))
		(_sig (_int GNDI -5 0 540(_arch(_uni))))
		(_var (_int Q0_zd -5 0 583(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 584(_prcs 0)))
		(_var (_int Q1_zd -5 0 585(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 586(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 588(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 589(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 590(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 591(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 592(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 593(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 594(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 595(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 582(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7224          1463572033724 Structure
(_unit VHDL (sender_slice_4 0 697(structure 0 732))
	(_version vc6)
	(_time 1463572033725 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 88898f8685df899edfdd9dd3db8dde8f8b8edb8e81)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033722)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 752(_ent (_in))))
				(_port (_int D1 -5 0 752(_ent (_in))))
				(_port (_int SD -5 0 752(_ent (_in))))
				(_port (_int SP -5 0 753(_ent (_in))))
				(_port (_int CK -5 0 753(_ent (_in))))
				(_port (_int LSR -5 0 753(_ent (_in))))
				(_port (_int Q -5 0 754(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 757(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 749(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i6 0 760(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 763(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 765(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i7 0 767(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 772
		(_object
			(_prcs
				(line__774(_arch 0 0 774(_procedure_call (_trgt(6))(_sens(0)))))
				(line__775(_arch 1 0 775(_procedure_call (_trgt(8))(_sens(1)))))
				(line__776(_arch 2 0 776(_procedure_call (_trgt(10))(_sens(2)))))
				(line__777(_arch 3 0 777(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 781
		(_object
			(_prcs
				(line__783(_arch 4 0 783(_procedure_call (_trgt(7))(_sens(6)))))
				(line__784(_arch 5 0 784(_procedure_call (_trgt(9))(_sens(8)))))
				(line__785(_arch 6 0 785(_procedure_call (_trgt(11))(_sens(10)))))
				(line__786(_arch 7 0 786(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 700 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 701 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 702 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 703(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 703(_ent gms(_string \"sender_SLICE_4"\))))
		(_gen (_int tipd_M1 -3 0 705(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 706(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 707(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 710(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 716 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 717 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 718 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 719 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 720 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 721 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 722 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 723 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 725(_ent(_in))))
		(_port (_int M0 -5 0 725(_ent(_in))))
		(_port (_int CE -5 0 725(_ent(_in))))
		(_port (_int CLK -5 0 726(_ent(_in))))
		(_port (_int Q0 -5 0 726(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 726(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 735(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 737(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 738(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 739(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 740(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 741(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 742(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 743(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 744(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 746(_arch(_uni))))
		(_sig (_int GNDI -5 0 747(_arch(_uni))))
		(_var (_int Q0_zd -5 0 790(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 791(_prcs 0)))
		(_var (_int Q1_zd -5 0 792(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 793(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 795(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 796(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 797(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 798(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 799(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 800(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 801(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 802(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 789(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7233          1463572033771 Structure
(_unit VHDL (sender_slice_5 0 904(structure 0 939))
	(_version vc6)
	(_time 1463572033772 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b7b6b0e3b5e0b6a1e0e2a2ece4b2e1b0b4b1e4b1be)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033769)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 959(_ent (_in))))
				(_port (_int D1 -5 0 959(_ent (_in))))
				(_port (_int SD -5 0 959(_ent (_in))))
				(_port (_int SP -5 0 960(_ent (_in))))
				(_port (_int CK -5 0 960(_ent (_in))))
				(_port (_int LSR -5 0 960(_ent (_in))))
				(_port (_int Q -5 0 961(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 964(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 956(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i8 0 967(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 970(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 972(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i9 0 974(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 979
		(_object
			(_prcs
				(line__981(_arch 0 0 981(_procedure_call (_trgt(6))(_sens(0)))))
				(line__982(_arch 1 0 982(_procedure_call (_trgt(8))(_sens(1)))))
				(line__983(_arch 2 0 983(_procedure_call (_trgt(10))(_sens(2)))))
				(line__984(_arch 3 0 984(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 988
		(_object
			(_prcs
				(line__990(_arch 4 0 990(_procedure_call (_trgt(7))(_sens(6)))))
				(line__991(_arch 5 0 991(_procedure_call (_trgt(9))(_sens(8)))))
				(line__992(_arch 6 0 992(_procedure_call (_trgt(11))(_sens(10)))))
				(line__993(_arch 7 0 993(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 907 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 908 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 909 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 910(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 910(_ent gms(_string \"sender_SLICE_5"\))))
		(_gen (_int tipd_M1 -3 0 912(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 913(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 914(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 915(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 916(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 917(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 918 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 919 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 920 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 921 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 922 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 923 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 924 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 925 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 926 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 927 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 928 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 929 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 930 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 932(_ent(_in))))
		(_port (_int M0 -5 0 932(_ent(_in))))
		(_port (_int CE -5 0 932(_ent(_in))))
		(_port (_int CLK -5 0 933(_ent(_in))))
		(_port (_int Q0 -5 0 933(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 933(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 942(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 943(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 944(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 945(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 946(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 947(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 948(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 949(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 950(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 951(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 953(_arch(_uni))))
		(_sig (_int GNDI -5 0 954(_arch(_uni))))
		(_var (_int Q0_zd -5 0 997(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 998(_prcs 0)))
		(_var (_int Q1_zd -5 0 999(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1000(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1002(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1003(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1004(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1005(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1006(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1007(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1008(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1009(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 996(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 6062          1463572033777 Structure
(_unit VHDL (sender_slice_9 0 1111(structure 0 1141))
	(_version vc6)
	(_time 1463572033778 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b7b6b0e3b5e0b6a1e2b0a2ece4b2e1b0b4b1e4b1be)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033775)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1158(_ent (_in))))
				(_port (_int D1 -5 0 1158(_ent (_in))))
				(_port (_int SD -5 0 1158(_ent (_in))))
				(_port (_int SP -5 0 1159(_ent (_in))))
				(_port (_int CK -5 0 1159(_ent (_in))))
				(_port (_int LSR -5 0 1159(_ent (_in))))
				(_port (_int Q -5 0 1160(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1163(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1155(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_rs_24 0 1166(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1169(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1171(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1175
		(_object
			(_prcs
				(line__1177(_arch 0 0 1177(_procedure_call (_trgt(4))(_sens(0)))))
				(line__1178(_arch 1 0 1178(_procedure_call (_trgt(6))(_sens(1)))))
				(line__1179(_arch 2 0 1179(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 1183
		(_object
			(_prcs
				(line__1185(_arch 3 0 1185(_procedure_call (_trgt(5))(_sens(4)))))
				(line__1186(_arch 4 0 1186(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1187(_arch 5 0 1187(_procedure_call (_trgt(9))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1114 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1115 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1116 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1117(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1117(_ent gms(_string \"sender_SLICE_9"\))))
		(_gen (_int tipd_M0 -3 0 1119(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1120(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1121(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1122(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1129 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1130 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1131 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1132 \0 ns\ (_ent((ns 0)))))
		(_port (_int M0 -5 0 1134(_ent(_in))))
		(_port (_int CE -5 0 1134(_ent(_in))))
		(_port (_int CLK -5 0 1134(_ent(_in))))
		(_port (_int Q0 -5 0 1135(_ent(_out)(_param_out))))
		(_sig (_int M0_ipd -5 0 1144(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1148(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1149(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1150(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1152(_arch(_uni))))
		(_sig (_int GNDI -5 0 1153(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1191(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1192(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1194(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1195(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1196(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1197(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1198(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1199(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 1190(_prcs (_simple)(_trgt(3))(_sens(5)(7)(9)(10))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(17731)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1726          1463572033787 Structure
(_unit VHDL (lut40001 0 1275(structure 0 1283))
	(_version vc6)
	(_time 1463572033788 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c6c69192c59096d5c3c7d69997c5c6c5c7c095c1c3)
	(_ent
		(_time 1463572033785)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1285(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1276(_ent(_in))))
		(_port (_int B -1 0 1276(_ent(_in))))
		(_port (_int C -1 0 1276(_ent(_in))))
		(_port (_int D -1 0 1276(_ent(_in))))
		(_port (_int Z -1 0 1277(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1726          1463572033793 Structure
(_unit VHDL (lut40002 0 1296(structure 0 1304))
	(_version vc6)
	(_time 1463572033794 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c6c69192c59096d5c3c7d69997c5c6c5c4c095c1c3)
	(_ent
		(_time 1463572033791)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1306(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1297(_ent(_in))))
		(_port (_int B -1 0 1297(_ent(_in))))
		(_port (_int C -1 0 1297(_ent(_in))))
		(_port (_int D -1 0 1297(_ent(_in))))
		(_port (_int Z -1 0 1298(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7914          1463572033802 Structure
(_unit VHDL (slice_10 0 1317(structure 0 1352))
	(_version vc6)
	(_time 1463572033803 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d6d7d18483818bc086d7c38fd1d5d7d5d6d1d5d085)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033800)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 1381(_ent (_in))))
				(_port (_int B -5 0 1381(_ent (_in))))
				(_port (_int C -5 0 1381(_ent (_in))))
				(_port (_int D -5 0 1381(_ent (_in))))
				(_port (_int Z -5 0 1382(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1370(_ent (_out))))
			)
		)
		(lut40002
			(_object
				(_port (_int A -5 0 1385(_ent (_in))))
				(_port (_int B -5 0 1385(_ent (_in))))
				(_port (_int C -5 0 1385(_ent (_in))))
				(_port (_int D -5 0 1385(_ent (_in))))
				(_port (_int Z -5 0 1386(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1373(_ent (_in))))
				(_port (_int D1 -5 0 1373(_ent (_in))))
				(_port (_int SD -5 0 1373(_ent (_in))))
				(_port (_int SP -5 0 1374(_ent (_in))))
				(_port (_int CK -5 0 1374(_ent (_in))))
				(_port (_int LSR -5 0 1374(_ent (_in))))
				(_port (_int Q -5 0 1375(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1378(_ent (_out))))
			)
		)
	)
	(_inst i1 0 1389(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 1391(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_i195_2_lut_2_lut 0 1393(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst sender_lcd_write_22 0 1395(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1398(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1402
		(_object
			(_prcs
				(line__1404(_arch 0 0 1404(_procedure_call (_trgt(8))(_sens(0)))))
				(line__1405(_arch 1 0 1405(_procedure_call (_trgt(9))(_sens(1)))))
				(line__1406(_arch 2 0 1406(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1407(_arch 3 0 1407(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1408(_arch 4 0 1408(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 1412
		(_object
			(_prcs
				(line__1414(_arch 5 0 1414(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1415(_arch 6 0 1415(_procedure_call (_trgt(13))(_sens(12)))))
				(line__1416(_arch 7 0 1416(_procedure_call (_trgt(15))(_sens(14)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1320 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1321 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1322 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1323(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1323(_ent gms(_string \"SLICE_10"\))))
		(_gen (_int tipd_D0 -3 0 1325(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1326(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1327(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1328(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1329(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1330(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1331(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1332(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1333 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1334 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1335 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1336 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1337 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1338 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1339 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1340 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1341 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1342 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 1344(_ent(_in))))
		(_port (_int B0 -5 0 1344(_ent(_in))))
		(_port (_int DI0 -5 0 1344(_ent(_in))))
		(_port (_int CE -5 0 1345(_ent(_in))))
		(_port (_int CLK -5 0 1345(_ent(_in))))
		(_port (_int F0 -5 0 1345(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1346(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1346(_ent(_out))))
		(_sig (_int D0_ipd -5 0 1355(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1356(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1357(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1358(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1359(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1360(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1361(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1362(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1363(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1364(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1365(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1367(_arch(_uni))))
		(_sig (_int VCCI -5 0 1368(_arch(_uni))))
		(_var (_int F0_zd -5 0 1421(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1422(_prcs 0)))
		(_var (_int Q0_zd -5 0 1423(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1424(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1426(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1427(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1428(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1429(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1430(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1431(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1419(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(11)(13)(15)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1726          1463572033818 Structure
(_unit VHDL (lut40003 0 1519(structure 0 1527))
	(_version vc6)
	(_time 1463572033819 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code e6e6b1b4e5b0b6f5e3e7f6b9b7e5e6e5e5e0b5e1e3)
	(_ent
		(_time 1463572033816)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1529(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000111011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000111011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1520(_ent(_in))))
		(_port (_int B -1 0 1520(_ent(_in))))
		(_port (_int C -1 0 1520(_ent(_in))))
		(_port (_int D -1 0 1520(_ent(_in))))
		(_port (_int Z -1 0 1521(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1726          1463572033833 Structure
(_unit VHDL (lut40004 0 1540(structure 0 1548))
	(_version vc6)
	(_time 1463572033834 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f5f5a2a4f5a3a5e6f0f4e5aaa4f6f5f6f1f3a6f2f0)
	(_ent
		(_time 1463572033831)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1550(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000111111100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000111111100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1541(_ent(_in))))
		(_port (_int B -1 0 1541(_ent(_in))))
		(_port (_int C -1 0 1541(_ent(_in))))
		(_port (_int D -1 0 1541(_ent(_in))))
		(_port (_int Z -1 0 1542(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1935          1463572033849 Structure
(_unit VHDL (vmuxregsre0005 0 1561(structure 0 1570))
	(_version vc6)
	(_time 1463572033850 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 05040603545354120c01175f510302020602070300)
	(_ent
		(_time 1463572033847)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 1572(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 1562(_ent(_in))))
		(_port (_int D1 -1 0 1562(_ent(_in))))
		(_port (_int SD -1 0 1562(_ent(_in))))
		(_port (_int SP -1 0 1563(_ent(_in))))
		(_port (_int CK -1 0 1563(_ent(_in))))
		(_port (_int LSR -1 0 1563(_ent(_in))))
		(_port (_int Q -1 0 1564(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 10927         1463572033863 Structure
(_unit VHDL (sender_slice_11 0 1583(structure 0 1633))
	(_version vc6)
	(_time 1463572033864 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 141512131543150210131146064d1313171247121d1217)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033853)
	)
	(_vital vital_level0)
	(_comp
		(lut40003
			(_object
				(_port (_int A -5 0 1669(_ent (_in))))
				(_port (_int B -5 0 1669(_ent (_in))))
				(_port (_int C -5 0 1669(_ent (_in))))
				(_port (_int D -5 0 1669(_ent (_in))))
				(_port (_int Z -5 0 1670(_ent (_out))))
			)
		)
		(lut40004
			(_object
				(_port (_int A -5 0 1673(_ent (_in))))
				(_port (_int B -5 0 1673(_ent (_in))))
				(_port (_int C -5 0 1673(_ent (_in))))
				(_port (_int D -5 0 1673(_ent (_in))))
				(_port (_int Z -5 0 1674(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1661(_ent (_in))))
				(_port (_int D1 -5 0 1661(_ent (_in))))
				(_port (_int SD -5 0 1661(_ent (_in))))
				(_port (_int SP -5 0 1662(_ent (_in))))
				(_port (_int CK -5 0 1662(_ent (_in))))
				(_port (_int LSR -5 0 1662(_ent (_in))))
				(_port (_int Q -5 0 1663(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1666(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1658(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 1677(_ent (_in))))
				(_port (_int D1 -5 0 1677(_ent (_in))))
				(_port (_int SD -5 0 1677(_ent (_in))))
				(_port (_int SP -5 0 1678(_ent (_in))))
				(_port (_int CK -5 0 1678(_ent (_in))))
				(_port (_int LSR -5 0 1678(_ent (_in))))
				(_port (_int Q -5 0 1679(_ent (_out))))
			)
		)
	)
	(_inst sender_i19_4_lut 0 1682(_comp lut40003)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_inst sender_PS_vivaz_state_2_I_0_28_Mux_0_i7_4_lut 0 1684(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst sender_PS_vivaz_state_i1 0 1686(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1689(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1691(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_PS_vivaz_state_i0 0 1693(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_block WireDelay 0 1698
		(_object
			(_prcs
				(line__1700(_arch 0 0 1700(_procedure_call (_trgt(15))(_sens(0)))))
				(line__1701(_arch 1 0 1701(_procedure_call (_trgt(16))(_sens(1)))))
				(line__1702(_arch 2 0 1702(_procedure_call (_trgt(17))(_sens(2)))))
				(line__1703(_arch 3 0 1703(_procedure_call (_trgt(18))(_sens(3)))))
				(line__1704(_arch 4 0 1704(_procedure_call (_trgt(19))(_sens(4)))))
				(line__1705(_arch 5 0 1705(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1706(_arch 6 0 1706(_procedure_call (_trgt(21))(_sens(6)))))
				(line__1707(_arch 7 0 1707(_procedure_call (_trgt(22))(_sens(7)))))
				(line__1708(_arch 8 0 1708(_procedure_call (_trgt(23))(_sens(8)))))
				(line__1709(_arch 9 0 1709(_procedure_call (_trgt(25))(_sens(9)))))
				(line__1710(_arch 10 0 1710(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 1714
		(_object
			(_prcs
				(line__1716(_arch 11 0 1716(_procedure_call (_trgt(24))(_sens(23)))))
				(line__1717(_arch 12 0 1717(_procedure_call (_trgt(26))(_sens(25)))))
				(line__1718(_arch 13 0 1718(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1586 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1587 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1588 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1589(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1589(_ent gms(_string \"sender_SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1591(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1592(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1593(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1594(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1595(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1596(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1598(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1600(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1601(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1602(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1603(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1604(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1605(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1606(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1607(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1611(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1612 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1613 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1614 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1615 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1616 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1617 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1618 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1619 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1620 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1621 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1623(_ent(_in))))
		(_port (_int C1 -5 0 1623(_ent(_in))))
		(_port (_int B1 -5 0 1623(_ent(_in))))
		(_port (_int A1 -5 0 1624(_ent(_in))))
		(_port (_int D0 -5 0 1624(_ent(_in))))
		(_port (_int C0 -5 0 1624(_ent(_in))))
		(_port (_int B0 -5 0 1625(_ent(_in))))
		(_port (_int A0 -5 0 1625(_ent(_in))))
		(_port (_int DI1 -5 0 1625(_ent(_in))))
		(_port (_int DI0 -5 0 1626(_ent(_in))))
		(_port (_int CLK -5 0 1626(_ent(_in))))
		(_port (_int F0 -5 0 1626(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1627(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1627(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1627(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1636(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 1637(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 1638(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1639(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1640(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1641(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1644(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1645(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1646(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1647(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1648(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1649(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1650(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1651(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1652(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1653(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1655(_arch(_uni))))
		(_sig (_int GNDI -5 0 1656(_arch(_uni))))
		(_var (_int F0_zd -5 0 1724(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1725(_prcs 0)))
		(_var (_int Q0_zd -5 0 1726(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1727(_prcs 0)))
		(_var (_int F1_zd -5 0 1728(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1729(_prcs 0)))
		(_var (_int Q1_zd -5 0 1730(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1731(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1733(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1734(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1735(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1736(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1737(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1738(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 1721(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1726          1463572033880 Structure
(_unit VHDL (lut40006 0 1856(structure 0 1864))
	(_version vc6)
	(_time 1463572033881 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 24247221257274372125347b752724272222772321)
	(_ent
		(_time 1463572033878)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1866(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1857(_ent(_in))))
		(_port (_int B -1 0 1857(_ent(_in))))
		(_port (_int C -1 0 1857(_ent(_in))))
		(_port (_int D -1 0 1857(_ent(_in))))
		(_port (_int Z -1 0 1858(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1726          1463572033896 Structure
(_unit VHDL (lut40007 0 1877(structure 0 1885))
	(_version vc6)
	(_time 1463572033897 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 34346230356264273135246b653734373332673331)
	(_ent
		(_time 1463572033894)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1887(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1878(_ent(_in))))
		(_port (_int B -1 0 1878(_ent(_in))))
		(_port (_int C -1 0 1878(_ent(_in))))
		(_port (_int D -1 0 1878(_ent(_in))))
		(_port (_int Z -1 0 1879(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8626          1463572033909 Structure
(_unit VHDL (sender_slice_12 0 1898(structure 0 1938))
	(_version vc6)
	(_time 1463572033910 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 43424541451442551410561810461544404510454a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033900)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1969(_ent (_in))))
				(_port (_int B -5 0 1969(_ent (_in))))
				(_port (_int C -5 0 1969(_ent (_in))))
				(_port (_int D -5 0 1969(_ent (_in))))
				(_port (_int Z -5 0 1970(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1958(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -5 0 1973(_ent (_in))))
				(_port (_int B -5 0 1973(_ent (_in))))
				(_port (_int C -5 0 1973(_ent (_in))))
				(_port (_int D -5 0 1973(_ent (_in))))
				(_port (_int Z -5 0 1974(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1961(_ent (_in))))
				(_port (_int D1 -5 0 1961(_ent (_in))))
				(_port (_int SD -5 0 1961(_ent (_in))))
				(_port (_int SP -5 0 1962(_ent (_in))))
				(_port (_int CK -5 0 1962(_ent (_in))))
				(_port (_int LSR -5 0 1962(_ent (_in))))
				(_port (_int Q -5 0 1963(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1966(_ent (_out))))
			)
		)
	)
	(_inst sender_i232_3_lut 0 1977(_comp lut40006)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 1979(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_i19_2_lut_3_lut 0 1981(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst sender_PS_vivaz_state_i2 0 1983(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1986(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1990
		(_object
			(_prcs
				(line__1992(_arch 0 0 1992(_procedure_call (_trgt(11))(_sens(0)))))
				(line__1993(_arch 1 0 1993(_procedure_call (_trgt(12))(_sens(1)))))
				(line__1994(_arch 2 0 1994(_procedure_call (_trgt(13))(_sens(2)))))
				(line__1995(_arch 3 0 1995(_procedure_call (_trgt(14))(_sens(3)))))
				(line__1996(_arch 4 0 1996(_procedure_call (_trgt(15))(_sens(4)))))
				(line__1997(_arch 5 0 1997(_procedure_call (_trgt(16))(_sens(5)))))
				(line__1998(_arch 6 0 1998(_procedure_call (_trgt(17))(_sens(6)))))
				(line__1999(_arch 7 0 1999(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 2003
		(_object
			(_prcs
				(line__2005(_arch 8 0 2005(_procedure_call (_trgt(18))(_sens(17)))))
				(line__2006(_arch 9 0 2006(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1901 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1902 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1903 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1904(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1904(_ent gms(_string \"sender_SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 1906(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1907(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1908(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1909(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1910(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1911(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1912(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1913(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1914(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1915(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1916(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1917(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1918(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1919(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1920(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1921 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1922 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1923 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1924 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1925 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1926 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1927 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1929(_ent(_in))))
		(_port (_int C1 -5 0 1929(_ent(_in))))
		(_port (_int B1 -5 0 1929(_ent(_in))))
		(_port (_int D0 -5 0 1930(_ent(_in))))
		(_port (_int C0 -5 0 1930(_ent(_in))))
		(_port (_int A0 -5 0 1930(_ent(_in))))
		(_port (_int DI0 -5 0 1931(_ent(_in))))
		(_port (_int CLK -5 0 1931(_ent(_in))))
		(_port (_int F0 -5 0 1931(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1932(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1932(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1941(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 1942(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 1943(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1944(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1945(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1946(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1947(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1948(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1949(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1950(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1951(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1952(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1953(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1955(_arch(_uni))))
		(_sig (_int VCCI -5 0 1956(_arch(_uni))))
		(_var (_int F0_zd -5 0 2011(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2012(_prcs 0)))
		(_var (_int Q0_zd -5 0 2013(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2014(_prcs 0)))
		(_var (_int F1_zd -5 0 2015(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2016(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2018(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2019(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2020(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2021(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 2009(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
V 000050 55 1726          1463572033927 Structure
(_unit VHDL (lut40008 0 2107(structure 0 2115))
	(_version vc6)
	(_time 1463572033928 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 53530551550503405652430c025053505b55005456)
	(_ent
		(_time 1463572033925)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2117(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101000100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101000100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2108(_ent(_in))))
		(_port (_int B -1 0 2108(_ent(_in))))
		(_port (_int C -1 0 2108(_ent(_in))))
		(_port (_int D -1 0 2108(_ent(_in))))
		(_port (_int Z -1 0 2109(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1726          1463572033943 Structure
(_unit VHDL (lut40009 0 2128(structure 0 2136))
	(_version vc6)
	(_time 1463572033944 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 62623463653432716763723d336162616b64316567)
	(_ent
		(_time 1463572033941)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2138(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000101000001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000101000001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2129(_ent(_in))))
		(_port (_int B -1 0 2129(_ent(_in))))
		(_port (_int C -1 0 2129(_ent(_in))))
		(_port (_int D -1 0 2129(_ent(_in))))
		(_port (_int Z -1 0 2130(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 10580         1463572033971 Structure
(_unit VHDL (slice_13 0 2149(structure 0 2199))
	(_version vc6)
	(_time 1463572033972 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8283848cd3d5df9481858681c4ddd28181858184d1848b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033956)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 2235(_ent (_in))))
				(_port (_int B -5 0 2235(_ent (_in))))
				(_port (_int C -5 0 2235(_ent (_in))))
				(_port (_int D -5 0 2235(_ent (_in))))
				(_port (_int Z -5 0 2236(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -5 0 2239(_ent (_in))))
				(_port (_int B -5 0 2239(_ent (_in))))
				(_port (_int C -5 0 2239(_ent (_in))))
				(_port (_int D -5 0 2239(_ent (_in))))
				(_port (_int Z -5 0 2240(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2224(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2227(_ent (_in))))
				(_port (_int D1 -5 0 2227(_ent (_in))))
				(_port (_int SD -5 0 2227(_ent (_in))))
				(_port (_int SP -5 0 2228(_ent (_in))))
				(_port (_int CK -5 0 2228(_ent (_in))))
				(_port (_int LSR -5 0 2228(_ent (_in))))
				(_port (_int Q -5 0 2229(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2232(_ent (_out))))
			)
		)
	)
	(_inst sender_i1_4_lut_4_lut_adj_1 0 2243(_comp lut40008)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst i187_2_lut_rep_6 0 2245(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst DRIVEGND 0 2247(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i10 0 2249(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2252(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst sender_lcd_bus_i1 0 2254(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2259
		(_object
			(_prcs
				(line__2261(_arch 0 0 2261(_procedure_call (_trgt(14))(_sens(0)))))
				(line__2262(_arch 1 0 2262(_procedure_call (_trgt(15))(_sens(1)))))
				(line__2263(_arch 2 0 2263(_procedure_call (_trgt(16))(_sens(2)))))
				(line__2264(_arch 3 0 2264(_procedure_call (_trgt(17))(_sens(3)))))
				(line__2265(_arch 4 0 2265(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2266(_arch 5 0 2266(_procedure_call (_trgt(19))(_sens(5)))))
				(line__2267(_arch 6 0 2267(_procedure_call (_trgt(20))(_sens(6)))))
				(line__2268(_arch 7 0 2268(_procedure_call (_trgt(22))(_sens(7)))))
				(line__2269(_arch 8 0 2269(_procedure_call (_trgt(24))(_sens(8)))))
				(line__2270(_arch 9 0 2270(_procedure_call (_trgt(26))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 2274
		(_object
			(_prcs
				(line__2276(_arch 10 0 2276(_procedure_call (_trgt(21))(_sens(20)))))
				(line__2277(_arch 11 0 2277(_procedure_call (_trgt(23))(_sens(22)))))
				(line__2278(_arch 12 0 2278(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2279(_arch 13 0 2279(_procedure_call (_trgt(27))(_sens(26)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2152 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2153 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2154 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2155(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2155(_ent gms(_string \"SLICE_13"\))))
		(_gen (_int tipd_D1 -3 0 2157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2164(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2165(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2167(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2168(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2169(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2170(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2171(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2172(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2173(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2174(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2175 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2176 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2177 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2178 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2179 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2180 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2181 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2182 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2183 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2184 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2185 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2186 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2187 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2189(_ent(_in))))
		(_port (_int C1 -5 0 2189(_ent(_in))))
		(_port (_int B1 -5 0 2189(_ent(_in))))
		(_port (_int A1 -5 0 2190(_ent(_in))))
		(_port (_int C0 -5 0 2190(_ent(_in))))
		(_port (_int A0 -5 0 2190(_ent(_in))))
		(_port (_int M1 -5 0 2191(_ent(_in))))
		(_port (_int M0 -5 0 2191(_ent(_in))))
		(_port (_int CE -5 0 2191(_ent(_in))))
		(_port (_int CLK -5 0 2192(_ent(_in))))
		(_port (_int F0 -5 0 2192(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2192(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2193(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2193(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2202(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2203(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2204(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2205(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2206(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2207(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 2208(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2209(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2210(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2211(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2212(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2213(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2214(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2215(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2216(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2217(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2218(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2219(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2221(_arch(_uni))))
		(_sig (_int VCCI -5 0 2222(_arch(_uni))))
		(_var (_int F0_zd -5 0 2284(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2285(_prcs 0)))
		(_var (_int Q0_zd -5 0 2286(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2287(_prcs 0)))
		(_var (_int F1_zd -5 0 2288(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2289(_prcs 0)))
		(_var (_int Q1_zd -5 0 2290(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2291(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2293(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2294(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2295(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2296(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2297(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2298(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2299(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2300(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 2282(_prcs (_simple)(_trgt(10)(11)(12)(13))(_sens(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
V 000050 55 1726          1463572033987 Structure
(_unit VHDL (lut40010 0 2430(structure 0 2438))
	(_version vc6)
	(_time 1463572033988 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9191c79f95c7c182949081cec09290929197c29694)
	(_ent
		(_time 1463572033975)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2440(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2431(_ent(_in))))
		(_port (_int B -1 0 2431(_ent(_in))))
		(_port (_int C -1 0 2431(_ent(_in))))
		(_port (_int D -1 0 2431(_ent(_in))))
		(_port (_int Z -1 0 2432(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1726          1463572033993 Structure
(_unit VHDL (lut40011 0 2451(structure 0 2459))
	(_version vc6)
	(_time 1463572033994 2016.05.18 13:47:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9191c79f95c7c182949081cec09290929097c29694)
	(_ent
		(_time 1463572033991)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2461(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1001000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1001000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2452(_ent(_in))))
		(_port (_int B -1 0 2452(_ent(_in))))
		(_port (_int C -1 0 2452(_ent(_in))))
		(_port (_int D -1 0 2452(_ent(_in))))
		(_port (_int Z -1 0 2453(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 11242         1463572034021 Structure
(_unit VHDL (sender_slice_14 0 2472(structure 0 2527))
	(_version vc6)
	(_time 1463572034022 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b0b1b6e4b5e7b1a6b4b7b7b1a2e9b7b7b3b6e3b6b9b6b3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034019)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -5 0 2565(_ent (_in))))
				(_port (_int B -5 0 2565(_ent (_in))))
				(_port (_int C -5 0 2565(_ent (_in))))
				(_port (_int D -5 0 2565(_ent (_in))))
				(_port (_int Z -5 0 2566(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -5 0 2569(_ent (_in))))
				(_port (_int B -5 0 2569(_ent (_in))))
				(_port (_int C -5 0 2569(_ent (_in))))
				(_port (_int D -5 0 2569(_ent (_in))))
				(_port (_int Z -5 0 2570(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2557(_ent (_in))))
				(_port (_int D1 -5 0 2557(_ent (_in))))
				(_port (_int SD -5 0 2557(_ent (_in))))
				(_port (_int SP -5 0 2558(_ent (_in))))
				(_port (_int CK -5 0 2558(_ent (_in))))
				(_port (_int LSR -5 0 2558(_ent (_in))))
				(_port (_int Q -5 0 2559(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2562(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2554(_ent (_out))))
			)
		)
	)
	(_inst sender_i2_3_lut_4_lut_4_lut 0 2573(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst sender_i1_4_lut_4_lut 0 2575(_comp lut40011)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst sender_lcd_bus_i12 0 2577(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2580(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2582(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i11 0 2584(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2589
		(_object
			(_prcs
				(line__2591(_arch 0 0 2591(_procedure_call (_trgt(16))(_sens(0)))))
				(line__2592(_arch 1 0 2592(_procedure_call (_trgt(17))(_sens(1)))))
				(line__2593(_arch 2 0 2593(_procedure_call (_trgt(18))(_sens(2)))))
				(line__2594(_arch 3 0 2594(_procedure_call (_trgt(19))(_sens(3)))))
				(line__2595(_arch 4 0 2595(_procedure_call (_trgt(20))(_sens(4)))))
				(line__2596(_arch 5 0 2596(_procedure_call (_trgt(21))(_sens(5)))))
				(line__2597(_arch 6 0 2597(_procedure_call (_trgt(22))(_sens(6)))))
				(line__2598(_arch 7 0 2598(_procedure_call (_trgt(23))(_sens(7)))))
				(line__2599(_arch 8 0 2599(_procedure_call (_trgt(24))(_sens(8)))))
				(line__2600(_arch 9 0 2600(_procedure_call (_trgt(26))(_sens(9)))))
				(line__2601(_arch 10 0 2601(_procedure_call (_trgt(28))(_sens(10)))))
				(line__2602(_arch 11 0 2602(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 2606
		(_object
			(_prcs
				(line__2608(_arch 12 0 2608(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2609(_arch 13 0 2609(_procedure_call (_trgt(27))(_sens(26)))))
				(line__2610(_arch 14 0 2610(_procedure_call (_trgt(29))(_sens(28)))))
				(line__2611(_arch 15 0 2611(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2475 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2476 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2477 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2478(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2478(_ent gms(_string \"sender_SLICE_14"\))))
		(_gen (_int tipd_D1 -3 0 2480(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2481(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2482(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2483(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2485(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2486(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2490(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2491(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2492(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2493(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2494(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2495(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2496(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2497(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2498(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2499(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2501(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2502 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2503 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2504 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2505 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2514 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2516(_ent(_in))))
		(_port (_int C1 -5 0 2516(_ent(_in))))
		(_port (_int B1 -5 0 2516(_ent(_in))))
		(_port (_int A1 -5 0 2517(_ent(_in))))
		(_port (_int D0 -5 0 2517(_ent(_in))))
		(_port (_int C0 -5 0 2517(_ent(_in))))
		(_port (_int B0 -5 0 2518(_ent(_in))))
		(_port (_int A0 -5 0 2518(_ent(_in))))
		(_port (_int M1 -5 0 2518(_ent(_in))))
		(_port (_int M0 -5 0 2519(_ent(_in))))
		(_port (_int CE -5 0 2519(_ent(_in))))
		(_port (_int CLK -5 0 2519(_ent(_in))))
		(_port (_int F0 -5 0 2520(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2520(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2520(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2521(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2530(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2531(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2532(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2533(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2534(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2535(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2536(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2537(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 2538(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2539(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2540(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2541(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2542(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2543(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2544(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2545(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2546(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2547(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2548(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2549(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2551(_arch(_uni))))
		(_sig (_int GNDI -5 0 2552(_arch(_uni))))
		(_var (_int F0_zd -5 0 2617(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2618(_prcs 0)))
		(_var (_int Q0_zd -5 0 2619(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2620(_prcs 0)))
		(_var (_int F1_zd -5 0 2621(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2622(_prcs 0)))
		(_var (_int Q1_zd -5 0 2623(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2624(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2626(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2627(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2628(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2629(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2630(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2631(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2632(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2633(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 2614(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
V 000050 55 7316          1463572034050 Structure
(_unit VHDL (sender_slice_21 0 2769(structure 0 2804))
	(_version vc6)
	(_time 1463572034051 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d0d1d682d587d1c68785c58b83d586d7d3d683d6d9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034034)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2824(_ent (_in))))
				(_port (_int D1 -5 0 2824(_ent (_in))))
				(_port (_int SD -5 0 2824(_ent (_in))))
				(_port (_int SP -5 0 2825(_ent (_in))))
				(_port (_int CK -5 0 2825(_ent (_in))))
				(_port (_int LSR -5 0 2825(_ent (_in))))
				(_port (_int Q -5 0 2826(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2829(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2821(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i13 0 2832(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2835(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2837(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i14 0 2839(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2844
		(_object
			(_prcs
				(line__2846(_arch 0 0 2846(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2847(_arch 1 0 2847(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2848(_arch 2 0 2848(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2849(_arch 3 0 2849(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2853
		(_object
			(_prcs
				(line__2855(_arch 4 0 2855(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2856(_arch 5 0 2856(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2857(_arch 6 0 2857(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2858(_arch 7 0 2858(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2772 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2773 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2774 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2775(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2775(_ent gms(_string \"sender_SLICE_21"\))))
		(_gen (_int tipd_M1 -3 0 2777(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2778(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2779(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2780(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2782(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2784 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2785 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2786 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2787 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2788 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2789 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2792 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2793 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2794 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2795 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2797(_ent(_in))))
		(_port (_int M0 -5 0 2797(_ent(_in))))
		(_port (_int CE -5 0 2797(_ent(_in))))
		(_port (_int CLK -5 0 2798(_ent(_in))))
		(_port (_int Q0 -5 0 2798(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2798(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2807(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2808(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2809(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2810(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2811(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2812(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2813(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2814(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2815(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2816(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2818(_arch(_uni))))
		(_sig (_int GNDI -5 0 2819(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2862(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2863(_prcs 0)))
		(_var (_int Q1_zd -5 0 2864(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2865(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2867(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2868(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2869(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2870(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2871(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2872(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2873(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2874(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2861(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7316          1463572034067 Structure
(_unit VHDL (sender_slice_22 0 2976(structure 0 3011))
	(_version vc6)
	(_time 1463572034068 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code dfded98d8c88dec9888aca848cda89d8dcd98cd9d6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034065)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 3031(_ent (_in))))
				(_port (_int D1 -5 0 3031(_ent (_in))))
				(_port (_int SD -5 0 3031(_ent (_in))))
				(_port (_int SP -5 0 3032(_ent (_in))))
				(_port (_int CK -5 0 3032(_ent (_in))))
				(_port (_int LSR -5 0 3032(_ent (_in))))
				(_port (_int Q -5 0 3033(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3036(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3028(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i15 0 3039(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 3042(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 3044(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i16 0 3046(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 3051
		(_object
			(_prcs
				(line__3053(_arch 0 0 3053(_procedure_call (_trgt(6))(_sens(0)))))
				(line__3054(_arch 1 0 3054(_procedure_call (_trgt(8))(_sens(1)))))
				(line__3055(_arch 2 0 3055(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3056(_arch 3 0 3056(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 3060
		(_object
			(_prcs
				(line__3062(_arch 4 0 3062(_procedure_call (_trgt(7))(_sens(6)))))
				(line__3063(_arch 5 0 3063(_procedure_call (_trgt(9))(_sens(8)))))
				(line__3064(_arch 6 0 3064(_procedure_call (_trgt(11))(_sens(10)))))
				(line__3065(_arch 7 0 3065(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2979 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2980 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2981 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2982(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2982(_ent gms(_string \"sender_SLICE_22"\))))
		(_gen (_int tipd_M1 -3 0 2984(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2985(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2986(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2989(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2991 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2995 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2996 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2999 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3000 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3002 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 3004(_ent(_in))))
		(_port (_int M0 -5 0 3004(_ent(_in))))
		(_port (_int CE -5 0 3004(_ent(_in))))
		(_port (_int CLK -5 0 3005(_ent(_in))))
		(_port (_int Q0 -5 0 3005(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3005(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 3014(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 3015(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 3016(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 3017(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 3018(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 3019(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3020(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3021(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 3022(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3023(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3025(_arch(_uni))))
		(_sig (_int GNDI -5 0 3026(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3069(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3070(_prcs 0)))
		(_var (_int Q1_zd -5 0 3071(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3072(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 3074(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 3075(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 3076(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 3077(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 3078(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 3079(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3080(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3081(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 3068(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1122          1463572034083 Structure
(_unit VHDL (xo2iobuf 0 3183(structure 0 3190))
	(_version vc6)
	(_time 1463572034084 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code efeee2bcefbdb9f9e7e9a9b5bce8eae9e9e8e7e9b9)
	(_ent
		(_time 1463572034081)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3192(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3184(_ent(_in))))
		(_port (_int T -1 0 3184(_ent(_in))))
		(_port (_int PAD -1 0 3184(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3034          1463572034089 Structure
(_unit VHDL (lcd_bus_15_b 0 3202(structure 0 3219))
	(_version vc6)
	(_time 1463572034090 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code efefb9bcbab8bffabdeffdb4bbe8eceab9eceeecea)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034087)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3230(_ent (_in))))
				(_port (_int T -4 0 3230(_ent (_in))))
				(_port (_int PAD -4 0 3230(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3227(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 3233(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3235(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3239
		(_object
			(_prcs
				(line__3241(_arch 0 0 3241(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3205 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3206 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3207 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3208(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3208(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 3210(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 3211(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3213(_ent(_in))))
		(_port (_int lcdbus15 -4 0 3213(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3222(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 3223(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3225(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 3245(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 3246(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3244(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3034          1463572034099 Structure
(_unit VHDL (lcd_bus_11_b 0 3275(structure 0 3292))
	(_version vc6)
	(_time 1463572034100 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code fefea8aea8a9aeebacfeeca5aaf9fdfba8fdfffdff)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034097)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3303(_ent (_in))))
				(_port (_int T -4 0 3303(_ent (_in))))
				(_port (_int PAD -4 0 3303(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3300(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 3306(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3308(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3312
		(_object
			(_prcs
				(line__3314(_arch 0 0 3314(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3278 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3279 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3280 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3281(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3281(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 3283(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 3284(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3286(_ent(_in))))
		(_port (_int lcdbus11 -4 0 3286(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3295(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 3296(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3298(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 3318(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 3319(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3317(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3034          1463572034114 Structure
(_unit VHDL (lcd_bus_12_b 0 3348(structure 0 3365))
	(_version vc6)
	(_time 1463572034115 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 0e0e5b0858595e1b5c0e1c555a090d0b580d0f0d0c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034112)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3376(_ent (_in))))
				(_port (_int T -4 0 3376(_ent (_in))))
				(_port (_int PAD -4 0 3376(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3373(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 3379(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3381(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3385
		(_object
			(_prcs
				(line__3387(_arch 0 0 3387(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3351 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3352 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3353 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3354(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3354(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 3356(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 3357(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3359(_ent(_in))))
		(_port (_int lcdbus12 -4 0 3359(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3368(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 3369(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3371(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 3391(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 3392(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3390(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3034          1463572034130 Structure
(_unit VHDL (lcd_bus_13_b 0 3421(structure 0 3438))
	(_version vc6)
	(_time 1463572034131 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1e1e4b1948494e0b4c1e0c454a191d1b481d1f1d1d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034128)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3449(_ent (_in))))
				(_port (_int T -4 0 3449(_ent (_in))))
				(_port (_int PAD -4 0 3449(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3446(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 3452(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3454(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3458
		(_object
			(_prcs
				(line__3460(_arch 0 0 3460(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3424 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3425 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3426 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3427(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3427(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 3429(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 3430(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3432(_ent(_in))))
		(_port (_int lcdbus13 -4 0 3432(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3441(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 3442(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3444(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 3464(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 3465(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3463(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3034          1463572034145 Structure
(_unit VHDL (lcd_bus_14_b 0 3494(structure 0 3511))
	(_version vc6)
	(_time 1463572034146 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2d2d78297a7a7d387f2d3f76792a2e287b2e2c2e29)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034143)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3522(_ent (_in))))
				(_port (_int T -4 0 3522(_ent (_in))))
				(_port (_int PAD -4 0 3522(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3519(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 3525(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3527(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3531
		(_object
			(_prcs
				(line__3533(_arch 0 0 3533(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3497 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3498 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3499 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3500(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3500(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 3502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 3503(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3505(_ent(_in))))
		(_port (_int lcdbus14 -4 0 3505(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3514(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 3515(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3517(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 3537(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 3538(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3536(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3034          1463572034161 Structure
(_unit VHDL (lcd_bus_10_b 0 3567(structure 0 3584))
	(_version vc6)
	(_time 1463572034162 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3d3d68386a6a6d286f3d2f66693a3e386b3e3c3e3d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034159)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3595(_ent (_in))))
				(_port (_int T -4 0 3595(_ent (_in))))
				(_port (_int PAD -4 0 3595(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3592(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 3598(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3600(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3604
		(_object
			(_prcs
				(line__3606(_arch 0 0 3606(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3570 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3571 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3572 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3573(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3573(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 3575(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 3576(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3578(_ent(_in))))
		(_port (_int lcdbus10 -4 0 3578(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3587(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 3588(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3590(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 3610(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 3611(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3609(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463572034190 Structure
(_unit VHDL (lcd_bus_9_b 0 3640(structure 0 3657))
	(_version vc6)
	(_time 1463572034191 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5c5c095f0c0b0c490e5c4e07085b5f590a5f55590a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034175)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3668(_ent (_in))))
				(_port (_int T -4 0 3668(_ent (_in))))
				(_port (_int PAD -4 0 3668(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3665(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 3671(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3673(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3677
		(_object
			(_prcs
				(line__3679(_arch 0 0 3679(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3643 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3644 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3645 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3646(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3646(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 3648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 3649(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3651(_ent(_in))))
		(_port (_int lcdbus9 -4 0 3651(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3660(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 3661(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3663(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 3683(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 3684(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3682(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463572034206 Structure
(_unit VHDL (lcd_bus_8_b 0 3713(structure 0 3730))
	(_version vc6)
	(_time 1463572034207 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 6c6c396c3c3b3c793e6c7e37386b6f693a6f64693a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034194)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3741(_ent (_in))))
				(_port (_int T -4 0 3741(_ent (_in))))
				(_port (_int PAD -4 0 3741(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3738(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 3744(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3746(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3750
		(_object
			(_prcs
				(line__3752(_arch 0 0 3752(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3716 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3717 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3718 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3719(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3719(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 3721(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 3722(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3724(_ent(_in))))
		(_port (_int lcdbus8 -4 0 3724(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3733(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 3734(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3736(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 3756(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 3757(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3755(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463572034223 Structure
(_unit VHDL (lcd_bus_7_b 0 3786(structure 0 3803))
	(_version vc6)
	(_time 1463572034224 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7b7b2e7a2a2c2b6e297b69202f7c787e2d787c7e2d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034221)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3814(_ent (_in))))
				(_port (_int T -4 0 3814(_ent (_in))))
				(_port (_int PAD -4 0 3814(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3811(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 3817(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3819(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3823
		(_object
			(_prcs
				(line__3825(_arch 0 0 3825(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3789 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3790 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3792(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3792(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 3794(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 3795(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3797(_ent(_in))))
		(_port (_int lcdbus7 -4 0 3797(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3806(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 3807(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3809(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 3829(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 3830(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3828(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463572034239 Structure
(_unit VHDL (lcd_bus_6_b 0 3859(structure 0 3876))
	(_version vc6)
	(_time 1463572034240 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8b8bde85dadcdb9ed98b99d0df8c888edd888d8edd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034237)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3887(_ent (_in))))
				(_port (_int T -4 0 3887(_ent (_in))))
				(_port (_int PAD -4 0 3887(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3884(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 3890(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3892(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3896
		(_object
			(_prcs
				(line__3898(_arch 0 0 3898(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3862 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3863 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3865(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3865(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 3867(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 3868(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3870(_ent(_in))))
		(_port (_int lcdbus6 -4 0 3870(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3879(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 3880(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3882(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 3902(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 3903(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3901(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463572034440 Structure
(_unit VHDL (lcd_bus_5_b 0 3932(structure 0 3949))
	(_version vc6)
	(_time 1463572034441 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 56560255530106430456440d025155530055535300)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034424)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3960(_ent (_in))))
				(_port (_int T -4 0 3960(_ent (_in))))
				(_port (_int PAD -4 0 3960(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3957(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 3963(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3965(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3969
		(_object
			(_prcs
				(line__3971(_arch 0 0 3971(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3935 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3936 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3938(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3938(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 3940(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 3941(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3943(_ent(_in))))
		(_port (_int lcdbus5 -4 0 3943(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3952(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 3953(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3955(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 3975(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 3976(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3974(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463572034487 Structure
(_unit VHDL (lcd_bus_4_b 0 4005(structure 0 4022))
	(_version vc6)
	(_time 1463572034488 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8484d08a83d3d491d68496dfd0838781d2878081d2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034455)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4033(_ent (_in))))
				(_port (_int T -4 0 4033(_ent (_in))))
				(_port (_int PAD -4 0 4033(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4030(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 4036(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4038(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4042
		(_object
			(_prcs
				(line__4044(_arch 0 0 4044(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4008 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4009 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4011(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4011(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4013(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 4014(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4016(_ent(_in))))
		(_port (_int lcdbus4 -4 0 4016(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4025(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 4026(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4028(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 4048(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 4049(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4047(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463572034504 Structure
(_unit VHDL (lcd_bus_3_b 0 4078(structure 0 4095))
	(_version vc6)
	(_time 1463572034505 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9494c09b93c3c481c69486cfc0939791c2979791c2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034502)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4106(_ent (_in))))
				(_port (_int T -4 0 4106(_ent (_in))))
				(_port (_int PAD -4 0 4106(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4103(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 4109(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4111(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4115
		(_object
			(_prcs
				(line__4117(_arch 0 0 4117(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4081 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4082 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4084(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4084(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4086(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 4087(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4089(_ent(_in))))
		(_port (_int lcdbus3 -4 0 4089(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4098(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 4099(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4101(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 4121(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 4122(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4120(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463572034510 Structure
(_unit VHDL (lcd_bus_2_b 0 4151(structure 0 4168))
	(_version vc6)
	(_time 1463572034511 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9494c09b93c3c481c69486cfc0939791c2979691c2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034508)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4179(_ent (_in))))
				(_port (_int T -4 0 4179(_ent (_in))))
				(_port (_int PAD -4 0 4179(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4176(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 4182(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4184(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4188
		(_object
			(_prcs
				(line__4190(_arch 0 0 4190(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4154 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4155 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4157(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4157(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 4159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 4160(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4162(_ent(_in))))
		(_port (_int lcdbus2 -4 0 4162(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4171(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 4172(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4174(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 4194(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 4195(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4193(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463572034520 Structure
(_unit VHDL (lcd_bus_1_b 0 4224(structure 0 4241))
	(_version vc6)
	(_time 1463572034521 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code a4a4f0f3a3f3f4b1f6a4b6fff0a3a7a1f2a7a5a1f2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034518)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4252(_ent (_in))))
				(_port (_int T -4 0 4252(_ent (_in))))
				(_port (_int PAD -4 0 4252(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4249(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 4255(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4257(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4261
		(_object
			(_prcs
				(line__4263(_arch 0 0 4263(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4227 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4228 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4230(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4230(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 4232(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 4233(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4235(_ent(_in))))
		(_port (_int lcdbus1 -4 0 4235(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4244(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 4245(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4247(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 4267(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 4268(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4266(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463572034535 Structure
(_unit VHDL (lcd_bus_0_b 0 4297(structure 0 4314))
	(_version vc6)
	(_time 1463572034536 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b3b3e7e7b3e4e3a6e1b3a1e8e7b4b0b6e5b0b3b6e5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034533)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4325(_ent (_in))))
				(_port (_int T -4 0 4325(_ent (_in))))
				(_port (_int PAD -4 0 4325(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4322(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 4328(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4330(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4334
		(_object
			(_prcs
				(line__4336(_arch 0 0 4336(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4300 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4301 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4303(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4303(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 4305(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 4306(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4308(_ent(_in))))
		(_port (_int lcdbus0 -4 0 4308(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4317(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 4318(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4320(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 4340(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 4341(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4339(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463572034541 Structure
(_unit VHDL (lcd_writeb 0 4370(structure 0 4387))
	(_version vc6)
	(_time 1463572034542 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code c3c39796c39493d691c2d49890c5cac4c7c5c6c5c1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034539)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4398(_ent (_in))))
				(_port (_int T -4 0 4398(_ent (_in))))
				(_port (_int PAD -4 0 4398(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4395(_ent (_out))))
			)
		)
	)
	(_inst lcd_write_pad 0 4401(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwrite_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4403(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4407
		(_object
			(_prcs
				(line__4409(_arch 0 0 4409(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4373 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4374 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4376(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4376(_ent(_string \"lcd_writeB"\))))
		(_gen (_int tipd_PADDO -3 0 4378(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwrite -3 0 4379(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4381(_ent(_in))))
		(_port (_int lcdwrite -4 0 4381(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4390(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwrite_out -4 0 4391(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4393(_arch(_uni))))
		(_var (_int lcdwrite_zd -4 0 4413(_prcs 0((i 1)))))
		(_var (_int lcdwrite_GlitchData -6 0 4414(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4412(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 1702127986)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463572034547 Structure
(_unit VHDL (lcd_resetb 0 4443(structure 0 4460))
	(_version vc6)
	(_time 1463572034548 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d2d28680d38582c780d3c08886d5d1d4d7d5d6d4d0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034545)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4471(_ent (_in))))
				(_port (_int T -4 0 4471(_ent (_in))))
				(_port (_int PAD -4 0 4471(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4468(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 4474(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4476(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4480
		(_object
			(_prcs
				(line__4482(_arch 0 0 4482(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4446 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4447 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4449(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4449(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 4451(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 4452(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4454(_ent(_in))))
		(_port (_int lcdreset -4 0 4454(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4463(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 4464(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4466(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 4486(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 4487(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4485(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2996          1463572034597 Structure
(_unit VHDL (lcd_rsb 0 4516(structure 0 4533))
	(_version vc6)
	(_time 1463572034598 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 11114a16134641044310034a431713174217121715)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034595)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4544(_ent (_in))))
				(_port (_int T -4 0 4544(_ent (_in))))
				(_port (_int PAD -4 0 4544(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4541(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 4547(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4549(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4553
		(_object
			(_prcs
				(line__4555(_arch 0 0 4555(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4519 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4520 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4522(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4522(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4524(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4525(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4527(_ent(_in))))
		(_port (_int lcdrs -4 0 4527(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4536(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 4537(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4539(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 4559(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 4560(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4558(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2989          1463572034608 Structure
(_unit VHDL (busyb 0 4589(structure 0 4606))
	(_version vc6)
	(_time 1463572034609 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 11111b17154746061c11034b421614161216181713)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034606)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4617(_ent (_in))))
				(_port (_int T -4 0 4617(_ent (_in))))
				(_port (_int PAD -4 0 4617(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4614(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 4620(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4622(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4626
		(_object
			(_prcs
				(line__4628(_arch 0 0 4628(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4592 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4593 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4595(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4595(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 4597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 4598(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4600(_ent(_in))))
		(_port (_int busyS -4 0 4600(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4609(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 4610(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4612(_arch(_uni))))
		(_var (_int busyS_zd -4 0 4632(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 4633(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4631(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1004          1463572034618 Structure
(_unit VHDL (xo2iobuf0012 0 4662(structure 0 4669))
	(_version vc6)
	(_time 1463572034619 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 20212024767276362826667a732725262623202320)
	(_ent
		(_time 1463572034616)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 4671(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 4663(_ent(_out))))
		(_port (_int PAD -1 0 4663(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3352          1463572034626 Structure
(_unit VHDL (clkb 0 4681(structure 0 4701))
	(_version vc6)
	(_time 1463572034627 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 20202b24737726362727337a222672262226232673)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034624)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4708(_ent (_out))))
				(_port (_int PAD -5 0 4708(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 4711(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4715
		(_object
			(_prcs
				(line__4717(_arch 0 0 4717(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4684 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4685 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4686 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4687(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4687(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 4689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 4690(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 4691 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 4692 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 4693 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4695(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 4695(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4704(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 4705(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4721(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4722(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 4724(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 4725(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4720(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3352          1463572034721 Structure
(_unit VHDL (rstb 0 4765(structure 0 4785))
	(_version vc6)
	(_time 1463572034722 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8e8f8481d8d8de9889889cd5dc898a888c898c898d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034716)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4792(_ent (_out))))
				(_port (_int PAD -5 0 4792(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 4795(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4799
		(_object
			(_prcs
				(line__4801(_arch 0 0 4801(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4768 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4769 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4770 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4771(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4771(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 4773(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 4774(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 4775 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 4776 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 4777 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4779(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 4779(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4788(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 4789(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4805(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4806(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 4808(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 4809(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4804(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3335          1463572034739 Structure
(_unit VHDL (gob 0 4849(structure 0 4869))
	(_version vc6)
	(_time 1463572034740 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9d9d92929fcacb8b9f9adbc7ce9b9a9bcb9b9f9b9a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034737)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4876(_ent (_out))))
				(_port (_int PAD -5 0 4876(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 4879(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4883
		(_object
			(_prcs
				(line__4885(_arch 0 0 4885(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4852 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4853 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4854 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4855(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4855(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 4857(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 4858(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 4859 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 4860 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 4861 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4863(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 4863(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4872(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 4873(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4889(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4890(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 4892(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 4893(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4888(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3520          1463572034774 Structure
(_unit VHDL (data1command0b 0 4933(structure 0 4953))
	(_version vc6)
	(_time 1463572034775 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code bcbcb0e8eeeaecaab8beade6eebaeabae8bae8babd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034770)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4960(_ent (_out))))
				(_port (_int PAD -5 0 4960(_ent (_in))))
			)
		)
	)
	(_inst data1Command0_pad 0 4963(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(data1Command0S_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4967
		(_object
			(_prcs
				(line__4969(_arch 0 0 4969(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4936 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4937 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4938 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4939(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4939(_ent(_string \"data1Command0B"\))))
		(_gen (_int tipd_data1Command0S -3 0 4941(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_data1Command0S_PADDI -3 0 4942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_data1Command0S -4 0 4943 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_data1Command0S_posedge -4 0 4944 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_data1Command0S_negedge -4 0 4945 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4947(_ent(_out)(_param_out))))
		(_port (_int data1Command0S -5 0 4947(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4956(_arch(_uni((i 1))))))
		(_sig (_int data1Command0S_ipd -5 0 4957(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4973(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4974(_prcs 0)))
		(_var (_int tviol_data1Command0S_data1Command0S -8 0 4976(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_data1Command0S -9 0 4977(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4972(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 1836008241 1684955501 21296)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463572034792 Structure
(_unit VHDL (payload_15_b 0 5017(structure 0 5037))
	(_version vc6)
	(_time 1463572034793 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code cccdc4999e9a91da9acb8a969ccac8c99acfcdcfc9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034788)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5044(_ent (_out))))
				(_port (_int PAD -5 0 5044(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_15 0 5047(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload15_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5051
		(_object
			(_prcs
				(line__5053(_arch 0 0 5053(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5020 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5021 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5022 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5023(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5023(_ent(_string \"payload_15_B"\))))
		(_gen (_int tipd_payload15 -3 0 5025(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload15_PADDI -3 0 5026(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload15 -4 0 5027 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_posedge -4 0 5028 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_negedge -4 0 5029 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5031(_ent(_out)(_param_out))))
		(_port (_int payload15 -5 0 5031(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5040(_arch(_uni((i 1))))))
		(_sig (_int payload15_ipd -5 0 5041(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5057(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5058(_prcs 0)))
		(_var (_int tviol_payload15_payload15 -8 0 5060(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload15 -9 0 5061(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5056(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 53)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463572034810 Structure
(_unit VHDL (payload_14_b 0 5101(structure 0 5121))
	(_version vc6)
	(_time 1463572034811 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code dcddd48e8e8a81ca8adb9a868cdad8d98adfdddfd8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034807)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5128(_ent (_out))))
				(_port (_int PAD -5 0 5128(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_14 0 5131(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload14_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5135
		(_object
			(_prcs
				(line__5137(_arch 0 0 5137(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5104 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5105 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5106 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5107(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5107(_ent(_string \"payload_14_B"\))))
		(_gen (_int tipd_payload14 -3 0 5109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload14_PADDI -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload14 -4 0 5111 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_posedge -4 0 5112 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_negedge -4 0 5113 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5115(_ent(_out)(_param_out))))
		(_port (_int payload14 -5 0 5115(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5124(_arch(_uni((i 1))))))
		(_sig (_int payload14_ipd -5 0 5125(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5141(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5142(_prcs 0)))
		(_var (_int tviol_payload14_payload14 -8 0 5144(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload14 -9 0 5145(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5140(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 52)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463572034825 Structure
(_unit VHDL (payload_13_b 0 5185(structure 0 5205))
	(_version vc6)
	(_time 1463572034826 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code ebeae3b8b8bdb6fdbdecadb1bbedefeebde8eae8e8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034822)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5212(_ent (_out))))
				(_port (_int PAD -5 0 5212(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_13 0 5215(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload13_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5219
		(_object
			(_prcs
				(line__5221(_arch 0 0 5221(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5188 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5189 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5190 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5191(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5191(_ent(_string \"payload_13_B"\))))
		(_gen (_int tipd_payload13 -3 0 5193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload13_PADDI -3 0 5194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload13 -4 0 5195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_posedge -4 0 5196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_negedge -4 0 5197 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5199(_ent(_out)(_param_out))))
		(_port (_int payload13 -5 0 5199(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5208(_arch(_uni((i 1))))))
		(_sig (_int payload13_ipd -5 0 5209(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5225(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5226(_prcs 0)))
		(_var (_int tviol_payload13_payload13 -8 0 5228(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload13 -9 0 5229(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5224(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 51)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463572034858 Structure
(_unit VHDL (payload_12_b 0 5269(structure 0 5289))
	(_version vc6)
	(_time 1463572034859 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 0a0b030c5a5c571c5c0d4c505a0c0e0f5c090b0908)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034841)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5296(_ent (_out))))
				(_port (_int PAD -5 0 5296(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_12 0 5299(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload12_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5303
		(_object
			(_prcs
				(line__5305(_arch 0 0 5305(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5272 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5273 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5274 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5275(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5275(_ent(_string \"payload_12_B"\))))
		(_gen (_int tipd_payload12 -3 0 5277(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload12_PADDI -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload12 -4 0 5279 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_posedge -4 0 5280 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_negedge -4 0 5281 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5283(_ent(_out)(_param_out))))
		(_port (_int payload12 -5 0 5283(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5292(_arch(_uni((i 1))))))
		(_sig (_int payload12_ipd -5 0 5293(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5309(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5310(_prcs 0)))
		(_var (_int tviol_payload12_payload12 -8 0 5312(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload12 -9 0 5313(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5308(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 50)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463572034871 Structure
(_unit VHDL (payload_11_b 0 5353(structure 0 5373))
	(_version vc6)
	(_time 1463572034872 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1a1b131d4a4c470c4c1d5c404a1c1e1f4c191b191b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034869)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5380(_ent (_out))))
				(_port (_int PAD -5 0 5380(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_11 0 5383(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload11_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5387
		(_object
			(_prcs
				(line__5389(_arch 0 0 5389(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5356 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5357 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5358 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5359(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5359(_ent(_string \"payload_11_B"\))))
		(_gen (_int tipd_payload11 -3 0 5361(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload11_PADDI -3 0 5362(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload11 -4 0 5363 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_posedge -4 0 5364 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_negedge -4 0 5365 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5367(_ent(_out)(_param_out))))
		(_port (_int payload11 -5 0 5367(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5376(_arch(_uni((i 1))))))
		(_sig (_int payload11_ipd -5 0 5377(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5393(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5394(_prcs 0)))
		(_var (_int tviol_payload11_payload11 -8 0 5396(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload11 -9 0 5397(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5392(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 49)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463572034883 Structure
(_unit VHDL (payload_10_b 0 5437(structure 0 5457))
	(_version vc6)
	(_time 1463572034884 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2a2b232e7a7c773c7c2d6c707a2c2e2f7c292b292a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034881)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5464(_ent (_out))))
				(_port (_int PAD -5 0 5464(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_10 0 5467(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload10_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5471
		(_object
			(_prcs
				(line__5473(_arch 0 0 5473(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5440 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5441 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5442 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5443(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5443(_ent(_string \"payload_10_B"\))))
		(_gen (_int tipd_payload10 -3 0 5445(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload10_PADDI -3 0 5446(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload10 -4 0 5447 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_posedge -4 0 5448 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_negedge -4 0 5449 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5451(_ent(_out)(_param_out))))
		(_port (_int payload10 -5 0 5451(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5460(_arch(_uni((i 1))))))
		(_sig (_int payload10_ipd -5 0 5461(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5477(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5478(_prcs 0)))
		(_var (_int tviol_payload10_payload10 -8 0 5480(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload10 -9 0 5481(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5476(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 48)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463572034893 Structure
(_unit VHDL (payload_9_b 0 5521(structure 0 5541))
	(_version vc6)
	(_time 1463572034894 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3938303c316f642f6f3e7f63693f3d3c6f3a303c6f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034891)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5548(_ent (_out))))
				(_port (_int PAD -5 0 5548(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_9 0 5551(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload9_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5555
		(_object
			(_prcs
				(line__5557(_arch 0 0 5557(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5524 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5525 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5526 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5527(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5527(_ent(_string \"payload_9_B"\))))
		(_gen (_int tipd_payload9 -3 0 5529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload9_PADDI -3 0 5530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload9 -4 0 5531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_posedge -4 0 5532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_negedge -4 0 5533 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5535(_ent(_out)(_param_out))))
		(_port (_int payload9 -5 0 5535(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5544(_arch(_uni((i 1))))))
		(_sig (_int payload9_ipd -5 0 5545(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5561(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5562(_prcs 0)))
		(_var (_int tviol_payload9_payload9 -8 0 5564(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload9 -9 0 5565(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5560(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 962879855)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463572034907 Structure
(_unit VHDL (payload_8_b 0 5605(structure 0 5625))
	(_version vc6)
	(_time 1463572034908 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3938303c316f642f6f3e7f63693f3d3c6f3a313c6f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034905)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5632(_ent (_out))))
				(_port (_int PAD -5 0 5632(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_8 0 5635(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload8_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5639
		(_object
			(_prcs
				(line__5641(_arch 0 0 5641(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5608 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5609 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5610 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5611(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5611(_ent(_string \"payload_8_B"\))))
		(_gen (_int tipd_payload8 -3 0 5613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload8_PADDI -3 0 5614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload8 -4 0 5615 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_posedge -4 0 5616 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_negedge -4 0 5617 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5619(_ent(_out)(_param_out))))
		(_port (_int payload8 -5 0 5619(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5628(_arch(_uni((i 1))))))
		(_sig (_int payload8_ipd -5 0 5629(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5645(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5646(_prcs 0)))
		(_var (_int tviol_payload8_payload8 -8 0 5648(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload8 -9 0 5649(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5644(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 946102639)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463572034916 Structure
(_unit VHDL (payload_7_b 0 5689(structure 0 5709))
	(_version vc6)
	(_time 1463572034917 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4948404b411f145f1f4e0f13194f4d4c1f4a4e4c1f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034914)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5716(_ent (_out))))
				(_port (_int PAD -5 0 5716(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_7 0 5719(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload7_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5723
		(_object
			(_prcs
				(line__5725(_arch 0 0 5725(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5692 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5693 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5694 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5695(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5695(_ent(_string \"payload_7_B"\))))
		(_gen (_int tipd_payload7 -3 0 5697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload7_PADDI -3 0 5698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload7 -4 0 5699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_posedge -4 0 5700 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_negedge -4 0 5701 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5703(_ent(_out)(_param_out))))
		(_port (_int payload7 -5 0 5703(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5712(_arch(_uni((i 1))))))
		(_sig (_int payload7_ipd -5 0 5713(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5729(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5730(_prcs 0)))
		(_var (_int tviol_payload7_payload7 -8 0 5732(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload7 -9 0 5733(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5728(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 929325423)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463572034925 Structure
(_unit VHDL (payload_6_b 0 5773(structure 0 5793))
	(_version vc6)
	(_time 1463572034926 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5859515b510e054e0e5f1e02085e5c5d0e5b5e5d0e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034923)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5800(_ent (_out))))
				(_port (_int PAD -5 0 5800(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_6 0 5803(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload6_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5807
		(_object
			(_prcs
				(line__5809(_arch 0 0 5809(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5776 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5777 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5778 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5779(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5779(_ent(_string \"payload_6_B"\))))
		(_gen (_int tipd_payload6 -3 0 5781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload6_PADDI -3 0 5782(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload6 -4 0 5783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_posedge -4 0 5784 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_negedge -4 0 5785 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5787(_ent(_out)(_param_out))))
		(_port (_int payload6 -5 0 5787(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5796(_arch(_uni((i 1))))))
		(_sig (_int payload6_ipd -5 0 5797(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5813(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5814(_prcs 0)))
		(_var (_int tviol_payload6_payload6 -8 0 5816(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload6 -9 0 5817(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5812(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 912548207)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463572034935 Structure
(_unit VHDL (payload_5_b 0 5857(structure 0 5877))
	(_version vc6)
	(_time 1463572034936 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5859515b510e054e0e5f1e02085e5c5d0e5b5d5d0e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034933)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5884(_ent (_out))))
				(_port (_int PAD -5 0 5884(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_5 0 5887(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload5_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5891
		(_object
			(_prcs
				(line__5893(_arch 0 0 5893(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5860 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5861 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5862 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5863(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5863(_ent(_string \"payload_5_B"\))))
		(_gen (_int tipd_payload5 -3 0 5865(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload5_PADDI -3 0 5866(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload5 -4 0 5867 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_posedge -4 0 5868 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_negedge -4 0 5869 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5871(_ent(_out)(_param_out))))
		(_port (_int payload5 -5 0 5871(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5880(_arch(_uni((i 1))))))
		(_sig (_int payload5_ipd -5 0 5881(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5897(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5898(_prcs 0)))
		(_var (_int tviol_payload5_payload5 -8 0 5900(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload5 -9 0 5901(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5896(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 895770991)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463572034944 Structure
(_unit VHDL (payload_4_b 0 5941(structure 0 5961))
	(_version vc6)
	(_time 1463572034945 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 68696168613e357e3e6f2e32386e6c6d3e6b6c6d3e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034942)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5968(_ent (_out))))
				(_port (_int PAD -5 0 5968(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_4 0 5971(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload4_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5975
		(_object
			(_prcs
				(line__5977(_arch 0 0 5977(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5944 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5945 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5946 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5947(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5947(_ent(_string \"payload_4_B"\))))
		(_gen (_int tipd_payload4 -3 0 5949(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload4_PADDI -3 0 5950(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload4 -4 0 5951 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_posedge -4 0 5952 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_negedge -4 0 5953 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5955(_ent(_out)(_param_out))))
		(_port (_int payload4 -5 0 5955(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5964(_arch(_uni((i 1))))))
		(_sig (_int payload4_ipd -5 0 5965(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5981(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5982(_prcs 0)))
		(_var (_int tviol_payload4_payload4 -8 0 5984(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload4 -9 0 5985(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5980(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 878993775)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463572034954 Structure
(_unit VHDL (payload_3_b 0 6025(structure 0 6045))
	(_version vc6)
	(_time 1463572034955 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 78797179712e256e2e7f3e22287e7c7d2e7b7b7d2e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034952)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6052(_ent (_out))))
				(_port (_int PAD -5 0 6052(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_3 0 6055(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload3_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6059
		(_object
			(_prcs
				(line__6061(_arch 0 0 6061(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6028 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6029 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6030 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6031(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6031(_ent(_string \"payload_3_B"\))))
		(_gen (_int tipd_payload3 -3 0 6033(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload3_PADDI -3 0 6034(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload3 -4 0 6035 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_posedge -4 0 6036 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_negedge -4 0 6037 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6039(_ent(_out)(_param_out))))
		(_port (_int payload3 -5 0 6039(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6048(_arch(_uni((i 1))))))
		(_sig (_int payload3_ipd -5 0 6049(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6065(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6066(_prcs 0)))
		(_var (_int tviol_payload3_payload3 -8 0 6068(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload3 -9 0 6069(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6064(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 862216559)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463572034964 Structure
(_unit VHDL (payload_2_b 0 6109(structure 0 6129))
	(_version vc6)
	(_time 1463572034965 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 78797179712e256e2e7f3e22287e7c7d2e7b7a7d2e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034962)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6136(_ent (_out))))
				(_port (_int PAD -5 0 6136(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_2 0 6139(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload2_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6143
		(_object
			(_prcs
				(line__6145(_arch 0 0 6145(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6112 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6113 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6114 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6115(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6115(_ent(_string \"payload_2_B"\))))
		(_gen (_int tipd_payload2 -3 0 6117(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload2_PADDI -3 0 6118(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload2 -4 0 6119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_posedge -4 0 6120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_negedge -4 0 6121 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6123(_ent(_out)(_param_out))))
		(_port (_int payload2 -5 0 6123(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6132(_arch(_uni((i 1))))))
		(_sig (_int payload2_ipd -5 0 6133(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6149(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6150(_prcs 0)))
		(_var (_int tviol_payload2_payload2 -8 0 6152(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload2 -9 0 6153(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6148(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 845439343)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463572034988 Structure
(_unit VHDL (payload_1_b 0 6193(structure 0 6213))
	(_version vc6)
	(_time 1463572034989 2016.05.18 13:47:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 97969e9891c1ca81c190d1cdc7919392c1949692c1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034986)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6220(_ent (_out))))
				(_port (_int PAD -5 0 6220(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_1 0 6223(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload1_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6227
		(_object
			(_prcs
				(line__6229(_arch 0 0 6229(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6196 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6197 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6198 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6199(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6199(_ent(_string \"payload_1_B"\))))
		(_gen (_int tipd_payload1 -3 0 6201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload1_PADDI -3 0 6202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload1 -4 0 6203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_posedge -4 0 6204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_negedge -4 0 6205 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6207(_ent(_out)(_param_out))))
		(_port (_int payload1 -5 0 6207(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6216(_arch(_uni((i 1))))))
		(_sig (_int payload1_ipd -5 0 6217(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6233(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6234(_prcs 0)))
		(_var (_int tviol_payload1_payload1 -8 0 6236(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload1 -9 0 6237(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6232(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463572035009 Structure
(_unit VHDL (payload_0_b 0 6277(structure 0 6297))
	(_version vc6)
	(_time 1463572035010 2016.05.18 13:47:15)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code a6a7aff1a1f0fbb0f0a1e0fcf6a0a2a3f0a5a6a3f0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572035005)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6304(_ent (_out))))
				(_port (_int PAD -5 0 6304(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_0 0 6307(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload0_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6311
		(_object
			(_prcs
				(line__6313(_arch 0 0 6313(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6280 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6281 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6282 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6283(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6283(_ent(_string \"payload_0_B"\))))
		(_gen (_int tipd_payload0 -3 0 6285(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload0_PADDI -3 0 6286(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload0 -4 0 6287 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_posedge -4 0 6288 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_negedge -4 0 6289 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6291(_ent(_out)(_param_out))))
		(_port (_int payload0 -5 0 6291(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6300(_arch(_uni((i 1))))))
		(_sig (_int payload0_ipd -5 0 6301(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6317(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6318(_prcs 0)))
		(_var (_int tviol_payload0_payload0 -8 0 6320(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload0 -9 0 6321(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6316(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 811884911)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1283          1463572035022 Structure
(_unit VHDL (gsr5mode 0 6361(structure 0 6368))
	(_version vc6)
	(_time 1463572035023 2016.05.18 13:47:15)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code b6b6b8e3b3e0e0a5b2b3f2ecb1b0b2b0b3b0b1b1b5)
	(_ent
		(_time 1463572035019)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 6371(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 6373(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 6362(_ent(_in))))
		(_sig (_int GSRMODE -1 0 6369(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1804          1463572035031 Structure
(_unit VHDL (gsr_instb 0 6383(structure 0 6399))
	(_version vc6)
	(_time 1463572035032 2016.05.18 13:47:15)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b6b6b8e3b3e0e0a3e3b4afecb2b1b5b1b2b0b4b0b1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572035029)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 6405(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 6408(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 6412
		(_object
			(_prcs
				(line__6414(_arch 0 0 6414(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6386 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6387 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 6388 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 6389(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6389(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 6391(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 6393(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 6402(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 6417(_prcs (_simple)(_sens(1)))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 26686         1463572035060 Structure
(_unit VHDL (lcd_wrapper 0 6438(structure 0 6449))
	(_version vc6)
	(_time 1463572035061 2016.05.18 13:47:15)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code d5d58f87d38285c083d3dbd7c78f85d2d5d2d5d3d0d2d7)
	(_ent
		(_time 1463572035038)
	)
	(_comp
		(sender_SLICE_0
			(_object
				(_port (_int D0 -1 0 6505(_ent (_in))))
				(_port (_int DI0 -1 0 6505(_ent (_in))))
				(_port (_int CE -1 0 6505(_ent (_in))))
				(_port (_int CLK -1 0 6506(_ent (_in))))
				(_port (_int F0 -1 0 6506(_ent (_out))))
				(_port (_int Q0 -1 0 6506(_ent (_out))))
			)
		)
		(sender_SLICE_2
			(_object
				(_port (_int M1 -1 0 6509(_ent (_in))))
				(_port (_int M0 -1 0 6509(_ent (_in))))
				(_port (_int CE -1 0 6509(_ent (_in))))
				(_port (_int CLK -1 0 6510(_ent (_in))))
				(_port (_int Q0 -1 0 6510(_ent (_out))))
				(_port (_int Q1 -1 0 6510(_ent (_out))))
			)
		)
		(sender_SLICE_3
			(_object
				(_port (_int M1 -1 0 6513(_ent (_in))))
				(_port (_int M0 -1 0 6513(_ent (_in))))
				(_port (_int CE -1 0 6513(_ent (_in))))
				(_port (_int CLK -1 0 6514(_ent (_in))))
				(_port (_int Q0 -1 0 6514(_ent (_out))))
				(_port (_int Q1 -1 0 6514(_ent (_out))))
			)
		)
		(sender_SLICE_4
			(_object
				(_port (_int M1 -1 0 6517(_ent (_in))))
				(_port (_int M0 -1 0 6517(_ent (_in))))
				(_port (_int CE -1 0 6517(_ent (_in))))
				(_port (_int CLK -1 0 6518(_ent (_in))))
				(_port (_int Q0 -1 0 6518(_ent (_out))))
				(_port (_int Q1 -1 0 6518(_ent (_out))))
			)
		)
		(sender_SLICE_5
			(_object
				(_port (_int M1 -1 0 6521(_ent (_in))))
				(_port (_int M0 -1 0 6521(_ent (_in))))
				(_port (_int CE -1 0 6521(_ent (_in))))
				(_port (_int CLK -1 0 6522(_ent (_in))))
				(_port (_int Q0 -1 0 6522(_ent (_out))))
				(_port (_int Q1 -1 0 6522(_ent (_out))))
			)
		)
		(sender_SLICE_9
			(_object
				(_port (_int M0 -1 0 6525(_ent (_in))))
				(_port (_int CE -1 0 6525(_ent (_in))))
				(_port (_int CLK -1 0 6525(_ent (_in))))
				(_port (_int Q0 -1 0 6526(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D0 -1 0 6529(_ent (_in))))
				(_port (_int B0 -1 0 6529(_ent (_in))))
				(_port (_int DI0 -1 0 6529(_ent (_in))))
				(_port (_int CE -1 0 6530(_ent (_in))))
				(_port (_int CLK -1 0 6530(_ent (_in))))
				(_port (_int F0 -1 0 6530(_ent (_out))))
				(_port (_int Q0 -1 0 6531(_ent (_out))))
				(_port (_int F1 -1 0 6531(_ent (_out))))
			)
		)
		(sender_SLICE_11
			(_object
				(_port (_int D1 -1 0 6534(_ent (_in))))
				(_port (_int C1 -1 0 6534(_ent (_in))))
				(_port (_int B1 -1 0 6534(_ent (_in))))
				(_port (_int A1 -1 0 6535(_ent (_in))))
				(_port (_int D0 -1 0 6535(_ent (_in))))
				(_port (_int C0 -1 0 6535(_ent (_in))))
				(_port (_int B0 -1 0 6536(_ent (_in))))
				(_port (_int A0 -1 0 6536(_ent (_in))))
				(_port (_int DI1 -1 0 6536(_ent (_in))))
				(_port (_int DI0 -1 0 6537(_ent (_in))))
				(_port (_int CLK -1 0 6537(_ent (_in))))
				(_port (_int F0 -1 0 6537(_ent (_out))))
				(_port (_int Q0 -1 0 6538(_ent (_out))))
				(_port (_int F1 -1 0 6538(_ent (_out))))
				(_port (_int Q1 -1 0 6538(_ent (_out))))
			)
		)
		(sender_SLICE_12
			(_object
				(_port (_int D1 -1 0 6541(_ent (_in))))
				(_port (_int C1 -1 0 6541(_ent (_in))))
				(_port (_int B1 -1 0 6541(_ent (_in))))
				(_port (_int D0 -1 0 6542(_ent (_in))))
				(_port (_int C0 -1 0 6542(_ent (_in))))
				(_port (_int A0 -1 0 6542(_ent (_in))))
				(_port (_int DI0 -1 0 6543(_ent (_in))))
				(_port (_int CLK -1 0 6543(_ent (_in))))
				(_port (_int F0 -1 0 6543(_ent (_out))))
				(_port (_int Q0 -1 0 6544(_ent (_out))))
				(_port (_int F1 -1 0 6544(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D1 -1 0 6547(_ent (_in))))
				(_port (_int C1 -1 0 6547(_ent (_in))))
				(_port (_int B1 -1 0 6547(_ent (_in))))
				(_port (_int A1 -1 0 6548(_ent (_in))))
				(_port (_int C0 -1 0 6548(_ent (_in))))
				(_port (_int A0 -1 0 6548(_ent (_in))))
				(_port (_int M1 -1 0 6549(_ent (_in))))
				(_port (_int M0 -1 0 6549(_ent (_in))))
				(_port (_int CE -1 0 6549(_ent (_in))))
				(_port (_int CLK -1 0 6550(_ent (_in))))
				(_port (_int F0 -1 0 6550(_ent (_out))))
				(_port (_int Q0 -1 0 6550(_ent (_out))))
				(_port (_int F1 -1 0 6551(_ent (_out))))
				(_port (_int Q1 -1 0 6551(_ent (_out))))
			)
		)
		(sender_SLICE_14
			(_object
				(_port (_int D1 -1 0 6554(_ent (_in))))
				(_port (_int C1 -1 0 6554(_ent (_in))))
				(_port (_int B1 -1 0 6554(_ent (_in))))
				(_port (_int A1 -1 0 6555(_ent (_in))))
				(_port (_int D0 -1 0 6555(_ent (_in))))
				(_port (_int C0 -1 0 6555(_ent (_in))))
				(_port (_int B0 -1 0 6556(_ent (_in))))
				(_port (_int A0 -1 0 6556(_ent (_in))))
				(_port (_int M1 -1 0 6556(_ent (_in))))
				(_port (_int M0 -1 0 6557(_ent (_in))))
				(_port (_int CE -1 0 6557(_ent (_in))))
				(_port (_int CLK -1 0 6557(_ent (_in))))
				(_port (_int F0 -1 0 6558(_ent (_out))))
				(_port (_int Q0 -1 0 6558(_ent (_out))))
				(_port (_int F1 -1 0 6558(_ent (_out))))
				(_port (_int Q1 -1 0 6559(_ent (_out))))
			)
		)
		(sender_SLICE_21
			(_object
				(_port (_int M1 -1 0 6562(_ent (_in))))
				(_port (_int M0 -1 0 6562(_ent (_in))))
				(_port (_int CE -1 0 6562(_ent (_in))))
				(_port (_int CLK -1 0 6563(_ent (_in))))
				(_port (_int Q0 -1 0 6563(_ent (_out))))
				(_port (_int Q1 -1 0 6563(_ent (_out))))
			)
		)
		(sender_SLICE_22
			(_object
				(_port (_int M1 -1 0 6566(_ent (_in))))
				(_port (_int M0 -1 0 6566(_ent (_in))))
				(_port (_int CE -1 0 6566(_ent (_in))))
				(_port (_int CLK -1 0 6567(_ent (_in))))
				(_port (_int Q0 -1 0 6567(_ent (_out))))
				(_port (_int Q1 -1 0 6567(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 6570(_ent (_in))))
				(_port (_int lcdbus15 -1 0 6570(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 6573(_ent (_in))))
				(_port (_int lcdbus11 -1 0 6573(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 6576(_ent (_in))))
				(_port (_int lcdbus12 -1 0 6576(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 6579(_ent (_in))))
				(_port (_int lcdbus13 -1 0 6579(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 6582(_ent (_in))))
				(_port (_int lcdbus14 -1 0 6582(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 6585(_ent (_in))))
				(_port (_int lcdbus10 -1 0 6585(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 6588(_ent (_in))))
				(_port (_int lcdbus9 -1 0 6588(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 6591(_ent (_in))))
				(_port (_int lcdbus8 -1 0 6591(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 6594(_ent (_in))))
				(_port (_int lcdbus7 -1 0 6594(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 6597(_ent (_in))))
				(_port (_int lcdbus6 -1 0 6597(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 6600(_ent (_in))))
				(_port (_int lcdbus5 -1 0 6600(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 6603(_ent (_in))))
				(_port (_int lcdbus4 -1 0 6603(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 6606(_ent (_in))))
				(_port (_int lcdbus3 -1 0 6606(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 6609(_ent (_in))))
				(_port (_int lcdbus2 -1 0 6609(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 6612(_ent (_in))))
				(_port (_int lcdbus1 -1 0 6612(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 6615(_ent (_in))))
				(_port (_int lcdbus0 -1 0 6615(_ent (_out))))
			)
		)
		(lcd_writeB
			(_object
				(_port (_int PADDO -1 0 6618(_ent (_in))))
				(_port (_int lcdwrite -1 0 6618(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 6621(_ent (_in))))
				(_port (_int lcdreset -1 0 6621(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 6624(_ent (_in))))
				(_port (_int lcdrs -1 0 6624(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 6627(_ent (_in))))
				(_port (_int busyS -1 0 6627(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 6630(_ent (_out))))
				(_port (_int clkS -1 0 6630(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 6633(_ent (_out))))
				(_port (_int rstS -1 0 6633(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 6636(_ent (_out))))
				(_port (_int goS -1 0 6636(_ent (_in))))
			)
		)
		(data1Command0B
			(_object
				(_port (_int PADDI -1 0 6639(_ent (_out))))
				(_port (_int data1Command0S -1 0 6639(_ent (_in))))
			)
		)
		(payload_15_B
			(_object
				(_port (_int PADDI -1 0 6642(_ent (_out))))
				(_port (_int payload15 -1 0 6642(_ent (_in))))
			)
		)
		(payload_14_B
			(_object
				(_port (_int PADDI -1 0 6645(_ent (_out))))
				(_port (_int payload14 -1 0 6645(_ent (_in))))
			)
		)
		(payload_13_B
			(_object
				(_port (_int PADDI -1 0 6648(_ent (_out))))
				(_port (_int payload13 -1 0 6648(_ent (_in))))
			)
		)
		(payload_12_B
			(_object
				(_port (_int PADDI -1 0 6651(_ent (_out))))
				(_port (_int payload12 -1 0 6651(_ent (_in))))
			)
		)
		(payload_11_B
			(_object
				(_port (_int PADDI -1 0 6654(_ent (_out))))
				(_port (_int payload11 -1 0 6654(_ent (_in))))
			)
		)
		(payload_10_B
			(_object
				(_port (_int PADDI -1 0 6657(_ent (_out))))
				(_port (_int payload10 -1 0 6657(_ent (_in))))
			)
		)
		(payload_9_B
			(_object
				(_port (_int PADDI -1 0 6660(_ent (_out))))
				(_port (_int payload9 -1 0 6660(_ent (_in))))
			)
		)
		(payload_8_B
			(_object
				(_port (_int PADDI -1 0 6663(_ent (_out))))
				(_port (_int payload8 -1 0 6663(_ent (_in))))
			)
		)
		(payload_7_B
			(_object
				(_port (_int PADDI -1 0 6666(_ent (_out))))
				(_port (_int payload7 -1 0 6666(_ent (_in))))
			)
		)
		(payload_6_B
			(_object
				(_port (_int PADDI -1 0 6669(_ent (_out))))
				(_port (_int payload6 -1 0 6669(_ent (_in))))
			)
		)
		(payload_5_B
			(_object
				(_port (_int PADDI -1 0 6672(_ent (_out))))
				(_port (_int payload5 -1 0 6672(_ent (_in))))
			)
		)
		(payload_4_B
			(_object
				(_port (_int PADDI -1 0 6675(_ent (_out))))
				(_port (_int payload4 -1 0 6675(_ent (_in))))
			)
		)
		(payload_3_B
			(_object
				(_port (_int PADDI -1 0 6678(_ent (_out))))
				(_port (_int payload3 -1 0 6678(_ent (_in))))
			)
		)
		(payload_2_B
			(_object
				(_port (_int PADDI -1 0 6681(_ent (_out))))
				(_port (_int payload2 -1 0 6681(_ent (_in))))
			)
		)
		(payload_1_B
			(_object
				(_port (_int PADDI -1 0 6684(_ent (_out))))
				(_port (_int payload1 -1 0 6684(_ent (_in))))
			)
		)
		(payload_0_B
			(_object
				(_port (_int PADDI -1 0 6687(_ent (_out))))
				(_port (_int payload0 -1 0 6687(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 6690(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst sender_SLICE_0I 0 6693(_comp sender_SLICE_0)
		(_port
			((D0)(sender_PS_vivaz_state_2))
			((DI0)(sender_n271))
			((CE)(sender_clk_c_enable_1))
			((CLK)(clk_c))
			((F0)(sender_n271))
			((Q0)(busy_c))
		)
		(_use (_ent . sender_SLICE_0)
		)
	)
	(_inst sender_SLICE_2I 0 6697(_comp sender_SLICE_2)
		(_port
			((M1)(payload_c_1))
			((M0)(payload_c_2))
			((CE)(sender_clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_2))
			((Q1)(lcd_bus_c_1))
		)
		(_use (_ent . sender_SLICE_2)
		)
	)
	(_inst sender_SLICE_3I 0 6700(_comp sender_SLICE_3)
		(_port
			((M1)(payload_c_3))
			((M0)(payload_c_4))
			((CE)(sender_clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_4))
			((Q1)(lcd_bus_c_3))
		)
		(_use (_ent . sender_SLICE_3)
		)
	)
	(_inst sender_SLICE_4I 0 6703(_comp sender_SLICE_4)
		(_port
			((M1)(payload_c_5))
			((M0)(payload_c_6))
			((CE)(sender_clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_6))
			((Q1)(lcd_bus_c_5))
		)
		(_use (_ent . sender_SLICE_4)
		)
	)
	(_inst sender_SLICE_5I 0 6706(_comp sender_SLICE_5)
		(_port
			((M1)(payload_c_7))
			((M0)(payload_c_8))
			((CE)(sender_clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_8))
			((Q1)(lcd_bus_c_7))
		)
		(_use (_ent . sender_SLICE_5)
		)
	)
	(_inst sender_SLICE_9I 0 6709(_comp sender_SLICE_9)
		(_port
			((M0)(data1Command0_c))
			((CE)(sender_clk_c_enable_2))
			((CLK)(clk_c))
			((Q0)(lcd_rs_c))
		)
		(_use (_ent . sender_SLICE_9)
		)
	)
	(_inst SLICE_10I 0 6712(_comp SLICE_10)
		(_port
			((D0)(sender_PS_vivaz_state_1))
			((B0)(sender_PS_vivaz_state_2))
			((DI0)(sender_lcd_write_N_23))
			((CE)(sender_clk_c_enable_18))
			((CLK)(clk_c))
			((F0)(sender_lcd_write_N_23))
			((Q0)(lcd_write_c))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst sender_SLICE_11I 0 6717(_comp sender_SLICE_11)
		(_port
			((D1)(sender_PS_vivaz_state_0))
			((C1)(sender_PS_vivaz_state_1))
			((B1)(sender_PS_vivaz_state_2))
			((A1)(n272))
			((D0)(sender_PS_vivaz_state_0))
			((C0)(sender_PS_vivaz_state_1))
			((B0)(sender_PS_vivaz_state_2))
			((A0)(n272))
			((DI1)(sender_n246))
			((DI0)(sender_PS_vivaz_state_2_N_17_0))
			((CLK)(clk_c))
			((F0)(sender_PS_vivaz_state_2_N_17_0))
			((Q0)(sender_PS_vivaz_state_0))
			((F1)(sender_n246))
			((Q1)(sender_PS_vivaz_state_1))
		)
		(_use (_ent . sender_SLICE_11)
		)
	)
	(_inst sender_SLICE_12I 0 6726(_comp sender_SLICE_12)
		(_port
			((D1)(sender_PS_vivaz_state_2))
			((C1)(sender_PS_vivaz_state_0))
			((B1)(sender_PS_vivaz_state_1))
			((D0)(sender_PS_vivaz_state_1))
			((C0)(sender_PS_vivaz_state_0))
			((A0)(sender_PS_vivaz_state_2))
			((DI0)(sender_n252))
			((CLK)(clk_c))
			((F0)(sender_n252))
			((Q0)(sender_PS_vivaz_state_2))
			((F1)(sender_clk_c_enable_19))
		)
		(_use (_ent . sender_SLICE_12)
		)
	)
	(_inst SLICE_13I 0 6732(_comp SLICE_13)
		(_port
			((D1)(sender_PS_vivaz_state_1))
			((C1)(n272))
			((B1)(sender_PS_vivaz_state_2))
			((A1)(sender_PS_vivaz_state_0))
			((C0)(busy_c))
			((A0)(go_c))
			((M1)(payload_c_9))
			((M0)(payload_c_0))
			((CE)(sender_clk_c_enable_19))
			((CLK)(clk_c))
			((F0)(n272))
			((Q0)(lcd_bus_c_0))
			((F1)(sender_clk_c_enable_18))
			((Q1)(lcd_bus_c_9))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst sender_SLICE_14I 0 6738(_comp sender_SLICE_14)
		(_port
			((D1)(sender_PS_vivaz_state_0))
			((C1)(n272))
			((B1)(sender_PS_vivaz_state_1))
			((A1)(sender_PS_vivaz_state_2))
			((D0)(n272))
			((C0)(sender_PS_vivaz_state_0))
			((B0)(sender_PS_vivaz_state_1))
			((A0)(sender_PS_vivaz_state_2))
			((M1)(payload_c_11))
			((M0)(payload_c_10))
			((CE)(sender_clk_c_enable_19))
			((CLK)(clk_c))
			((F0)(sender_clk_c_enable_1))
			((Q0)(lcd_bus_c_10))
			((F1)(sender_clk_c_enable_2))
			((Q1)(lcd_bus_c_11))
		)
		(_use (_ent . sender_SLICE_14)
		)
	)
	(_inst sender_SLICE_21I 0 6746(_comp sender_SLICE_21)
		(_port
			((M1)(payload_c_12))
			((M0)(payload_c_13))
			((CE)(sender_clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_13))
			((Q1)(lcd_bus_c_12))
		)
		(_use (_ent . sender_SLICE_21)
		)
	)
	(_inst sender_SLICE_22I 0 6749(_comp sender_SLICE_22)
		(_port
			((M1)(payload_c_14))
			((M0)(payload_c_15))
			((CE)(sender_clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_15))
			((Q1)(lcd_bus_c_14))
		)
		(_use (_ent . sender_SLICE_22)
		)
	)
	(_inst lcd_bus_15_I 0 6752(_comp lcd_bus_15_B)
		(_port
			((PADDO)(lcd_bus_c_15))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_11_I 0 6754(_comp lcd_bus_11_B)
		(_port
			((PADDO)(lcd_bus_c_11))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_12_I 0 6756(_comp lcd_bus_12_B)
		(_port
			((PADDO)(lcd_bus_c_12))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_13_I 0 6758(_comp lcd_bus_13_B)
		(_port
			((PADDO)(lcd_bus_c_13))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_14_I 0 6760(_comp lcd_bus_14_B)
		(_port
			((PADDO)(lcd_bus_c_14))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_10_I 0 6762(_comp lcd_bus_10_B)
		(_port
			((PADDO)(lcd_bus_c_10))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_9_I 0 6764(_comp lcd_bus_9_B)
		(_port
			((PADDO)(lcd_bus_c_9))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_8_I 0 6766(_comp lcd_bus_8_B)
		(_port
			((PADDO)(lcd_bus_c_8))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_7_I 0 6768(_comp lcd_bus_7_B)
		(_port
			((PADDO)(lcd_bus_c_7))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_6_I 0 6770(_comp lcd_bus_6_B)
		(_port
			((PADDO)(lcd_bus_c_6))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_5_I 0 6772(_comp lcd_bus_5_B)
		(_port
			((PADDO)(lcd_bus_c_5))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_4_I 0 6774(_comp lcd_bus_4_B)
		(_port
			((PADDO)(lcd_bus_c_4))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_3_I 0 6776(_comp lcd_bus_3_B)
		(_port
			((PADDO)(lcd_bus_c_3))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 6778(_comp lcd_bus_2_B)
		(_port
			((PADDO)(lcd_bus_c_2))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_1_I 0 6780(_comp lcd_bus_1_B)
		(_port
			((PADDO)(lcd_bus_c_1))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 6782(_comp lcd_bus_0_B)
		(_port
			((PADDO)(lcd_bus_c_0))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_writeI 0 6784(_comp lcd_writeB)
		(_port
			((PADDO)(lcd_write_c))
			((lcdwrite)(lcd_write))
		)
		(_use (_ent . lcd_writeB)
		)
	)
	(_inst lcd_resetI 0 6786(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_rsI 0 6788(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst busyI 0 6790(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst clkI 0 6792(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 6794(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 6796(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst data1Command0I 0 6798(_comp data1Command0B)
		(_port
			((PADDI)(data1Command0_c))
			((data1Command0S)(data1Command0))
		)
		(_use (_ent . data1Command0B)
		)
	)
	(_inst payload_15_I 0 6800(_comp payload_15_B)
		(_port
			((PADDI)(payload_c_15))
			((payload15)(payload(15)))
		)
		(_use (_ent . payload_15_B)
		)
	)
	(_inst payload_14_I 0 6802(_comp payload_14_B)
		(_port
			((PADDI)(payload_c_14))
			((payload14)(payload(14)))
		)
		(_use (_ent . payload_14_B)
		)
	)
	(_inst payload_13_I 0 6804(_comp payload_13_B)
		(_port
			((PADDI)(payload_c_13))
			((payload13)(payload(13)))
		)
		(_use (_ent . payload_13_B)
		)
	)
	(_inst payload_12_I 0 6806(_comp payload_12_B)
		(_port
			((PADDI)(payload_c_12))
			((payload12)(payload(12)))
		)
		(_use (_ent . payload_12_B)
		)
	)
	(_inst payload_11_I 0 6808(_comp payload_11_B)
		(_port
			((PADDI)(payload_c_11))
			((payload11)(payload(11)))
		)
		(_use (_ent . payload_11_B)
		)
	)
	(_inst payload_10_I 0 6810(_comp payload_10_B)
		(_port
			((PADDI)(payload_c_10))
			((payload10)(payload(10)))
		)
		(_use (_ent . payload_10_B)
		)
	)
	(_inst payload_9_I 0 6812(_comp payload_9_B)
		(_port
			((PADDI)(payload_c_9))
			((payload9)(payload(9)))
		)
		(_use (_ent . payload_9_B)
		)
	)
	(_inst payload_8_I 0 6814(_comp payload_8_B)
		(_port
			((PADDI)(payload_c_8))
			((payload8)(payload(8)))
		)
		(_use (_ent . payload_8_B)
		)
	)
	(_inst payload_7_I 0 6816(_comp payload_7_B)
		(_port
			((PADDI)(payload_c_7))
			((payload7)(payload(7)))
		)
		(_use (_ent . payload_7_B)
		)
	)
	(_inst payload_6_I 0 6818(_comp payload_6_B)
		(_port
			((PADDI)(payload_c_6))
			((payload6)(payload(6)))
		)
		(_use (_ent . payload_6_B)
		)
	)
	(_inst payload_5_I 0 6820(_comp payload_5_B)
		(_port
			((PADDI)(payload_c_5))
			((payload5)(payload(5)))
		)
		(_use (_ent . payload_5_B)
		)
	)
	(_inst payload_4_I 0 6822(_comp payload_4_B)
		(_port
			((PADDI)(payload_c_4))
			((payload4)(payload(4)))
		)
		(_use (_ent . payload_4_B)
		)
	)
	(_inst payload_3_I 0 6824(_comp payload_3_B)
		(_port
			((PADDI)(payload_c_3))
			((payload3)(payload(3)))
		)
		(_use (_ent . payload_3_B)
		)
	)
	(_inst payload_2_I 0 6826(_comp payload_2_B)
		(_port
			((PADDI)(payload_c_2))
			((payload2)(payload(2)))
		)
		(_use (_ent . payload_2_B)
		)
	)
	(_inst payload_1_I 0 6828(_comp payload_1_B)
		(_port
			((PADDI)(payload_c_1))
			((payload1)(payload(1)))
		)
		(_use (_ent . payload_1_B)
		)
	)
	(_inst payload_0_I 0 6830(_comp payload_0_B)
		(_port
			((PADDI)(payload_c_0))
			((payload0)(payload(0)))
		)
		(_use (_ent . payload_0_B)
		)
	)
	(_inst GSR_INST 0 6832(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 6834(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 6836(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 6439(_ent(_in))))
		(_port (_int rst -1 0 6439(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6440(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 6440(_ent(_out))))
		(_port (_int lcd_write -1 0 6441(_ent(_out))))
		(_port (_int lcd_reset -1 0 6441(_ent(_out))))
		(_port (_int lcd_rs -1 0 6442(_ent(_out))))
		(_port (_int go -1 0 6442(_ent(_in))))
		(_port (_int data1Command0 -1 0 6442(_ent(_in))))
		(_port (_int busy -1 0 6443(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6443(_array -1 ((_dto i 15 i 0)))))
		(_port (_int payload 1 0 6443(_ent(_in))))
		(_sig (_int sender_PS_vivaz_state_2 -1 0 6450(_arch(_uni))))
		(_sig (_int sender_n271 -1 0 6451(_arch(_uni))))
		(_sig (_int sender_clk_c_enable_1 -1 0 6452(_arch(_uni))))
		(_sig (_int clk_c -1 0 6453(_arch(_uni))))
		(_sig (_int busy_c -1 0 6454(_arch(_uni))))
		(_sig (_int payload_c_1 -1 0 6455(_arch(_uni))))
		(_sig (_int payload_c_2 -1 0 6456(_arch(_uni))))
		(_sig (_int sender_clk_c_enable_19 -1 0 6457(_arch(_uni))))
		(_sig (_int lcd_bus_c_2 -1 0 6458(_arch(_uni))))
		(_sig (_int lcd_bus_c_1 -1 0 6459(_arch(_uni))))
		(_sig (_int payload_c_3 -1 0 6460(_arch(_uni))))
		(_sig (_int payload_c_4 -1 0 6461(_arch(_uni))))
		(_sig (_int lcd_bus_c_4 -1 0 6462(_arch(_uni))))
		(_sig (_int lcd_bus_c_3 -1 0 6463(_arch(_uni))))
		(_sig (_int payload_c_5 -1 0 6464(_arch(_uni))))
		(_sig (_int payload_c_6 -1 0 6465(_arch(_uni))))
		(_sig (_int lcd_bus_c_6 -1 0 6466(_arch(_uni))))
		(_sig (_int lcd_bus_c_5 -1 0 6467(_arch(_uni))))
		(_sig (_int payload_c_7 -1 0 6468(_arch(_uni))))
		(_sig (_int payload_c_8 -1 0 6469(_arch(_uni))))
		(_sig (_int lcd_bus_c_8 -1 0 6470(_arch(_uni))))
		(_sig (_int lcd_bus_c_7 -1 0 6471(_arch(_uni))))
		(_sig (_int data1Command0_c -1 0 6472(_arch(_uni))))
		(_sig (_int sender_clk_c_enable_2 -1 0 6473(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 6474(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_1 -1 0 6475(_arch(_uni))))
		(_sig (_int sender_lcd_write_N_23 -1 0 6476(_arch(_uni))))
		(_sig (_int sender_clk_c_enable_18 -1 0 6477(_arch(_uni))))
		(_sig (_int lcd_write_c -1 0 6478(_arch(_uni))))
		(_sig (_int GND_net -1 0 6479(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_0 -1 0 6480(_arch(_uni))))
		(_sig (_int n272 -1 0 6481(_arch(_uni))))
		(_sig (_int sender_n246 -1 0 6482(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_2_N_17_0 -1 0 6483(_arch(_uni))))
		(_sig (_int sender_n252 -1 0 6484(_arch(_uni))))
		(_sig (_int go_c -1 0 6485(_arch(_uni))))
		(_sig (_int payload_c_9 -1 0 6486(_arch(_uni))))
		(_sig (_int payload_c_0 -1 0 6487(_arch(_uni))))
		(_sig (_int lcd_bus_c_0 -1 0 6488(_arch(_uni))))
		(_sig (_int lcd_bus_c_9 -1 0 6489(_arch(_uni))))
		(_sig (_int payload_c_11 -1 0 6490(_arch(_uni))))
		(_sig (_int payload_c_10 -1 0 6491(_arch(_uni))))
		(_sig (_int lcd_bus_c_10 -1 0 6492(_arch(_uni))))
		(_sig (_int lcd_bus_c_11 -1 0 6493(_arch(_uni))))
		(_sig (_int payload_c_12 -1 0 6494(_arch(_uni))))
		(_sig (_int payload_c_13 -1 0 6495(_arch(_uni))))
		(_sig (_int lcd_bus_c_13 -1 0 6496(_arch(_uni))))
		(_sig (_int lcd_bus_c_12 -1 0 6497(_arch(_uni))))
		(_sig (_int payload_c_14 -1 0 6498(_arch(_uni))))
		(_sig (_int payload_c_15 -1 0 6499(_arch(_uni))))
		(_sig (_int lcd_bus_c_15 -1 0 6500(_arch(_uni))))
		(_sig (_int lcd_bus_c_14 -1 0 6501(_arch(_uni))))
		(_sig (_int rst_c -1 0 6502(_arch(_uni))))
		(_sig (_int VCCI -1 0 6503(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 386 0 structure_con
(_configuration VHDL (structure_con 0 6843 (lcd_wrapper))
	(_version vc6)
	(_time 1463572035068 2016.05.18 13:47:15)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code e5e4efb7e4b3b3f2e0e6f6beb0e2e0e2e7e3e0e0b3)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2583          1463572036433 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463572036434 2016.05.18 13:47:16)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters dbg tan)
	(_code 1312411415454404131201494715461510151b1417)
	(_ent
		(_time 1463572036418)
	)
	(_comp
		(lcd_wrapper
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_in))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 60(_comp lcd_wrapper)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_wrapper)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 55(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(9))(_sens(9)))))
			(tb(_arch 1 0 76(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000049 55 2579          1463572120239 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463572120240 2016.05.18 13:48:40)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters tan)
	(_code 6f3a6d6f3c3938786f617d353b693a696c6967686b)
	(_ent
		(_time 1463572036417)
	)
	(_comp
		(lcd_wrapper
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_in))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 60(_comp lcd_wrapper)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_wrapper)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 55(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(9))(_sens(9)))))
			(tb(_arch 1 0 76(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000049 55 2579          1463572166526 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463572166527 2016.05.18 13:49:26)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters tan)
	(_code 3c3d6a396a6a6b2b3c6b2e66683a693a3f3a343b38)
	(_ent
		(_time 1463572036417)
	)
	(_comp
		(lcd_wrapper
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_in))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 60(_comp lcd_wrapper)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_wrapper)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 55(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(9))(_sens(9)))))
			(tb(_arch 1 0 76(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000050 55 1907          1463572428254 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 26))
	(_version vc6)
	(_time 1463572428255 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 87868889d4d1d6908e8395ddd38180808480858182)
	(_ent
		(_time 1463572033581)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 28(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 839           1463572428260 Structure
(_unit VHDL (vcc 0 79(structure 0 46))
	(_version vc6)
	(_time 1463572428261 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8786888983d0d090808194ddd58081818481848081)
	(_ent
		(_time 1463572033596)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 48(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 839           1463572428270 Structure
(_unit VHDL (gnd 0 38(structure 0 65))
	(_version vc6)
	(_time 1463572428271 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 97979998c5c0c7819191d2cdc2919091c291939190)
	(_ent
		(_time 1463572033550)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 67(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7199          1463572428285 Structure
(_unit VHDL (sender_slice_1 0 77(structure 0 112))
	(_version vc6)
	(_time 1463572428286 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a6a7acf1a5f1a7b0f1f3b3fdf5a3f0a1a5a0f5a0af)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428283)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 129(_ent (_in))))
				(_port (_int D1 -5 0 129(_ent (_in))))
				(_port (_int SD -5 0 129(_ent (_in))))
				(_port (_int SP -5 0 130(_ent (_in))))
				(_port (_int CK -5 0 130(_ent (_in))))
				(_port (_int LSR -5 0 130(_ent (_in))))
				(_port (_int Q -5 0 131(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 134(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 137(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i2 0 140(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 143(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 145(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i3 0 147(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 152
		(_object
			(_prcs
				(line__154(_arch 0 0 154(_procedure_call (_trgt(6))(_sens(0)))))
				(line__155(_arch 1 0 155(_procedure_call (_trgt(8))(_sens(1)))))
				(line__156(_arch 2 0 156(_procedure_call (_trgt(10))(_sens(2)))))
				(line__157(_arch 3 0 157(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 161
		(_object
			(_prcs
				(line__163(_arch 4 0 163(_procedure_call (_trgt(7))(_sens(6)))))
				(line__164(_arch 5 0 164(_procedure_call (_trgt(9))(_sens(8)))))
				(line__165(_arch 6 0 165(_procedure_call (_trgt(11))(_sens(10)))))
				(line__166(_arch 7 0 166(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 80 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 81 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 82 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 83(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 83(_ent gms(_string \"sender_SLICE_1"\))))
		(_gen (_int tipd_M1 -3 0 85(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 86(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 87(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 88(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 89(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 90(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 91 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 92 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 93 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 94 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 95 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 96 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 97 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 98 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 99 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 100 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 101 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 102 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 103 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 105(_ent(_in))))
		(_port (_int M0 -5 0 105(_ent(_in))))
		(_port (_int CE -5 0 105(_ent(_in))))
		(_port (_int CLK -5 0 106(_ent(_in))))
		(_port (_int Q0 -5 0 106(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 106(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 115(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 116(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 117(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 118(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 119(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 120(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 121(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 122(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 123(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 124(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 126(_arch(_uni))))
		(_sig (_int GNDI -5 0 127(_arch(_uni))))
		(_var (_int Q0_zd -5 0 170(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 171(_prcs 0)))
		(_var (_int Q1_zd -5 0 172(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 173(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 175(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 176(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 177(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 178(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 179(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 180(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 181(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 182(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 169(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7220          1463572428301 Structure
(_unit VHDL (sender_slice_2 0 283(structure 0 319))
	(_version vc6)
	(_time 1463572428302 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b6b7bce2b5e1b7a0e1e3a3ede5b3e0b1b5b0e5b0bf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033674)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 336(_ent (_in))))
				(_port (_int D1 -5 0 336(_ent (_in))))
				(_port (_int SD -5 0 336(_ent (_in))))
				(_port (_int SP -5 0 337(_ent (_in))))
				(_port (_int CK -5 0 337(_ent (_in))))
				(_port (_int LSR -5 0 337(_ent (_in))))
				(_port (_int Q -5 0 338(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 341(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 344(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i4 0 347(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 350(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 352(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i5 0 354(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 359
		(_object
			(_prcs
				(line__361(_arch 0 0 361(_procedure_call (_trgt(6))(_sens(0)))))
				(line__362(_arch 1 0 362(_procedure_call (_trgt(8))(_sens(1)))))
				(line__363(_arch 2 0 363(_procedure_call (_trgt(10))(_sens(2)))))
				(line__364(_arch 3 0 364(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 368
		(_object
			(_prcs
				(line__370(_arch 4 0 370(_procedure_call (_trgt(7))(_sens(6)))))
				(line__371(_arch 5 0 371(_procedure_call (_trgt(9))(_sens(8)))))
				(line__372(_arch 6 0 372(_procedure_call (_trgt(11))(_sens(10)))))
				(line__373(_arch 7 0 373(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 286 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 287 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 288 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 289(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 289(_ent gms(_string \"sender_SLICE_2"\))))
		(_gen (_int tipd_M1 -3 0 291(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 292(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 294(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 295(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 296(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 297 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 298 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 299 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 300 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 301 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 302 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 303 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 304 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 305 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 306 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 307 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 308 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 309 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 311(_ent(_in))))
		(_port (_int M0 -5 0 311(_ent(_in))))
		(_port (_int CE -5 0 311(_ent(_in))))
		(_port (_int CLK -5 0 312(_ent(_in))))
		(_port (_int Q0 -5 0 312(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 312(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 322(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 323(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 324(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 325(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 326(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 327(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 328(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 329(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 330(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 331(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 333(_arch(_uni))))
		(_sig (_int GNDI -5 0 334(_arch(_uni))))
		(_var (_int Q0_zd -5 0 377(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 378(_prcs 0)))
		(_var (_int Q1_zd -5 0 379(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 380(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 382(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 383(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 384(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 385(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 386(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 387(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 388(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 389(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 376(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7220          1463572428317 Structure
(_unit VHDL (sender_slice_3 0 490(structure 0 526))
	(_version vc6)
	(_time 1463572428318 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c6c7cc93c591c7d09193d39d95c390c1c5c095c0cf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033706)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 543(_ent (_in))))
				(_port (_int D1 -5 0 543(_ent (_in))))
				(_port (_int SD -5 0 543(_ent (_in))))
				(_port (_int SP -5 0 544(_ent (_in))))
				(_port (_int CK -5 0 544(_ent (_in))))
				(_port (_int LSR -5 0 544(_ent (_in))))
				(_port (_int Q -5 0 545(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 548(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 551(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i6 0 554(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 557(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 559(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i7 0 561(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 566
		(_object
			(_prcs
				(line__568(_arch 0 0 568(_procedure_call (_trgt(6))(_sens(0)))))
				(line__569(_arch 1 0 569(_procedure_call (_trgt(8))(_sens(1)))))
				(line__570(_arch 2 0 570(_procedure_call (_trgt(10))(_sens(2)))))
				(line__571(_arch 3 0 571(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 575
		(_object
			(_prcs
				(line__577(_arch 4 0 577(_procedure_call (_trgt(7))(_sens(6)))))
				(line__578(_arch 5 0 578(_procedure_call (_trgt(9))(_sens(8)))))
				(line__579(_arch 6 0 579(_procedure_call (_trgt(11))(_sens(10)))))
				(line__580(_arch 7 0 580(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 493 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 494 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 495 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 496(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 496(_ent gms(_string \"sender_SLICE_3"\))))
		(_gen (_int tipd_M1 -3 0 498(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 499(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 503(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 504 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 505 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 516 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 518(_ent(_in))))
		(_port (_int M0 -5 0 518(_ent(_in))))
		(_port (_int CE -5 0 518(_ent(_in))))
		(_port (_int CLK -5 0 519(_ent(_in))))
		(_port (_int Q0 -5 0 519(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 519(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 529(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 532(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 533(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 534(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 535(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 536(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 537(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 538(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 540(_arch(_uni))))
		(_sig (_int GNDI -5 0 541(_arch(_uni))))
		(_var (_int Q0_zd -5 0 584(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 585(_prcs 0)))
		(_var (_int Q1_zd -5 0 586(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 587(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 589(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 590(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 591(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 592(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 593(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 594(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 595(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 596(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 583(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7220          1463572428346 Structure
(_unit VHDL (sender_slice_4 0 697(structure 0 733))
	(_version vc6)
	(_time 1463572428347 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code e5e4efb6e5b2e4f3b2b0f0beb6e0b3e2e6e3b6e3ec)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033721)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 750(_ent (_in))))
				(_port (_int D1 -5 0 750(_ent (_in))))
				(_port (_int SD -5 0 750(_ent (_in))))
				(_port (_int SP -5 0 751(_ent (_in))))
				(_port (_int CK -5 0 751(_ent (_in))))
				(_port (_int LSR -5 0 751(_ent (_in))))
				(_port (_int Q -5 0 752(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 755(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 758(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i8 0 761(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 764(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 766(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i9 0 768(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 773
		(_object
			(_prcs
				(line__775(_arch 0 0 775(_procedure_call (_trgt(6))(_sens(0)))))
				(line__776(_arch 1 0 776(_procedure_call (_trgt(8))(_sens(1)))))
				(line__777(_arch 2 0 777(_procedure_call (_trgt(10))(_sens(2)))))
				(line__778(_arch 3 0 778(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 782
		(_object
			(_prcs
				(line__784(_arch 4 0 784(_procedure_call (_trgt(7))(_sens(6)))))
				(line__785(_arch 5 0 785(_procedure_call (_trgt(9))(_sens(8)))))
				(line__786(_arch 6 0 786(_procedure_call (_trgt(11))(_sens(10)))))
				(line__787(_arch 7 0 787(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 700 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 701 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 702 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 703(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 703(_ent gms(_string \"sender_SLICE_4"\))))
		(_gen (_int tipd_M1 -3 0 705(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 706(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 707(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 710(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 716 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 717 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 718 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 719 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 720 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 721 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 722 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 723 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 725(_ent(_in))))
		(_port (_int M0 -5 0 725(_ent(_in))))
		(_port (_int CE -5 0 725(_ent(_in))))
		(_port (_int CLK -5 0 726(_ent(_in))))
		(_port (_int Q0 -5 0 726(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 726(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 737(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 738(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 739(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 740(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 741(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 742(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 743(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 744(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 745(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 747(_arch(_uni))))
		(_sig (_int GNDI -5 0 748(_arch(_uni))))
		(_var (_int Q0_zd -5 0 791(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 792(_prcs 0)))
		(_var (_int Q1_zd -5 0 793(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 794(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 796(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 797(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 798(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 799(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 800(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 801(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 802(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 803(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 790(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1704          1463572428352 Structure
(_unit VHDL (lut4 0 17(structure 0 913))
	(_version vc6)
	(_time 1463572428353 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e5e5bfb7e5b3b5f6e0e1a6beb1e2e1e6e1e3b6e2e0)
	(_ent
		(_time 1463572033440)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 915(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7753          1463572428363 Structure
(_unit VHDL (slice_7 0 926(structure 0 962))
	(_version vc6)
	(_time 1463572428364 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f4f5fea4a3a3a9e2a3f4e1adf3f7f3f3f7f2a7f2fd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428361)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 991(_ent (_in))))
				(_port (_int B -5 0 991(_ent (_in))))
				(_port (_int C -5 0 991(_ent (_in))))
				(_port (_int D -5 0 991(_ent (_in))))
				(_port (_int Z -5 0 992(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 988(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 980(_ent (_in))))
				(_port (_int D1 -5 0 980(_ent (_in))))
				(_port (_int SD -5 0 980(_ent (_in))))
				(_port (_int SP -5 0 981(_ent (_in))))
				(_port (_int CK -5 0 981(_ent (_in))))
				(_port (_int LSR -5 0 981(_ent (_in))))
				(_port (_int Q -5 0 982(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 985(_ent (_out))))
			)
		)
	)
	(_inst i1 0 995(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 997(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i16 0 999(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1002(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst sender_lcd_bus_i15 0 1004(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1009
		(_object
			(_prcs
				(line__1011(_arch 0 0 1011(_procedure_call (_trgt(7))(_sens(0)))))
				(line__1012(_arch 1 0 1012(_procedure_call (_trgt(9))(_sens(1)))))
				(line__1013(_arch 2 0 1013(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1014(_arch 3 0 1014(_procedure_call (_trgt(13))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1018
		(_object
			(_prcs
				(line__1020(_arch 4 0 1020(_procedure_call (_trgt(8))(_sens(7)))))
				(line__1021(_arch 5 0 1021(_procedure_call (_trgt(10))(_sens(9)))))
				(line__1022(_arch 6 0 1022(_procedure_call (_trgt(12))(_sens(11)))))
				(line__1023(_arch 7 0 1023(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 929 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 930 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 931 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 932(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 932(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_M1 -3 0 934(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 935(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 936(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 937(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 938(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 939(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 940 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 941 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 942 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 943 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 944 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 945 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 946 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 947 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 948 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 949 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 950 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 951 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 952 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 954(_ent(_in))))
		(_port (_int M0 -5 0 954(_ent(_in))))
		(_port (_int CE -5 0 954(_ent(_in))))
		(_port (_int CLK -5 0 955(_ent(_in))))
		(_port (_int F0 -5 0 955(_ent(_out))))
		(_port (_int Q0 -5 0 955(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 956(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 965(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 966(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 967(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 968(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 969(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 970(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 971(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 972(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 973(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 974(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 975(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 977(_arch(_uni))))
		(_sig (_int VCCI -5 0 978(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1028(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1029(_prcs 0)))
		(_var (_int Q1_zd -5 0 1030(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1031(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1033(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1034(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1035(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1036(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1037(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1038(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1039(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1040(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1026(_prcs (_simple)(_trgt(4)(5)(6))(_sens(8)(10)(12)(14)(15)(16)(17))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1722          1463572428379 Structure
(_unit VHDL (lut40001 0 1275(structure 0 1151))
	(_version vc6)
	(_time 1463572428380 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 04040603055254170105145b550704070502570301)
	(_ent
		(_time 1463572033784)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1153(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1276(_ent(_in))))
		(_port (_int B -1 0 1276(_ent(_in))))
		(_port (_int C -1 0 1276(_ent(_in))))
		(_port (_int D -1 0 1276(_ent(_in))))
		(_port (_int Z -1 0 1277(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1722          1463572428395 Structure
(_unit VHDL (lut40002 0 1296(structure 0 1172))
	(_version vc6)
	(_time 1463572428396 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 14141612154244071115044b451714171612471311)
	(_ent
		(_time 1463572033790)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1174(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001100110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001100110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1297(_ent(_in))))
		(_port (_int B -1 0 1297(_ent(_in))))
		(_port (_int C -1 0 1297(_ent(_in))))
		(_port (_int D -1 0 1297(_ent(_in))))
		(_port (_int Z -1 0 1298(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8379          1463572428401 Structure
(_unit VHDL (sender_slice_8 0 1185(structure 0 1222))
	(_version vc6)
	(_time 1463572428402 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 14154613154315024416014f47114213171247121d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428399)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 1252(_ent (_in))))
				(_port (_int B -5 0 1252(_ent (_in))))
				(_port (_int C -5 0 1252(_ent (_in))))
				(_port (_int D -5 0 1252(_ent (_in))))
				(_port (_int Z -5 0 1253(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1249(_ent (_out))))
			)
		)
		(lut40002
			(_object
				(_port (_int A -5 0 1256(_ent (_in))))
				(_port (_int B -5 0 1256(_ent (_in))))
				(_port (_int C -5 0 1256(_ent (_in))))
				(_port (_int D -5 0 1256(_ent (_in))))
				(_port (_int Z -5 0 1257(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1241(_ent (_in))))
				(_port (_int D1 -5 0 1241(_ent (_in))))
				(_port (_int SD -5 0 1241(_ent (_in))))
				(_port (_int SP -5 0 1242(_ent (_in))))
				(_port (_int CK -5 0 1242(_ent (_in))))
				(_port (_int LSR -5 0 1242(_ent (_in))))
				(_port (_int Q -5 0 1243(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1246(_ent (_out))))
			)
		)
	)
	(_inst sender_i1_2_lut_rep_3 0 1260(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 1262(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_i131_1_lut 0 1264(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst sender_lcd_write_22 0 1266(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1269(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1273
		(_object
			(_prcs
				(line__1275(_arch 0 0 1275(_procedure_call (_trgt(9))(_sens(0)))))
				(line__1276(_arch 1 0 1276(_procedure_call (_trgt(10))(_sens(1)))))
				(line__1277(_arch 2 0 1277(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1278(_arch 3 0 1278(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1279(_arch 4 0 1279(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1280(_arch 5 0 1280(_procedure_call (_trgt(16))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 1284
		(_object
			(_prcs
				(line__1286(_arch 6 0 1286(_procedure_call (_trgt(13))(_sens(12)))))
				(line__1287(_arch 7 0 1287(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1288(_arch 8 0 1288(_procedure_call (_trgt(17))(_sens(16)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1188 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1189 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1190 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1191(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1191(_ent gms(_string \"sender_SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1212 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1214(_ent(_in))))
		(_port (_int C1 -5 0 1214(_ent(_in))))
		(_port (_int B0 -5 0 1214(_ent(_in))))
		(_port (_int DI0 -5 0 1215(_ent(_in))))
		(_port (_int CE -5 0 1215(_ent(_in))))
		(_port (_int CLK -5 0 1215(_ent(_in))))
		(_port (_int F0 -5 0 1216(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1216(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1216(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1225(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 1226(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1227(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1228(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1229(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1230(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1231(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1232(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1234(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1235(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1236(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1238(_arch(_uni))))
		(_sig (_int VCCI -5 0 1239(_arch(_uni))))
		(_var (_int F0_zd -5 0 1293(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1294(_prcs 0)))
		(_var (_int Q0_zd -5 0 1295(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1296(_prcs 0)))
		(_var (_int F1_zd -5 0 1297(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1298(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1300(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1301(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1302(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1303(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1304(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1305(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 1291(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(13)(15)(17)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1722          1463572428410 Structure
(_unit VHDL (lut40003 0 1519(structure 0 1408))
	(_version vc6)
	(_time 1463572428411 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 23232126257573302622337c722023202025702426)
	(_ent
		(_time 1463572033815)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1410(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101101000001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101101000001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1520(_ent(_in))))
		(_port (_int B -1 0 1520(_ent(_in))))
		(_port (_int C -1 0 1520(_ent(_in))))
		(_port (_int D -1 0 1520(_ent(_in))))
		(_port (_int Z -1 0 1521(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1722          1463572428416 Structure
(_unit VHDL (lut40004 0 1540(structure 0 1429))
	(_version vc6)
	(_time 1463572428417 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 23232126257573302622337c722023202725702426)
	(_ent
		(_time 1463572033830)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1431(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101110101100110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101110101100110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1541(_ent(_in))))
		(_port (_int B -1 0 1541(_ent(_in))))
		(_port (_int C -1 0 1541(_ent(_in))))
		(_port (_int D -1 0 1541(_ent(_in))))
		(_port (_int Z -1 0 1542(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1931          1463572428424 Structure
(_unit VHDL (vmuxregsre0005 0 1561(structure 0 1451))
	(_version vc6)
	(_time 1463572428425 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 33326436646562243a372169673534343034313536)
	(_ent
		(_time 1463572033846)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 1453(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 1562(_ent(_in))))
		(_port (_int D1 -1 0 1562(_ent(_in))))
		(_port (_int SD -1 0 1562(_ent(_in))))
		(_port (_int SP -1 0 1563(_ent(_in))))
		(_port (_int CK -1 0 1563(_ent(_in))))
		(_port (_int LSR -1 0 1563(_ent(_in))))
		(_port (_int Q -1 0 1564(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10304         1463572428439 Structure
(_unit VHDL (sender_slice_9 0 1464(structure 0 1510))
	(_version vc6)
	(_time 1463572428440 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 42431040451543541012571911471445414411444b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428428)
	)
	(_vital vital_level0)
	(_comp
		(lut40003
			(_object
				(_port (_int A -5 0 1544(_ent (_in))))
				(_port (_int B -5 0 1544(_ent (_in))))
				(_port (_int C -5 0 1544(_ent (_in))))
				(_port (_int D -5 0 1544(_ent (_in))))
				(_port (_int Z -5 0 1545(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1541(_ent (_out))))
			)
		)
		(lut40004
			(_object
				(_port (_int A -5 0 1548(_ent (_in))))
				(_port (_int B -5 0 1548(_ent (_in))))
				(_port (_int C -5 0 1548(_ent (_in))))
				(_port (_int D -5 0 1548(_ent (_in))))
				(_port (_int Z -5 0 1549(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1533(_ent (_in))))
				(_port (_int D1 -5 0 1533(_ent (_in))))
				(_port (_int SD -5 0 1533(_ent (_in))))
				(_port (_int SP -5 0 1534(_ent (_in))))
				(_port (_int CK -5 0 1534(_ent (_in))))
				(_port (_int LSR -5 0 1534(_ent (_in))))
				(_port (_int Q -5 0 1535(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1538(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 1552(_ent (_in))))
				(_port (_int D1 -5 0 1552(_ent (_in))))
				(_port (_int SD -5 0 1552(_ent (_in))))
				(_port (_int SP -5 0 1553(_ent (_in))))
				(_port (_int CK -5 0 1553(_ent (_in))))
				(_port (_int LSR -5 0 1553(_ent (_in))))
				(_port (_int Q -5 0 1554(_ent (_out))))
			)
		)
	)
	(_inst sender_PS_vivaz_state_2_I_0_28_Mux_1_i7_3_lut 0 1557(_comp lut40003)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_inst DRIVEGND 0 1559(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_PS_vivaz_state_2_I_0_28_Mux_0_i7_3_lut 0 1561(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst sender_PS_vivaz_state_i1 0 1563(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1566(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst sender_PS_vivaz_state_i0 0 1568(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_block WireDelay 0 1573
		(_object
			(_prcs
				(line__1575(_arch 0 0 1575(_procedure_call (_trgt(13))(_sens(0)))))
				(line__1576(_arch 1 0 1576(_procedure_call (_trgt(14))(_sens(1)))))
				(line__1577(_arch 2 0 1577(_procedure_call (_trgt(15))(_sens(2)))))
				(line__1578(_arch 3 0 1578(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1579(_arch 4 0 1579(_procedure_call (_trgt(17))(_sens(4)))))
				(line__1580(_arch 5 0 1580(_procedure_call (_trgt(18))(_sens(5)))))
				(line__1581(_arch 6 0 1581(_procedure_call (_trgt(19))(_sens(6)))))
				(line__1582(_arch 7 0 1582(_procedure_call (_trgt(21))(_sens(7)))))
				(line__1583(_arch 8 0 1583(_procedure_call (_trgt(23))(_sens(8)))))
			)
		)
	)
	(_block SignalDelay 0 1587
		(_object
			(_prcs
				(line__1589(_arch 9 0 1589(_procedure_call (_trgt(20))(_sens(19)))))
				(line__1590(_arch 10 0 1590(_procedure_call (_trgt(22))(_sens(21)))))
				(line__1591(_arch 11 0 1591(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1467 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1468 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1469 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1470(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1470(_ent gms(_string \"sender_SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1473(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1474(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1475(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1476(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1477(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1478(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1479(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1480(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1481(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1482(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1483(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1485(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1486(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1488(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1489 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1490 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1491 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1492 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1493 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1494 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1495 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1496 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1497 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1498 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1500(_ent(_in))))
		(_port (_int C1 -5 0 1500(_ent(_in))))
		(_port (_int A1 -5 0 1500(_ent(_in))))
		(_port (_int D0 -5 0 1501(_ent(_in))))
		(_port (_int B0 -5 0 1501(_ent(_in))))
		(_port (_int A0 -5 0 1501(_ent(_in))))
		(_port (_int DI1 -5 0 1502(_ent(_in))))
		(_port (_int DI0 -5 0 1502(_ent(_in))))
		(_port (_int CLK -5 0 1502(_ent(_in))))
		(_port (_int F0 -5 0 1503(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1503(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1503(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1504(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1513(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 1514(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1515(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1516(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1517(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1518(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1519(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1520(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1521(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1522(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1523(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1524(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1525(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1526(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1527(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1528(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1530(_arch(_uni))))
		(_sig (_int VCCI -5 0 1531(_arch(_uni))))
		(_var (_int F0_zd -5 0 1596(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1597(_prcs 0)))
		(_var (_int Q0_zd -5 0 1598(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1599(_prcs 0)))
		(_var (_int F1_zd -5 0 1600(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1601(_prcs 0)))
		(_var (_int Q1_zd -5 0 1602(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1603(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1605(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1606(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1607(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1608(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1609(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1610(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 1594(_prcs (_simple)(_trgt(9)(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(20)(22)(24)(25)(26)(27)(28))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 13 -1)
)
I 000050 55 1722          1463572428457 Structure
(_unit VHDL (lut40006 0 1856(structure 0 1730))
	(_version vc6)
	(_time 1463572428458 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 52525050550402415753420d035152515454015557)
	(_ent
		(_time 1463572033877)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1732(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1857(_ent(_in))))
		(_port (_int B -1 0 1857(_ent(_in))))
		(_port (_int C -1 0 1857(_ent(_in))))
		(_port (_int D -1 0 1857(_ent(_in))))
		(_port (_int Z -1 0 1858(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1722          1463572428473 Structure
(_unit VHDL (lut40007 0 1877(structure 0 1751))
	(_version vc6)
	(_time 1463572428474 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 62626063653432716763723d336162616564316567)
	(_ent
		(_time 1463572033893)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1753(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1878(_ent(_in))))
		(_port (_int B -1 0 1878(_ent(_in))))
		(_port (_int C -1 0 1878(_ent(_in))))
		(_port (_int D -1 0 1878(_ent(_in))))
		(_port (_int Z -1 0 1879(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8623          1463572428486 Structure
(_unit VHDL (sender_slice_10 0 1764(structure 0 1804))
	(_version vc6)
	(_time 1463572428487 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 71702370752670672622642a227427767277227778)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428477)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1835(_ent (_in))))
				(_port (_int B -5 0 1835(_ent (_in))))
				(_port (_int C -5 0 1835(_ent (_in))))
				(_port (_int D -5 0 1835(_ent (_in))))
				(_port (_int Z -5 0 1836(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1832(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -5 0 1839(_ent (_in))))
				(_port (_int B -5 0 1839(_ent (_in))))
				(_port (_int C -5 0 1839(_ent (_in))))
				(_port (_int D -5 0 1839(_ent (_in))))
				(_port (_int Z -5 0 1840(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1824(_ent (_in))))
				(_port (_int D1 -5 0 1824(_ent (_in))))
				(_port (_int SD -5 0 1824(_ent (_in))))
				(_port (_int SP -5 0 1825(_ent (_in))))
				(_port (_int CK -5 0 1825(_ent (_in))))
				(_port (_int LSR -5 0 1825(_ent (_in))))
				(_port (_int Q -5 0 1826(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1829(_ent (_out))))
			)
		)
	)
	(_inst sender_i168_3_lut 0 1843(_comp lut40006)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 1845(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_i164_2_lut_3_lut 0 1847(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst sender_PS_vivaz_state_i2 0 1849(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1852(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1856
		(_object
			(_prcs
				(line__1858(_arch 0 0 1858(_procedure_call (_trgt(11))(_sens(0)))))
				(line__1859(_arch 1 0 1859(_procedure_call (_trgt(12))(_sens(1)))))
				(line__1860(_arch 2 0 1860(_procedure_call (_trgt(13))(_sens(2)))))
				(line__1861(_arch 3 0 1861(_procedure_call (_trgt(14))(_sens(3)))))
				(line__1862(_arch 4 0 1862(_procedure_call (_trgt(15))(_sens(4)))))
				(line__1863(_arch 5 0 1863(_procedure_call (_trgt(16))(_sens(5)))))
				(line__1864(_arch 6 0 1864(_procedure_call (_trgt(17))(_sens(6)))))
				(line__1865(_arch 7 0 1865(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 1869
		(_object
			(_prcs
				(line__1871(_arch 8 0 1871(_procedure_call (_trgt(18))(_sens(17)))))
				(line__1872(_arch 9 0 1872(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1767 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1768 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1769 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1770(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1770(_ent gms(_string \"sender_SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1772(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1773(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1774(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1775(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1777(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1778(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1779(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1780(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1782(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1783(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1784(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1785(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1786(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1787 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1788 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1789 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1792 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1793 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1795(_ent(_in))))
		(_port (_int C1 -5 0 1795(_ent(_in))))
		(_port (_int A1 -5 0 1795(_ent(_in))))
		(_port (_int D0 -5 0 1796(_ent(_in))))
		(_port (_int C0 -5 0 1796(_ent(_in))))
		(_port (_int A0 -5 0 1796(_ent(_in))))
		(_port (_int DI0 -5 0 1797(_ent(_in))))
		(_port (_int CLK -5 0 1797(_ent(_in))))
		(_port (_int F0 -5 0 1797(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1798(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1798(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1807(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 1808(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1809(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1810(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1811(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1812(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1813(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1814(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1815(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1816(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1817(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1818(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1819(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1821(_arch(_uni))))
		(_sig (_int VCCI -5 0 1822(_arch(_uni))))
		(_var (_int F0_zd -5 0 1877(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1878(_prcs 0)))
		(_var (_int Q0_zd -5 0 1879(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1880(_prcs 0)))
		(_var (_int F1_zd -5 0 1881(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1882(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1884(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1885(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1886(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1887(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 1875(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
I 000050 55 7311          1463572428504 Structure
(_unit VHDL (sender_slice_15 0 1973(structure 0 2008))
	(_version vc6)
	(_time 1463572428505 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 8180d38f85d68097d6d494dad284d7868287d28788)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428502)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2025(_ent (_in))))
				(_port (_int D1 -5 0 2025(_ent (_in))))
				(_port (_int SD -5 0 2025(_ent (_in))))
				(_port (_int SP -5 0 2026(_ent (_in))))
				(_port (_int CK -5 0 2026(_ent (_in))))
				(_port (_int LSR -5 0 2026(_ent (_in))))
				(_port (_int Q -5 0 2027(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2030(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2033(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i1 0 2036(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2039(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2041(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i10 0 2043(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2048
		(_object
			(_prcs
				(line__2050(_arch 0 0 2050(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2051(_arch 1 0 2051(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2052(_arch 2 0 2052(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2053(_arch 3 0 2053(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2057
		(_object
			(_prcs
				(line__2059(_arch 4 0 2059(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2060(_arch 5 0 2060(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2061(_arch 6 0 2061(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2062(_arch 7 0 2062(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1976 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1977 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1978 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1979(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1979(_ent gms(_string \"sender_SLICE_15"\))))
		(_gen (_int tipd_M1 -3 0 1981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1982(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1983(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1984(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1985(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1986(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1991 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1995 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1996 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1999 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2001(_ent(_in))))
		(_port (_int M0 -5 0 2001(_ent(_in))))
		(_port (_int CE -5 0 2001(_ent(_in))))
		(_port (_int CLK -5 0 2002(_ent(_in))))
		(_port (_int Q0 -5 0 2002(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2002(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2012(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2013(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2014(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2015(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2016(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2017(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2018(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2019(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2020(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2022(_arch(_uni))))
		(_sig (_int GNDI -5 0 2023(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2066(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2067(_prcs 0)))
		(_var (_int Q1_zd -5 0 2068(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2069(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2071(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2072(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2073(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2074(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2075(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2076(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2077(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2078(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2065(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7312          1463572428519 Structure
(_unit VHDL (sender_slice_16 0 2180(structure 0 2215))
	(_version vc6)
	(_time 1463572428520 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9091c29f95c79186c7c585cbc395c6979396c39699)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428517)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2232(_ent (_in))))
				(_port (_int D1 -5 0 2232(_ent (_in))))
				(_port (_int SD -5 0 2232(_ent (_in))))
				(_port (_int SP -5 0 2233(_ent (_in))))
				(_port (_int CK -5 0 2233(_ent (_in))))
				(_port (_int LSR -5 0 2233(_ent (_in))))
				(_port (_int Q -5 0 2234(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2237(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2240(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i11 0 2243(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2246(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2248(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i12 0 2250(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2255
		(_object
			(_prcs
				(line__2257(_arch 0 0 2257(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2258(_arch 1 0 2258(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2259(_arch 2 0 2259(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2260(_arch 3 0 2260(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2264
		(_object
			(_prcs
				(line__2266(_arch 4 0 2266(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2267(_arch 5 0 2267(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2268(_arch 6 0 2268(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2269(_arch 7 0 2269(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2183 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2184 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2185 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2186(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2186(_ent gms(_string \"sender_SLICE_16"\))))
		(_gen (_int tipd_M1 -3 0 2188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2193(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2206 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2208(_ent(_in))))
		(_port (_int M0 -5 0 2208(_ent(_in))))
		(_port (_int CE -5 0 2208(_ent(_in))))
		(_port (_int CLK -5 0 2209(_ent(_in))))
		(_port (_int Q0 -5 0 2209(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2209(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2218(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2219(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2220(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2221(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2222(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2223(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2224(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2225(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2226(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2227(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2229(_arch(_uni))))
		(_sig (_int GNDI -5 0 2230(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2273(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2274(_prcs 0)))
		(_var (_int Q1_zd -5 0 2275(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2276(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2278(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2279(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2280(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2281(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2282(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2283(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2284(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2285(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2272(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7312          1463572428535 Structure
(_unit VHDL (sender_slice_17 0 2387(structure 0 2422))
	(_version vc6)
	(_time 1463572428536 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a0a1f2f7a5f7a1b6f7f5b5fbf3a5f6a7a3a6f3a6a9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428533)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2439(_ent (_in))))
				(_port (_int D1 -5 0 2439(_ent (_in))))
				(_port (_int SD -5 0 2439(_ent (_in))))
				(_port (_int SP -5 0 2440(_ent (_in))))
				(_port (_int CK -5 0 2440(_ent (_in))))
				(_port (_int LSR -5 0 2440(_ent (_in))))
				(_port (_int Q -5 0 2441(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2444(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2447(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i13 0 2450(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2453(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2455(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i14 0 2457(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2462
		(_object
			(_prcs
				(line__2464(_arch 0 0 2464(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2465(_arch 1 0 2465(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2466(_arch 2 0 2466(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2467(_arch 3 0 2467(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2471
		(_object
			(_prcs
				(line__2473(_arch 4 0 2473(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2474(_arch 5 0 2474(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2475(_arch 6 0 2475(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2476(_arch 7 0 2476(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2390 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2391 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2392 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2393(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2393(_ent gms(_string \"sender_SLICE_17"\))))
		(_gen (_int tipd_M1 -3 0 2395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2400(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2401 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2402 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2403 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2404 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2405 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2406 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2409 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2410 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2411 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2412 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2413 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2415(_ent(_in))))
		(_port (_int M0 -5 0 2415(_ent(_in))))
		(_port (_int CE -5 0 2415(_ent(_in))))
		(_port (_int CLK -5 0 2416(_ent(_in))))
		(_port (_int Q0 -5 0 2416(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2416(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2425(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2426(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2427(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2428(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2429(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2430(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2431(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2432(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2433(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2434(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2436(_arch(_uni))))
		(_sig (_int GNDI -5 0 2437(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2480(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2481(_prcs 0)))
		(_var (_int Q1_zd -5 0 2482(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2483(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2485(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2486(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2487(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2488(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2489(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2490(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2491(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2492(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2479(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1118          1463572428551 Structure
(_unit VHDL (xo2iobuf 0 3183(structure 0 2601))
	(_version vc6)
	(_time 1463572428552 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b0b1e9e4e6e2e6a6b8b6f6eae3b7b5b6b6b7b8b6e6)
	(_ent
		(_time 1463572034080)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 2603(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3184(_ent(_in))))
		(_port (_int T -1 0 3184(_ent(_in))))
		(_port (_int PAD -1 0 3184(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3030          1463572428557 Structure
(_unit VHDL (lcd_bus_14_b 0 3494(structure 0 2630))
	(_version vc6)
	(_time 1463572428558 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b0b0b2e4b3e7e0a5e2b0a2ebe4b7b3b5e6b3b1b3b4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034142)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2641(_ent (_in))))
				(_port (_int T -4 0 2641(_ent (_in))))
				(_port (_int PAD -4 0 2641(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2638(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 2644(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2646(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2650
		(_object
			(_prcs
				(line__2652(_arch 0 0 2652(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3497 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3498 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3499 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3500(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3500(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 3502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 3503(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3505(_ent(_in))))
		(_port (_int lcdbus14 -4 0 3505(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2633(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 2634(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2636(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 2656(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 2657(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2655(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463572428566 Structure
(_unit VHDL (lcd_bus_10_b 0 3567(structure 0 2703))
	(_version vc6)
	(_time 1463572428567 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code bfbfbdebeae8efaaedbfade4ebb8bcbae9bcbebcbf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034158)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2714(_ent (_in))))
				(_port (_int T -4 0 2714(_ent (_in))))
				(_port (_int PAD -4 0 2714(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2711(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 2717(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2719(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2723
		(_object
			(_prcs
				(line__2725(_arch 0 0 2725(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3570 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3571 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3572 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3573(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3573(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 3575(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 3576(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3578(_ent(_in))))
		(_port (_int lcdbus10 -4 0 3578(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2706(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 2707(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2709(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 2729(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 2730(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2728(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463572428572 Structure
(_unit VHDL (lcd_bus_15_b 0 3202(structure 0 2776))
	(_version vc6)
	(_time 1463572428573 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code bfbfbdebeae8efaaedbfade4ebb8bcbae9bcbebcba)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034086)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2787(_ent (_in))))
				(_port (_int T -4 0 2787(_ent (_in))))
				(_port (_int PAD -4 0 2787(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2784(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 2790(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2792(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2796
		(_object
			(_prcs
				(line__2798(_arch 0 0 2798(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3205 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3206 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3207 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3208(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3208(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 3210(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 3211(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3213(_ent(_in))))
		(_port (_int lcdbus15 -4 0 3213(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2779(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 2780(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2782(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 2802(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 2803(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2801(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463572428582 Structure
(_unit VHDL (lcd_bus_11_b 0 3275(structure 0 2849))
	(_version vc6)
	(_time 1463572428583 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code cfcfcd9a9a989fda9dcfdd949bc8ccca99ccceccce)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034096)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2860(_ent (_in))))
				(_port (_int T -4 0 2860(_ent (_in))))
				(_port (_int PAD -4 0 2860(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2857(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 2863(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2865(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2869
		(_object
			(_prcs
				(line__2871(_arch 0 0 2871(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3278 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3279 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3280 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3281(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3281(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 3283(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 3284(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3286(_ent(_in))))
		(_port (_int lcdbus11 -4 0 3286(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2852(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 2853(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2855(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 2875(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 2876(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2874(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463572428597 Structure
(_unit VHDL (lcd_bus_12_b 0 3348(structure 0 2922))
	(_version vc6)
	(_time 1463572428598 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code dededc8c88898ecb8cdecc858ad9dddb88dddfdddc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034111)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2933(_ent (_in))))
				(_port (_int T -4 0 2933(_ent (_in))))
				(_port (_int PAD -4 0 2933(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2930(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 2936(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2938(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2942
		(_object
			(_prcs
				(line__2944(_arch 0 0 2944(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3351 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3352 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3353 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3354(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3354(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 3356(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 3357(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3359(_ent(_in))))
		(_port (_int lcdbus12 -4 0 3359(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2925(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 2926(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2928(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 2948(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 2949(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2947(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463572428613 Structure
(_unit VHDL (lcd_bus_13_b 0 3421(structure 0 2995))
	(_version vc6)
	(_time 1463572428614 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code eeeeecbdb8b9befbbceefcb5bae9edebb8edefeded)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034127)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3006(_ent (_in))))
				(_port (_int T -4 0 3006(_ent (_in))))
				(_port (_int PAD -4 0 3006(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3003(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 3009(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3011(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3015
		(_object
			(_prcs
				(line__3017(_arch 0 0 3017(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3424 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3425 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3426 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3427(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3427(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 3429(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 3430(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3432(_ent(_in))))
		(_port (_int lcdbus13 -4 0 3432(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2998(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 2999(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3001(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 3021(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 3022(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3020(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463572428629 Structure
(_unit VHDL (lcd_bus_9_b 0 3640(structure 0 3068))
	(_version vc6)
	(_time 1463572428630 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code fefefcaea8a9aeebacfeeca5aaf9fdfba8fdf7fba8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034174)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3079(_ent (_in))))
				(_port (_int T -4 0 3079(_ent (_in))))
				(_port (_int PAD -4 0 3079(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3076(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 3082(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3084(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3088
		(_object
			(_prcs
				(line__3090(_arch 0 0 3090(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3643 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3644 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3645 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3646(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3646(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 3648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 3649(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3651(_ent(_in))))
		(_port (_int lcdbus9 -4 0 3651(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3071(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 3072(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3074(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 3094(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 3095(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3093(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463572428644 Structure
(_unit VHDL (lcd_bus_8_b 0 3713(structure 0 3141))
	(_version vc6)
	(_time 1463572428645 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0d0d0c0b5a5a5d185f0d1f56590a0e085b0e05085b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034193)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3152(_ent (_in))))
				(_port (_int T -4 0 3152(_ent (_in))))
				(_port (_int PAD -4 0 3152(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3149(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 3155(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3157(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3161
		(_object
			(_prcs
				(line__3163(_arch 0 0 3163(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3716 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3717 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3718 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3719(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3719(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 3721(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 3722(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3724(_ent(_in))))
		(_port (_int lcdbus8 -4 0 3724(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3144(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 3145(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3147(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 3167(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 3168(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3166(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463572428720 Structure
(_unit VHDL (lcd_bus_7_b 0 3786(structure 0 3214))
	(_version vc6)
	(_time 1463572428721 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 5b5b5a580a0c0b4e095b49000f5c585e0d585c5e0d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034220)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3225(_ent (_in))))
				(_port (_int T -4 0 3225(_ent (_in))))
				(_port (_int PAD -4 0 3225(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3222(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 3228(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3230(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3234
		(_object
			(_prcs
				(line__3236(_arch 0 0 3236(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3789 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3790 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3792(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3792(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 3794(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 3795(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3797(_ent(_in))))
		(_port (_int lcdbus7 -4 0 3797(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3217(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 3218(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3220(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 3240(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 3241(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3239(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463572428738 Structure
(_unit VHDL (lcd_bus_6_b 0 3859(structure 0 3287))
	(_version vc6)
	(_time 1463572428739 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 6b6b6a6b3a3c3b7e396b79303f6c686e3d686d6e3d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034236)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3298(_ent (_in))))
				(_port (_int T -4 0 3298(_ent (_in))))
				(_port (_int PAD -4 0 3298(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3295(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 3301(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3303(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3307
		(_object
			(_prcs
				(line__3309(_arch 0 0 3309(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3862 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3863 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3865(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3865(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 3867(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 3868(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3870(_ent(_in))))
		(_port (_int lcdbus6 -4 0 3870(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3290(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 3291(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3293(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 3313(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 3314(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3312(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463572428753 Structure
(_unit VHDL (lcd_bus_5_b 0 3932(structure 0 3360))
	(_version vc6)
	(_time 1463572428754 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 7a7a7b7b282d2a6f287a68212e7d797f2c797f7f2c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034423)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3371(_ent (_in))))
				(_port (_int T -4 0 3371(_ent (_in))))
				(_port (_int PAD -4 0 3371(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3368(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 3374(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3376(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3380
		(_object
			(_prcs
				(line__3382(_arch 0 0 3382(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3935 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3936 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3938(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3938(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 3940(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 3941(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3943(_ent(_in))))
		(_port (_int lcdbus5 -4 0 3943(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3363(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 3364(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3366(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 3386(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 3387(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3385(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463572428785 Structure
(_unit VHDL (lcd_bus_4_b 0 4005(structure 0 3433))
	(_version vc6)
	(_time 1463572428786 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9a9a9b95c8cdca8fc89a88c1ce9d999fcc999e9fcc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034454)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3444(_ent (_in))))
				(_port (_int T -4 0 3444(_ent (_in))))
				(_port (_int PAD -4 0 3444(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3441(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 3447(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3449(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3453
		(_object
			(_prcs
				(line__3455(_arch 0 0 3455(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4008 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4009 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4011(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4011(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4013(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 4014(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4016(_ent(_in))))
		(_port (_int lcdbus4 -4 0 4016(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3436(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 3437(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3439(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 3459(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 3460(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3458(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463572428800 Structure
(_unit VHDL (lcd_bus_3_b 0 4078(structure 0 3506))
	(_version vc6)
	(_time 1463572428801 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a9a9a8fea3fef9bcfba9bbf2fdaeaaacffaaaaacff)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034501)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3517(_ent (_in))))
				(_port (_int T -4 0 3517(_ent (_in))))
				(_port (_int PAD -4 0 3517(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3514(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 3520(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3522(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3526
		(_object
			(_prcs
				(line__3528(_arch 0 0 3528(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4081 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4082 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4084(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4084(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4086(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 4087(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4089(_ent(_in))))
		(_port (_int lcdbus3 -4 0 4089(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3509(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 3510(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3512(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 3532(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 3533(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3531(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463572428806 Structure
(_unit VHDL (lcd_bus_2_b 0 4151(structure 0 3579))
	(_version vc6)
	(_time 1463572428807 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a9a9a8fea3fef9bcfba9bbf2fdaeaaacffaaabacff)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034507)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3590(_ent (_in))))
				(_port (_int T -4 0 3590(_ent (_in))))
				(_port (_int PAD -4 0 3590(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3587(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 3593(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3595(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3599
		(_object
			(_prcs
				(line__3601(_arch 0 0 3601(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4154 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4155 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4157(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4157(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 4159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 4160(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4162(_ent(_in))))
		(_port (_int lcdbus2 -4 0 4162(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3582(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 3583(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3585(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 3605(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 3606(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3604(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463572428816 Structure
(_unit VHDL (lcd_bus_1_b 0 4224(structure 0 3652))
	(_version vc6)
	(_time 1463572428817 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b9b9b8edb3eee9acebb9abe2edbebabcefbab8bcef)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034517)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3663(_ent (_in))))
				(_port (_int T -4 0 3663(_ent (_in))))
				(_port (_int PAD -4 0 3663(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3660(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 3666(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3668(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3672
		(_object
			(_prcs
				(line__3674(_arch 0 0 3674(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4227 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4228 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4230(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4230(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 4232(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 4233(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4235(_ent(_in))))
		(_port (_int lcdbus1 -4 0 4235(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3655(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 3656(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3658(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 3678(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 3679(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3677(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463572428831 Structure
(_unit VHDL (lcd_bus_0_b 0 4297(structure 0 3725))
	(_version vc6)
	(_time 1463572428832 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c8c8c99dc39f98dd9ac8da939ccfcbcd9ecbc8cd9e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034532)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3736(_ent (_in))))
				(_port (_int T -4 0 3736(_ent (_in))))
				(_port (_int PAD -4 0 3736(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3733(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 3739(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3741(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3745
		(_object
			(_prcs
				(line__3747(_arch 0 0 3747(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4300 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4301 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4303(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4303(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 4305(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 4306(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4308(_ent(_in))))
		(_port (_int lcdbus0 -4 0 4308(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3728(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 3729(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3731(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 3751(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 3752(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3750(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463572428847 Structure
(_unit VHDL (lcd_writeb 0 4370(structure 0 3798))
	(_version vc6)
	(_time 1463572428848 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d8d8d98ad38f88cd8ad9cf838bded1dfdcdedddeda)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034538)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3809(_ent (_in))))
				(_port (_int T -4 0 3809(_ent (_in))))
				(_port (_int PAD -4 0 3809(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3806(_ent (_out))))
			)
		)
	)
	(_inst lcd_write_pad 0 3812(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwrite_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3814(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3818
		(_object
			(_prcs
				(line__3820(_arch 0 0 3820(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4373 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4374 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4376(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4376(_ent(_string \"lcd_writeB"\))))
		(_gen (_int tipd_PADDO -3 0 4378(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwrite -3 0 4379(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4381(_ent(_in))))
		(_port (_int lcdwrite -4 0 4381(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3801(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwrite_out -4 0 3802(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3804(_arch(_uni))))
		(_var (_int lcdwrite_zd -4 0 3824(_prcs 0((i 1)))))
		(_var (_int lcdwrite_GlitchData -6 0 3825(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3823(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 1702127986)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463572428863 Structure
(_unit VHDL (lcd_resetb 0 4443(structure 0 3871))
	(_version vc6)
	(_time 1463572428864 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code e8e8e9bbe3bfb8fdbae9fab2bcefebeeedefeceeea)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034544)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3882(_ent (_in))))
				(_port (_int T -4 0 3882(_ent (_in))))
				(_port (_int PAD -4 0 3882(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3879(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 3885(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3887(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3891
		(_object
			(_prcs
				(line__3893(_arch 0 0 3893(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4446 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4447 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4449(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4449(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 4451(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 4452(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4454(_ent(_in))))
		(_port (_int lcdreset -4 0 4454(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3874(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 3875(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3877(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 3897(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 3898(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3896(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2992          1463572428876 Structure
(_unit VHDL (lcd_rsb 0 4516(structure 0 3944))
	(_version vc6)
	(_time 1463572428877 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f7f7f6a7f3a0a7e2a5f6e5aca5f1f5f1a4f1f4f1f3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034594)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3955(_ent (_in))))
				(_port (_int T -4 0 3955(_ent (_in))))
				(_port (_int PAD -4 0 3955(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3952(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 3958(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3960(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3964
		(_object
			(_prcs
				(line__3966(_arch 0 0 3966(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4519 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4520 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4522(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4522(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4524(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4525(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4527(_ent(_in))))
		(_port (_int lcdrs -4 0 4527(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3947(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 3948(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3950(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 3970(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 3971(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3969(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2961          1463572428892 Structure
(_unit VHDL (gob 0 4000(structure 0 4017))
	(_version vc6)
	(_time 1463572428893 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 07075301565051110407415d540100015101050100)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428880)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4028(_ent (_in))))
				(_port (_int T -4 0 4028(_ent (_in))))
				(_port (_int PAD -4 0 4028(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4025(_ent (_out))))
			)
		)
	)
	(_inst go_pad 0 4031(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(goS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4033(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4037
		(_object
			(_prcs
				(line__4039(_arch 0 0 4039(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4003 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4004 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4005 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4006(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4006(_ent(_string \"goB"\))))
		(_gen (_int tipd_PADDO -3 0 4008(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_goS -3 0 4009(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4011(_ent(_in))))
		(_port (_int goS -4 0 4011(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4020(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int goS_out -4 0 4021(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4023(_arch(_uni))))
		(_var (_int goS_zd -4 0 4043(_prcs 0((i 1)))))
		(_var (_int goS_GlitchData -6 0 4044(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4042(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463572428909 Structure
(_unit VHDL (busyb 0 4589(structure 0 4090))
	(_version vc6)
	(_time 1463572428910 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 16164710154041011b16044c4511131115111f1014)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034605)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4101(_ent (_in))))
				(_port (_int T -4 0 4101(_ent (_in))))
				(_port (_int PAD -4 0 4101(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4098(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 4104(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4106(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4110
		(_object
			(_prcs
				(line__4112(_arch 0 0 4112(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4592 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4593 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4595(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4595(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 4597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 4598(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4600(_ent(_in))))
		(_port (_int busyS -4 0 4600(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4093(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 4094(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4096(_arch(_uni))))
		(_var (_int busyS_zd -4 0 4116(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 4117(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4115(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1000          1463572428923 Structure
(_unit VHDL (xo2iobuf0008 0 4146(structure 0 4153))
	(_version vc6)
	(_time 1463572428924 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 26277d22767470302e20607c752123202025262526)
	(_ent
		(_time 1463572428913)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 4155(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 4147(_ent(_out))))
		(_port (_int PAD -1 0 4147(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3348          1463572428939 Structure
(_unit VHDL (clkb 0 4681(structure 0 4185))
	(_version vc6)
	(_time 1463572428940 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 36366633636130203131256c343064303430353065)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034623)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4192(_ent (_out))))
				(_port (_int PAD -5 0 4192(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 4195(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4199
		(_object
			(_prcs
				(line__4201(_arch 0 0 4201(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4684 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4685 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4686 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4687(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4687(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 4689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 4690(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 4691 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 4692 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 4693 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4695(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 4695(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4188(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 4189(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4205(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4206(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 4208(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 4209(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4204(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3348          1463572428945 Structure
(_unit VHDL (rstb 0 4765(structure 0 4269))
	(_version vc6)
	(_time 1463572428953 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 45441446431315534243571e174241434742474246)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034715)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4276(_ent (_out))))
				(_port (_int PAD -5 0 4276(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 4279(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4283
		(_object
			(_prcs
				(line__4285(_arch 0 0 4285(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4768 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4769 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4770 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4771(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4771(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 4773(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 4774(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 4775 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 4776 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 4777 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4779(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 4779(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4272(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 4273(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4289(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4290(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 4292(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 4293(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4288(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463572428970 Structure
(_unit VHDL (payload_15_b 0 5017(structure 0 4353))
	(_version vc6)
	(_time 1463572428971 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 55540656510308430352130f055351500356545650)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034787)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4360(_ent (_out))))
				(_port (_int PAD -5 0 4360(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_15 0 4363(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload15_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4367
		(_object
			(_prcs
				(line__4369(_arch 0 0 4369(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5020 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5021 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5022 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5023(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5023(_ent(_string \"payload_15_B"\))))
		(_gen (_int tipd_payload15 -3 0 5025(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload15_PADDI -3 0 5026(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload15 -4 0 5027 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_posedge -4 0 5028 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_negedge -4 0 5029 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5031(_ent(_out)(_param_out))))
		(_port (_int payload15 -5 0 5031(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4356(_arch(_uni((i 1))))))
		(_sig (_int payload15_ipd -5 0 4357(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4373(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4374(_prcs 0)))
		(_var (_int tviol_payload15_payload15 -8 0 4376(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload15 -9 0 4377(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4372(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 53)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463572428987 Structure
(_unit VHDL (payload_14_b 0 5101(structure 0 4437))
	(_version vc6)
	(_time 1463572428988 2016.05.18 13:53:48)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 64653764613239723263223e346260613267656760)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034806)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4444(_ent (_out))))
				(_port (_int PAD -5 0 4444(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_14 0 4447(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload14_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4451
		(_object
			(_prcs
				(line__4453(_arch 0 0 4453(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5104 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5105 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5106 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5107(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5107(_ent(_string \"payload_14_B"\))))
		(_gen (_int tipd_payload14 -3 0 5109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload14_PADDI -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload14 -4 0 5111 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_posedge -4 0 5112 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_negedge -4 0 5113 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5115(_ent(_out)(_param_out))))
		(_port (_int payload14 -5 0 5115(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4440(_arch(_uni((i 1))))))
		(_sig (_int payload14_ipd -5 0 4441(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4457(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4458(_prcs 0)))
		(_var (_int tviol_payload14_payload14 -8 0 4460(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload14 -9 0 4461(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4456(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 52)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463572429003 Structure
(_unit VHDL (payload_13_b 0 5185(structure 0 4521))
	(_version vc6)
	(_time 1463572429004 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 74752775712229622273322e247270712277757777)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034821)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4528(_ent (_out))))
				(_port (_int PAD -5 0 4528(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_13 0 4531(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload13_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4535
		(_object
			(_prcs
				(line__4537(_arch 0 0 4537(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5188 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5189 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5190 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5191(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5191(_ent(_string \"payload_13_B"\))))
		(_gen (_int tipd_payload13 -3 0 5193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload13_PADDI -3 0 5194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload13 -4 0 5195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_posedge -4 0 5196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_negedge -4 0 5197 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5199(_ent(_out)(_param_out))))
		(_port (_int payload13 -5 0 5199(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4524(_arch(_uni((i 1))))))
		(_sig (_int payload13_ipd -5 0 4525(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4541(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4542(_prcs 0)))
		(_var (_int tviol_payload13_payload13 -8 0 4544(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload13 -9 0 4545(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4540(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 51)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463572429019 Structure
(_unit VHDL (payload_12_b 0 5269(structure 0 4605))
	(_version vc6)
	(_time 1463572429020 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 8485d78a81d2d992d283c2ded4828081d287858786)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034840)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4612(_ent (_out))))
				(_port (_int PAD -5 0 4612(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_12 0 4615(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload12_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4619
		(_object
			(_prcs
				(line__4621(_arch 0 0 4621(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5272 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5273 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5274 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5275(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5275(_ent(_string \"payload_12_B"\))))
		(_gen (_int tipd_payload12 -3 0 5277(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload12_PADDI -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload12 -4 0 5279 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_posedge -4 0 5280 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_negedge -4 0 5281 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5283(_ent(_out)(_param_out))))
		(_port (_int payload12 -5 0 5283(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4608(_arch(_uni((i 1))))))
		(_sig (_int payload12_ipd -5 0 4609(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4625(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4626(_prcs 0)))
		(_var (_int tviol_payload12_payload12 -8 0 4628(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload12 -9 0 4629(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4624(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 50)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463572429025 Structure
(_unit VHDL (payload_11_b 0 5353(structure 0 4689))
	(_version vc6)
	(_time 1463572429026 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 8485d78a81d2d992d283c2ded4828081d287858785)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034868)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4696(_ent (_out))))
				(_port (_int PAD -5 0 4696(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_11 0 4699(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload11_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4703
		(_object
			(_prcs
				(line__4705(_arch 0 0 4705(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5356 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5357 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5358 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5359(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5359(_ent(_string \"payload_11_B"\))))
		(_gen (_int tipd_payload11 -3 0 5361(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload11_PADDI -3 0 5362(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload11 -4 0 5363 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_posedge -4 0 5364 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_negedge -4 0 5365 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5367(_ent(_out)(_param_out))))
		(_port (_int payload11 -5 0 5367(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4692(_arch(_uni((i 1))))))
		(_sig (_int payload11_ipd -5 0 4693(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4709(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4710(_prcs 0)))
		(_var (_int tviol_payload11_payload11 -8 0 4712(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload11 -9 0 4713(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4708(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 49)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463572429034 Structure
(_unit VHDL (payload_10_b 0 5437(structure 0 4773))
	(_version vc6)
	(_time 1463572429035 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9392c09c91c5ce85c594d5c9c3959796c590929093)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034880)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4780(_ent (_out))))
				(_port (_int PAD -5 0 4780(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_10 0 4783(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload10_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4787
		(_object
			(_prcs
				(line__4789(_arch 0 0 4789(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5440 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5441 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5442 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5443(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5443(_ent(_string \"payload_10_B"\))))
		(_gen (_int tipd_payload10 -3 0 5445(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload10_PADDI -3 0 5446(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload10 -4 0 5447 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_posedge -4 0 5448 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_negedge -4 0 5449 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5451(_ent(_out)(_param_out))))
		(_port (_int payload10 -5 0 5451(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4776(_arch(_uni((i 1))))))
		(_sig (_int payload10_ipd -5 0 4777(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4793(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4794(_prcs 0)))
		(_var (_int tviol_payload10_payload10 -8 0 4796(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload10 -9 0 4797(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4792(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 48)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463572429040 Structure
(_unit VHDL (payload_9_b 0 5521(structure 0 4857))
	(_version vc6)
	(_time 1463572429041 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9392c09c91c5ce85c594d5c9c3959796c5909a96c5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034890)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4864(_ent (_out))))
				(_port (_int PAD -5 0 4864(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_9 0 4867(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload9_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4871
		(_object
			(_prcs
				(line__4873(_arch 0 0 4873(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5524 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5525 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5526 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5527(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5527(_ent(_string \"payload_9_B"\))))
		(_gen (_int tipd_payload9 -3 0 5529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload9_PADDI -3 0 5530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload9 -4 0 5531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_posedge -4 0 5532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_negedge -4 0 5533 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5535(_ent(_out)(_param_out))))
		(_port (_int payload9 -5 0 5535(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4860(_arch(_uni((i 1))))))
		(_sig (_int payload9_ipd -5 0 4861(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4877(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4878(_prcs 0)))
		(_var (_int tviol_payload9_payload9 -8 0 4880(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload9 -9 0 4881(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4876(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 962879855)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463572429050 Structure
(_unit VHDL (payload_8_b 0 5605(structure 0 4941))
	(_version vc6)
	(_time 1463572429051 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a3a2f0f4a1f5feb5f5a4e5f9f3a5a7a6f5a0aba6f5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034904)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4948(_ent (_out))))
				(_port (_int PAD -5 0 4948(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_8 0 4951(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload8_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4955
		(_object
			(_prcs
				(line__4957(_arch 0 0 4957(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5608 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5609 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5610 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5611(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5611(_ent(_string \"payload_8_B"\))))
		(_gen (_int tipd_payload8 -3 0 5613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload8_PADDI -3 0 5614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload8 -4 0 5615 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_posedge -4 0 5616 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_negedge -4 0 5617 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5619(_ent(_out)(_param_out))))
		(_port (_int payload8 -5 0 5619(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4944(_arch(_uni((i 1))))))
		(_sig (_int payload8_ipd -5 0 4945(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4961(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4962(_prcs 0)))
		(_var (_int tviol_payload8_payload8 -8 0 4964(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload8 -9 0 4965(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4960(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 946102639)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463572429065 Structure
(_unit VHDL (payload_7_b 0 5689(structure 0 5025))
	(_version vc6)
	(_time 1463572429066 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b2b3e1e6b1e4efa4e4b5f4e8e2b4b6b7e4b1b5b7e4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034913)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5032(_ent (_out))))
				(_port (_int PAD -5 0 5032(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_7 0 5035(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload7_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5039
		(_object
			(_prcs
				(line__5041(_arch 0 0 5041(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5692 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5693 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5694 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5695(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5695(_ent(_string \"payload_7_B"\))))
		(_gen (_int tipd_payload7 -3 0 5697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload7_PADDI -3 0 5698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload7 -4 0 5699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_posedge -4 0 5700 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_negedge -4 0 5701 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5703(_ent(_out)(_param_out))))
		(_port (_int payload7 -5 0 5703(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5028(_arch(_uni((i 1))))))
		(_sig (_int payload7_ipd -5 0 5029(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5045(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5046(_prcs 0)))
		(_var (_int tviol_payload7_payload7 -8 0 5048(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload7 -9 0 5049(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5044(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 929325423)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463572429071 Structure
(_unit VHDL (payload_6_b 0 5773(structure 0 5109))
	(_version vc6)
	(_time 1463572429072 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b2b3e1e6b1e4efa4e4b5f4e8e2b4b6b7e4b1b4b7e4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034922)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5116(_ent (_out))))
				(_port (_int PAD -5 0 5116(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_6 0 5119(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload6_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5123
		(_object
			(_prcs
				(line__5125(_arch 0 0 5125(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5776 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5777 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5778 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5779(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5779(_ent(_string \"payload_6_B"\))))
		(_gen (_int tipd_payload6 -3 0 5781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload6_PADDI -3 0 5782(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload6 -4 0 5783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_posedge -4 0 5784 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_negedge -4 0 5785 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5787(_ent(_out)(_param_out))))
		(_port (_int payload6 -5 0 5787(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5112(_arch(_uni((i 1))))))
		(_sig (_int payload6_ipd -5 0 5113(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5129(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5130(_prcs 0)))
		(_var (_int tviol_payload6_payload6 -8 0 5132(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload6 -9 0 5133(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5128(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 912548207)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463572429082 Structure
(_unit VHDL (payload_5_b 0 5857(structure 0 5193))
	(_version vc6)
	(_time 1463572429083 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c2c39197c1949fd494c5849892c4c6c794c1c7c794)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034932)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5200(_ent (_out))))
				(_port (_int PAD -5 0 5200(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_5 0 5203(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload5_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5207
		(_object
			(_prcs
				(line__5209(_arch 0 0 5209(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5860 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5861 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5862 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5863(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5863(_ent(_string \"payload_5_B"\))))
		(_gen (_int tipd_payload5 -3 0 5865(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload5_PADDI -3 0 5866(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload5 -4 0 5867 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_posedge -4 0 5868 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_negedge -4 0 5869 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5871(_ent(_out)(_param_out))))
		(_port (_int payload5 -5 0 5871(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5196(_arch(_uni((i 1))))))
		(_sig (_int payload5_ipd -5 0 5197(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5213(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5214(_prcs 0)))
		(_var (_int tviol_payload5_payload5 -8 0 5216(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload5 -9 0 5217(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5212(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 895770991)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463572429097 Structure
(_unit VHDL (payload_4_b 0 5941(structure 0 5277))
	(_version vc6)
	(_time 1463572429098 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d2d38180d1848fc484d5948882d4d6d784d1d6d784)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034941)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5284(_ent (_out))))
				(_port (_int PAD -5 0 5284(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_4 0 5287(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload4_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5291
		(_object
			(_prcs
				(line__5293(_arch 0 0 5293(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5944 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5945 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5946 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5947(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5947(_ent(_string \"payload_4_B"\))))
		(_gen (_int tipd_payload4 -3 0 5949(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload4_PADDI -3 0 5950(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload4 -4 0 5951 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_posedge -4 0 5952 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_negedge -4 0 5953 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5955(_ent(_out)(_param_out))))
		(_port (_int payload4 -5 0 5955(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5280(_arch(_uni((i 1))))))
		(_sig (_int payload4_ipd -5 0 5281(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5297(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5298(_prcs 0)))
		(_var (_int tviol_payload4_payload4 -8 0 5300(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload4 -9 0 5301(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5296(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 878993775)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463572429103 Structure
(_unit VHDL (payload_3_b 0 6025(structure 0 5361))
	(_version vc6)
	(_time 1463572429109 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code e1e0b2b2e1b7bcf7b7e6a7bbb1e7e5e4b7e2e2e4b7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034951)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5368(_ent (_out))))
				(_port (_int PAD -5 0 5368(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_3 0 5371(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload3_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5375
		(_object
			(_prcs
				(line__5377(_arch 0 0 5377(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6028 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6029 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6030 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6031(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6031(_ent(_string \"payload_3_B"\))))
		(_gen (_int tipd_payload3 -3 0 6033(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload3_PADDI -3 0 6034(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload3 -4 0 6035 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_posedge -4 0 6036 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_negedge -4 0 6037 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6039(_ent(_out)(_param_out))))
		(_port (_int payload3 -5 0 6039(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5364(_arch(_uni((i 1))))))
		(_sig (_int payload3_ipd -5 0 5365(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5381(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5382(_prcs 0)))
		(_var (_int tviol_payload3_payload3 -8 0 5384(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload3 -9 0 5385(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5380(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 862216559)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463572429114 Structure
(_unit VHDL (payload_2_b 0 6109(structure 0 5445))
	(_version vc6)
	(_time 1463572429115 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code e1e0b2b2e1b7bcf7b7e6a7bbb1e7e5e4b7e2e3e4b7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034961)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5452(_ent (_out))))
				(_port (_int PAD -5 0 5452(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_2 0 5455(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload2_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5459
		(_object
			(_prcs
				(line__5461(_arch 0 0 5461(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6112 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6113 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6114 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6115(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6115(_ent(_string \"payload_2_B"\))))
		(_gen (_int tipd_payload2 -3 0 6117(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload2_PADDI -3 0 6118(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload2 -4 0 6119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_posedge -4 0 6120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_negedge -4 0 6121 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6123(_ent(_out)(_param_out))))
		(_port (_int payload2 -5 0 6123(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5448(_arch(_uni((i 1))))))
		(_sig (_int payload2_ipd -5 0 5449(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5465(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5466(_prcs 0)))
		(_var (_int tviol_payload2_payload2 -8 0 5468(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload2 -9 0 5469(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5464(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 845439343)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463572429126 Structure
(_unit VHDL (payload_1_b 0 6193(structure 0 5529))
	(_version vc6)
	(_time 1463572429127 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f1f0a2a1f1a7ace7a7f6b7aba1f7f5f4a7f2f0f4a7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034985)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5536(_ent (_out))))
				(_port (_int PAD -5 0 5536(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_1 0 5539(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload1_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5543
		(_object
			(_prcs
				(line__5545(_arch 0 0 5545(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6196 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6197 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6198 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6199(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6199(_ent(_string \"payload_1_B"\))))
		(_gen (_int tipd_payload1 -3 0 6201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload1_PADDI -3 0 6202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload1 -4 0 6203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_posedge -4 0 6204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_negedge -4 0 6205 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6207(_ent(_out)(_param_out))))
		(_port (_int payload1 -5 0 6207(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5532(_arch(_uni((i 1))))))
		(_sig (_int payload1_ipd -5 0 5533(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5549(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5550(_prcs 0)))
		(_var (_int tviol_payload1_payload1 -8 0 5552(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload1 -9 0 5553(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5548(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463572429141 Structure
(_unit VHDL (payload_0_b 0 6277(structure 0 5613))
	(_version vc6)
	(_time 1463572429142 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0001540601565d165607465a500604055603000556)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572035004)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5620(_ent (_out))))
				(_port (_int PAD -5 0 5620(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_0 0 5623(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload0_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5627
		(_object
			(_prcs
				(line__5629(_arch 0 0 5629(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6280 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6281 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6282 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6283(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6283(_ent(_string \"payload_0_B"\))))
		(_gen (_int tipd_payload0 -3 0 6285(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload0_PADDI -3 0 6286(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload0 -4 0 6287 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_posedge -4 0 6288 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_negedge -4 0 6289 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6291(_ent(_out)(_param_out))))
		(_port (_int payload0 -5 0 6291(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5616(_arch(_uni((i 1))))))
		(_sig (_int payload0_ipd -5 0 5617(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5633(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5634(_prcs 0)))
		(_var (_int tviol_payload0_payload0 -8 0 5636(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload0 -9 0 5637(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5632(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 811884911)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1279          1463572429147 Structure
(_unit VHDL (gsr5mode 0 6361(structure 0 5684))
	(_version vc6)
	(_time 1463572429148 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 00005307035656130405445a070604060506070703)
	(_ent
		(_time 1463572035018)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 5687(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 5689(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 6362(_ent(_in))))
		(_sig (_int GSRMODE -1 0 5685(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1790          1463572429153 Structure
(_unit VHDL (gsr_instb 0 6383(structure 0 5715))
	(_version vc6)
	(_time 1463572429154 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 10104316134646054512094a141713171416121617)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572035028)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 5721(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 5724(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 5728
		(_object
			(_prcs
				(line__5730(_arch 0 0 5730(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6386 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6387 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 6388 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 6389(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6389(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 6391(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 6393(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 5718(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 5733(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 23650         1463572429173 Structure
(_unit VHDL (lcd_wrapper 0 5754(structure 0 5766))
	(_version vc6)
	(_time 1463572429174 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 202027242377703576262173327a702720272026252722)
	(_ent
		(_time 1463572429158)
	)
	(_comp
		(sender_SLICE_1
			(_object
				(_port (_int M1 -1 0 5814(_ent (_in))))
				(_port (_int M0 -1 0 5814(_ent (_in))))
				(_port (_int CE -1 0 5814(_ent (_in))))
				(_port (_int CLK -1 0 5815(_ent (_in))))
				(_port (_int Q0 -1 0 5815(_ent (_out))))
				(_port (_int Q1 -1 0 5815(_ent (_out))))
			)
		)
		(sender_SLICE_2
			(_object
				(_port (_int M1 -1 0 5818(_ent (_in))))
				(_port (_int M0 -1 0 5818(_ent (_in))))
				(_port (_int CE -1 0 5818(_ent (_in))))
				(_port (_int CLK -1 0 5819(_ent (_in))))
				(_port (_int Q0 -1 0 5819(_ent (_out))))
				(_port (_int Q1 -1 0 5819(_ent (_out))))
			)
		)
		(sender_SLICE_3
			(_object
				(_port (_int M1 -1 0 5822(_ent (_in))))
				(_port (_int M0 -1 0 5822(_ent (_in))))
				(_port (_int CE -1 0 5822(_ent (_in))))
				(_port (_int CLK -1 0 5823(_ent (_in))))
				(_port (_int Q0 -1 0 5823(_ent (_out))))
				(_port (_int Q1 -1 0 5823(_ent (_out))))
			)
		)
		(sender_SLICE_4
			(_object
				(_port (_int M1 -1 0 5826(_ent (_in))))
				(_port (_int M0 -1 0 5826(_ent (_in))))
				(_port (_int CE -1 0 5826(_ent (_in))))
				(_port (_int CLK -1 0 5827(_ent (_in))))
				(_port (_int Q0 -1 0 5827(_ent (_out))))
				(_port (_int Q1 -1 0 5827(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int M1 -1 0 5830(_ent (_in))))
				(_port (_int M0 -1 0 5830(_ent (_in))))
				(_port (_int CE -1 0 5830(_ent (_in))))
				(_port (_int CLK -1 0 5831(_ent (_in))))
				(_port (_int F0 -1 0 5831(_ent (_out))))
				(_port (_int Q0 -1 0 5831(_ent (_out))))
				(_port (_int Q1 -1 0 5832(_ent (_out))))
			)
		)
		(sender_SLICE_8
			(_object
				(_port (_int D1 -1 0 5835(_ent (_in))))
				(_port (_int C1 -1 0 5835(_ent (_in))))
				(_port (_int B0 -1 0 5835(_ent (_in))))
				(_port (_int DI0 -1 0 5836(_ent (_in))))
				(_port (_int CE -1 0 5836(_ent (_in))))
				(_port (_int CLK -1 0 5836(_ent (_in))))
				(_port (_int F0 -1 0 5837(_ent (_out))))
				(_port (_int Q0 -1 0 5837(_ent (_out))))
				(_port (_int F1 -1 0 5837(_ent (_out))))
			)
		)
		(sender_SLICE_9
			(_object
				(_port (_int D1 -1 0 5840(_ent (_in))))
				(_port (_int C1 -1 0 5840(_ent (_in))))
				(_port (_int A1 -1 0 5840(_ent (_in))))
				(_port (_int D0 -1 0 5841(_ent (_in))))
				(_port (_int B0 -1 0 5841(_ent (_in))))
				(_port (_int A0 -1 0 5841(_ent (_in))))
				(_port (_int DI1 -1 0 5842(_ent (_in))))
				(_port (_int DI0 -1 0 5842(_ent (_in))))
				(_port (_int CLK -1 0 5842(_ent (_in))))
				(_port (_int F0 -1 0 5843(_ent (_out))))
				(_port (_int Q0 -1 0 5843(_ent (_out))))
				(_port (_int F1 -1 0 5843(_ent (_out))))
				(_port (_int Q1 -1 0 5844(_ent (_out))))
			)
		)
		(sender_SLICE_10
			(_object
				(_port (_int D1 -1 0 5847(_ent (_in))))
				(_port (_int C1 -1 0 5847(_ent (_in))))
				(_port (_int A1 -1 0 5847(_ent (_in))))
				(_port (_int D0 -1 0 5848(_ent (_in))))
				(_port (_int C0 -1 0 5848(_ent (_in))))
				(_port (_int A0 -1 0 5848(_ent (_in))))
				(_port (_int DI0 -1 0 5849(_ent (_in))))
				(_port (_int CLK -1 0 5849(_ent (_in))))
				(_port (_int F0 -1 0 5849(_ent (_out))))
				(_port (_int Q0 -1 0 5850(_ent (_out))))
				(_port (_int F1 -1 0 5850(_ent (_out))))
			)
		)
		(sender_SLICE_15
			(_object
				(_port (_int M1 -1 0 5853(_ent (_in))))
				(_port (_int M0 -1 0 5853(_ent (_in))))
				(_port (_int CE -1 0 5853(_ent (_in))))
				(_port (_int CLK -1 0 5854(_ent (_in))))
				(_port (_int Q0 -1 0 5854(_ent (_out))))
				(_port (_int Q1 -1 0 5854(_ent (_out))))
			)
		)
		(sender_SLICE_16
			(_object
				(_port (_int M1 -1 0 5857(_ent (_in))))
				(_port (_int M0 -1 0 5857(_ent (_in))))
				(_port (_int CE -1 0 5857(_ent (_in))))
				(_port (_int CLK -1 0 5858(_ent (_in))))
				(_port (_int Q0 -1 0 5858(_ent (_out))))
				(_port (_int Q1 -1 0 5858(_ent (_out))))
			)
		)
		(sender_SLICE_17
			(_object
				(_port (_int M1 -1 0 5861(_ent (_in))))
				(_port (_int M0 -1 0 5861(_ent (_in))))
				(_port (_int CE -1 0 5861(_ent (_in))))
				(_port (_int CLK -1 0 5862(_ent (_in))))
				(_port (_int Q0 -1 0 5862(_ent (_out))))
				(_port (_int Q1 -1 0 5862(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 5865(_ent (_in))))
				(_port (_int lcdbus14 -1 0 5865(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 5868(_ent (_in))))
				(_port (_int lcdbus10 -1 0 5868(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 5871(_ent (_in))))
				(_port (_int lcdbus15 -1 0 5871(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 5874(_ent (_in))))
				(_port (_int lcdbus11 -1 0 5874(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 5877(_ent (_in))))
				(_port (_int lcdbus12 -1 0 5877(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 5880(_ent (_in))))
				(_port (_int lcdbus13 -1 0 5880(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 5883(_ent (_in))))
				(_port (_int lcdbus9 -1 0 5883(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 5886(_ent (_in))))
				(_port (_int lcdbus8 -1 0 5886(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 5889(_ent (_in))))
				(_port (_int lcdbus7 -1 0 5889(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 5892(_ent (_in))))
				(_port (_int lcdbus6 -1 0 5892(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 5895(_ent (_in))))
				(_port (_int lcdbus5 -1 0 5895(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 5898(_ent (_in))))
				(_port (_int lcdbus4 -1 0 5898(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 5901(_ent (_in))))
				(_port (_int lcdbus3 -1 0 5901(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 5904(_ent (_in))))
				(_port (_int lcdbus2 -1 0 5904(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 5907(_ent (_in))))
				(_port (_int lcdbus1 -1 0 5907(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 5910(_ent (_in))))
				(_port (_int lcdbus0 -1 0 5910(_ent (_out))))
			)
		)
		(lcd_writeB
			(_object
				(_port (_int PADDO -1 0 5913(_ent (_in))))
				(_port (_int lcdwrite -1 0 5913(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 5916(_ent (_in))))
				(_port (_int lcdreset -1 0 5916(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 5919(_ent (_in))))
				(_port (_int lcdrs -1 0 5919(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDO -1 0 5922(_ent (_in))))
				(_port (_int goS -1 0 5922(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 5925(_ent (_in))))
				(_port (_int busyS -1 0 5925(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 5928(_ent (_out))))
				(_port (_int clkS -1 0 5928(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 5931(_ent (_out))))
				(_port (_int rstS -1 0 5931(_ent (_in))))
			)
		)
		(payload_15_B
			(_object
				(_port (_int PADDI -1 0 5934(_ent (_out))))
				(_port (_int payload15 -1 0 5934(_ent (_in))))
			)
		)
		(payload_14_B
			(_object
				(_port (_int PADDI -1 0 5937(_ent (_out))))
				(_port (_int payload14 -1 0 5937(_ent (_in))))
			)
		)
		(payload_13_B
			(_object
				(_port (_int PADDI -1 0 5940(_ent (_out))))
				(_port (_int payload13 -1 0 5940(_ent (_in))))
			)
		)
		(payload_12_B
			(_object
				(_port (_int PADDI -1 0 5943(_ent (_out))))
				(_port (_int payload12 -1 0 5943(_ent (_in))))
			)
		)
		(payload_11_B
			(_object
				(_port (_int PADDI -1 0 5946(_ent (_out))))
				(_port (_int payload11 -1 0 5946(_ent (_in))))
			)
		)
		(payload_10_B
			(_object
				(_port (_int PADDI -1 0 5949(_ent (_out))))
				(_port (_int payload10 -1 0 5949(_ent (_in))))
			)
		)
		(payload_9_B
			(_object
				(_port (_int PADDI -1 0 5952(_ent (_out))))
				(_port (_int payload9 -1 0 5952(_ent (_in))))
			)
		)
		(payload_8_B
			(_object
				(_port (_int PADDI -1 0 5955(_ent (_out))))
				(_port (_int payload8 -1 0 5955(_ent (_in))))
			)
		)
		(payload_7_B
			(_object
				(_port (_int PADDI -1 0 5958(_ent (_out))))
				(_port (_int payload7 -1 0 5958(_ent (_in))))
			)
		)
		(payload_6_B
			(_object
				(_port (_int PADDI -1 0 5961(_ent (_out))))
				(_port (_int payload6 -1 0 5961(_ent (_in))))
			)
		)
		(payload_5_B
			(_object
				(_port (_int PADDI -1 0 5964(_ent (_out))))
				(_port (_int payload5 -1 0 5964(_ent (_in))))
			)
		)
		(payload_4_B
			(_object
				(_port (_int PADDI -1 0 5967(_ent (_out))))
				(_port (_int payload4 -1 0 5967(_ent (_in))))
			)
		)
		(payload_3_B
			(_object
				(_port (_int PADDI -1 0 5970(_ent (_out))))
				(_port (_int payload3 -1 0 5970(_ent (_in))))
			)
		)
		(payload_2_B
			(_object
				(_port (_int PADDI -1 0 5973(_ent (_out))))
				(_port (_int payload2 -1 0 5973(_ent (_in))))
			)
		)
		(payload_1_B
			(_object
				(_port (_int PADDI -1 0 5976(_ent (_out))))
				(_port (_int payload1 -1 0 5976(_ent (_in))))
			)
		)
		(payload_0_B
			(_object
				(_port (_int PADDI -1 0 5979(_ent (_out))))
				(_port (_int payload0 -1 0 5979(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 5982(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst sender_SLICE_1I 0 5985(_comp sender_SLICE_1)
		(_port
			((M1)(payload_c_1))
			((M0)(payload_c_2))
			((CE)(sender_clk_c_enable_17))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_2))
			((Q1)(lcd_bus_c_1))
		)
		(_use (_ent . sender_SLICE_1)
		)
	)
	(_inst sender_SLICE_2I 0 5988(_comp sender_SLICE_2)
		(_port
			((M1)(payload_c_3))
			((M0)(payload_c_4))
			((CE)(sender_clk_c_enable_17))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_4))
			((Q1)(lcd_bus_c_3))
		)
		(_use (_ent . sender_SLICE_2)
		)
	)
	(_inst sender_SLICE_3I 0 5991(_comp sender_SLICE_3)
		(_port
			((M1)(payload_c_5))
			((M0)(payload_c_6))
			((CE)(sender_clk_c_enable_17))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_6))
			((Q1)(lcd_bus_c_5))
		)
		(_use (_ent . sender_SLICE_3)
		)
	)
	(_inst sender_SLICE_4I 0 5994(_comp sender_SLICE_4)
		(_port
			((M1)(payload_c_7))
			((M0)(payload_c_8))
			((CE)(sender_clk_c_enable_17))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_8))
			((Q1)(lcd_bus_c_7))
		)
		(_use (_ent . sender_SLICE_4)
		)
	)
	(_inst SLICE_7I 0 5997(_comp SLICE_7)
		(_port
			((M1)(payload_c_15))
			((M0)(payload_c_14))
			((CE)(sender_clk_c_enable_17))
			((CLK)(clk_c))
			((F0)(GND_net))
			((Q0)(lcd_bus_c_14))
			((Q1)(lcd_bus_c_15))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst sender_SLICE_8I 0 6000(_comp sender_SLICE_8)
		(_port
			((D1)(sender_PS_vivaz_state_1))
			((C1)(sender_PS_vivaz_state_0))
			((B0)(sender_PS_vivaz_state_2))
			((DI0)(sender_n166))
			((CE)(sender_clk_c_enable_1))
			((CLK)(clk_c))
			((F0)(sender_n166))
			((Q0)(lcd_write_c))
			((F1)(sender_clk_c_enable_1))
		)
		(_use (_ent . sender_SLICE_8)
		)
	)
	(_inst sender_SLICE_9I 0 6005(_comp sender_SLICE_9)
		(_port
			((D1)(sender_PS_vivaz_state_2))
			((C1)(sender_PS_vivaz_state_0))
			((A1)(sender_PS_vivaz_state_1))
			((D0)(sender_PS_vivaz_state_2))
			((B0)(sender_PS_vivaz_state_1))
			((A0)(sender_PS_vivaz_state_0))
			((DI1)(sender_PS_vivaz_state_2_N_17_1))
			((DI0)(sender_PS_vivaz_state_2_N_17_0))
			((CLK)(clk_c))
			((F0)(sender_PS_vivaz_state_2_N_17_0))
			((Q0)(sender_PS_vivaz_state_0))
			((F1)(sender_PS_vivaz_state_2_N_17_1))
			((Q1)(sender_PS_vivaz_state_1))
		)
		(_use (_ent . sender_SLICE_9)
		)
	)
	(_inst sender_SLICE_10I 0 6015(_comp sender_SLICE_10)
		(_port
			((D1)(sender_PS_vivaz_state_2))
			((C1)(sender_PS_vivaz_state_1))
			((A1)(sender_PS_vivaz_state_0))
			((D0)(sender_PS_vivaz_state_0))
			((C0)(sender_PS_vivaz_state_1))
			((A0)(sender_PS_vivaz_state_2))
			((DI0)(sender_n189))
			((CLK)(clk_c))
			((F0)(sender_n189))
			((Q0)(sender_PS_vivaz_state_2))
			((F1)(sender_clk_c_enable_17))
		)
		(_use (_ent . sender_SLICE_10)
		)
	)
	(_inst sender_SLICE_15I 0 6021(_comp sender_SLICE_15)
		(_port
			((M1)(payload_c_0))
			((M0)(payload_c_9))
			((CE)(sender_clk_c_enable_17))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_9))
			((Q1)(lcd_bus_c_0))
		)
		(_use (_ent . sender_SLICE_15)
		)
	)
	(_inst sender_SLICE_16I 0 6024(_comp sender_SLICE_16)
		(_port
			((M1)(payload_c_10))
			((M0)(payload_c_11))
			((CE)(sender_clk_c_enable_17))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_11))
			((Q1)(lcd_bus_c_10))
		)
		(_use (_ent . sender_SLICE_16)
		)
	)
	(_inst sender_SLICE_17I 0 6027(_comp sender_SLICE_17)
		(_port
			((M1)(payload_c_12))
			((M0)(payload_c_13))
			((CE)(sender_clk_c_enable_17))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_13))
			((Q1)(lcd_bus_c_12))
		)
		(_use (_ent . sender_SLICE_17)
		)
	)
	(_inst lcd_bus_14_I 0 6030(_comp lcd_bus_14_B)
		(_port
			((PADDO)(lcd_bus_c_14))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_10_I 0 6032(_comp lcd_bus_10_B)
		(_port
			((PADDO)(lcd_bus_c_10))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_15_I 0 6034(_comp lcd_bus_15_B)
		(_port
			((PADDO)(lcd_bus_c_15))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_11_I 0 6036(_comp lcd_bus_11_B)
		(_port
			((PADDO)(lcd_bus_c_11))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_12_I 0 6038(_comp lcd_bus_12_B)
		(_port
			((PADDO)(lcd_bus_c_12))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_13_I 0 6040(_comp lcd_bus_13_B)
		(_port
			((PADDO)(lcd_bus_c_13))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_9_I 0 6042(_comp lcd_bus_9_B)
		(_port
			((PADDO)(lcd_bus_c_9))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_8_I 0 6044(_comp lcd_bus_8_B)
		(_port
			((PADDO)(lcd_bus_c_8))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_7_I 0 6046(_comp lcd_bus_7_B)
		(_port
			((PADDO)(lcd_bus_c_7))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_6_I 0 6048(_comp lcd_bus_6_B)
		(_port
			((PADDO)(lcd_bus_c_6))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_5_I 0 6050(_comp lcd_bus_5_B)
		(_port
			((PADDO)(lcd_bus_c_5))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_4_I 0 6052(_comp lcd_bus_4_B)
		(_port
			((PADDO)(lcd_bus_c_4))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_3_I 0 6054(_comp lcd_bus_3_B)
		(_port
			((PADDO)(lcd_bus_c_3))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 6056(_comp lcd_bus_2_B)
		(_port
			((PADDO)(lcd_bus_c_2))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_1_I 0 6058(_comp lcd_bus_1_B)
		(_port
			((PADDO)(lcd_bus_c_1))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 6060(_comp lcd_bus_0_B)
		(_port
			((PADDO)(lcd_bus_c_0))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_writeI 0 6062(_comp lcd_writeB)
		(_port
			((PADDO)(lcd_write_c))
			((lcdwrite)(lcd_write))
		)
		(_use (_ent . lcd_writeB)
		)
	)
	(_inst lcd_resetI 0 6064(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_rsI 0 6066(_comp lcd_rsB)
		(_port
			((PADDO)(GND_net))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst goI 0 6068(_comp goB)
		(_port
			((PADDO)(GND_net))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst busyI 0 6070(_comp busyB)
		(_port
			((PADDO)(GND_net))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst clkI 0 6072(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 6074(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst payload_15_I 0 6076(_comp payload_15_B)
		(_port
			((PADDI)(payload_c_15))
			((payload15)(payload(15)))
		)
		(_use (_ent . payload_15_B)
		)
	)
	(_inst payload_14_I 0 6078(_comp payload_14_B)
		(_port
			((PADDI)(payload_c_14))
			((payload14)(payload(14)))
		)
		(_use (_ent . payload_14_B)
		)
	)
	(_inst payload_13_I 0 6080(_comp payload_13_B)
		(_port
			((PADDI)(payload_c_13))
			((payload13)(payload(13)))
		)
		(_use (_ent . payload_13_B)
		)
	)
	(_inst payload_12_I 0 6082(_comp payload_12_B)
		(_port
			((PADDI)(payload_c_12))
			((payload12)(payload(12)))
		)
		(_use (_ent . payload_12_B)
		)
	)
	(_inst payload_11_I 0 6084(_comp payload_11_B)
		(_port
			((PADDI)(payload_c_11))
			((payload11)(payload(11)))
		)
		(_use (_ent . payload_11_B)
		)
	)
	(_inst payload_10_I 0 6086(_comp payload_10_B)
		(_port
			((PADDI)(payload_c_10))
			((payload10)(payload(10)))
		)
		(_use (_ent . payload_10_B)
		)
	)
	(_inst payload_9_I 0 6088(_comp payload_9_B)
		(_port
			((PADDI)(payload_c_9))
			((payload9)(payload(9)))
		)
		(_use (_ent . payload_9_B)
		)
	)
	(_inst payload_8_I 0 6090(_comp payload_8_B)
		(_port
			((PADDI)(payload_c_8))
			((payload8)(payload(8)))
		)
		(_use (_ent . payload_8_B)
		)
	)
	(_inst payload_7_I 0 6092(_comp payload_7_B)
		(_port
			((PADDI)(payload_c_7))
			((payload7)(payload(7)))
		)
		(_use (_ent . payload_7_B)
		)
	)
	(_inst payload_6_I 0 6094(_comp payload_6_B)
		(_port
			((PADDI)(payload_c_6))
			((payload6)(payload(6)))
		)
		(_use (_ent . payload_6_B)
		)
	)
	(_inst payload_5_I 0 6096(_comp payload_5_B)
		(_port
			((PADDI)(payload_c_5))
			((payload5)(payload(5)))
		)
		(_use (_ent . payload_5_B)
		)
	)
	(_inst payload_4_I 0 6098(_comp payload_4_B)
		(_port
			((PADDI)(payload_c_4))
			((payload4)(payload(4)))
		)
		(_use (_ent . payload_4_B)
		)
	)
	(_inst payload_3_I 0 6100(_comp payload_3_B)
		(_port
			((PADDI)(payload_c_3))
			((payload3)(payload(3)))
		)
		(_use (_ent . payload_3_B)
		)
	)
	(_inst payload_2_I 0 6102(_comp payload_2_B)
		(_port
			((PADDI)(payload_c_2))
			((payload2)(payload(2)))
		)
		(_use (_ent . payload_2_B)
		)
	)
	(_inst payload_1_I 0 6104(_comp payload_1_B)
		(_port
			((PADDI)(payload_c_1))
			((payload1)(payload(1)))
		)
		(_use (_ent . payload_1_B)
		)
	)
	(_inst payload_0_I 0 6106(_comp payload_0_B)
		(_port
			((PADDI)(payload_c_0))
			((payload0)(payload(0)))
		)
		(_use (_ent . payload_0_B)
		)
	)
	(_inst GSR_INST 0 6108(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 6110(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 6112(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 5755(_ent(_in))))
		(_port (_int rst -1 0 5755(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5756(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 5756(_ent(_out))))
		(_port (_int lcd_write -1 0 5757(_ent(_out))))
		(_port (_int lcd_reset -1 0 5757(_ent(_out))))
		(_port (_int lcd_rs -1 0 5758(_ent(_out))))
		(_port (_int go -1 0 5758(_ent(_out))))
		(_port (_int data1Command0 -1 0 5759(_ent(_in))))
		(_port (_int busy -1 0 5759(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5760(_array -1 ((_dto i 15 i 0)))))
		(_port (_int payload 1 0 5760(_ent(_in))))
		(_sig (_int payload_c_1 -1 0 5767(_arch(_uni))))
		(_sig (_int payload_c_2 -1 0 5768(_arch(_uni))))
		(_sig (_int sender_clk_c_enable_17 -1 0 5769(_arch(_uni))))
		(_sig (_int clk_c -1 0 5770(_arch(_uni))))
		(_sig (_int lcd_bus_c_2 -1 0 5771(_arch(_uni))))
		(_sig (_int lcd_bus_c_1 -1 0 5772(_arch(_uni))))
		(_sig (_int payload_c_3 -1 0 5773(_arch(_uni))))
		(_sig (_int payload_c_4 -1 0 5774(_arch(_uni))))
		(_sig (_int lcd_bus_c_4 -1 0 5775(_arch(_uni))))
		(_sig (_int lcd_bus_c_3 -1 0 5776(_arch(_uni))))
		(_sig (_int payload_c_5 -1 0 5777(_arch(_uni))))
		(_sig (_int payload_c_6 -1 0 5778(_arch(_uni))))
		(_sig (_int lcd_bus_c_6 -1 0 5779(_arch(_uni))))
		(_sig (_int lcd_bus_c_5 -1 0 5780(_arch(_uni))))
		(_sig (_int payload_c_7 -1 0 5781(_arch(_uni))))
		(_sig (_int payload_c_8 -1 0 5782(_arch(_uni))))
		(_sig (_int lcd_bus_c_8 -1 0 5783(_arch(_uni))))
		(_sig (_int lcd_bus_c_7 -1 0 5784(_arch(_uni))))
		(_sig (_int payload_c_15 -1 0 5785(_arch(_uni))))
		(_sig (_int payload_c_14 -1 0 5786(_arch(_uni))))
		(_sig (_int GND_net -1 0 5787(_arch(_uni))))
		(_sig (_int lcd_bus_c_14 -1 0 5788(_arch(_uni))))
		(_sig (_int lcd_bus_c_15 -1 0 5789(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_1 -1 0 5790(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_0 -1 0 5791(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_2 -1 0 5792(_arch(_uni))))
		(_sig (_int sender_n166 -1 0 5793(_arch(_uni))))
		(_sig (_int sender_clk_c_enable_1 -1 0 5794(_arch(_uni))))
		(_sig (_int lcd_write_c -1 0 5795(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_2_N_17_1 -1 0 5796(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_2_N_17_0 -1 0 5797(_arch(_uni))))
		(_sig (_int sender_n189 -1 0 5798(_arch(_uni))))
		(_sig (_int payload_c_0 -1 0 5799(_arch(_uni))))
		(_sig (_int payload_c_9 -1 0 5800(_arch(_uni))))
		(_sig (_int lcd_bus_c_9 -1 0 5801(_arch(_uni))))
		(_sig (_int lcd_bus_c_0 -1 0 5802(_arch(_uni))))
		(_sig (_int payload_c_10 -1 0 5803(_arch(_uni))))
		(_sig (_int payload_c_11 -1 0 5804(_arch(_uni))))
		(_sig (_int lcd_bus_c_11 -1 0 5805(_arch(_uni))))
		(_sig (_int lcd_bus_c_10 -1 0 5806(_arch(_uni))))
		(_sig (_int payload_c_12 -1 0 5807(_arch(_uni))))
		(_sig (_int payload_c_13 -1 0 5808(_arch(_uni))))
		(_sig (_int lcd_bus_c_13 -1 0 5809(_arch(_uni))))
		(_sig (_int lcd_bus_c_12 -1 0 5810(_arch(_uni))))
		(_sig (_int rst_c -1 0 5811(_arch(_uni))))
		(_sig (_int VCCI -1 0 5812(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 382 0 structure_con
(_configuration VHDL (structure_con 0 6119 (lcd_wrapper))
	(_version vc6)
	(_time 1463572429204 2016.05.18 13:53:49)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 3f3e683b6d6969283a3c2c646a383a383d393a3a69)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2582          1463572429407 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463572429408 2016.05.18 13:53:49)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters tan)
	(_code 0a0b5b0c5e5c5d1d0a5d18505e0c5f0c090c020d0e)
	(_ent
		(_time 1463572036417)
	)
	(_comp
		(lcd_wrapper
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_inout))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 60(_comp lcd_wrapper)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_wrapper)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 55(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(9))(_sens(9)))))
			(tb(_arch 1 0 76(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
V 000049 55 2582          1463572459781 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463572459782 2016.05.18 13:54:19)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters tan)
	(_code affdaff8fcf9f8b8aff8bdf5fba9faa9aca9a7a8ab)
	(_ent
		(_time 1463572036417)
	)
	(_comp
		(lcd_wrapper
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_inout))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 60(_comp lcd_wrapper)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_wrapper)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 55(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(9))(_sens(9)))))
			(tb(_arch 1 0 76(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
V 000050 55 1907          1463572688862 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 26))
	(_version vc6)
	(_time 1463572688874 2016.05.18 13:58:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8f8e8a818dd9de98868b9dd5db8988888c888d898a)
	(_ent
		(_time 1463572033581)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 28(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 839           1463572688893 Structure
(_unit VHDL (vcc 0 79(structure 0 46))
	(_version vc6)
	(_time 1463572688894 2016.05.18 13:58:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9e9f9b91c8c9c98999988dc4cc9998989d989d9998)
	(_ent
		(_time 1463572033596)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 48(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 839           1463572688907 Structure
(_unit VHDL (gnd 0 38(structure 0 65))
	(_version vc6)
	(_time 1463572688908 2016.05.18 13:58:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code aeaeaaf9aef9feb8a8a8ebf4fba8a9a8fba8aaa8a9)
	(_ent
		(_time 1463572033550)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 67(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 7199          1463572688913 Structure
(_unit VHDL (sender_slice_1 0 77(structure 0 112))
	(_version vc6)
	(_time 1463572688914 2016.05.18 13:58:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code aeafaef9fef9afb8f9fbbbf5fdabf8a9ada8fda8a7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428282)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 129(_ent (_in))))
				(_port (_int D1 -5 0 129(_ent (_in))))
				(_port (_int SD -5 0 129(_ent (_in))))
				(_port (_int SP -5 0 130(_ent (_in))))
				(_port (_int CK -5 0 130(_ent (_in))))
				(_port (_int LSR -5 0 130(_ent (_in))))
				(_port (_int Q -5 0 131(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 134(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 137(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i2 0 140(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 143(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 145(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i3 0 147(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 152
		(_object
			(_prcs
				(line__154(_arch 0 0 154(_procedure_call (_trgt(6))(_sens(0)))))
				(line__155(_arch 1 0 155(_procedure_call (_trgt(8))(_sens(1)))))
				(line__156(_arch 2 0 156(_procedure_call (_trgt(10))(_sens(2)))))
				(line__157(_arch 3 0 157(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 161
		(_object
			(_prcs
				(line__163(_arch 4 0 163(_procedure_call (_trgt(7))(_sens(6)))))
				(line__164(_arch 5 0 164(_procedure_call (_trgt(9))(_sens(8)))))
				(line__165(_arch 6 0 165(_procedure_call (_trgt(11))(_sens(10)))))
				(line__166(_arch 7 0 166(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 80 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 81 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 82 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 83(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 83(_ent gms(_string \"sender_SLICE_1"\))))
		(_gen (_int tipd_M1 -3 0 85(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 86(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 87(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 88(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 89(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 90(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 91 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 92 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 93 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 94 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 95 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 96 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 97 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 98 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 99 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 100 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 101 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 102 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 103 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 105(_ent(_in))))
		(_port (_int M0 -5 0 105(_ent(_in))))
		(_port (_int CE -5 0 105(_ent(_in))))
		(_port (_int CLK -5 0 106(_ent(_in))))
		(_port (_int Q0 -5 0 106(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 106(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 115(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 116(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 117(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 118(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 119(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 120(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 121(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 122(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 123(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 124(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 126(_arch(_uni))))
		(_sig (_int GNDI -5 0 127(_arch(_uni))))
		(_var (_int Q0_zd -5 0 170(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 171(_prcs 0)))
		(_var (_int Q1_zd -5 0 172(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 173(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 175(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 176(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 177(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 178(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 179(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 180(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 181(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 182(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 169(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7220          1463572688924 Structure
(_unit VHDL (sender_slice_2 0 283(structure 0 319))
	(_version vc6)
	(_time 1463572688925 2016.05.18 13:58:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code bdbcbde9eceabcabeae8a8e6eeb8ebbabebbeebbb4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033674)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 336(_ent (_in))))
				(_port (_int D1 -5 0 336(_ent (_in))))
				(_port (_int SD -5 0 336(_ent (_in))))
				(_port (_int SP -5 0 337(_ent (_in))))
				(_port (_int CK -5 0 337(_ent (_in))))
				(_port (_int LSR -5 0 337(_ent (_in))))
				(_port (_int Q -5 0 338(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 341(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 344(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i4 0 347(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 350(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 352(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i5 0 354(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 359
		(_object
			(_prcs
				(line__361(_arch 0 0 361(_procedure_call (_trgt(6))(_sens(0)))))
				(line__362(_arch 1 0 362(_procedure_call (_trgt(8))(_sens(1)))))
				(line__363(_arch 2 0 363(_procedure_call (_trgt(10))(_sens(2)))))
				(line__364(_arch 3 0 364(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 368
		(_object
			(_prcs
				(line__370(_arch 4 0 370(_procedure_call (_trgt(7))(_sens(6)))))
				(line__371(_arch 5 0 371(_procedure_call (_trgt(9))(_sens(8)))))
				(line__372(_arch 6 0 372(_procedure_call (_trgt(11))(_sens(10)))))
				(line__373(_arch 7 0 373(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 286 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 287 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 288 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 289(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 289(_ent gms(_string \"sender_SLICE_2"\))))
		(_gen (_int tipd_M1 -3 0 291(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 292(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 294(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 295(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 296(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 297 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 298 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 299 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 300 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 301 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 302 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 303 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 304 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 305 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 306 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 307 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 308 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 309 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 311(_ent(_in))))
		(_port (_int M0 -5 0 311(_ent(_in))))
		(_port (_int CE -5 0 311(_ent(_in))))
		(_port (_int CLK -5 0 312(_ent(_in))))
		(_port (_int Q0 -5 0 312(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 312(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 322(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 323(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 324(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 325(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 326(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 327(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 328(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 329(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 330(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 331(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 333(_arch(_uni))))
		(_sig (_int GNDI -5 0 334(_arch(_uni))))
		(_var (_int Q0_zd -5 0 377(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 378(_prcs 0)))
		(_var (_int Q1_zd -5 0 379(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 380(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 382(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 383(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 384(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 385(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 386(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 387(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 388(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 389(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 376(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7220          1463572688969 Structure
(_unit VHDL (sender_slice_3 0 490(structure 0 526))
	(_version vc6)
	(_time 1463572688970 2016.05.18 13:58:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code ecedecbfbabbedfabbb9f9b7bfe9baebefeabfeae5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033706)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 543(_ent (_in))))
				(_port (_int D1 -5 0 543(_ent (_in))))
				(_port (_int SD -5 0 543(_ent (_in))))
				(_port (_int SP -5 0 544(_ent (_in))))
				(_port (_int CK -5 0 544(_ent (_in))))
				(_port (_int LSR -5 0 544(_ent (_in))))
				(_port (_int Q -5 0 545(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 548(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 551(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i6 0 554(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 557(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 559(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i7 0 561(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 566
		(_object
			(_prcs
				(line__568(_arch 0 0 568(_procedure_call (_trgt(6))(_sens(0)))))
				(line__569(_arch 1 0 569(_procedure_call (_trgt(8))(_sens(1)))))
				(line__570(_arch 2 0 570(_procedure_call (_trgt(10))(_sens(2)))))
				(line__571(_arch 3 0 571(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 575
		(_object
			(_prcs
				(line__577(_arch 4 0 577(_procedure_call (_trgt(7))(_sens(6)))))
				(line__578(_arch 5 0 578(_procedure_call (_trgt(9))(_sens(8)))))
				(line__579(_arch 6 0 579(_procedure_call (_trgt(11))(_sens(10)))))
				(line__580(_arch 7 0 580(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 493 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 494 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 495 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 496(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 496(_ent gms(_string \"sender_SLICE_3"\))))
		(_gen (_int tipd_M1 -3 0 498(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 499(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 503(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 504 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 505 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 516 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 518(_ent(_in))))
		(_port (_int M0 -5 0 518(_ent(_in))))
		(_port (_int CE -5 0 518(_ent(_in))))
		(_port (_int CLK -5 0 519(_ent(_in))))
		(_port (_int Q0 -5 0 519(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 519(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 529(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 532(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 533(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 534(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 535(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 536(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 537(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 538(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 540(_arch(_uni))))
		(_sig (_int GNDI -5 0 541(_arch(_uni))))
		(_var (_int Q0_zd -5 0 584(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 585(_prcs 0)))
		(_var (_int Q1_zd -5 0 586(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 587(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 589(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 590(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 591(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 592(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 593(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 594(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 595(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 596(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 583(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7220          1463572688975 Structure
(_unit VHDL (sender_slice_4 0 697(structure 0 733))
	(_version vc6)
	(_time 1463572688976 2016.05.18 13:58:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code ecedecbfbabbedfabbb9f9b7bfe9baebefeabfeae5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572033721)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 750(_ent (_in))))
				(_port (_int D1 -5 0 750(_ent (_in))))
				(_port (_int SD -5 0 750(_ent (_in))))
				(_port (_int SP -5 0 751(_ent (_in))))
				(_port (_int CK -5 0 751(_ent (_in))))
				(_port (_int LSR -5 0 751(_ent (_in))))
				(_port (_int Q -5 0 752(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 755(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 758(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i8 0 761(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 764(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 766(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i9 0 768(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 773
		(_object
			(_prcs
				(line__775(_arch 0 0 775(_procedure_call (_trgt(6))(_sens(0)))))
				(line__776(_arch 1 0 776(_procedure_call (_trgt(8))(_sens(1)))))
				(line__777(_arch 2 0 777(_procedure_call (_trgt(10))(_sens(2)))))
				(line__778(_arch 3 0 778(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 782
		(_object
			(_prcs
				(line__784(_arch 4 0 784(_procedure_call (_trgt(7))(_sens(6)))))
				(line__785(_arch 5 0 785(_procedure_call (_trgt(9))(_sens(8)))))
				(line__786(_arch 6 0 786(_procedure_call (_trgt(11))(_sens(10)))))
				(line__787(_arch 7 0 787(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 700 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 701 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 702 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 703(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 703(_ent gms(_string \"sender_SLICE_4"\))))
		(_gen (_int tipd_M1 -3 0 705(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 706(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 707(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 710(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 716 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 717 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 718 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 719 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 720 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 721 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 722 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 723 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 725(_ent(_in))))
		(_port (_int M0 -5 0 725(_ent(_in))))
		(_port (_int CE -5 0 725(_ent(_in))))
		(_port (_int CLK -5 0 726(_ent(_in))))
		(_port (_int Q0 -5 0 726(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 726(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 737(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 738(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 739(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 740(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 741(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 742(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 743(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 744(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 745(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 747(_arch(_uni))))
		(_sig (_int GNDI -5 0 748(_arch(_uni))))
		(_var (_int Q0_zd -5 0 791(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 792(_prcs 0)))
		(_var (_int Q1_zd -5 0 793(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 794(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 796(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 797(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 798(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 799(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 800(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 801(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 802(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 803(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 790(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1704          1463572688987 Structure
(_unit VHDL (lut4 0 17(structure 0 913))
	(_version vc6)
	(_time 1463572688988 2016.05.18 13:58:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fcfcacadaaaaaceff9f8bfa7a8fbf8fff8faaffbf9)
	(_ent
		(_time 1463572033440)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 915(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7753          1463572689000 Structure
(_unit VHDL (slice_7 0 926(structure 0 962))
	(_version vc6)
	(_time 1463572689001 2016.05.18 13:58:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0b0a0c0d0a5c561d5c0b1e520c080c0c080d580d02)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428360)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 991(_ent (_in))))
				(_port (_int B -5 0 991(_ent (_in))))
				(_port (_int C -5 0 991(_ent (_in))))
				(_port (_int D -5 0 991(_ent (_in))))
				(_port (_int Z -5 0 992(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 988(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 980(_ent (_in))))
				(_port (_int D1 -5 0 980(_ent (_in))))
				(_port (_int SD -5 0 980(_ent (_in))))
				(_port (_int SP -5 0 981(_ent (_in))))
				(_port (_int CK -5 0 981(_ent (_in))))
				(_port (_int LSR -5 0 981(_ent (_in))))
				(_port (_int Q -5 0 982(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 985(_ent (_out))))
			)
		)
	)
	(_inst i4 0 995(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 997(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i16 0 999(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1002(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst sender_lcd_bus_i15 0 1004(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1009
		(_object
			(_prcs
				(line__1011(_arch 0 0 1011(_procedure_call (_trgt(7))(_sens(0)))))
				(line__1012(_arch 1 0 1012(_procedure_call (_trgt(9))(_sens(1)))))
				(line__1013(_arch 2 0 1013(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1014(_arch 3 0 1014(_procedure_call (_trgt(13))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1018
		(_object
			(_prcs
				(line__1020(_arch 4 0 1020(_procedure_call (_trgt(8))(_sens(7)))))
				(line__1021(_arch 5 0 1021(_procedure_call (_trgt(10))(_sens(9)))))
				(line__1022(_arch 6 0 1022(_procedure_call (_trgt(12))(_sens(11)))))
				(line__1023(_arch 7 0 1023(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 929 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 930 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 931 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 932(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 932(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_M1 -3 0 934(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 935(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 936(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 937(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 938(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 939(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 940 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 941 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 942 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 943 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 944 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 945 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 946 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 947 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 948 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 949 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 950 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 951 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 952 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 954(_ent(_in))))
		(_port (_int M0 -5 0 954(_ent(_in))))
		(_port (_int CE -5 0 954(_ent(_in))))
		(_port (_int CLK -5 0 955(_ent(_in))))
		(_port (_int F0 -5 0 955(_ent(_out))))
		(_port (_int Q0 -5 0 955(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 956(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 965(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 966(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 967(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 968(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 969(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 970(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 971(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 972(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 973(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 974(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 975(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 977(_arch(_uni))))
		(_sig (_int VCCI -5 0 978(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1028(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1029(_prcs 0)))
		(_var (_int Q1_zd -5 0 1030(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1031(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1033(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1034(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1035(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1036(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1037(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1038(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1039(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1040(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1026(_prcs (_simple)(_trgt(4)(5)(6))(_sens(8)(10)(12)(14)(15)(16)(17))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1722          1463572689016 Structure
(_unit VHDL (lut40001 0 1275(structure 0 1151))
	(_version vc6)
	(_time 1463572689017 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1b1b4c1d4c4d4b081e1a0b444a181b181a1d481c1e)
	(_ent
		(_time 1463572033784)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1153(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000100010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000100010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1276(_ent(_in))))
		(_port (_int B -1 0 1276(_ent(_in))))
		(_port (_int C -1 0 1276(_ent(_in))))
		(_port (_int D -1 0 1276(_ent(_in))))
		(_port (_int Z -1 0 1277(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463572689022 Structure
(_unit VHDL (lut40002 0 1296(structure 0 1172))
	(_version vc6)
	(_time 1463572689023 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1b1b4c1d4c4d4b081e1a0b444a181b18191d481c1e)
	(_ent
		(_time 1463572033790)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1174(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001100110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001100110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1297(_ent(_in))))
		(_port (_int B -1 0 1297(_ent(_in))))
		(_port (_int C -1 0 1297(_ent(_in))))
		(_port (_int D -1 0 1297(_ent(_in))))
		(_port (_int Z -1 0 1298(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8379          1463572689030 Structure
(_unit VHDL (sender_slice_8 0 1185(structure 0 1222))
	(_version vc6)
	(_time 1463572689031 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 2b2a2c2f7c7c2a3d7b293e70782e7d2c282d782d22)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572689026)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 1252(_ent (_in))))
				(_port (_int B -5 0 1252(_ent (_in))))
				(_port (_int C -5 0 1252(_ent (_in))))
				(_port (_int D -5 0 1252(_ent (_in))))
				(_port (_int Z -5 0 1253(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1249(_ent (_out))))
			)
		)
		(lut40002
			(_object
				(_port (_int A -5 0 1256(_ent (_in))))
				(_port (_int B -5 0 1256(_ent (_in))))
				(_port (_int C -5 0 1256(_ent (_in))))
				(_port (_int D -5 0 1256(_ent (_in))))
				(_port (_int Z -5 0 1257(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1241(_ent (_in))))
				(_port (_int D1 -5 0 1241(_ent (_in))))
				(_port (_int SD -5 0 1241(_ent (_in))))
				(_port (_int SP -5 0 1242(_ent (_in))))
				(_port (_int CK -5 0 1242(_ent (_in))))
				(_port (_int LSR -5 0 1242(_ent (_in))))
				(_port (_int Q -5 0 1243(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1246(_ent (_out))))
			)
		)
	)
	(_inst sender_i1_2_lut_rep_3 0 1260(_comp lut40001)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 1262(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_i125_1_lut 0 1264(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst sender_lcd_write_28 0 1266(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1269(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1273
		(_object
			(_prcs
				(line__1275(_arch 0 0 1275(_procedure_call (_trgt(9))(_sens(0)))))
				(line__1276(_arch 1 0 1276(_procedure_call (_trgt(10))(_sens(1)))))
				(line__1277(_arch 2 0 1277(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1278(_arch 3 0 1278(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1279(_arch 4 0 1279(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1280(_arch 5 0 1280(_procedure_call (_trgt(16))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 1284
		(_object
			(_prcs
				(line__1286(_arch 6 0 1286(_procedure_call (_trgt(13))(_sens(12)))))
				(line__1287(_arch 7 0 1287(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1288(_arch 8 0 1288(_procedure_call (_trgt(17))(_sens(16)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1188 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1189 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1190 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1191(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1191(_ent gms(_string \"sender_SLICE_8"\))))
		(_gen (_int tipd_B1 -3 0 1193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1212 \0 ns\ (_ent((ns 0)))))
		(_port (_int B1 -5 0 1214(_ent(_in))))
		(_port (_int A1 -5 0 1214(_ent(_in))))
		(_port (_int B0 -5 0 1214(_ent(_in))))
		(_port (_int DI0 -5 0 1215(_ent(_in))))
		(_port (_int CE -5 0 1215(_ent(_in))))
		(_port (_int CLK -5 0 1215(_ent(_in))))
		(_port (_int F0 -5 0 1216(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1216(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1216(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -5 0 1225(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1226(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1227(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1228(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1229(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1230(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1231(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1232(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1234(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1235(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1236(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1238(_arch(_uni))))
		(_sig (_int VCCI -5 0 1239(_arch(_uni))))
		(_var (_int F0_zd -5 0 1293(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1294(_prcs 0)))
		(_var (_int Q0_zd -5 0 1295(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1296(_prcs 0)))
		(_var (_int F1_zd -5 0 1297(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1298(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1300(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1301(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1302(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1303(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1304(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1305(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 1291(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(13)(15)(17)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
V 000050 55 1722          1463572689036 Structure
(_unit VHDL (lut40003 0 1519(structure 0 1408))
	(_version vc6)
	(_time 1463572689037 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2b2b7c2e7c7d7b382e2a3b747a282b28282d782c2e)
	(_ent
		(_time 1463572033815)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1410(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100010010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100010010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1520(_ent(_in))))
		(_port (_int B -1 0 1520(_ent(_in))))
		(_port (_int C -1 0 1520(_ent(_in))))
		(_port (_int D -1 0 1520(_ent(_in))))
		(_port (_int Z -1 0 1521(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463572689049 Structure
(_unit VHDL (lut40004 0 1540(structure 0 1429))
	(_version vc6)
	(_time 1463572689050 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3a3a6d3e6e6c6a293f3b2a656b393a393e3c693d3f)
	(_ent
		(_time 1463572033830)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1431(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101011011010110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101011011010110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1541(_ent(_in))))
		(_port (_int B -1 0 1541(_ent(_in))))
		(_port (_int C -1 0 1541(_ent(_in))))
		(_port (_int D -1 0 1541(_ent(_in))))
		(_port (_int Z -1 0 1542(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1931          1463572689065 Structure
(_unit VHDL (vmuxregsre0005 0 1561(structure 0 1451))
	(_version vc6)
	(_time 1463572689066 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4a4b48484f1c1b5d434e58101e4c4d4d494d484c4f)
	(_ent
		(_time 1463572033846)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 1453(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 1562(_ent(_in))))
		(_port (_int D1 -1 0 1562(_ent(_in))))
		(_port (_int SD -1 0 1562(_ent(_in))))
		(_port (_int SP -1 0 1563(_ent(_in))))
		(_port (_int CK -1 0 1563(_ent(_in))))
		(_port (_int LSR -1 0 1563(_ent(_in))))
		(_port (_int Q -1 0 1564(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 10304         1463572689078 Structure
(_unit VHDL (sender_slice_9 0 1464(structure 0 1510))
	(_version vc6)
	(_time 1463572689079 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 59585e5a550e584f0b094c020a5c0f5e5a5f0a5f50)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572689069)
	)
	(_vital vital_level0)
	(_comp
		(lut40003
			(_object
				(_port (_int A -5 0 1544(_ent (_in))))
				(_port (_int B -5 0 1544(_ent (_in))))
				(_port (_int C -5 0 1544(_ent (_in))))
				(_port (_int D -5 0 1544(_ent (_in))))
				(_port (_int Z -5 0 1545(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1541(_ent (_out))))
			)
		)
		(lut40004
			(_object
				(_port (_int A -5 0 1548(_ent (_in))))
				(_port (_int B -5 0 1548(_ent (_in))))
				(_port (_int C -5 0 1548(_ent (_in))))
				(_port (_int D -5 0 1548(_ent (_in))))
				(_port (_int Z -5 0 1549(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1533(_ent (_in))))
				(_port (_int D1 -5 0 1533(_ent (_in))))
				(_port (_int SD -5 0 1533(_ent (_in))))
				(_port (_int SP -5 0 1534(_ent (_in))))
				(_port (_int CK -5 0 1534(_ent (_in))))
				(_port (_int LSR -5 0 1534(_ent (_in))))
				(_port (_int Q -5 0 1535(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1538(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 1552(_ent (_in))))
				(_port (_int D1 -5 0 1552(_ent (_in))))
				(_port (_int SD -5 0 1552(_ent (_in))))
				(_port (_int SP -5 0 1553(_ent (_in))))
				(_port (_int CK -5 0 1553(_ent (_in))))
				(_port (_int LSR -5 0 1553(_ent (_in))))
				(_port (_int Q -5 0 1554(_ent (_out))))
			)
		)
	)
	(_inst sender_PS_vivaz_state_2_I_0_34_Mux_1_i7_3_lut 0 1557(_comp lut40003)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_inst DRIVEGND 0 1559(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_PS_vivaz_state_2_I_0_34_Mux_0_i7_3_lut 0 1561(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst sender_PS_vivaz_state_i1 0 1563(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1566(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst sender_PS_vivaz_state_i0 0 1568(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_block WireDelay 0 1573
		(_object
			(_prcs
				(line__1575(_arch 0 0 1575(_procedure_call (_trgt(13))(_sens(0)))))
				(line__1576(_arch 1 0 1576(_procedure_call (_trgt(14))(_sens(1)))))
				(line__1577(_arch 2 0 1577(_procedure_call (_trgt(15))(_sens(2)))))
				(line__1578(_arch 3 0 1578(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1579(_arch 4 0 1579(_procedure_call (_trgt(17))(_sens(4)))))
				(line__1580(_arch 5 0 1580(_procedure_call (_trgt(18))(_sens(5)))))
				(line__1581(_arch 6 0 1581(_procedure_call (_trgt(19))(_sens(6)))))
				(line__1582(_arch 7 0 1582(_procedure_call (_trgt(21))(_sens(7)))))
				(line__1583(_arch 8 0 1583(_procedure_call (_trgt(23))(_sens(8)))))
			)
		)
	)
	(_block SignalDelay 0 1587
		(_object
			(_prcs
				(line__1589(_arch 9 0 1589(_procedure_call (_trgt(20))(_sens(19)))))
				(line__1590(_arch 10 0 1590(_procedure_call (_trgt(22))(_sens(21)))))
				(line__1591(_arch 11 0 1591(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1467 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1468 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1469 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1470(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1470(_ent gms(_string \"sender_SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1473(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1474(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1475(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1476(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1477(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1478(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1479(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1480(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1481(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1482(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1483(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1485(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1486(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1488(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1489 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1490 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1491 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1492 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1493 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1494 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1495 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1496 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1497 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1498 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1500(_ent(_in))))
		(_port (_int B1 -5 0 1500(_ent(_in))))
		(_port (_int A1 -5 0 1500(_ent(_in))))
		(_port (_int C0 -5 0 1501(_ent(_in))))
		(_port (_int B0 -5 0 1501(_ent(_in))))
		(_port (_int A0 -5 0 1501(_ent(_in))))
		(_port (_int DI1 -5 0 1502(_ent(_in))))
		(_port (_int DI0 -5 0 1502(_ent(_in))))
		(_port (_int CLK -5 0 1502(_ent(_in))))
		(_port (_int F0 -5 0 1503(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1503(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1503(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1504(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1513(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 1514(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1515(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1516(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1517(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1518(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1519(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1520(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1521(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1522(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1523(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1524(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1525(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1526(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1527(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1528(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1530(_arch(_uni))))
		(_sig (_int VCCI -5 0 1531(_arch(_uni))))
		(_var (_int F0_zd -5 0 1596(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1597(_prcs 0)))
		(_var (_int Q0_zd -5 0 1598(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1599(_prcs 0)))
		(_var (_int F1_zd -5 0 1600(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1601(_prcs 0)))
		(_var (_int Q1_zd -5 0 1602(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1603(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1605(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1606(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1607(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1608(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1609(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1610(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 1594(_prcs (_simple)(_trgt(9)(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(20)(22)(24)(25)(26)(27)(28))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 13 -1)
)
V 000050 55 1722          1463572689094 Structure
(_unit VHDL (lut40006 0 1856(structure 0 1730))
	(_version vc6)
	(_time 1463572689095 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 69693e68653f397a6c687936386a696a6f6f3a6e6c)
	(_ent
		(_time 1463572033877)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1732(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1857(_ent(_in))))
		(_port (_int B -1 0 1857(_ent(_in))))
		(_port (_int C -1 0 1857(_ent(_in))))
		(_port (_int D -1 0 1857(_ent(_in))))
		(_port (_int Z -1 0 1858(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463572689100 Structure
(_unit VHDL (lut40007 0 1877(structure 0 1751))
	(_version vc6)
	(_time 1463572689101 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 69693e68653f397a6c687936386a696a6e6f3a6e6c)
	(_ent
		(_time 1463572033893)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1753(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0110011010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0110011010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1878(_ent(_in))))
		(_port (_int B -1 0 1878(_ent(_in))))
		(_port (_int C -1 0 1878(_ent(_in))))
		(_port (_int D -1 0 1878(_ent(_in))))
		(_port (_int Z -1 0 1879(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8623          1463572689111 Structure
(_unit VHDL (sender_slice_10 0 1764(structure 0 1804))
	(_version vc6)
	(_time 1463572689112 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 79787e78752e786f2e2a6c222a7c2f7e7a7f2a7f70)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572689109)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1835(_ent (_in))))
				(_port (_int B -5 0 1835(_ent (_in))))
				(_port (_int C -5 0 1835(_ent (_in))))
				(_port (_int D -5 0 1835(_ent (_in))))
				(_port (_int Z -5 0 1836(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1832(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -5 0 1839(_ent (_in))))
				(_port (_int B -5 0 1839(_ent (_in))))
				(_port (_int C -5 0 1839(_ent (_in))))
				(_port (_int D -5 0 1839(_ent (_in))))
				(_port (_int Z -5 0 1840(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1824(_ent (_in))))
				(_port (_int D1 -5 0 1824(_ent (_in))))
				(_port (_int SD -5 0 1824(_ent (_in))))
				(_port (_int SP -5 0 1825(_ent (_in))))
				(_port (_int CK -5 0 1825(_ent (_in))))
				(_port (_int LSR -5 0 1825(_ent (_in))))
				(_port (_int Q -5 0 1826(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1829(_ent (_out))))
			)
		)
	)
	(_inst sender_i162_3_lut 0 1843(_comp lut40006)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 1845(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_i158_2_lut_3_lut 0 1847(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst sender_PS_vivaz_state_i2 0 1849(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1852(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1856
		(_object
			(_prcs
				(line__1858(_arch 0 0 1858(_procedure_call (_trgt(11))(_sens(0)))))
				(line__1859(_arch 1 0 1859(_procedure_call (_trgt(12))(_sens(1)))))
				(line__1860(_arch 2 0 1860(_procedure_call (_trgt(13))(_sens(2)))))
				(line__1861(_arch 3 0 1861(_procedure_call (_trgt(14))(_sens(3)))))
				(line__1862(_arch 4 0 1862(_procedure_call (_trgt(15))(_sens(4)))))
				(line__1863(_arch 5 0 1863(_procedure_call (_trgt(16))(_sens(5)))))
				(line__1864(_arch 6 0 1864(_procedure_call (_trgt(17))(_sens(6)))))
				(line__1865(_arch 7 0 1865(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 1869
		(_object
			(_prcs
				(line__1871(_arch 8 0 1871(_procedure_call (_trgt(18))(_sens(17)))))
				(line__1872(_arch 9 0 1872(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1767 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1768 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1769 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1770(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1770(_ent gms(_string \"sender_SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1772(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1773(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1774(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1775(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1777(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1778(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1779(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1780(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1782(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1783(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1784(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1785(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1786(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1787 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1788 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1789 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1792 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1793 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1795(_ent(_in))))
		(_port (_int B1 -5 0 1795(_ent(_in))))
		(_port (_int A1 -5 0 1795(_ent(_in))))
		(_port (_int D0 -5 0 1796(_ent(_in))))
		(_port (_int B0 -5 0 1796(_ent(_in))))
		(_port (_int A0 -5 0 1796(_ent(_in))))
		(_port (_int DI0 -5 0 1797(_ent(_in))))
		(_port (_int CLK -5 0 1797(_ent(_in))))
		(_port (_int F0 -5 0 1797(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1798(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1798(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1807(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 1808(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1809(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1810(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1811(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1812(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1813(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1814(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1815(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1816(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1817(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1818(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1819(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1821(_arch(_uni))))
		(_sig (_int VCCI -5 0 1822(_arch(_uni))))
		(_var (_int F0_zd -5 0 1877(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1878(_prcs 0)))
		(_var (_int Q0_zd -5 0 1879(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1880(_prcs 0)))
		(_var (_int F1_zd -5 0 1881(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1882(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1884(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1885(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1886(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1887(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 1875(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
V 000050 55 7311          1463572689127 Structure
(_unit VHDL (sender_slice_15 0 1973(structure 0 2008))
	(_version vc6)
	(_time 1463572689128 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 88898f8685df899edfdd9dd3db8dde8f8b8edb8e81)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428501)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2025(_ent (_in))))
				(_port (_int D1 -5 0 2025(_ent (_in))))
				(_port (_int SD -5 0 2025(_ent (_in))))
				(_port (_int SP -5 0 2026(_ent (_in))))
				(_port (_int CK -5 0 2026(_ent (_in))))
				(_port (_int LSR -5 0 2026(_ent (_in))))
				(_port (_int Q -5 0 2027(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2030(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2033(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i1 0 2036(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2039(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2041(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i10 0 2043(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2048
		(_object
			(_prcs
				(line__2050(_arch 0 0 2050(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2051(_arch 1 0 2051(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2052(_arch 2 0 2052(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2053(_arch 3 0 2053(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2057
		(_object
			(_prcs
				(line__2059(_arch 4 0 2059(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2060(_arch 5 0 2060(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2061(_arch 6 0 2061(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2062(_arch 7 0 2062(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1976 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1977 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1978 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1979(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1979(_ent gms(_string \"sender_SLICE_15"\))))
		(_gen (_int tipd_M1 -3 0 1981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1982(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1983(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1984(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1985(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1986(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1991 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1995 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1996 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1999 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2001(_ent(_in))))
		(_port (_int M0 -5 0 2001(_ent(_in))))
		(_port (_int CE -5 0 2001(_ent(_in))))
		(_port (_int CLK -5 0 2002(_ent(_in))))
		(_port (_int Q0 -5 0 2002(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2002(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2012(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2013(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2014(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2015(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2016(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2017(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2018(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2019(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2020(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2022(_arch(_uni))))
		(_sig (_int GNDI -5 0 2023(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2066(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2067(_prcs 0)))
		(_var (_int Q1_zd -5 0 2068(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2069(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2071(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2072(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2073(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2074(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2075(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2076(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2077(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2078(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2065(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7312          1463572689143 Structure
(_unit VHDL (sender_slice_16 0 2180(structure 0 2215))
	(_version vc6)
	(_time 1463572689144 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 98999f9795cf998ecfcd8dc3cb9dce9f9b9ecb9e91)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428516)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2232(_ent (_in))))
				(_port (_int D1 -5 0 2232(_ent (_in))))
				(_port (_int SD -5 0 2232(_ent (_in))))
				(_port (_int SP -5 0 2233(_ent (_in))))
				(_port (_int CK -5 0 2233(_ent (_in))))
				(_port (_int LSR -5 0 2233(_ent (_in))))
				(_port (_int Q -5 0 2234(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2237(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2240(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i11 0 2243(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2246(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2248(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i12 0 2250(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2255
		(_object
			(_prcs
				(line__2257(_arch 0 0 2257(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2258(_arch 1 0 2258(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2259(_arch 2 0 2259(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2260(_arch 3 0 2260(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2264
		(_object
			(_prcs
				(line__2266(_arch 4 0 2266(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2267(_arch 5 0 2267(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2268(_arch 6 0 2268(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2269(_arch 7 0 2269(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2183 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2184 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2185 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2186(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2186(_ent gms(_string \"sender_SLICE_16"\))))
		(_gen (_int tipd_M1 -3 0 2188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2193(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2206 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2208(_ent(_in))))
		(_port (_int M0 -5 0 2208(_ent(_in))))
		(_port (_int CE -5 0 2208(_ent(_in))))
		(_port (_int CLK -5 0 2209(_ent(_in))))
		(_port (_int Q0 -5 0 2209(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2209(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2218(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2219(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2220(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2221(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2222(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2223(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2224(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2225(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2226(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2227(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2229(_arch(_uni))))
		(_sig (_int GNDI -5 0 2230(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2273(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2274(_prcs 0)))
		(_var (_int Q1_zd -5 0 2275(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2276(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2278(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2279(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2280(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2281(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2282(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2283(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2284(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2285(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2272(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7312          1463572689158 Structure
(_unit VHDL (sender_slice_17 0 2387(structure 0 2422))
	(_version vc6)
	(_time 1463572689159 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a7a6a0f0a5f0a6b1f0f2b2fcf4a2f1a0a4a1f4a1ae)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572428532)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2439(_ent (_in))))
				(_port (_int D1 -5 0 2439(_ent (_in))))
				(_port (_int SD -5 0 2439(_ent (_in))))
				(_port (_int SP -5 0 2440(_ent (_in))))
				(_port (_int CK -5 0 2440(_ent (_in))))
				(_port (_int LSR -5 0 2440(_ent (_in))))
				(_port (_int Q -5 0 2441(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2444(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2447(_ent (_out))))
			)
		)
	)
	(_inst sender_lcd_bus_i13 0 2450(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2453(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2455(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst sender_lcd_bus_i14 0 2457(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2462
		(_object
			(_prcs
				(line__2464(_arch 0 0 2464(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2465(_arch 1 0 2465(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2466(_arch 2 0 2466(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2467(_arch 3 0 2467(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2471
		(_object
			(_prcs
				(line__2473(_arch 4 0 2473(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2474(_arch 5 0 2474(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2475(_arch 6 0 2475(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2476(_arch 7 0 2476(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2390 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2391 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2392 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2393(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2393(_ent gms(_string \"sender_SLICE_17"\))))
		(_gen (_int tipd_M1 -3 0 2395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2400(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2401 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2402 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2403 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2404 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2405 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2406 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2409 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2410 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2411 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2412 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2413 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2415(_ent(_in))))
		(_port (_int M0 -5 0 2415(_ent(_in))))
		(_port (_int CE -5 0 2415(_ent(_in))))
		(_port (_int CLK -5 0 2416(_ent(_in))))
		(_port (_int Q0 -5 0 2416(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2416(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2425(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2426(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2427(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2428(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2429(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2430(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2431(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2432(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2433(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2434(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2436(_arch(_uni))))
		(_sig (_int GNDI -5 0 2437(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2480(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2481(_prcs 0)))
		(_var (_int Q1_zd -5 0 2482(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2483(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2485(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2486(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2487(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2488(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2489(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2490(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2491(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2492(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2479(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1118          1463572689164 Structure
(_unit VHDL (xo2iobuf 0 3183(structure 0 2601))
	(_version vc6)
	(_time 1463572689165 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a7a6abf0f6f5f1b1afa1e1fdf4a0a2a1a1a0afa1f1)
	(_ent
		(_time 1463572034080)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 2603(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3184(_ent(_in))))
		(_port (_int T -1 0 3184(_ent(_in))))
		(_port (_int PAD -1 0 3184(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3030          1463572689174 Structure
(_unit VHDL (lcd_bus_13_b 0 3421(structure 0 2630))
	(_version vc6)
	(_time 1463572689175 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b7b7e0e3b3e0e7a2e5b7a5ece3b0b4b2e1b4b6b4b4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034127)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2641(_ent (_in))))
				(_port (_int T -4 0 2641(_ent (_in))))
				(_port (_int PAD -4 0 2641(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2638(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 2644(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2646(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2650
		(_object
			(_prcs
				(line__2652(_arch 0 0 2652(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3424 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3425 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3426 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3427(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3427(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 3429(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 3430(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3432(_ent(_in))))
		(_port (_int lcdbus13 -4 0 3432(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2633(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 2634(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2636(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 2656(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 2657(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2655(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3030          1463572689180 Structure
(_unit VHDL (lcd_bus_14_b 0 3494(structure 0 2703))
	(_version vc6)
	(_time 1463572689181 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b7b7e0e3b3e0e7a2e5b7a5ece3b0b4b2e1b4b6b4b3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034142)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2714(_ent (_in))))
				(_port (_int T -4 0 2714(_ent (_in))))
				(_port (_int PAD -4 0 2714(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2711(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 2717(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2719(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2723
		(_object
			(_prcs
				(line__2725(_arch 0 0 2725(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3497 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3498 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3499 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3500(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3500(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 3502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 3503(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3505(_ent(_in))))
		(_port (_int lcdbus14 -4 0 3505(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2706(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 2707(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2709(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 2729(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 2730(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2728(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3030          1463572689189 Structure
(_unit VHDL (lcd_bus_15_b 0 3202(structure 0 2776))
	(_version vc6)
	(_time 1463572689190 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c7c79092c39097d295c7d59c93c0c4c291c4c6c4c2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034086)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2787(_ent (_in))))
				(_port (_int T -4 0 2787(_ent (_in))))
				(_port (_int PAD -4 0 2787(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2784(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 2790(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2792(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2796
		(_object
			(_prcs
				(line__2798(_arch 0 0 2798(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3205 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3206 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3207 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3208(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3208(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 3210(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 3211(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3213(_ent(_in))))
		(_port (_int lcdbus15 -4 0 3213(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2779(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 2780(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2782(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 2802(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 2803(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2801(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3030          1463572689205 Structure
(_unit VHDL (lcd_bus_12_b 0 3348(structure 0 2849))
	(_version vc6)
	(_time 1463572689206 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d6d68184d38186c384d6c48d82d1d5d380d5d7d5d4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034111)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2860(_ent (_in))))
				(_port (_int T -4 0 2860(_ent (_in))))
				(_port (_int PAD -4 0 2860(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2857(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 2863(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2865(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2869
		(_object
			(_prcs
				(line__2871(_arch 0 0 2871(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3351 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3352 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3353 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3354(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3354(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 3356(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 3357(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3359(_ent(_in))))
		(_port (_int lcdbus12 -4 0 3359(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2852(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 2853(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2855(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 2875(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 2876(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2874(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3030          1463572689221 Structure
(_unit VHDL (lcd_bus_11_b 0 3275(structure 0 2922))
	(_version vc6)
	(_time 1463572689233 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f5f5a2a5f3a2a5e0a7f5e7aea1f2f6f0a3f6f4f6f4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034096)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2933(_ent (_in))))
				(_port (_int T -4 0 2933(_ent (_in))))
				(_port (_int PAD -4 0 2933(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2930(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 2936(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2938(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2942
		(_object
			(_prcs
				(line__2944(_arch 0 0 2944(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3278 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3279 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3280 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3281(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3281(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 3283(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 3284(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3286(_ent(_in))))
		(_port (_int lcdbus11 -4 0 3286(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2925(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 2926(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2928(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 2948(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 2949(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2947(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3030          1463572689252 Structure
(_unit VHDL (lcd_bus_10_b 0 3567(structure 0 2995))
	(_version vc6)
	(_time 1463572689253 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 05055303035255105705175e510206005306040605)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034158)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3006(_ent (_in))))
				(_port (_int T -4 0 3006(_ent (_in))))
				(_port (_int PAD -4 0 3006(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3003(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 3009(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3011(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3015
		(_object
			(_prcs
				(line__3017(_arch 0 0 3017(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3570 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3571 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3572 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3573(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3573(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 3575(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 3576(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3578(_ent(_in))))
		(_port (_int lcdbus10 -4 0 3578(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2998(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 2999(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3001(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 3021(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 3022(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3020(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463572689297 Structure
(_unit VHDL (lcd_bus_9_b 0 3640(structure 0 3068))
	(_version vc6)
	(_time 1463572689298 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 34346231336364216634266f6033373162373d3162)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034174)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3079(_ent (_in))))
				(_port (_int T -4 0 3079(_ent (_in))))
				(_port (_int PAD -4 0 3079(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3076(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 3082(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3084(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3088
		(_object
			(_prcs
				(line__3090(_arch 0 0 3090(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3643 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3644 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3645 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3646(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3646(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 3648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 3649(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3651(_ent(_in))))
		(_port (_int lcdbus9 -4 0 3651(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3071(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 3072(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3074(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 3094(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 3095(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3093(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463572689314 Structure
(_unit VHDL (lcd_bus_8_b 0 3713(structure 0 3141))
	(_version vc6)
	(_time 1463572689315 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4343154143141356114351181744404615404b4615)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034193)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3152(_ent (_in))))
				(_port (_int T -4 0 3152(_ent (_in))))
				(_port (_int PAD -4 0 3152(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3149(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 3155(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3157(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3161
		(_object
			(_prcs
				(line__3163(_arch 0 0 3163(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3716 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3717 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3718 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3719(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3719(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 3721(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 3722(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3724(_ent(_in))))
		(_port (_int lcdbus8 -4 0 3724(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3144(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 3145(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3147(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 3167(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 3168(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3166(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463572689330 Structure
(_unit VHDL (lcd_bus_7_b 0 3786(structure 0 3214))
	(_version vc6)
	(_time 1463572689331 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 535305505304034601534108075450560550545605)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034220)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3225(_ent (_in))))
				(_port (_int T -4 0 3225(_ent (_in))))
				(_port (_int PAD -4 0 3225(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3222(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 3228(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3230(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3234
		(_object
			(_prcs
				(line__3236(_arch 0 0 3236(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3789 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3790 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3792(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3792(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 3794(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 3795(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3797(_ent(_in))))
		(_port (_int lcdbus7 -4 0 3797(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3217(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 3218(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3220(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 3240(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 3241(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3239(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463572689345 Structure
(_unit VHDL (lcd_bus_6_b 0 3859(structure 0 3287))
	(_version vc6)
	(_time 1463572689346 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 636335636334337631637138376460663560656635)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034236)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3298(_ent (_in))))
				(_port (_int T -4 0 3298(_ent (_in))))
				(_port (_int PAD -4 0 3298(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3295(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 3301(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3303(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3307
		(_object
			(_prcs
				(line__3309(_arch 0 0 3309(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3862 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3863 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3865(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3865(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 3867(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 3868(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3870(_ent(_in))))
		(_port (_int lcdbus6 -4 0 3870(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3290(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 3291(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3293(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 3313(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 3314(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3312(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463572689361 Structure
(_unit VHDL (lcd_bus_5_b 0 3932(structure 0 3360))
	(_version vc6)
	(_time 1463572689362 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 727224737325226720726029267571772471777724)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034423)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3371(_ent (_in))))
				(_port (_int T -4 0 3371(_ent (_in))))
				(_port (_int PAD -4 0 3371(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3368(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 3374(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3376(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3380
		(_object
			(_prcs
				(line__3382(_arch 0 0 3382(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3935 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3936 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3938(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3938(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 3940(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 3941(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3943(_ent(_in))))
		(_port (_int lcdbus5 -4 0 3943(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3363(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 3364(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3366(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 3386(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 3387(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3385(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463572689377 Structure
(_unit VHDL (lcd_bus_4_b 0 4005(structure 0 3433))
	(_version vc6)
	(_time 1463572689378 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 8282d48c83d5d297d08290d9d6858187d4818687d4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034454)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3444(_ent (_in))))
				(_port (_int T -4 0 3444(_ent (_in))))
				(_port (_int PAD -4 0 3444(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3441(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 3447(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3449(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3453
		(_object
			(_prcs
				(line__3455(_arch 0 0 3455(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4008 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4009 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4011(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4011(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4013(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 4014(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4016(_ent(_in))))
		(_port (_int lcdbus4 -4 0 4016(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3436(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 3437(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3439(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 3459(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 3460(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3458(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463572689392 Structure
(_unit VHDL (lcd_bus_3_b 0 4078(structure 0 3506))
	(_version vc6)
	(_time 1463572689393 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9191c79e93c6c184c39183cac5969294c7929294c7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034501)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3517(_ent (_in))))
				(_port (_int T -4 0 3517(_ent (_in))))
				(_port (_int PAD -4 0 3517(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3514(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 3520(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3522(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3526
		(_object
			(_prcs
				(line__3528(_arch 0 0 3528(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4081 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4082 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4084(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4084(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4086(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 4087(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4089(_ent(_in))))
		(_port (_int lcdbus3 -4 0 4089(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3509(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 3510(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3512(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 3532(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 3533(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3531(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463572689408 Structure
(_unit VHDL (lcd_bus_2_b 0 4151(structure 0 3579))
	(_version vc6)
	(_time 1463572689409 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a1a1f7f6a3f6f1b4f3a1b3faf5a6a2a4f7a2a3a4f7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034507)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3590(_ent (_in))))
				(_port (_int T -4 0 3590(_ent (_in))))
				(_port (_int PAD -4 0 3590(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3587(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 3593(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3595(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3599
		(_object
			(_prcs
				(line__3601(_arch 0 0 3601(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4154 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4155 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4157(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4157(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 4159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 4160(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4162(_ent(_in))))
		(_port (_int lcdbus2 -4 0 4162(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3582(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 3583(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3585(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 3605(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 3606(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3604(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463572689423 Structure
(_unit VHDL (lcd_bus_1_b 0 4224(structure 0 3652))
	(_version vc6)
	(_time 1463572689424 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b1b1e7e5b3e6e1a4e3b1a3eae5b6b2b4e7b2b0b4e7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034517)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3663(_ent (_in))))
				(_port (_int T -4 0 3663(_ent (_in))))
				(_port (_int PAD -4 0 3663(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3660(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 3666(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3668(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3672
		(_object
			(_prcs
				(line__3674(_arch 0 0 3674(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4227 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4228 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4230(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4230(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 4232(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 4233(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4235(_ent(_in))))
		(_port (_int lcdbus1 -4 0 4235(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3655(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 3656(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3658(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 3678(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 3679(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3677(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463572689429 Structure
(_unit VHDL (lcd_bus_0_b 0 4297(structure 0 3725))
	(_version vc6)
	(_time 1463572689436 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c0c09695c39790d592c0d29b94c7c3c596c3c0c596)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034532)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3736(_ent (_in))))
				(_port (_int T -4 0 3736(_ent (_in))))
				(_port (_int PAD -4 0 3736(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3733(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 3739(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3741(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3745
		(_object
			(_prcs
				(line__3747(_arch 0 0 3747(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4300 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4301 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4303(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4303(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 4305(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 4306(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4308(_ent(_in))))
		(_port (_int lcdbus0 -4 0 4308(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3728(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 3729(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3731(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 3751(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 3752(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3750(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3026          1463572689441 Structure
(_unit VHDL (lcd_writeb 0 4370(structure 0 3798))
	(_version vc6)
	(_time 1463572689442 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c0c09695c39790d592c1d79b93c6c9c7c4c6c5c6c2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034538)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3809(_ent (_in))))
				(_port (_int T -4 0 3809(_ent (_in))))
				(_port (_int PAD -4 0 3809(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3806(_ent (_out))))
			)
		)
	)
	(_inst lcd_write_pad 0 3812(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwrite_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3814(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3818
		(_object
			(_prcs
				(line__3820(_arch 0 0 3820(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4373 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4374 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4376(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4376(_ent(_string \"lcd_writeB"\))))
		(_gen (_int tipd_PADDO -3 0 4378(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwrite -3 0 4379(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4381(_ent(_in))))
		(_port (_int lcdwrite -4 0 4381(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3801(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwrite_out -4 0 3802(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3804(_arch(_uni))))
		(_var (_int lcdwrite_zd -4 0 3824(_prcs 0((i 1)))))
		(_var (_int lcdwrite_GlitchData -6 0 3825(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3823(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 1702127986)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3026          1463572689453 Structure
(_unit VHDL (lcd_resetb 0 4443(structure 0 3871))
	(_version vc6)
	(_time 1463572689454 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d0d08682d38780c582d1c28a84d7d3d6d5d7d4d6d2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034544)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3882(_ent (_in))))
				(_port (_int T -4 0 3882(_ent (_in))))
				(_port (_int PAD -4 0 3882(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3879(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 3885(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3887(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3891
		(_object
			(_prcs
				(line__3893(_arch 0 0 3893(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4446 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4447 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4449(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4449(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 4451(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 4452(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4454(_ent(_in))))
		(_port (_int lcdreset -4 0 4454(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3874(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 3875(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3877(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 3897(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 3898(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3896(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2992          1463572689470 Structure
(_unit VHDL (lcd_rsb 0 4516(structure 0 3944))
	(_version vc6)
	(_time 1463572689471 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code dfdf898d8a888fca8ddecd848dd9ddd98cd9dcd9db)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034594)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3955(_ent (_in))))
				(_port (_int T -4 0 3955(_ent (_in))))
				(_port (_int PAD -4 0 3955(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3952(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 3958(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3960(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3964
		(_object
			(_prcs
				(line__3966(_arch 0 0 3966(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4519 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4520 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4522(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4522(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4524(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4525(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4527(_ent(_in))))
		(_port (_int lcdrs -4 0 4527(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3947(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 3948(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3950(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 3970(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 3971(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3969(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2985          1463572689484 Structure
(_unit VHDL (busyb 0 4589(structure 0 4017))
	(_version vc6)
	(_time 1463572689485 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code efefe8bdbcb9b8f8e2effdb5bce8eae8ece8e6e9ed)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034605)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4028(_ent (_in))))
				(_port (_int T -4 0 4028(_ent (_in))))
				(_port (_int PAD -4 0 4028(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4025(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 4031(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4033(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4037
		(_object
			(_prcs
				(line__4039(_arch 0 0 4039(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4592 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4593 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4595(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4595(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 4597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 4598(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4600(_ent(_in))))
		(_port (_int busyS -4 0 4600(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4020(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 4021(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4023(_arch(_uni))))
		(_var (_int busyS_zd -4 0 4043(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 4044(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4042(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1000          1463572689490 Structure
(_unit VHDL (xo2iobuf0008 0 4146(structure 0 4080))
	(_version vc6)
	(_time 1463572689498 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fffef2afffada9e9f7f9b9a5acf8faf9f9fcfffcff)
	(_ent
		(_time 1463572428912)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 4082(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 4147(_ent(_out))))
		(_port (_int PAD -1 0 4147(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3348          1463572689503 Structure
(_unit VHDL (clkb 0 4681(structure 0 4112))
	(_version vc6)
	(_time 1463572689504 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code fffff9affaa8f9e9f8f8eca5fdf9adf9fdf9fcf9ac)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034623)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4119(_ent (_out))))
				(_port (_int PAD -5 0 4119(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 4122(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4126
		(_object
			(_prcs
				(line__4128(_arch 0 0 4128(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4684 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4685 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4686 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4687(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4687(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 4689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 4690(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 4691 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 4692 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 4693 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4695(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 4695(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4115(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 4116(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4132(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4133(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 4135(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 4136(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4131(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3348          1463572689517 Structure
(_unit VHDL (rstb 0 4765(structure 0 4196))
	(_version vc6)
	(_time 1463572689518 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0e0f0a0958585e1809081c555c090a080c090c090d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034715)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4203(_ent (_out))))
				(_port (_int PAD -5 0 4203(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 4206(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4210
		(_object
			(_prcs
				(line__4212(_arch 0 0 4212(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4768 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4769 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4770 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4771(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4771(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 4773(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 4774(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 4775 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 4776 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 4777 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4779(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 4779(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4199(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 4200(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4216(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4217(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 4219(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 4220(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4215(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463572689530 Structure
(_unit VHDL (payload_15_b 0 5017(structure 0 4280))
	(_version vc6)
	(_time 1463572689531 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 1e1f18194a484308481958444e181a1b481d1f1d1b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034787)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4287(_ent (_out))))
				(_port (_int PAD -5 0 4287(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_15 0 4290(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload15_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4294
		(_object
			(_prcs
				(line__4296(_arch 0 0 4296(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5020 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5021 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5022 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5023(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5023(_ent(_string \"payload_15_B"\))))
		(_gen (_int tipd_payload15 -3 0 5025(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload15_PADDI -3 0 5026(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload15 -4 0 5027 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_posedge -4 0 5028 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_negedge -4 0 5029 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5031(_ent(_out)(_param_out))))
		(_port (_int payload15 -5 0 5031(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4283(_arch(_uni((i 1))))))
		(_sig (_int payload15_ipd -5 0 4284(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4300(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4301(_prcs 0)))
		(_var (_int tviol_payload15_payload15 -8 0 4303(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload15 -9 0 4304(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4299(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 53)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463572689536 Structure
(_unit VHDL (payload_14_b 0 5101(structure 0 4364))
	(_version vc6)
	(_time 1463572689537 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 1e1f18194a484308481958444e181a1b481d1f1d1a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034806)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4371(_ent (_out))))
				(_port (_int PAD -5 0 4371(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_14 0 4374(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload14_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4378
		(_object
			(_prcs
				(line__4380(_arch 0 0 4380(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5104 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5105 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5106 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5107(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5107(_ent(_string \"payload_14_B"\))))
		(_gen (_int tipd_payload14 -3 0 5109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload14_PADDI -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload14 -4 0 5111 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_posedge -4 0 5112 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_negedge -4 0 5113 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5115(_ent(_out)(_param_out))))
		(_port (_int payload14 -5 0 5115(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4367(_arch(_uni((i 1))))))
		(_sig (_int payload14_ipd -5 0 4368(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4384(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4385(_prcs 0)))
		(_var (_int tviol_payload14_payload14 -8 0 4387(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload14 -9 0 4388(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4383(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 52)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463572689546 Structure
(_unit VHDL (payload_13_b 0 5185(structure 0 4448))
	(_version vc6)
	(_time 1463572689547 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 2d2c2b29787b703b7b2a6b777d2b29287b2e2c2e2e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034821)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4455(_ent (_out))))
				(_port (_int PAD -5 0 4455(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_13 0 4458(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload13_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4462
		(_object
			(_prcs
				(line__4464(_arch 0 0 4464(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5188 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5189 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5190 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5191(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5191(_ent(_string \"payload_13_B"\))))
		(_gen (_int tipd_payload13 -3 0 5193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload13_PADDI -3 0 5194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload13 -4 0 5195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_posedge -4 0 5196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_negedge -4 0 5197 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5199(_ent(_out)(_param_out))))
		(_port (_int payload13 -5 0 5199(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4451(_arch(_uni((i 1))))))
		(_sig (_int payload13_ipd -5 0 4452(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4468(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4469(_prcs 0)))
		(_var (_int tviol_payload13_payload13 -8 0 4471(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload13 -9 0 4472(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4467(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 51)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463572689564 Structure
(_unit VHDL (payload_12_b 0 5269(structure 0 4532))
	(_version vc6)
	(_time 1463572689565 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 3d3c3b38686b602b6b3a7b676d3b39386b3e3c3e3f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034840)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4539(_ent (_out))))
				(_port (_int PAD -5 0 4539(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_12 0 4542(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload12_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4546
		(_object
			(_prcs
				(line__4548(_arch 0 0 4548(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5272 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5273 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5274 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5275(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5275(_ent(_string \"payload_12_B"\))))
		(_gen (_int tipd_payload12 -3 0 5277(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload12_PADDI -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload12 -4 0 5279 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_posedge -4 0 5280 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_negedge -4 0 5281 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5283(_ent(_out)(_param_out))))
		(_port (_int payload12 -5 0 5283(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4535(_arch(_uni((i 1))))))
		(_sig (_int payload12_ipd -5 0 4536(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4552(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4553(_prcs 0)))
		(_var (_int tviol_payload12_payload12 -8 0 4555(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload12 -9 0 4556(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4551(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 50)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463572689609 Structure
(_unit VHDL (payload_11_b 0 5353(structure 0 4616))
	(_version vc6)
	(_time 1463572689610 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 6c6d6a6c3e3a317a3a6b2a363c6a68693a6f6d6f6d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034868)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4623(_ent (_out))))
				(_port (_int PAD -5 0 4623(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_11 0 4626(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload11_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4630
		(_object
			(_prcs
				(line__4632(_arch 0 0 4632(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5356 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5357 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5358 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5359(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5359(_ent(_string \"payload_11_B"\))))
		(_gen (_int tipd_payload11 -3 0 5361(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload11_PADDI -3 0 5362(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload11 -4 0 5363 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_posedge -4 0 5364 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_negedge -4 0 5365 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5367(_ent(_out)(_param_out))))
		(_port (_int payload11 -5 0 5367(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4619(_arch(_uni((i 1))))))
		(_sig (_int payload11_ipd -5 0 4620(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4636(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4637(_prcs 0)))
		(_var (_int tviol_payload11_payload11 -8 0 4639(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload11 -9 0 4640(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4635(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 49)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463572689624 Structure
(_unit VHDL (payload_10_b 0 5437(structure 0 4700))
	(_version vc6)
	(_time 1463572689625 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 7b7a7d7a282d266d2d7c3d212b7d7f7e2d787a787b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034880)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4707(_ent (_out))))
				(_port (_int PAD -5 0 4707(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_10 0 4710(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload10_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4714
		(_object
			(_prcs
				(line__4716(_arch 0 0 4716(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5440 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5441 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5442 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5443(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5443(_ent(_string \"payload_10_B"\))))
		(_gen (_int tipd_payload10 -3 0 5445(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload10_PADDI -3 0 5446(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload10 -4 0 5447 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_posedge -4 0 5448 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_negedge -4 0 5449 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5451(_ent(_out)(_param_out))))
		(_port (_int payload10 -5 0 5451(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4703(_arch(_uni((i 1))))))
		(_sig (_int payload10_ipd -5 0 4704(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4720(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4721(_prcs 0)))
		(_var (_int tviol_payload10_payload10 -8 0 4723(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload10 -9 0 4724(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4719(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 48)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463572689642 Structure
(_unit VHDL (payload_9_b 0 5521(structure 0 4784))
	(_version vc6)
	(_time 1463572689654 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9b9a9d94c8cdc68dcd9cddc1cb9d9f9ecd98929ecd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034890)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4791(_ent (_out))))
				(_port (_int PAD -5 0 4791(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_9 0 4794(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload9_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4798
		(_object
			(_prcs
				(line__4800(_arch 0 0 4800(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5524 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5525 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5526 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5527(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5527(_ent(_string \"payload_9_B"\))))
		(_gen (_int tipd_payload9 -3 0 5529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload9_PADDI -3 0 5530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload9 -4 0 5531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_posedge -4 0 5532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_negedge -4 0 5533 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5535(_ent(_out)(_param_out))))
		(_port (_int payload9 -5 0 5535(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4787(_arch(_uni((i 1))))))
		(_sig (_int payload9_ipd -5 0 4788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4804(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4805(_prcs 0)))
		(_var (_int tviol_payload9_payload9 -8 0 4807(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload9 -9 0 4808(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4803(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 962879855)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463572689671 Structure
(_unit VHDL (payload_8_b 0 5605(structure 0 4868))
	(_version vc6)
	(_time 1463572689672 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code aaabacfdfafcf7bcfcadecf0faacaeaffca9a2affc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034904)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4875(_ent (_out))))
				(_port (_int PAD -5 0 4875(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_8 0 4878(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload8_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4882
		(_object
			(_prcs
				(line__4884(_arch 0 0 4884(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5608 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5609 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5610 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5611(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5611(_ent(_string \"payload_8_B"\))))
		(_gen (_int tipd_payload8 -3 0 5613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload8_PADDI -3 0 5614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload8 -4 0 5615 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_posedge -4 0 5616 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_negedge -4 0 5617 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5619(_ent(_out)(_param_out))))
		(_port (_int payload8 -5 0 5619(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4871(_arch(_uni((i 1))))))
		(_sig (_int payload8_ipd -5 0 4872(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4888(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4889(_prcs 0)))
		(_var (_int tviol_payload8_payload8 -8 0 4891(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload8 -9 0 4892(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4887(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 946102639)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463572689687 Structure
(_unit VHDL (payload_7_b 0 5689(structure 0 4952))
	(_version vc6)
	(_time 1463572689688 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code babbbceeeaece7acecbdfce0eabcbebfecb9bdbfec)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034913)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 4959(_ent (_out))))
				(_port (_int PAD -5 0 4959(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_7 0 4962(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload7_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 4966
		(_object
			(_prcs
				(line__4968(_arch 0 0 4968(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5692 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5693 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5694 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5695(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5695(_ent(_string \"payload_7_B"\))))
		(_gen (_int tipd_payload7 -3 0 5697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload7_PADDI -3 0 5698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload7 -4 0 5699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_posedge -4 0 5700 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_negedge -4 0 5701 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5703(_ent(_out)(_param_out))))
		(_port (_int payload7 -5 0 5703(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4955(_arch(_uni((i 1))))))
		(_sig (_int payload7_ipd -5 0 4956(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4972(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4973(_prcs 0)))
		(_var (_int tviol_payload7_payload7 -8 0 4975(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload7 -9 0 4976(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4971(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 929325423)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463572689704 Structure
(_unit VHDL (payload_6_b 0 5773(structure 0 5036))
	(_version vc6)
	(_time 1463572689705 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c9c8cf9cc19f94df9fce8f9399cfcdcc9fcacfcc9f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034922)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5043(_ent (_out))))
				(_port (_int PAD -5 0 5043(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_6 0 5046(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload6_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5050
		(_object
			(_prcs
				(line__5052(_arch 0 0 5052(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5776 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5777 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5778 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5779(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5779(_ent(_string \"payload_6_B"\))))
		(_gen (_int tipd_payload6 -3 0 5781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload6_PADDI -3 0 5782(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload6 -4 0 5783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_posedge -4 0 5784 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_negedge -4 0 5785 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5787(_ent(_out)(_param_out))))
		(_port (_int payload6 -5 0 5787(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5039(_arch(_uni((i 1))))))
		(_sig (_int payload6_ipd -5 0 5040(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5056(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5057(_prcs 0)))
		(_var (_int tviol_payload6_payload6 -8 0 5059(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload6 -9 0 5060(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5055(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 912548207)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463572689720 Structure
(_unit VHDL (payload_5_b 0 5857(structure 0 5120))
	(_version vc6)
	(_time 1463572689721 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d9d8df8bd18f84cf8fde9f8389dfdddc8fdadcdc8f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034932)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5127(_ent (_out))))
				(_port (_int PAD -5 0 5127(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_5 0 5130(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload5_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5134
		(_object
			(_prcs
				(line__5136(_arch 0 0 5136(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5860 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5861 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5862 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5863(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5863(_ent(_string \"payload_5_B"\))))
		(_gen (_int tipd_payload5 -3 0 5865(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload5_PADDI -3 0 5866(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload5 -4 0 5867 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_posedge -4 0 5868 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_negedge -4 0 5869 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5871(_ent(_out)(_param_out))))
		(_port (_int payload5 -5 0 5871(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5123(_arch(_uni((i 1))))))
		(_sig (_int payload5_ipd -5 0 5124(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5140(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5141(_prcs 0)))
		(_var (_int tviol_payload5_payload5 -8 0 5143(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload5 -9 0 5144(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5139(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 895770991)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463572689726 Structure
(_unit VHDL (payload_4_b 0 5941(structure 0 5204))
	(_version vc6)
	(_time 1463572689727 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d9d8df8bd18f84cf8fde9f8389dfdddc8fdadddc8f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034941)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5211(_ent (_out))))
				(_port (_int PAD -5 0 5211(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_4 0 5214(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload4_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5218
		(_object
			(_prcs
				(line__5220(_arch 0 0 5220(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5944 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5945 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5946 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5947(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5947(_ent(_string \"payload_4_B"\))))
		(_gen (_int tipd_payload4 -3 0 5949(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload4_PADDI -3 0 5950(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload4 -4 0 5951 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_posedge -4 0 5952 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_negedge -4 0 5953 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5955(_ent(_out)(_param_out))))
		(_port (_int payload4 -5 0 5955(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5207(_arch(_uni((i 1))))))
		(_sig (_int payload4_ipd -5 0 5208(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5224(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5225(_prcs 0)))
		(_var (_int tviol_payload4_payload4 -8 0 5227(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload4 -9 0 5228(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5223(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 878993775)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463572689736 Structure
(_unit VHDL (payload_3_b 0 6025(structure 0 5288))
	(_version vc6)
	(_time 1463572689737 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code e9e8efbae1bfb4ffbfeeafb3b9efedecbfeaeaecbf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034951)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5295(_ent (_out))))
				(_port (_int PAD -5 0 5295(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_3 0 5298(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload3_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5302
		(_object
			(_prcs
				(line__5304(_arch 0 0 5304(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6028 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6029 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6030 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6031(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6031(_ent(_string \"payload_3_B"\))))
		(_gen (_int tipd_payload3 -3 0 6033(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload3_PADDI -3 0 6034(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload3 -4 0 6035 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_posedge -4 0 6036 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_negedge -4 0 6037 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6039(_ent(_out)(_param_out))))
		(_port (_int payload3 -5 0 6039(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5291(_arch(_uni((i 1))))))
		(_sig (_int payload3_ipd -5 0 5292(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5308(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5309(_prcs 0)))
		(_var (_int tviol_payload3_payload3 -8 0 5311(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload3 -9 0 5312(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5307(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 862216559)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463572689751 Structure
(_unit VHDL (payload_2_b 0 6109(structure 0 5372))
	(_version vc6)
	(_time 1463572689752 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f8f9fea8f1aea5eeaeffbea2a8fefcfdaefbfafdae)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034961)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5379(_ent (_out))))
				(_port (_int PAD -5 0 5379(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_2 0 5382(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload2_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5386
		(_object
			(_prcs
				(line__5388(_arch 0 0 5388(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6112 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6113 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6114 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6115(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6115(_ent(_string \"payload_2_B"\))))
		(_gen (_int tipd_payload2 -3 0 6117(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload2_PADDI -3 0 6118(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload2 -4 0 6119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_posedge -4 0 6120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_negedge -4 0 6121 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6123(_ent(_out)(_param_out))))
		(_port (_int payload2 -5 0 6123(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5375(_arch(_uni((i 1))))))
		(_sig (_int payload2_ipd -5 0 5376(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5392(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5393(_prcs 0)))
		(_var (_int tviol_payload2_payload2 -8 0 5395(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload2 -9 0 5396(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5391(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 845439343)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463572689767 Structure
(_unit VHDL (payload_1_b 0 6193(structure 0 5456))
	(_version vc6)
	(_time 1463572689768 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 08090f0e015e551e5e0f4e52580e0c0d5e0b090d5e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572034985)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5463(_ent (_out))))
				(_port (_int PAD -5 0 5463(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_1 0 5466(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload1_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5470
		(_object
			(_prcs
				(line__5472(_arch 0 0 5472(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6196 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6197 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6198 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6199(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6199(_ent(_string \"payload_1_B"\))))
		(_gen (_int tipd_payload1 -3 0 6201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload1_PADDI -3 0 6202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload1 -4 0 6203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_posedge -4 0 6204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_negedge -4 0 6205 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6207(_ent(_out)(_param_out))))
		(_port (_int payload1 -5 0 6207(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5459(_arch(_uni((i 1))))))
		(_sig (_int payload1_ipd -5 0 5460(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5476(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5477(_prcs 0)))
		(_var (_int tviol_payload1_payload1 -8 0 5479(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload1 -9 0 5480(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5475(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463572689782 Structure
(_unit VHDL (payload_0_b 0 6277(structure 0 5540))
	(_version vc6)
	(_time 1463572689783 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 1716101011414a014110514d471113124114171241)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572035004)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0008
			(_object
				(_port (_int Z -5 0 5547(_ent (_out))))
				(_port (_int PAD -5 0 5547(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_0 0 5550(_comp xo2iobuf0008)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload0_ipd))
		)
		(_use (_ent . xo2iobuf0008)
		)
	)
	(_block WireDelay 0 5554
		(_object
			(_prcs
				(line__5556(_arch 0 0 5556(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6280 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6281 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6282 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6283(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6283(_ent(_string \"payload_0_B"\))))
		(_gen (_int tipd_payload0 -3 0 6285(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload0_PADDI -3 0 6286(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload0 -4 0 6287 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_posedge -4 0 6288 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_negedge -4 0 6289 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6291(_ent(_out)(_param_out))))
		(_port (_int payload0 -5 0 6291(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5543(_arch(_uni((i 1))))))
		(_sig (_int payload0_ipd -5 0 5544(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5560(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5561(_prcs 0)))
		(_var (_int tviol_payload0_payload0 -8 0 5563(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload0 -9 0 5564(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5559(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 811884911)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1279          1463572689798 Structure
(_unit VHDL (gsr5mode 0 6361(structure 0 5611))
	(_version vc6)
	(_time 1463572689799 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 27272722237171342322637d202123212221202024)
	(_ent
		(_time 1463572035018)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 5614(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 5616(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 6362(_ent(_in))))
		(_sig (_int GSRMODE -1 0 5612(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 1790          1463572689814 Structure
(_unit VHDL (gsr_instb 0 6383(structure 0 5642))
	(_version vc6)
	(_time 1463572689815 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 373737333361612262352e6d333034303331353130)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463572035028)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 5648(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 5651(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 5655
		(_object
			(_prcs
				(line__5657(_arch 0 0 5657(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6386 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6387 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 6388 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 6389(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6389(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 6391(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 6393(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 5645(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 5660(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
V 000050 55 23409         1463572689858 Structure
(_unit VHDL (lcd_wrapper 0 5681(structure 0 5692))
	(_version vc6)
	(_time 1463572689859 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 656531656332357033636465773f356265626563606267)
	(_ent
		(_time 1463572689827)
	)
	(_comp
		(sender_SLICE_1
			(_object
				(_port (_int M1 -1 0 5740(_ent (_in))))
				(_port (_int M0 -1 0 5740(_ent (_in))))
				(_port (_int CE -1 0 5740(_ent (_in))))
				(_port (_int CLK -1 0 5741(_ent (_in))))
				(_port (_int Q0 -1 0 5741(_ent (_out))))
				(_port (_int Q1 -1 0 5741(_ent (_out))))
			)
		)
		(sender_SLICE_2
			(_object
				(_port (_int M1 -1 0 5744(_ent (_in))))
				(_port (_int M0 -1 0 5744(_ent (_in))))
				(_port (_int CE -1 0 5744(_ent (_in))))
				(_port (_int CLK -1 0 5745(_ent (_in))))
				(_port (_int Q0 -1 0 5745(_ent (_out))))
				(_port (_int Q1 -1 0 5745(_ent (_out))))
			)
		)
		(sender_SLICE_3
			(_object
				(_port (_int M1 -1 0 5748(_ent (_in))))
				(_port (_int M0 -1 0 5748(_ent (_in))))
				(_port (_int CE -1 0 5748(_ent (_in))))
				(_port (_int CLK -1 0 5749(_ent (_in))))
				(_port (_int Q0 -1 0 5749(_ent (_out))))
				(_port (_int Q1 -1 0 5749(_ent (_out))))
			)
		)
		(sender_SLICE_4
			(_object
				(_port (_int M1 -1 0 5752(_ent (_in))))
				(_port (_int M0 -1 0 5752(_ent (_in))))
				(_port (_int CE -1 0 5752(_ent (_in))))
				(_port (_int CLK -1 0 5753(_ent (_in))))
				(_port (_int Q0 -1 0 5753(_ent (_out))))
				(_port (_int Q1 -1 0 5753(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int M1 -1 0 5756(_ent (_in))))
				(_port (_int M0 -1 0 5756(_ent (_in))))
				(_port (_int CE -1 0 5756(_ent (_in))))
				(_port (_int CLK -1 0 5757(_ent (_in))))
				(_port (_int F0 -1 0 5757(_ent (_out))))
				(_port (_int Q0 -1 0 5757(_ent (_out))))
				(_port (_int Q1 -1 0 5758(_ent (_out))))
			)
		)
		(sender_SLICE_8
			(_object
				(_port (_int B1 -1 0 5761(_ent (_in))))
				(_port (_int A1 -1 0 5761(_ent (_in))))
				(_port (_int B0 -1 0 5761(_ent (_in))))
				(_port (_int DI0 -1 0 5762(_ent (_in))))
				(_port (_int CE -1 0 5762(_ent (_in))))
				(_port (_int CLK -1 0 5762(_ent (_in))))
				(_port (_int F0 -1 0 5763(_ent (_out))))
				(_port (_int Q0 -1 0 5763(_ent (_out))))
				(_port (_int F1 -1 0 5763(_ent (_out))))
			)
		)
		(sender_SLICE_9
			(_object
				(_port (_int D1 -1 0 5766(_ent (_in))))
				(_port (_int B1 -1 0 5766(_ent (_in))))
				(_port (_int A1 -1 0 5766(_ent (_in))))
				(_port (_int C0 -1 0 5767(_ent (_in))))
				(_port (_int B0 -1 0 5767(_ent (_in))))
				(_port (_int A0 -1 0 5767(_ent (_in))))
				(_port (_int DI1 -1 0 5768(_ent (_in))))
				(_port (_int DI0 -1 0 5768(_ent (_in))))
				(_port (_int CLK -1 0 5768(_ent (_in))))
				(_port (_int F0 -1 0 5769(_ent (_out))))
				(_port (_int Q0 -1 0 5769(_ent (_out))))
				(_port (_int F1 -1 0 5769(_ent (_out))))
				(_port (_int Q1 -1 0 5770(_ent (_out))))
			)
		)
		(sender_SLICE_10
			(_object
				(_port (_int D1 -1 0 5773(_ent (_in))))
				(_port (_int B1 -1 0 5773(_ent (_in))))
				(_port (_int A1 -1 0 5773(_ent (_in))))
				(_port (_int D0 -1 0 5774(_ent (_in))))
				(_port (_int B0 -1 0 5774(_ent (_in))))
				(_port (_int A0 -1 0 5774(_ent (_in))))
				(_port (_int DI0 -1 0 5775(_ent (_in))))
				(_port (_int CLK -1 0 5775(_ent (_in))))
				(_port (_int F0 -1 0 5775(_ent (_out))))
				(_port (_int Q0 -1 0 5776(_ent (_out))))
				(_port (_int F1 -1 0 5776(_ent (_out))))
			)
		)
		(sender_SLICE_15
			(_object
				(_port (_int M1 -1 0 5779(_ent (_in))))
				(_port (_int M0 -1 0 5779(_ent (_in))))
				(_port (_int CE -1 0 5779(_ent (_in))))
				(_port (_int CLK -1 0 5780(_ent (_in))))
				(_port (_int Q0 -1 0 5780(_ent (_out))))
				(_port (_int Q1 -1 0 5780(_ent (_out))))
			)
		)
		(sender_SLICE_16
			(_object
				(_port (_int M1 -1 0 5783(_ent (_in))))
				(_port (_int M0 -1 0 5783(_ent (_in))))
				(_port (_int CE -1 0 5783(_ent (_in))))
				(_port (_int CLK -1 0 5784(_ent (_in))))
				(_port (_int Q0 -1 0 5784(_ent (_out))))
				(_port (_int Q1 -1 0 5784(_ent (_out))))
			)
		)
		(sender_SLICE_17
			(_object
				(_port (_int M1 -1 0 5787(_ent (_in))))
				(_port (_int M0 -1 0 5787(_ent (_in))))
				(_port (_int CE -1 0 5787(_ent (_in))))
				(_port (_int CLK -1 0 5788(_ent (_in))))
				(_port (_int Q0 -1 0 5788(_ent (_out))))
				(_port (_int Q1 -1 0 5788(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 5791(_ent (_in))))
				(_port (_int lcdbus13 -1 0 5791(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 5794(_ent (_in))))
				(_port (_int lcdbus14 -1 0 5794(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 5797(_ent (_in))))
				(_port (_int lcdbus15 -1 0 5797(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 5800(_ent (_in))))
				(_port (_int lcdbus12 -1 0 5800(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 5803(_ent (_in))))
				(_port (_int lcdbus11 -1 0 5803(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 5806(_ent (_in))))
				(_port (_int lcdbus10 -1 0 5806(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 5809(_ent (_in))))
				(_port (_int lcdbus9 -1 0 5809(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 5812(_ent (_in))))
				(_port (_int lcdbus8 -1 0 5812(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 5815(_ent (_in))))
				(_port (_int lcdbus7 -1 0 5815(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 5818(_ent (_in))))
				(_port (_int lcdbus6 -1 0 5818(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 5821(_ent (_in))))
				(_port (_int lcdbus5 -1 0 5821(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 5824(_ent (_in))))
				(_port (_int lcdbus4 -1 0 5824(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 5827(_ent (_in))))
				(_port (_int lcdbus3 -1 0 5827(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 5830(_ent (_in))))
				(_port (_int lcdbus2 -1 0 5830(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 5833(_ent (_in))))
				(_port (_int lcdbus1 -1 0 5833(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 5836(_ent (_in))))
				(_port (_int lcdbus0 -1 0 5836(_ent (_out))))
			)
		)
		(lcd_writeB
			(_object
				(_port (_int PADDO -1 0 5839(_ent (_in))))
				(_port (_int lcdwrite -1 0 5839(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 5842(_ent (_in))))
				(_port (_int lcdreset -1 0 5842(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 5845(_ent (_in))))
				(_port (_int lcdrs -1 0 5845(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 5848(_ent (_in))))
				(_port (_int busyS -1 0 5848(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 5851(_ent (_out))))
				(_port (_int clkS -1 0 5851(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 5854(_ent (_out))))
				(_port (_int rstS -1 0 5854(_ent (_in))))
			)
		)
		(payload_15_B
			(_object
				(_port (_int PADDI -1 0 5857(_ent (_out))))
				(_port (_int payload15 -1 0 5857(_ent (_in))))
			)
		)
		(payload_14_B
			(_object
				(_port (_int PADDI -1 0 5860(_ent (_out))))
				(_port (_int payload14 -1 0 5860(_ent (_in))))
			)
		)
		(payload_13_B
			(_object
				(_port (_int PADDI -1 0 5863(_ent (_out))))
				(_port (_int payload13 -1 0 5863(_ent (_in))))
			)
		)
		(payload_12_B
			(_object
				(_port (_int PADDI -1 0 5866(_ent (_out))))
				(_port (_int payload12 -1 0 5866(_ent (_in))))
			)
		)
		(payload_11_B
			(_object
				(_port (_int PADDI -1 0 5869(_ent (_out))))
				(_port (_int payload11 -1 0 5869(_ent (_in))))
			)
		)
		(payload_10_B
			(_object
				(_port (_int PADDI -1 0 5872(_ent (_out))))
				(_port (_int payload10 -1 0 5872(_ent (_in))))
			)
		)
		(payload_9_B
			(_object
				(_port (_int PADDI -1 0 5875(_ent (_out))))
				(_port (_int payload9 -1 0 5875(_ent (_in))))
			)
		)
		(payload_8_B
			(_object
				(_port (_int PADDI -1 0 5878(_ent (_out))))
				(_port (_int payload8 -1 0 5878(_ent (_in))))
			)
		)
		(payload_7_B
			(_object
				(_port (_int PADDI -1 0 5881(_ent (_out))))
				(_port (_int payload7 -1 0 5881(_ent (_in))))
			)
		)
		(payload_6_B
			(_object
				(_port (_int PADDI -1 0 5884(_ent (_out))))
				(_port (_int payload6 -1 0 5884(_ent (_in))))
			)
		)
		(payload_5_B
			(_object
				(_port (_int PADDI -1 0 5887(_ent (_out))))
				(_port (_int payload5 -1 0 5887(_ent (_in))))
			)
		)
		(payload_4_B
			(_object
				(_port (_int PADDI -1 0 5890(_ent (_out))))
				(_port (_int payload4 -1 0 5890(_ent (_in))))
			)
		)
		(payload_3_B
			(_object
				(_port (_int PADDI -1 0 5893(_ent (_out))))
				(_port (_int payload3 -1 0 5893(_ent (_in))))
			)
		)
		(payload_2_B
			(_object
				(_port (_int PADDI -1 0 5896(_ent (_out))))
				(_port (_int payload2 -1 0 5896(_ent (_in))))
			)
		)
		(payload_1_B
			(_object
				(_port (_int PADDI -1 0 5899(_ent (_out))))
				(_port (_int payload1 -1 0 5899(_ent (_in))))
			)
		)
		(payload_0_B
			(_object
				(_port (_int PADDI -1 0 5902(_ent (_out))))
				(_port (_int payload0 -1 0 5902(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 5905(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst sender_SLICE_1I 0 5908(_comp sender_SLICE_1)
		(_port
			((M1)(payload_c_1))
			((M0)(payload_c_2))
			((CE)(sender_clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_2))
			((Q1)(lcd_bus_c_1))
		)
		(_use (_ent . sender_SLICE_1)
		)
	)
	(_inst sender_SLICE_2I 0 5911(_comp sender_SLICE_2)
		(_port
			((M1)(payload_c_3))
			((M0)(payload_c_4))
			((CE)(sender_clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_4))
			((Q1)(lcd_bus_c_3))
		)
		(_use (_ent . sender_SLICE_2)
		)
	)
	(_inst sender_SLICE_3I 0 5914(_comp sender_SLICE_3)
		(_port
			((M1)(payload_c_5))
			((M0)(payload_c_6))
			((CE)(sender_clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_6))
			((Q1)(lcd_bus_c_5))
		)
		(_use (_ent . sender_SLICE_3)
		)
	)
	(_inst sender_SLICE_4I 0 5917(_comp sender_SLICE_4)
		(_port
			((M1)(payload_c_7))
			((M0)(payload_c_8))
			((CE)(sender_clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_8))
			((Q1)(lcd_bus_c_7))
		)
		(_use (_ent . sender_SLICE_4)
		)
	)
	(_inst SLICE_7I 0 5920(_comp SLICE_7)
		(_port
			((M1)(payload_c_15))
			((M0)(payload_c_14))
			((CE)(sender_clk_c_enable_16))
			((CLK)(clk_c))
			((F0)(GND_net))
			((Q0)(lcd_bus_c_14))
			((Q1)(lcd_bus_c_15))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst sender_SLICE_8I 0 5923(_comp sender_SLICE_8)
		(_port
			((B1)(sender_PS_vivaz_state_0))
			((A1)(sender_PS_vivaz_state_1))
			((B0)(sender_PS_vivaz_state_2))
			((DI0)(sender_n159))
			((CE)(sender_clk_c_enable_17))
			((CLK)(clk_c))
			((F0)(sender_n159))
			((Q0)(lcd_write_c))
			((F1)(sender_clk_c_enable_17))
		)
		(_use (_ent . sender_SLICE_8)
		)
	)
	(_inst sender_SLICE_9I 0 5928(_comp sender_SLICE_9)
		(_port
			((D1)(sender_PS_vivaz_state_0))
			((B1)(sender_PS_vivaz_state_2))
			((A1)(sender_PS_vivaz_state_1))
			((C0)(sender_PS_vivaz_state_1))
			((B0)(sender_PS_vivaz_state_2))
			((A0)(sender_PS_vivaz_state_0))
			((DI1)(sender_PS_vivaz_state_2_N_17_1))
			((DI0)(sender_PS_vivaz_state_2_N_17_0))
			((CLK)(clk_c))
			((F0)(sender_PS_vivaz_state_2_N_17_0))
			((Q0)(sender_PS_vivaz_state_0))
			((F1)(sender_PS_vivaz_state_2_N_17_1))
			((Q1)(sender_PS_vivaz_state_1))
		)
		(_use (_ent . sender_SLICE_9)
		)
	)
	(_inst sender_SLICE_10I 0 5938(_comp sender_SLICE_10)
		(_port
			((D1)(sender_PS_vivaz_state_1))
			((B1)(sender_PS_vivaz_state_0))
			((A1)(sender_PS_vivaz_state_2))
			((D0)(sender_PS_vivaz_state_1))
			((B0)(sender_PS_vivaz_state_0))
			((A0)(sender_PS_vivaz_state_2))
			((DI0)(sender_n182))
			((CLK)(clk_c))
			((F0)(sender_n182))
			((Q0)(sender_PS_vivaz_state_2))
			((F1)(sender_clk_c_enable_16))
		)
		(_use (_ent . sender_SLICE_10)
		)
	)
	(_inst sender_SLICE_15I 0 5944(_comp sender_SLICE_15)
		(_port
			((M1)(payload_c_0))
			((M0)(payload_c_9))
			((CE)(sender_clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_9))
			((Q1)(lcd_bus_c_0))
		)
		(_use (_ent . sender_SLICE_15)
		)
	)
	(_inst sender_SLICE_16I 0 5947(_comp sender_SLICE_16)
		(_port
			((M1)(payload_c_10))
			((M0)(payload_c_11))
			((CE)(sender_clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_11))
			((Q1)(lcd_bus_c_10))
		)
		(_use (_ent . sender_SLICE_16)
		)
	)
	(_inst sender_SLICE_17I 0 5950(_comp sender_SLICE_17)
		(_port
			((M1)(payload_c_12))
			((M0)(payload_c_13))
			((CE)(sender_clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_13))
			((Q1)(lcd_bus_c_12))
		)
		(_use (_ent . sender_SLICE_17)
		)
	)
	(_inst lcd_bus_13_I 0 5953(_comp lcd_bus_13_B)
		(_port
			((PADDO)(lcd_bus_c_13))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_14_I 0 5955(_comp lcd_bus_14_B)
		(_port
			((PADDO)(lcd_bus_c_14))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_15_I 0 5957(_comp lcd_bus_15_B)
		(_port
			((PADDO)(lcd_bus_c_15))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_12_I 0 5959(_comp lcd_bus_12_B)
		(_port
			((PADDO)(lcd_bus_c_12))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_11_I 0 5961(_comp lcd_bus_11_B)
		(_port
			((PADDO)(lcd_bus_c_11))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_10_I 0 5963(_comp lcd_bus_10_B)
		(_port
			((PADDO)(lcd_bus_c_10))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_9_I 0 5965(_comp lcd_bus_9_B)
		(_port
			((PADDO)(lcd_bus_c_9))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_8_I 0 5967(_comp lcd_bus_8_B)
		(_port
			((PADDO)(lcd_bus_c_8))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_7_I 0 5969(_comp lcd_bus_7_B)
		(_port
			((PADDO)(lcd_bus_c_7))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_6_I 0 5971(_comp lcd_bus_6_B)
		(_port
			((PADDO)(lcd_bus_c_6))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_5_I 0 5973(_comp lcd_bus_5_B)
		(_port
			((PADDO)(lcd_bus_c_5))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_4_I 0 5975(_comp lcd_bus_4_B)
		(_port
			((PADDO)(lcd_bus_c_4))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_3_I 0 5977(_comp lcd_bus_3_B)
		(_port
			((PADDO)(lcd_bus_c_3))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 5979(_comp lcd_bus_2_B)
		(_port
			((PADDO)(lcd_bus_c_2))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_1_I 0 5981(_comp lcd_bus_1_B)
		(_port
			((PADDO)(lcd_bus_c_1))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 5983(_comp lcd_bus_0_B)
		(_port
			((PADDO)(lcd_bus_c_0))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_writeI 0 5985(_comp lcd_writeB)
		(_port
			((PADDO)(lcd_write_c))
			((lcdwrite)(lcd_write))
		)
		(_use (_ent . lcd_writeB)
		)
	)
	(_inst lcd_resetI 0 5987(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_rsI 0 5989(_comp lcd_rsB)
		(_port
			((PADDO)(GND_net))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst busyI 0 5991(_comp busyB)
		(_port
			((PADDO)(GND_net))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst clkI 0 5993(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 5995(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst payload_15_I 0 5997(_comp payload_15_B)
		(_port
			((PADDI)(payload_c_15))
			((payload15)(payload(15)))
		)
		(_use (_ent . payload_15_B)
		)
	)
	(_inst payload_14_I 0 5999(_comp payload_14_B)
		(_port
			((PADDI)(payload_c_14))
			((payload14)(payload(14)))
		)
		(_use (_ent . payload_14_B)
		)
	)
	(_inst payload_13_I 0 6001(_comp payload_13_B)
		(_port
			((PADDI)(payload_c_13))
			((payload13)(payload(13)))
		)
		(_use (_ent . payload_13_B)
		)
	)
	(_inst payload_12_I 0 6003(_comp payload_12_B)
		(_port
			((PADDI)(payload_c_12))
			((payload12)(payload(12)))
		)
		(_use (_ent . payload_12_B)
		)
	)
	(_inst payload_11_I 0 6005(_comp payload_11_B)
		(_port
			((PADDI)(payload_c_11))
			((payload11)(payload(11)))
		)
		(_use (_ent . payload_11_B)
		)
	)
	(_inst payload_10_I 0 6007(_comp payload_10_B)
		(_port
			((PADDI)(payload_c_10))
			((payload10)(payload(10)))
		)
		(_use (_ent . payload_10_B)
		)
	)
	(_inst payload_9_I 0 6009(_comp payload_9_B)
		(_port
			((PADDI)(payload_c_9))
			((payload9)(payload(9)))
		)
		(_use (_ent . payload_9_B)
		)
	)
	(_inst payload_8_I 0 6011(_comp payload_8_B)
		(_port
			((PADDI)(payload_c_8))
			((payload8)(payload(8)))
		)
		(_use (_ent . payload_8_B)
		)
	)
	(_inst payload_7_I 0 6013(_comp payload_7_B)
		(_port
			((PADDI)(payload_c_7))
			((payload7)(payload(7)))
		)
		(_use (_ent . payload_7_B)
		)
	)
	(_inst payload_6_I 0 6015(_comp payload_6_B)
		(_port
			((PADDI)(payload_c_6))
			((payload6)(payload(6)))
		)
		(_use (_ent . payload_6_B)
		)
	)
	(_inst payload_5_I 0 6017(_comp payload_5_B)
		(_port
			((PADDI)(payload_c_5))
			((payload5)(payload(5)))
		)
		(_use (_ent . payload_5_B)
		)
	)
	(_inst payload_4_I 0 6019(_comp payload_4_B)
		(_port
			((PADDI)(payload_c_4))
			((payload4)(payload(4)))
		)
		(_use (_ent . payload_4_B)
		)
	)
	(_inst payload_3_I 0 6021(_comp payload_3_B)
		(_port
			((PADDI)(payload_c_3))
			((payload3)(payload(3)))
		)
		(_use (_ent . payload_3_B)
		)
	)
	(_inst payload_2_I 0 6023(_comp payload_2_B)
		(_port
			((PADDI)(payload_c_2))
			((payload2)(payload(2)))
		)
		(_use (_ent . payload_2_B)
		)
	)
	(_inst payload_1_I 0 6025(_comp payload_1_B)
		(_port
			((PADDI)(payload_c_1))
			((payload1)(payload(1)))
		)
		(_use (_ent . payload_1_B)
		)
	)
	(_inst payload_0_I 0 6027(_comp payload_0_B)
		(_port
			((PADDI)(payload_c_0))
			((payload0)(payload(0)))
		)
		(_use (_ent . payload_0_B)
		)
	)
	(_inst GSR_INST 0 6029(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 6031(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 6033(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 5682(_ent(_in))))
		(_port (_int rst -1 0 5682(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5683(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 5683(_ent(_out))))
		(_port (_int lcd_write -1 0 5684(_ent(_out))))
		(_port (_int lcd_reset -1 0 5684(_ent(_out))))
		(_port (_int lcd_rs -1 0 5685(_ent(_out))))
		(_port (_int go -1 0 5685(_ent(_in))))
		(_port (_int data1Command0 -1 0 5685(_ent(_in))))
		(_port (_int busy -1 0 5686(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5686(_array -1 ((_dto i 15 i 0)))))
		(_port (_int payload 1 0 5686(_ent(_in))))
		(_sig (_int payload_c_1 -1 0 5693(_arch(_uni))))
		(_sig (_int payload_c_2 -1 0 5694(_arch(_uni))))
		(_sig (_int sender_clk_c_enable_16 -1 0 5695(_arch(_uni))))
		(_sig (_int clk_c -1 0 5696(_arch(_uni))))
		(_sig (_int lcd_bus_c_2 -1 0 5697(_arch(_uni))))
		(_sig (_int lcd_bus_c_1 -1 0 5698(_arch(_uni))))
		(_sig (_int payload_c_3 -1 0 5699(_arch(_uni))))
		(_sig (_int payload_c_4 -1 0 5700(_arch(_uni))))
		(_sig (_int lcd_bus_c_4 -1 0 5701(_arch(_uni))))
		(_sig (_int lcd_bus_c_3 -1 0 5702(_arch(_uni))))
		(_sig (_int payload_c_5 -1 0 5703(_arch(_uni))))
		(_sig (_int payload_c_6 -1 0 5704(_arch(_uni))))
		(_sig (_int lcd_bus_c_6 -1 0 5705(_arch(_uni))))
		(_sig (_int lcd_bus_c_5 -1 0 5706(_arch(_uni))))
		(_sig (_int payload_c_7 -1 0 5707(_arch(_uni))))
		(_sig (_int payload_c_8 -1 0 5708(_arch(_uni))))
		(_sig (_int lcd_bus_c_8 -1 0 5709(_arch(_uni))))
		(_sig (_int lcd_bus_c_7 -1 0 5710(_arch(_uni))))
		(_sig (_int payload_c_15 -1 0 5711(_arch(_uni))))
		(_sig (_int payload_c_14 -1 0 5712(_arch(_uni))))
		(_sig (_int GND_net -1 0 5713(_arch(_uni))))
		(_sig (_int lcd_bus_c_14 -1 0 5714(_arch(_uni))))
		(_sig (_int lcd_bus_c_15 -1 0 5715(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_0 -1 0 5716(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_1 -1 0 5717(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_2 -1 0 5718(_arch(_uni))))
		(_sig (_int sender_n159 -1 0 5719(_arch(_uni))))
		(_sig (_int sender_clk_c_enable_17 -1 0 5720(_arch(_uni))))
		(_sig (_int lcd_write_c -1 0 5721(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_2_N_17_1 -1 0 5722(_arch(_uni))))
		(_sig (_int sender_PS_vivaz_state_2_N_17_0 -1 0 5723(_arch(_uni))))
		(_sig (_int sender_n182 -1 0 5724(_arch(_uni))))
		(_sig (_int payload_c_0 -1 0 5725(_arch(_uni))))
		(_sig (_int payload_c_9 -1 0 5726(_arch(_uni))))
		(_sig (_int lcd_bus_c_9 -1 0 5727(_arch(_uni))))
		(_sig (_int lcd_bus_c_0 -1 0 5728(_arch(_uni))))
		(_sig (_int payload_c_10 -1 0 5729(_arch(_uni))))
		(_sig (_int payload_c_11 -1 0 5730(_arch(_uni))))
		(_sig (_int lcd_bus_c_11 -1 0 5731(_arch(_uni))))
		(_sig (_int lcd_bus_c_10 -1 0 5732(_arch(_uni))))
		(_sig (_int payload_c_12 -1 0 5733(_arch(_uni))))
		(_sig (_int payload_c_13 -1 0 5734(_arch(_uni))))
		(_sig (_int lcd_bus_c_13 -1 0 5735(_arch(_uni))))
		(_sig (_int lcd_bus_c_12 -1 0 5736(_arch(_uni))))
		(_sig (_int rst_c -1 0 5737(_arch(_uni))))
		(_sig (_int VCCI -1 0 5738(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000032 55 382 0 structure_con
(_configuration VHDL (structure_con 0 6040 (lcd_wrapper))
	(_version vc6)
	(_time 1463572689905 2016.05.18 13:58:09)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9495909a94c2c283919787cfc193919396929191c2)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
