
ss-chacha20-shiffthq-CWLITEARM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001450  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080015d8  080015d8  000115d8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800164c  0800164c  00011654  2**0
                  CONTENTS
  4 .ARM          00000000  0800164c  0800164c  00011654  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800164c  08001654  00011654  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800164c  0800164c  0001164c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001650  08001650  00011650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00011654  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  20000000  08001654  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000198  08001654  00020198  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00011654  2**0
                  CONTENTS, READONLY
 12 .comment      00000033  00000000  00000000  0001167e  2**0
                  CONTENTS, READONLY
 13 .debug_info   000046c6  00000000  00000000  000116b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000e0c  00000000  00000000  00015d77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00002500  00000000  00000000  00016b83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000001d0  00000000  00000000  00019083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000488  00000000  00000000  00019253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002472  00000000  00000000  000196db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000014d8  00000000  00000000  0001bb4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000004e8  00000000  00000000  0001d028  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000144  00000000  00000000  0001d510  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000034  00000000  00000000  0001d654  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4803      	ldr	r0, [pc, #12]	; (8000198 <deregister_tm_clones+0x10>)
 800018a:	4b04      	ldr	r3, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018c:	4283      	cmp	r3, r0
 800018e:	d002      	beq.n	8000196 <deregister_tm_clones+0xe>
 8000190:	4b03      	ldr	r3, [pc, #12]	; (80001a0 <deregister_tm_clones+0x18>)
 8000192:	b103      	cbz	r3, 8000196 <deregister_tm_clones+0xe>
 8000194:	4718      	bx	r3
 8000196:	4770      	bx	lr
 8000198:	20000000 	.word	0x20000000
 800019c:	20000000 	.word	0x20000000
 80001a0:	00000000 	.word	0x00000000

080001a4 <register_tm_clones>:
 80001a4:	4805      	ldr	r0, [pc, #20]	; (80001bc <register_tm_clones+0x18>)
 80001a6:	4906      	ldr	r1, [pc, #24]	; (80001c0 <register_tm_clones+0x1c>)
 80001a8:	1a0b      	subs	r3, r1, r0
 80001aa:	0fd9      	lsrs	r1, r3, #31
 80001ac:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 80001b0:	1049      	asrs	r1, r1, #1
 80001b2:	d002      	beq.n	80001ba <register_tm_clones+0x16>
 80001b4:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <register_tm_clones+0x20>)
 80001b6:	b103      	cbz	r3, 80001ba <register_tm_clones+0x16>
 80001b8:	4718      	bx	r3
 80001ba:	4770      	bx	lr
 80001bc:	20000000 	.word	0x20000000
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c06      	ldr	r4, [pc, #24]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b943      	cbnz	r3, 80001e2 <__do_global_dtors_aux+0x1a>
 80001d0:	f7ff ffda 	bl	8000188 <deregister_tm_clones>
 80001d4:	4b04      	ldr	r3, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	b113      	cbz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d8:	4804      	ldr	r0, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x24>)
 80001da:	f3af 8000 	nop.w
 80001de:	2301      	movs	r3, #1
 80001e0:	7023      	strb	r3, [r4, #0]
 80001e2:	bd10      	pop	{r4, pc}
 80001e4:	20000000 	.word	0x20000000
 80001e8:	00000000 	.word	0x00000000
 80001ec:	080015c0 	.word	0x080015c0

080001f0 <frame_dummy>:
 80001f0:	b508      	push	{r3, lr}
 80001f2:	4b04      	ldr	r3, [pc, #16]	; (8000204 <frame_dummy+0x14>)
 80001f4:	b11b      	cbz	r3, 80001fe <frame_dummy+0xe>
 80001f6:	4904      	ldr	r1, [pc, #16]	; (8000208 <frame_dummy+0x18>)
 80001f8:	4804      	ldr	r0, [pc, #16]	; (800020c <frame_dummy+0x1c>)
 80001fa:	f3af 8000 	nop.w
 80001fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000202:	e7cf      	b.n	80001a4 <register_tm_clones>
 8000204:	00000000 	.word	0x00000000
 8000208:	20000004 	.word	0x20000004
 800020c:	080015c0 	.word	0x080015c0

08000210 <__libc_init_array>:
 8000210:	b570      	push	{r4, r5, r6, lr}
 8000212:	4e0d      	ldr	r6, [pc, #52]	; (8000248 <__libc_init_array+0x38>)
 8000214:	4d0d      	ldr	r5, [pc, #52]	; (800024c <__libc_init_array+0x3c>)
 8000216:	1b76      	subs	r6, r6, r5
 8000218:	10b6      	asrs	r6, r6, #2
 800021a:	d006      	beq.n	800022a <__libc_init_array+0x1a>
 800021c:	2400      	movs	r4, #0
 800021e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000222:	3401      	adds	r4, #1
 8000224:	4798      	blx	r3
 8000226:	42a6      	cmp	r6, r4
 8000228:	d1f9      	bne.n	800021e <__libc_init_array+0xe>
 800022a:	4e09      	ldr	r6, [pc, #36]	; (8000250 <__libc_init_array+0x40>)
 800022c:	4d09      	ldr	r5, [pc, #36]	; (8000254 <__libc_init_array+0x44>)
 800022e:	1b76      	subs	r6, r6, r5
 8000230:	f001 f9c6 	bl	80015c0 <_init>
 8000234:	10b6      	asrs	r6, r6, #2
 8000236:	d006      	beq.n	8000246 <__libc_init_array+0x36>
 8000238:	2400      	movs	r4, #0
 800023a:	f855 3b04 	ldr.w	r3, [r5], #4
 800023e:	3401      	adds	r4, #1
 8000240:	4798      	blx	r3
 8000242:	42a6      	cmp	r6, r4
 8000244:	d1f9      	bne.n	800023a <__libc_init_array+0x2a>
 8000246:	bd70      	pop	{r4, r5, r6, pc}
 8000248:	0800164c 	.word	0x0800164c
 800024c:	0800164c 	.word	0x0800164c
 8000250:	08001650 	.word	0x08001650
 8000254:	0800164c 	.word	0x0800164c

08000258 <chacha20_quarterround>:
    // http://blog.regehr.org/archives/1063
    return x << n | (x >> (-n & 31));
}

// https://tools.ietf.org/html/rfc7539#section-2.1
static void chacha20_quarterround(uint32_t *x, int a, int b, int c, int d) {
 8000258:	b570      	push	{r4, r5, r6, lr}
    x[a] += x[b]; x[d] = rotl32(x[d] ^ x[a], 16);
 800025a:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 800025e:	f850 6022 	ldr.w	r6, [r0, r2, lsl #2]
static void chacha20_quarterround(uint32_t *x, int a, int b, int c, int d) {
 8000262:	9d04      	ldr	r5, [sp, #16]
    x[a] += x[b]; x[d] = rotl32(x[d] ^ x[a], 16);
 8000264:	4434      	add	r4, r6
 8000266:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 800026a:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800026e:	4074      	eors	r4, r6
    return x << n | (x >> (-n & 31));
 8000270:	ea4f 4434 	mov.w	r4, r4, ror #16
    x[a] += x[b]; x[d] = rotl32(x[d] ^ x[a], 16);
 8000274:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
    x[c] += x[d]; x[b] = rotl32(x[b] ^ x[c], 12);
 8000278:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
 800027c:	4434      	add	r4, r6
 800027e:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 8000282:	f850 6022 	ldr.w	r6, [r0, r2, lsl #2]
 8000286:	4074      	eors	r4, r6
    return x << n | (x >> (-n & 31));
 8000288:	ea4f 5434 	mov.w	r4, r4, ror #20
    x[c] += x[d]; x[b] = rotl32(x[b] ^ x[c], 12);
 800028c:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
    x[a] += x[b]; x[d] = rotl32(x[d] ^ x[a],  8);
 8000290:	f850 6021 	ldr.w	r6, [r0, r1, lsl #2]
 8000294:	4434      	add	r4, r6
 8000296:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 800029a:	f850 1025 	ldr.w	r1, [r0, r5, lsl #2]
 800029e:	4061      	eors	r1, r4
    return x << n | (x >> (-n & 31));
 80002a0:	ea4f 6131 	mov.w	r1, r1, ror #24
    x[a] += x[b]; x[d] = rotl32(x[d] ^ x[a],  8);
 80002a4:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
    x[c] += x[d]; x[b] = rotl32(x[b] ^ x[c],  7);
 80002a8:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80002ac:	4421      	add	r1, r4
 80002ae:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 80002b2:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 80002b6:	4059      	eors	r1, r3
    return x << n | (x >> (-n & 31));
 80002b8:	ea4f 6171 	mov.w	r1, r1, ror #25
    x[c] += x[d]; x[b] = rotl32(x[b] ^ x[c],  7);
 80002bc:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
}
 80002c0:	bd70      	pop	{r4, r5, r6, pc}
 80002c2:	0000      	movs	r0, r0

080002c4 <ChaCha20XOR>:
    for (i = 0; i < 3; i++) {
        s[13 + i] = u8t32le(nonce + i * 4);
    }
}

void ChaCha20XOR(uint8_t key[32], uint32_t counter, uint8_t nonce[12], uint8_t *in, uint8_t *out, int inlen) {
 80002c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c8:	460e      	mov	r6, r1
 80002ca:	461d      	mov	r5, r3
    s[1] = 0x3320646e;
 80002cc:	4958      	ldr	r1, [pc, #352]	; (8000430 <ChaCha20XOR+0x16c>)
 80002ce:	4b59      	ldr	r3, [pc, #356]	; (8000434 <ChaCha20XOR+0x170>)
void ChaCha20XOR(uint8_t key[32], uint32_t counter, uint8_t nonce[12], uint8_t *in, uint8_t *out, int inlen) {
 80002d0:	b0b3      	sub	sp, #204	; 0xcc
    s[1] = 0x3320646e;
 80002d2:	e9cd 1302 	strd	r1, r3, [sp, #8]
    s[2] = 0x79622d32;
 80002d6:	4b58      	ldr	r3, [pc, #352]	; (8000438 <ChaCha20XOR+0x174>)
 80002d8:	9304      	str	r3, [sp, #16]
    s[3] = 0x6b206574;
 80002da:	f1a3 6364 	sub.w	r3, r3, #239075328	; 0xe400000
 80002de:	f5a3 33e3 	sub.w	r3, r3, #116224	; 0x1c600
 80002e2:	f5a3 73df 	sub.w	r3, r3, #446	; 0x1be
void ChaCha20XOR(uint8_t key[32], uint32_t counter, uint8_t nonce[12], uint8_t *in, uint8_t *out, int inlen) {
 80002e6:	9f3d      	ldr	r7, [sp, #244]	; 0xf4
    s[3] = 0x6b206574;
 80002e8:	9305      	str	r3, [sp, #20]
        s[4 + i] = u8t32le(key + i * 4);
 80002ea:	f10d 0c18 	add.w	ip, sp, #24
 80002ee:	4603      	mov	r3, r0
 80002f0:	f100 0e20 	add.w	lr, r0, #32
 80002f4:	6818      	ldr	r0, [r3, #0]
 80002f6:	6859      	ldr	r1, [r3, #4]
 80002f8:	4664      	mov	r4, ip
 80002fa:	c403      	stmia	r4!, {r0, r1}
 80002fc:	3308      	adds	r3, #8
 80002fe:	4573      	cmp	r3, lr
 8000300:	46a4      	mov	ip, r4
 8000302:	d1f7      	bne.n	80002f4 <ChaCha20XOR+0x30>
        s[13 + i] = u8t32le(nonce + i * 4);
 8000304:	6810      	ldr	r0, [r2, #0]
 8000306:	6851      	ldr	r1, [r2, #4]
    s[12] = counter;
 8000308:	960e      	str	r6, [sp, #56]	; 0x38
        s[13 + i] = u8t32le(nonce + i * 4);
 800030a:	ab0f      	add	r3, sp, #60	; 0x3c
 800030c:	c303      	stmia	r3!, {r0, r1}
 800030e:	6890      	ldr	r0, [r2, #8]
 8000310:	6018      	str	r0, [r3, #0]
    uint32_t s[16];
    uint8_t block[64];

    chacha20_init_state(s, key, counter, nonce);

    for (i = 0; i < inlen; i += 64) {
 8000312:	2400      	movs	r4, #0
 8000314:	42bc      	cmp	r4, r7
 8000316:	db02      	blt.n	800031e <ChaCha20XOR+0x5a>
                break;
            }
            out[j] = in[j] ^ block[j - i];
        }
    }
}
 8000318:	b033      	add	sp, #204	; 0xcc
 800031a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy(x, in, sizeof(uint32_t) * 16);
 800031e:	f10d 0c08 	add.w	ip, sp, #8
 8000322:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000326:	ae22      	add	r6, sp, #136	; 0x88
 8000328:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800032a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800032e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000330:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000334:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000336:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800033a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 800033e:	260a      	movs	r6, #10
        chacha20_quarterround(x, 0, 4,  8, 12);
 8000340:	f04f 0a0c 	mov.w	sl, #12
 8000344:	a822      	add	r0, sp, #136	; 0x88
 8000346:	2308      	movs	r3, #8
 8000348:	2204      	movs	r2, #4
 800034a:	2100      	movs	r1, #0
        chacha20_quarterround(x, 1, 5,  9, 13);
 800034c:	f04f 090d 	mov.w	r9, #13
        chacha20_quarterround(x, 0, 4,  8, 12);
 8000350:	f8cd a000 	str.w	sl, [sp]
 8000354:	f7ff ff80 	bl	8000258 <chacha20_quarterround>
        chacha20_quarterround(x, 2, 6, 10, 14);
 8000358:	f04f 080e 	mov.w	r8, #14
        chacha20_quarterround(x, 1, 5,  9, 13);
 800035c:	2309      	movs	r3, #9
 800035e:	2205      	movs	r2, #5
 8000360:	2101      	movs	r1, #1
 8000362:	f8cd 9000 	str.w	r9, [sp]
 8000366:	f7ff ff77 	bl	8000258 <chacha20_quarterround>
        chacha20_quarterround(x, 3, 7, 11, 15);
 800036a:	f04f 0b0f 	mov.w	fp, #15
        chacha20_quarterround(x, 2, 6, 10, 14);
 800036e:	230a      	movs	r3, #10
 8000370:	2206      	movs	r2, #6
 8000372:	2102      	movs	r1, #2
 8000374:	f8cd 8000 	str.w	r8, [sp]
 8000378:	f7ff ff6e 	bl	8000258 <chacha20_quarterround>
        chacha20_quarterround(x, 3, 7, 11, 15);
 800037c:	230b      	movs	r3, #11
 800037e:	2207      	movs	r2, #7
 8000380:	2103      	movs	r1, #3
 8000382:	f8cd b000 	str.w	fp, [sp]
 8000386:	f7ff ff67 	bl	8000258 <chacha20_quarterround>
        chacha20_quarterround(x, 0, 5, 10, 15);
 800038a:	230a      	movs	r3, #10
 800038c:	2205      	movs	r2, #5
 800038e:	2100      	movs	r1, #0
 8000390:	f8cd b000 	str.w	fp, [sp]
 8000394:	f7ff ff60 	bl	8000258 <chacha20_quarterround>
        chacha20_quarterround(x, 1, 6, 11, 12);
 8000398:	230b      	movs	r3, #11
 800039a:	2206      	movs	r2, #6
 800039c:	2101      	movs	r1, #1
 800039e:	f8cd a000 	str.w	sl, [sp]
 80003a2:	f7ff ff59 	bl	8000258 <chacha20_quarterround>
        chacha20_quarterround(x, 2, 7,  8, 13);
 80003a6:	2308      	movs	r3, #8
 80003a8:	2207      	movs	r2, #7
 80003aa:	2102      	movs	r1, #2
 80003ac:	f8cd 9000 	str.w	r9, [sp]
 80003b0:	f7ff ff52 	bl	8000258 <chacha20_quarterround>
        chacha20_quarterround(x, 3, 4,  9, 14);
 80003b4:	f8cd 8000 	str.w	r8, [sp]
 80003b8:	2309      	movs	r3, #9
 80003ba:	2204      	movs	r2, #4
 80003bc:	2103      	movs	r1, #3
 80003be:	f7ff ff4b 	bl	8000258 <chacha20_quarterround>
    for (i = num_rounds; i > 0; i -= 2) {
 80003c2:	3e01      	subs	r6, #1
 80003c4:	d1bc      	bne.n	8000340 <ChaCha20XOR+0x7c>
 80003c6:	ae02      	add	r6, sp, #8
 80003c8:	4602      	mov	r2, r0
 80003ca:	2310      	movs	r3, #16
        x[i] += in[i];
 80003cc:	f8d2 c000 	ldr.w	ip, [r2]
 80003d0:	f856 1b04 	ldr.w	r1, [r6], #4
    for (i = 0; i < 16; i++) {
 80003d4:	3b01      	subs	r3, #1
        x[i] += in[i];
 80003d6:	4461      	add	r1, ip
 80003d8:	f842 1b04 	str.w	r1, [r2], #4
    for (i = 0; i < 16; i++) {
 80003dc:	d1f6      	bne.n	80003cc <ChaCha20XOR+0x108>
 80003de:	ae12      	add	r6, sp, #72	; 0x48
 80003e0:	4632      	mov	r2, r6
        u32t8le(in[i], output + (i << 2));
 80003e2:	f850 1b04 	ldr.w	r1, [r0], #4
    p[0] = v & 0xff;
 80003e6:	7011      	strb	r1, [r2, #0]
    p[1] = (v >> 8) & 0xff;
 80003e8:	ea4f 2c11 	mov.w	ip, r1, lsr #8
    for (i = 0; i < 16; i++) {
 80003ec:	3301      	adds	r3, #1
    p[1] = (v >> 8) & 0xff;
 80003ee:	f882 c001 	strb.w	ip, [r2, #1]
    for (i = 0; i < 16; i++) {
 80003f2:	2b10      	cmp	r3, #16
    p[2] = (v >> 16) & 0xff;
 80003f4:	ea4f 4c11 	mov.w	ip, r1, lsr #16
    p[3] = (v >> 24) & 0xff;
 80003f8:	ea4f 6111 	mov.w	r1, r1, lsr #24
    p[2] = (v >> 16) & 0xff;
 80003fc:	f882 c002 	strb.w	ip, [r2, #2]
    p[3] = (v >> 24) & 0xff;
 8000400:	70d1      	strb	r1, [r2, #3]
    for (i = 0; i < 16; i++) {
 8000402:	f102 0204 	add.w	r2, r2, #4
 8000406:	d1ec      	bne.n	80003e2 <ChaCha20XOR+0x11e>
        s[12]++;
 8000408:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800040a:	3301      	adds	r3, #1
 800040c:	930e      	str	r3, [sp, #56]	; 0x38
        for (j = i; j < i + 64; j++) {
 800040e:	f104 013f 	add.w	r1, r4, #63	; 0x3f
 8000412:	4623      	mov	r3, r4
 8000414:	428b      	cmp	r3, r1
 8000416:	dd01      	ble.n	800041c <ChaCha20XOR+0x158>
    for (i = 0; i < inlen; i += 64) {
 8000418:	3440      	adds	r4, #64	; 0x40
 800041a:	e77b      	b.n	8000314 <ChaCha20XOR+0x50>
            if (j >= inlen) {
 800041c:	42bb      	cmp	r3, r7
 800041e:	d0fb      	beq.n	8000418 <ChaCha20XOR+0x154>
            out[j] = in[j] ^ block[j - i];
 8000420:	5ce8      	ldrb	r0, [r5, r3]
 8000422:	f816 2b01 	ldrb.w	r2, [r6], #1
 8000426:	4042      	eors	r2, r0
 8000428:	983c      	ldr	r0, [sp, #240]	; 0xf0
 800042a:	54c2      	strb	r2, [r0, r3]
        for (j = i; j < i + 64; j++) {
 800042c:	3301      	adds	r3, #1
 800042e:	e7f1      	b.n	8000414 <ChaCha20XOR+0x150>
 8000430:	61707865 	.word	0x61707865
 8000434:	3320646e 	.word	0x3320646e
 8000438:	79622d32 	.word	0x79622d32

0800043c <set_nonce>:
#define INPUT_SIZE 64
#define KEY_SIZE 32
#define NONCE_SIZE 12
#define COUNT_SIZE 4

uint8_t set_nonce(uint8_t* nc, uint8_t len){
 800043c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (len != NONCE_SIZE+COUNT_SIZE) return 1;
 8000440:	2910      	cmp	r1, #16
uint8_t set_nonce(uint8_t* nc, uint8_t len){
 8000442:	b0ae      	sub	sp, #184	; 0xb8
 8000444:	4603      	mov	r3, r0
    if (len != NONCE_SIZE+COUNT_SIZE) return 1;
 8000446:	d155      	bne.n	80004f4 <set_nonce+0xb8>
    uint8_t encrypt[INPUT_SIZE];
    uint8_t key[KEY_SIZE] = {
 8000448:	4a2b      	ldr	r2, [pc, #172]	; (80004f8 <set_nonce+0xbc>)
 800044a:	ac06      	add	r4, sp, #24
 800044c:	f102 0720 	add.w	r7, r2, #32
 8000450:	4626      	mov	r6, r4
 8000452:	6810      	ldr	r0, [r2, #0]
 8000454:	6851      	ldr	r1, [r2, #4]
 8000456:	4625      	mov	r5, r4
 8000458:	c503      	stmia	r5!, {r0, r1}
 800045a:	3208      	adds	r2, #8
 800045c:	42ba      	cmp	r2, r7
 800045e:	462c      	mov	r4, r5
 8000460:	d1f7      	bne.n	8000452 <set_nonce+0x16>
    /*uint8_t nonce[NONCE_SIZE] = {
            nc[0], nc[1], nc[2], nc[3],
            nc[4], nc[5], nc[6], nc[7],
            nc[8], nc[9], nc[10], nc[11]
    };*/
    uint8_t nonce[NONCE_SIZE] = {
 8000462:	791a      	ldrb	r2, [r3, #4]
 8000464:	f88d 200c 	strb.w	r2, [sp, #12]
 8000468:	795a      	ldrb	r2, [r3, #5]
 800046a:	f88d 200d 	strb.w	r2, [sp, #13]
 800046e:	799a      	ldrb	r2, [r3, #6]
 8000470:	f88d 200e 	strb.w	r2, [sp, #14]
 8000474:	79da      	ldrb	r2, [r3, #7]
 8000476:	f88d 200f 	strb.w	r2, [sp, #15]
 800047a:	7a1a      	ldrb	r2, [r3, #8]
 800047c:	f88d 2010 	strb.w	r2, [sp, #16]
 8000480:	7a5a      	ldrb	r2, [r3, #9]
 8000482:	f88d 2011 	strb.w	r2, [sp, #17]
 8000486:	7a9a      	ldrb	r2, [r3, #10]
 8000488:	f88d 2012 	strb.w	r2, [sp, #18]
 800048c:	7ada      	ldrb	r2, [r3, #11]
 800048e:	f88d 2013 	strb.w	r2, [sp, #19]
 8000492:	7b1a      	ldrb	r2, [r3, #12]
 8000494:	f88d 2014 	strb.w	r2, [sp, #20]
 8000498:	7b5a      	ldrb	r2, [r3, #13]
 800049a:	f88d 2015 	strb.w	r2, [sp, #21]
 800049e:	7b9a      	ldrb	r2, [r3, #14]
 80004a0:	f88d 2016 	strb.w	r2, [sp, #22]
 80004a4:	7bda      	ldrb	r2, [r3, #15]
 80004a6:	f88d 2017 	strb.w	r2, [sp, #23]
    // https://forum.arduino.cc/t/convert-4-uint8_t-into-one-uint32_t/577243
    //uint32_t counter = nc[12] | (nc[13] << 8) | (nc[14] << 16) | (nc[15] << 24);
    uint32_t counter = nc[0] | (nc[1] << 8) | (nc[2] << 16) | (nc[3] << 24);

    // Hello from Chipwhispererer, I'm only here to get encrypted and yo(u?)
    uint8_t input[INPUT_SIZE] = {
 80004aa:	4a14      	ldr	r2, [pc, #80]	; (80004fc <set_nonce+0xc0>)
 80004ac:	681f      	ldr	r7, [r3, #0]
 80004ae:	ac1e      	add	r4, sp, #120	; 0x78
 80004b0:	f102 0340 	add.w	r3, r2, #64	; 0x40
 80004b4:	46a0      	mov	r8, r4
 80004b6:	6810      	ldr	r0, [r2, #0]
 80004b8:	6851      	ldr	r1, [r2, #4]
 80004ba:	4625      	mov	r5, r4
 80004bc:	c503      	stmia	r5!, {r0, r1}
 80004be:	3208      	adds	r2, #8
 80004c0:	429a      	cmp	r2, r3
 80004c2:	462c      	mov	r4, r5
 80004c4:	d1f7      	bne.n	80004b6 <set_nonce+0x7a>
            //0x75, 0x3f
    };

    // encrypt
    trigger_high();
    ChaCha20XOR(key, counter, nonce, input, encrypt, INPUT_SIZE);
 80004c6:	2440      	movs	r4, #64	; 0x40
 80004c8:	ad0e      	add	r5, sp, #56	; 0x38
    trigger_high();
 80004ca:	f000 f9fb 	bl	80008c4 <trigger_high>
    ChaCha20XOR(key, counter, nonce, input, encrypt, INPUT_SIZE);
 80004ce:	4643      	mov	r3, r8
 80004d0:	aa03      	add	r2, sp, #12
 80004d2:	4639      	mov	r1, r7
 80004d4:	4630      	mov	r0, r6
 80004d6:	9401      	str	r4, [sp, #4]
 80004d8:	9500      	str	r5, [sp, #0]
 80004da:	f7ff fef3 	bl	80002c4 <ChaCha20XOR>
    trigger_low();
 80004de:	f000 f9f8 	bl	80008d2 <trigger_low>
    
    // put encrypted/decrypted to simple serial
    simpleserial_put('r', INPUT_SIZE, encrypt);
 80004e2:	2072      	movs	r0, #114	; 0x72
 80004e4:	462a      	mov	r2, r5
 80004e6:	4621      	mov	r1, r4
 80004e8:	f000 f88c 	bl	8000604 <simpleserial_put>
    
    return 0;
 80004ec:	2000      	movs	r0, #0
}
 80004ee:	b02e      	add	sp, #184	; 0xb8
 80004f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (len != NONCE_SIZE+COUNT_SIZE) return 1;
 80004f4:	2001      	movs	r0, #1
 80004f6:	e7fa      	b.n	80004ee <set_nonce+0xb2>
 80004f8:	080015d8 	.word	0x080015d8
 80004fc:	0800160b 	.word	0x0800160b

08000500 <main>:


int main(void) {
 8000500:	b508      	push	{r3, lr}
    platform_init();
 8000502:	f000 f93d 	bl	8000780 <platform_init>
    init_uart();
 8000506:	f000 f97b 	bl	8000800 <init_uart>
    trigger_setup();
 800050a:	f000 f9b7 	bl	800087c <trigger_setup>

    simpleserial_init();
 800050e:	f000 f863 	bl	80005d8 <simpleserial_init>
    // 12 Bytes for nonce, 4 Bytes for counter
    simpleserial_addcmd('p', 16, set_nonce);
 8000512:	4a04      	ldr	r2, [pc, #16]	; (8000524 <main+0x24>)
 8000514:	2110      	movs	r1, #16
 8000516:	2070      	movs	r0, #112	; 0x70
 8000518:	f000 f85a 	bl	80005d0 <simpleserial_addcmd>

    while(1)
        simpleserial_get();
 800051c:	f000 f8cc 	bl	80006b8 <simpleserial_get>
    while(1)
 8000520:	e7fc      	b.n	800051c <main+0x1c>
 8000522:	bf00      	nop
 8000524:	0800043d 	.word	0x0800043d

08000528 <check_version>:
// Callback function for "v" command.
// This can exist in v1.0 as long as we don't actually send back an ack ("z")
uint8_t check_version(uint8_t *v, uint8_t len)
{
	return SS_VER;
}
 8000528:	2001      	movs	r0, #1
 800052a:	4770      	bx	lr

0800052c <hex_decode>:
	'0', '1', '2', '3', '4', '5', '6', '7',
	'8', '9', 'A', 'B', 'C', 'D', 'E', 'F'
};

int hex_decode(int len, char* ascii_buf, uint8_t* data_buf)
{
 800052c:	b5f0      	push	{r4, r5, r6, r7, lr}
	for(int i = 0; i < len; i++)
 800052e:	2500      	movs	r5, #0
	{
		char n_hi = ascii_buf[2*i];
		char n_lo = ascii_buf[2*i+1];
 8000530:	1c4f      	adds	r7, r1, #1
	for(int i = 0; i < len; i++)
 8000532:	4285      	cmp	r5, r0
 8000534:	db01      	blt.n	800053a <hex_decode+0xe>
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
		else
			return 1;
	}

	return 0;
 8000536:	2000      	movs	r0, #0
 8000538:	e021      	b.n	800057e <hex_decode+0x52>
		char n_lo = ascii_buf[2*i+1];
 800053a:	f817 4015 	ldrb.w	r4, [r7, r5, lsl #1]
		char n_hi = ascii_buf[2*i];
 800053e:	f811 3015 	ldrb.w	r3, [r1, r5, lsl #1]
		if(n_lo >= '0' && n_lo <= '9')
 8000542:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8000546:	b2f6      	uxtb	r6, r6
 8000548:	2e09      	cmp	r6, #9
 800054a:	d80c      	bhi.n	8000566 <hex_decode+0x3a>
			data_buf[i] = n_lo - '0';
 800054c:	7016      	strb	r6, [r2, #0]
		if(n_hi >= '0' && n_hi <= '9')
 800054e:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 8000552:	b2e6      	uxtb	r6, r4
 8000554:	2e09      	cmp	r6, #9
 8000556:	d815      	bhi.n	8000584 <hex_decode+0x58>
			data_buf[i] |= (n_hi - 'A' + 10) << 4;
 8000558:	7813      	ldrb	r3, [r2, #0]
 800055a:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
 800055e:	7013      	strb	r3, [r2, #0]
	for(int i = 0; i < len; i++)
 8000560:	3501      	adds	r5, #1
 8000562:	3201      	adds	r2, #1
 8000564:	e7e5      	b.n	8000532 <hex_decode+0x6>
		else if(n_lo >= 'A' && n_lo <= 'F')
 8000566:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800056a:	2e05      	cmp	r6, #5
 800056c:	d802      	bhi.n	8000574 <hex_decode+0x48>
			data_buf[i] = n_lo - 'A' + 10;
 800056e:	3c37      	subs	r4, #55	; 0x37
			data_buf[i] = n_lo - 'a' + 10;
 8000570:	7014      	strb	r4, [r2, #0]
 8000572:	e7ec      	b.n	800054e <hex_decode+0x22>
		else if(n_lo >= 'a' && n_lo <= 'f')
 8000574:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8000578:	2e05      	cmp	r6, #5
 800057a:	d901      	bls.n	8000580 <hex_decode+0x54>
			return 1;
 800057c:	2001      	movs	r0, #1
}
 800057e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			data_buf[i] = n_lo - 'a' + 10;
 8000580:	3c57      	subs	r4, #87	; 0x57
 8000582:	e7f5      	b.n	8000570 <hex_decode+0x44>
		else if(n_hi >= 'A' && n_hi <= 'F')
 8000584:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
 8000588:	2c05      	cmp	r4, #5
 800058a:	d802      	bhi.n	8000592 <hex_decode+0x66>
			data_buf[i] |= (n_hi - 'A' + 10) << 4;
 800058c:	f1a3 0437 	sub.w	r4, r3, #55	; 0x37
 8000590:	e7e2      	b.n	8000558 <hex_decode+0x2c>
		else if(n_hi >= 'a' && n_hi <= 'f')
 8000592:	f1a3 0461 	sub.w	r4, r3, #97	; 0x61
 8000596:	2c05      	cmp	r4, #5
 8000598:	d8f0      	bhi.n	800057c <hex_decode+0x50>
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
 800059a:	7814      	ldrb	r4, [r2, #0]
 800059c:	3b57      	subs	r3, #87	; 0x57
 800059e:	ea44 1303 	orr.w	r3, r4, r3, lsl #4
 80005a2:	e7dc      	b.n	800055e <hex_decode+0x32>

080005a4 <simpleserial_addcmd_flags>:
{
	return simpleserial_addcmd_flags(c, len, fp, CMD_FLAG_NONE);
}

int simpleserial_addcmd_flags(char c, unsigned int len, uint8_t (*fp)(uint8_t*, uint8_t), uint8_t fl)
{
 80005a4:	b570      	push	{r4, r5, r6, lr}
	if(num_commands >= MAX_SS_CMDS)
 80005a6:	4e09      	ldr	r6, [pc, #36]	; (80005cc <simpleserial_addcmd_flags+0x28>)
 80005a8:	6834      	ldr	r4, [r6, #0]
 80005aa:	2c0f      	cmp	r4, #15
 80005ac:	dc0b      	bgt.n	80005c6 <simpleserial_addcmd_flags+0x22>
		return 1;

	if(len >= MAX_SS_LEN)
 80005ae:	29ff      	cmp	r1, #255	; 0xff
 80005b0:	d809      	bhi.n	80005c6 <simpleserial_addcmd_flags+0x22>
		return 1;

	commands[num_commands].c   = c;
 80005b2:	eb06 1504 	add.w	r5, r6, r4, lsl #4
	commands[num_commands].len = len;
	commands[num_commands].fp  = fp;
 80005b6:	e9c5 1202 	strd	r1, r2, [r5, #8]
	commands[num_commands].flags = fl;
	num_commands++;
 80005ba:	3401      	adds	r4, #1
	commands[num_commands].c   = c;
 80005bc:	7128      	strb	r0, [r5, #4]
	commands[num_commands].flags = fl;
 80005be:	742b      	strb	r3, [r5, #16]
	num_commands++;
 80005c0:	6034      	str	r4, [r6, #0]

	return 0;
 80005c2:	2000      	movs	r0, #0
}
 80005c4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
 80005c6:	2001      	movs	r0, #1
 80005c8:	e7fc      	b.n	80005c4 <simpleserial_addcmd_flags+0x20>
 80005ca:	bf00      	nop
 80005cc:	2000001c 	.word	0x2000001c

080005d0 <simpleserial_addcmd>:
	return simpleserial_addcmd_flags(c, len, fp, CMD_FLAG_NONE);
 80005d0:	2300      	movs	r3, #0
 80005d2:	f7ff bfe7 	b.w	80005a4 <simpleserial_addcmd_flags>
 80005d6:	0000      	movs	r0, r0

080005d8 <simpleserial_init>:
{
 80005d8:	b508      	push	{r3, lr}
	simpleserial_addcmd('v', 0, check_version);
 80005da:	4a07      	ldr	r2, [pc, #28]	; (80005f8 <simpleserial_init+0x20>)
 80005dc:	2100      	movs	r1, #0
 80005de:	2076      	movs	r0, #118	; 0x76
 80005e0:	f7ff fff6 	bl	80005d0 <simpleserial_addcmd>
    simpleserial_addcmd('w', 0, ss_get_commands);
 80005e4:	4a05      	ldr	r2, [pc, #20]	; (80005fc <simpleserial_init+0x24>)
 80005e6:	2077      	movs	r0, #119	; 0x77
 80005e8:	f7ff fff2 	bl	80005d0 <simpleserial_addcmd>
}
 80005ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    simpleserial_addcmd('y', 0, ss_num_commands);
 80005f0:	4a03      	ldr	r2, [pc, #12]	; (8000600 <simpleserial_init+0x28>)
 80005f2:	2079      	movs	r0, #121	; 0x79
 80005f4:	f7ff bfec 	b.w	80005d0 <simpleserial_addcmd>
 80005f8:	08000529 	.word	0x08000529
 80005fc:	08000669 	.word	0x08000669
 8000600:	08000645 	.word	0x08000645

08000604 <simpleserial_put>:
	simpleserial_put('z', 1, ret);
#endif
}

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 8000604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000606:	4614      	mov	r4, r2
 8000608:	460e      	mov	r6, r1
	// Write first character
	putch(c);
 800060a:	f000 f983 	bl	8000914 <putch>

	// Write each byte as two nibbles
	for(int i = 0; i < size; i++)
	{
		putch(hex_lookup[output[i] >> 4 ]);
 800060e:	4f0c      	ldr	r7, [pc, #48]	; (8000640 <simpleserial_put+0x3c>)
 8000610:	1e65      	subs	r5, r4, #1
	for(int i = 0; i < size; i++)
 8000612:	f1c4 0401 	rsb	r4, r4, #1
 8000616:	1963      	adds	r3, r4, r5
 8000618:	429e      	cmp	r6, r3
 800061a:	dc04      	bgt.n	8000626 <simpleserial_put+0x22>
		putch(hex_lookup[output[i] & 0xF]);
	}

	// Write trailing '\n'
	putch('\n');
}
 800061c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	putch('\n');
 8000620:	200a      	movs	r0, #10
 8000622:	f000 b977 	b.w	8000914 <putch>
		putch(hex_lookup[output[i] >> 4 ]);
 8000626:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 800062a:	091b      	lsrs	r3, r3, #4
 800062c:	5cf8      	ldrb	r0, [r7, r3]
 800062e:	f000 f971 	bl	8000914 <putch>
		putch(hex_lookup[output[i] & 0xF]);
 8000632:	782b      	ldrb	r3, [r5, #0]
 8000634:	f003 030f 	and.w	r3, r3, #15
 8000638:	5cf8      	ldrb	r0, [r7, r3]
 800063a:	f000 f96b 	bl	8000914 <putch>
	for(int i = 0; i < size; i++)
 800063e:	e7ea      	b.n	8000616 <simpleserial_put+0x12>
 8000640:	080015f8 	.word	0x080015f8

08000644 <ss_num_commands>:
{
 8000644:	b507      	push	{r0, r1, r2, lr}
    uint8_t ncmds = num_commands & 0xFF;
 8000646:	4b07      	ldr	r3, [pc, #28]	; (8000664 <ss_num_commands+0x20>)
    simpleserial_put('r', 0x01, &ncmds);
 8000648:	f10d 0207 	add.w	r2, sp, #7
    uint8_t ncmds = num_commands & 0xFF;
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	f88d 3007 	strb.w	r3, [sp, #7]
    simpleserial_put('r', 0x01, &ncmds);
 8000652:	2101      	movs	r1, #1
 8000654:	2072      	movs	r0, #114	; 0x72
 8000656:	f7ff ffd5 	bl	8000604 <simpleserial_put>
}
 800065a:	2000      	movs	r0, #0
 800065c:	b003      	add	sp, #12
 800065e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000662:	bf00      	nop
 8000664:	2000001c 	.word	0x2000001c

08000668 <ss_get_commands>:
{
 8000668:	b570      	push	{r4, r5, r6, lr}
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 800066a:	4c12      	ldr	r4, [pc, #72]	; (80006b4 <ss_get_commands+0x4c>)
 800066c:	6821      	ldr	r1, [r4, #0]
{
 800066e:	b08c      	sub	sp, #48	; 0x30
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000670:	b2cd      	uxtb	r5, r1
 8000672:	2000      	movs	r0, #0
 8000674:	b2c3      	uxtb	r3, r0
 8000676:	42ab      	cmp	r3, r5
 8000678:	f100 0001 	add.w	r0, r0, #1
 800067c:	db09      	blt.n	8000692 <ss_get_commands+0x2a>
    simpleserial_put('r', num_commands * 0x03, (void *) repr_cmd_buf);
 800067e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000682:	466a      	mov	r2, sp
 8000684:	b2c9      	uxtb	r1, r1
 8000686:	2072      	movs	r0, #114	; 0x72
 8000688:	f7ff ffbc 	bl	8000604 <simpleserial_put>
}
 800068c:	2000      	movs	r0, #0
 800068e:	b00c      	add	sp, #48	; 0x30
 8000690:	bd70      	pop	{r4, r5, r6, pc}
        repr_cmd_buf[i].c = commands[i].c;
 8000692:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000696:	3230      	adds	r2, #48	; 0x30
 8000698:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 800069c:	446a      	add	r2, sp
 800069e:	791e      	ldrb	r6, [r3, #4]
 80006a0:	f802 6c30 	strb.w	r6, [r2, #-48]
        repr_cmd_buf[i].len = commands[i].len;
 80006a4:	689e      	ldr	r6, [r3, #8]
        repr_cmd_buf[i].flags = commands[i].flags;
 80006a6:	7c1b      	ldrb	r3, [r3, #16]
        repr_cmd_buf[i].len = commands[i].len;
 80006a8:	f802 6c2f 	strb.w	r6, [r2, #-47]
        repr_cmd_buf[i].flags = commands[i].flags;
 80006ac:	f802 3c2e 	strb.w	r3, [r2, #-46]
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80006b0:	e7e0      	b.n	8000674 <ss_get_commands+0xc>
 80006b2:	bf00      	nop
 80006b4:	2000001c 	.word	0x2000001c

080006b8 <simpleserial_get>:
{
 80006b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for(cmd = 0; cmd < num_commands; cmd++)
 80006bc:	4d2f      	ldr	r5, [pc, #188]	; (800077c <simpleserial_get+0xc4>)
{
 80006be:	f5ad 7d42 	sub.w	sp, sp, #776	; 0x308
	c = getch();
 80006c2:	f000 f90d 	bl	80008e0 <getch>
	for(cmd = 0; cmd < num_commands; cmd++)
 80006c6:	462a      	mov	r2, r5
 80006c8:	2300      	movs	r3, #0
 80006ca:	f852 1b04 	ldr.w	r1, [r2], #4
 80006ce:	4299      	cmp	r1, r3
 80006d0:	dc04      	bgt.n	80006dc <simpleserial_get+0x24>
	if(cmd == num_commands)
 80006d2:	d107      	bne.n	80006e4 <simpleserial_get+0x2c>
}
 80006d4:	f50d 7d42 	add.w	sp, sp, #776	; 0x308
 80006d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(commands[cmd].c == c)
 80006dc:	011c      	lsls	r4, r3, #4
 80006de:	5ca4      	ldrb	r4, [r4, r2]
 80006e0:	4284      	cmp	r4, r0
 80006e2:	d13e      	bne.n	8000762 <simpleserial_get+0xaa>
	if ((commands[cmd].flags & CMD_FLAG_LEN) != 0)
 80006e4:	eb05 1403 	add.w	r4, r5, r3, lsl #4
 80006e8:	011e      	lsls	r6, r3, #4
 80006ea:	7c23      	ldrb	r3, [r4, #16]
 80006ec:	07db      	lsls	r3, r3, #31
 80006ee:	d514      	bpl.n	800071a <simpleserial_get+0x62>
		uint8_t l = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	f88d 3008 	strb.w	r3, [sp, #8]
		buff[0] = getch();
 80006f6:	f000 f8f3 	bl	80008e0 <getch>
 80006fa:	f88d 0108 	strb.w	r0, [sp, #264]	; 0x108
		buff[1] = getch();
 80006fe:	f000 f8ef 	bl	80008e0 <getch>
		if (hex_decode(1, buff, &l))
 8000702:	aa02      	add	r2, sp, #8
		buff[1] = getch();
 8000704:	f88d 0109 	strb.w	r0, [sp, #265]	; 0x109
		if (hex_decode(1, buff, &l))
 8000708:	a942      	add	r1, sp, #264	; 0x108
 800070a:	2001      	movs	r0, #1
 800070c:	f7ff ff0e 	bl	800052c <hex_decode>
 8000710:	2800      	cmp	r0, #0
 8000712:	d1df      	bne.n	80006d4 <simpleserial_get+0x1c>
		commands[cmd].len = l;
 8000714:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000718:	60a3      	str	r3, [r4, #8]
 800071a:	af42      	add	r7, sp, #264	; 0x108
	for(cmd = 0; cmd < num_commands; cmd++)
 800071c:	2400      	movs	r4, #0
	for(int i = 0; i < 2*commands[cmd].len; i++)
 800071e:	eb05 0806 	add.w	r8, r5, r6
 8000722:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8000726:	ebb4 0f43 	cmp.w	r4, r3, lsl #1
 800072a:	d31c      	bcc.n	8000766 <simpleserial_get+0xae>
	c = getch();
 800072c:	f000 f8d8 	bl	80008e0 <getch>
	if(c != '\n' && c != '\r')
 8000730:	280a      	cmp	r0, #10
 8000732:	d001      	beq.n	8000738 <simpleserial_get+0x80>
 8000734:	280d      	cmp	r0, #13
 8000736:	d1cd      	bne.n	80006d4 <simpleserial_get+0x1c>
	if(hex_decode(commands[cmd].len, ascii_buf, data_buf))
 8000738:	4435      	add	r5, r6
 800073a:	aa02      	add	r2, sp, #8
 800073c:	68ac      	ldr	r4, [r5, #8]
 800073e:	a942      	add	r1, sp, #264	; 0x108
 8000740:	4620      	mov	r0, r4
 8000742:	f7ff fef3 	bl	800052c <hex_decode>
 8000746:	2800      	cmp	r0, #0
 8000748:	d1c4      	bne.n	80006d4 <simpleserial_get+0x1c>
	ret[0] = commands[cmd].fp(data_buf, commands[cmd].len);
 800074a:	b2e1      	uxtb	r1, r4
 800074c:	68eb      	ldr	r3, [r5, #12]
 800074e:	a802      	add	r0, sp, #8
 8000750:	4798      	blx	r3
	simpleserial_put('z', 1, ret);
 8000752:	aa01      	add	r2, sp, #4
	ret[0] = commands[cmd].fp(data_buf, commands[cmd].len);
 8000754:	f88d 0004 	strb.w	r0, [sp, #4]
	simpleserial_put('z', 1, ret);
 8000758:	2101      	movs	r1, #1
 800075a:	207a      	movs	r0, #122	; 0x7a
 800075c:	f7ff ff52 	bl	8000604 <simpleserial_put>
 8000760:	e7b8      	b.n	80006d4 <simpleserial_get+0x1c>
	for(cmd = 0; cmd < num_commands; cmd++)
 8000762:	3301      	adds	r3, #1
 8000764:	e7b3      	b.n	80006ce <simpleserial_get+0x16>
		c = getch();
 8000766:	f000 f8bb 	bl	80008e0 <getch>
		if(c == '\n' || c == '\r')
 800076a:	280a      	cmp	r0, #10
 800076c:	d0b2      	beq.n	80006d4 <simpleserial_get+0x1c>
 800076e:	280d      	cmp	r0, #13
 8000770:	d0b0      	beq.n	80006d4 <simpleserial_get+0x1c>
		ascii_buf[i] = c;
 8000772:	f807 0b01 	strb.w	r0, [r7], #1
	for(int i = 0; i < 2*commands[cmd].len; i++)
 8000776:	3401      	adds	r4, #1
 8000778:	e7d3      	b.n	8000722 <simpleserial_get+0x6a>
 800077a:	bf00      	nop
 800077c:	2000001c 	.word	0x2000001c

08000780 <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 8000780:	b570      	push	{r4, r5, r6, lr}
 8000782:	b096      	sub	sp, #88	; 0x58
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
  #else
     RCC_OscInitTypeDef RCC_OscInitStruct;
     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8000784:	2400      	movs	r4, #0
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8000786:	2603      	movs	r6, #3
 8000788:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800078c:	a80c      	add	r0, sp, #48	; 0x30

     RCC_ClkInitTypeDef RCC_ClkInitStruct;
     RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 800078e:	2501      	movs	r5, #1
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8000790:	e9cd 630c 	strd	r6, r3, [sp, #48]	; 0x30
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8000794:	9410      	str	r4, [sp, #64]	; 0x40
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 8000796:	9414      	str	r4, [sp, #80]	; 0x50
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000798:	f000 f8d4 	bl	8000944 <HAL_RCC_OscConfig>
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 800079c:	230f      	movs	r3, #15
     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
     uint32_t flash_latency = 0;
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 800079e:	4621      	mov	r1, r4
 80007a0:	a802      	add	r0, sp, #8
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 80007a2:	e9cd 3502 	strd	r3, r5, [sp, #8]
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a6:	e9cd 4404 	strd	r4, r4, [sp, #16]
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007aa:	9406      	str	r4, [sp, #24]
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 80007ac:	f000 fb38 	bl	8000e20 <HAL_RCC_ClockConfig>




#if (PLATFORM==CWLITEARM)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007b0:	4b11      	ldr	r3, [pc, #68]	; (80007f8 <platform_init+0x78>)
 80007b2:	695a      	ldr	r2, [r3, #20]
 80007b4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80007b8:	615a      	str	r2, [r3, #20]
 80007ba:	695b      	ldr	r3, [r3, #20]
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  GpioInit.Pull      = GPIO_NOPULL;
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80007bc:	e9cd 4609 	strd	r4, r6, [sp, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  HAL_GPIO_Init(GPIOC, &GpioInit);
 80007c4:	4c0d      	ldr	r4, [pc, #52]	; (80007fc <platform_init+0x7c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c6:	9301      	str	r3, [sp, #4]
 80007c8:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOC, &GpioInit);
 80007ca:	a907      	add	r1, sp, #28
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
 80007cc:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOC, &GpioInit);
 80007d0:	4620      	mov	r0, r4
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 80007d2:	e9cd 3507 	strd	r3, r5, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GpioInit);
 80007d6:	f000 fbc9 	bl	8000f6c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 80007da:	462a      	mov	r2, r5
 80007dc:	4620      	mov	r0, r4
 80007de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007e2:	f000 fc87 	bl	80010f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 80007e6:	462a      	mov	r2, r5
 80007e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007ec:	4620      	mov	r0, r4
 80007ee:	f000 fc81 	bl	80010f4 <HAL_GPIO_WritePin>
#endif
}
 80007f2:	b016      	add	sp, #88	; 0x58
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	bf00      	nop
 80007f8:	40021000 	.word	0x40021000
 80007fc:	48000800 	.word	0x48000800

08000800 <init_uart>:

void init_uart(void)
{
 8000800:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
  GpioInit.Mode      = GPIO_MODE_AF_PP;
 8000802:	f44f 62c0 	mov.w	r2, #1536	; 0x600
{
 8000806:	b088      	sub	sp, #32
  GpioInit.Mode      = GPIO_MODE_AF_PP;
 8000808:	2302      	movs	r3, #2
 800080a:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GpioInit.Pull      = GPIO_PULLUP;
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800080e:	2101      	movs	r1, #1
 8000810:	2303      	movs	r3, #3
 8000812:	e9cd 1305 	strd	r1, r3, [sp, #20]
  GpioInit.Alternate = GPIO_AF7_USART1;
  __GPIOA_CLK_ENABLE();
 8000816:	4c16      	ldr	r4, [pc, #88]	; (8000870 <init_uart+0x70>)
  GpioInit.Alternate = GPIO_AF7_USART1;
 8000818:	2307      	movs	r3, #7
 800081a:	9307      	str	r3, [sp, #28]
  __GPIOA_CLK_ENABLE();
 800081c:	6963      	ldr	r3, [r4, #20]
 800081e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000822:	6163      	str	r3, [r4, #20]
 8000824:	6963      	ldr	r3, [r4, #20]
 8000826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800082a:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 800082c:	a903      	add	r1, sp, #12
 800082e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __GPIOA_CLK_ENABLE();
 8000832:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8000834:	f000 fb9a 	bl	8000f6c <HAL_GPIO_Init>

  UartHandle.Instance        = USART1;
 8000838:	480e      	ldr	r0, [pc, #56]	; (8000874 <init_uart+0x74>)
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
  #else
  UartHandle.Init.BaudRate   = 38400;
 800083a:	f8df c03c 	ldr.w	ip, [pc, #60]	; 8000878 <init_uart+0x78>
 800083e:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8000842:	e9c0 c300 	strd	ip, r3, [r0]
  #endif
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	2300      	movs	r3, #0
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8000848:	e9c0 3302 	strd	r3, r3, [r0, #8]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 800084c:	6103      	str	r3, [r0, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800084e:	6183      	str	r3, [r0, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8000850:	230c      	movs	r3, #12
 8000852:	6143      	str	r3, [r0, #20]
  __USART1_CLK_ENABLE();
 8000854:	69a3      	ldr	r3, [r4, #24]
 8000856:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800085a:	61a3      	str	r3, [r4, #24]
 800085c:	69a3      	ldr	r3, [r4, #24]
 800085e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000862:	9302      	str	r3, [sp, #8]
 8000864:	9b02      	ldr	r3, [sp, #8]
  HAL_UART_Init(&UartHandle);
 8000866:	f000 fd99 	bl	800139c <HAL_UART_Init>
}
 800086a:	b008      	add	sp, #32
 800086c:	bd10      	pop	{r4, pc}
 800086e:	bf00      	nop
 8000870:	40021000 	.word	0x40021000
 8000874:	20000120 	.word	0x20000120
 8000878:	40013800 	.word	0x40013800

0800087c <trigger_setup>:

void trigger_setup(void)
{
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087c:	4b10      	ldr	r3, [pc, #64]	; (80008c0 <trigger_setup+0x44>)
{
 800087e:	b530      	push	{r4, r5, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000880:	695a      	ldr	r2, [r3, #20]
 8000882:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000886:	615a      	str	r2, [r3, #20]
 8000888:	695b      	ldr	r3, [r3, #20]
{
 800088a:	b087      	sub	sp, #28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000890:	9300      	str	r3, [sp, #0]
 8000892:	9b00      	ldr	r3, [sp, #0]

  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_12;
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000894:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8000898:	2301      	movs	r3, #1
 800089a:	e9cd 4301 	strd	r4, r3, [sp, #4]
  GpioInit.Pull      = GPIO_NOPULL;
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800089e:	2500      	movs	r5, #0
 80008a0:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GpioInit);
 80008a2:	a901      	add	r1, sp, #4
 80008a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80008a8:	e9cd 5303 	strd	r5, r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 80008ac:	f000 fb5e 	bl	8000f6c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 80008b0:	462a      	mov	r2, r5
 80008b2:	4621      	mov	r1, r4
 80008b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008b8:	f000 fc1c 	bl	80010f4 <HAL_GPIO_WritePin>
}
 80008bc:	b007      	add	sp, #28
 80008be:	bd30      	pop	{r4, r5, pc}
 80008c0:	40021000 	.word	0x40021000

080008c4 <trigger_high>:

void trigger_high(void)
{
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ce:	f000 bc11 	b.w	80010f4 <HAL_GPIO_WritePin>

080008d2 <trigger_low>:
}

void trigger_low(void)
{
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008dc:	f000 bc0a 	b.w	80010f4 <HAL_GPIO_WritePin>

080008e0 <getch>:
}

char getch(void)
{
 80008e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint8_t d;
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 80008e2:	4d0a      	ldr	r5, [pc, #40]	; (800090c <getch+0x2c>)
    USART1->ICR |= (1 << 3);
 80008e4:	4c0a      	ldr	r4, [pc, #40]	; (8000910 <getch+0x30>)
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 80008e6:	f241 3388 	movw	r3, #5000	; 0x1388
 80008ea:	2201      	movs	r2, #1
 80008ec:	f10d 0107 	add.w	r1, sp, #7
 80008f0:	4628      	mov	r0, r5
 80008f2:	f000 fdd4 	bl	800149e <HAL_UART_Receive>
 80008f6:	b918      	cbnz	r0, 8000900 <getch+0x20>
  //putch(d);
  return d;
}
 80008f8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80008fc:	b003      	add	sp, #12
 80008fe:	bd30      	pop	{r4, r5, pc}
    USART1->ICR |= (1 << 3);
 8000900:	6a23      	ldr	r3, [r4, #32]
 8000902:	f043 0308 	orr.w	r3, r3, #8
 8000906:	6223      	str	r3, [r4, #32]
 8000908:	e7ed      	b.n	80008e6 <getch+0x6>
 800090a:	bf00      	nop
 800090c:	20000120 	.word	0x20000120
 8000910:	40013800 	.word	0x40013800

08000914 <putch>:

void putch(char c)
{
 8000914:	b507      	push	{r0, r1, r2, lr}
  uint8_t d  = c;
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 8000916:	f241 3388 	movw	r3, #5000	; 0x1388
  uint8_t d  = c;
 800091a:	f88d 0007 	strb.w	r0, [sp, #7]
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 800091e:	2201      	movs	r2, #1
 8000920:	f10d 0107 	add.w	r1, sp, #7
 8000924:	4802      	ldr	r0, [pc, #8]	; (8000930 <putch+0x1c>)
 8000926:	f000 fd64 	bl	80013f2 <HAL_UART_Transmit>
}
 800092a:	b003      	add	sp, #12
 800092c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000930:	20000120 	.word	0x20000120

08000934 <HAL_GetTick>:
	hal_sys_tick = 0;
	return HAL_OK;
}
uint32_t HAL_GetTick(void)
{
	return hal_sys_tick++;
 8000934:	4b02      	ldr	r3, [pc, #8]	; (8000940 <HAL_GetTick+0xc>)
 8000936:	6818      	ldr	r0, [r3, #0]
 8000938:	1c42      	adds	r2, r0, #1
 800093a:	601a      	str	r2, [r3, #0]
}
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	20000190 	.word	0x20000190

08000944 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000944:	6803      	ldr	r3, [r0, #0]
{
 8000946:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800094a:	07d9      	lsls	r1, r3, #31
{
 800094c:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800094e:	d411      	bmi.n	8000974 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000950:	6823      	ldr	r3, [r4, #0]
 8000952:	079a      	lsls	r2, r3, #30
 8000954:	f100 8086 	bmi.w	8000a64 <HAL_RCC_OscConfig+0x120>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000958:	6823      	ldr	r3, [r4, #0]
 800095a:	071e      	lsls	r6, r3, #28
 800095c:	f100 80f4 	bmi.w	8000b48 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000960:	6823      	ldr	r3, [r4, #0]
 8000962:	075d      	lsls	r5, r3, #29
 8000964:	f100 8140 	bmi.w	8000be8 <HAL_RCC_OscConfig+0x2a4>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000968:	69e2      	ldr	r2, [r4, #28]
 800096a:	2a00      	cmp	r2, #0
 800096c:	f040 81cb 	bne.w	8000d06 <HAL_RCC_OscConfig+0x3c2>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000970:	2000      	movs	r0, #0
 8000972:	e021      	b.n	80009b8 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000974:	499a      	ldr	r1, [pc, #616]	; (8000be0 <HAL_RCC_OscConfig+0x29c>)
 8000976:	684b      	ldr	r3, [r1, #4]
 8000978:	f003 030c 	and.w	r3, r3, #12
 800097c:	2b04      	cmp	r3, #4
 800097e:	d007      	beq.n	8000990 <HAL_RCC_OscConfig+0x4c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000980:	684b      	ldr	r3, [r1, #4]
 8000982:	f003 030c 	and.w	r3, r3, #12
 8000986:	2b08      	cmp	r3, #8
 8000988:	d119      	bne.n	80009be <HAL_RCC_OscConfig+0x7a>
 800098a:	684b      	ldr	r3, [r1, #4]
 800098c:	03db      	lsls	r3, r3, #15
 800098e:	d516      	bpl.n	80009be <HAL_RCC_OscConfig+0x7a>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000990:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000994:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000998:	6809      	ldr	r1, [r1, #0]
 800099a:	fa93 f3a3 	rbit	r3, r3
 800099e:	fab3 f383 	clz	r3, r3
 80009a2:	f003 031f 	and.w	r3, r3, #31
 80009a6:	2201      	movs	r2, #1
 80009a8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ac:	420b      	tst	r3, r1
 80009ae:	d0cf      	beq.n	8000950 <HAL_RCC_OscConfig+0xc>
 80009b0:	6863      	ldr	r3, [r4, #4]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d1cc      	bne.n	8000950 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80009b6:	2001      	movs	r0, #1
}
 80009b8:	b002      	add	sp, #8
 80009ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009be:	6862      	ldr	r2, [r4, #4]
 80009c0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80009c4:	d124      	bne.n	8000a10 <HAL_RCC_OscConfig+0xcc>
 80009c6:	680b      	ldr	r3, [r1, #0]
 80009c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009cc:	600b      	str	r3, [r1, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80009ce:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80009d0:	68a0      	ldr	r0, [r4, #8]
 80009d2:	f023 030f 	bic.w	r3, r3, #15
 80009d6:	4303      	orrs	r3, r0
 80009d8:	62cb      	str	r3, [r1, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009da:	b34a      	cbz	r2, 8000a30 <HAL_RCC_OscConfig+0xec>
        tickstart = HAL_GetTick();
 80009dc:	f7ff ffaa 	bl	8000934 <HAL_GetTick>
 80009e0:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80009e4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009e6:	2701      	movs	r7, #1
 80009e8:	fa96 f3a6 	rbit	r3, r6
 80009ec:	680a      	ldr	r2, [r1, #0]
 80009ee:	fa96 f3a6 	rbit	r3, r6
 80009f2:	fab3 f383 	clz	r3, r3
 80009f6:	f003 031f 	and.w	r3, r3, #31
 80009fa:	fa07 f303 	lsl.w	r3, r7, r3
 80009fe:	4213      	tst	r3, r2
 8000a00:	d1a6      	bne.n	8000950 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a02:	f7ff ff97 	bl	8000934 <HAL_GetTick>
 8000a06:	1b40      	subs	r0, r0, r5
 8000a08:	2864      	cmp	r0, #100	; 0x64
 8000a0a:	d9ed      	bls.n	80009e8 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
 8000a0c:	2003      	movs	r0, #3
 8000a0e:	e7d3      	b.n	80009b8 <HAL_RCC_OscConfig+0x74>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a10:	680b      	ldr	r3, [r1, #0]
 8000a12:	b932      	cbnz	r2, 8000a22 <HAL_RCC_OscConfig+0xde>
 8000a14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a18:	600b      	str	r3, [r1, #0]
 8000a1a:	680b      	ldr	r3, [r1, #0]
 8000a1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a20:	e7d4      	b.n	80009cc <HAL_RCC_OscConfig+0x88>
 8000a22:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000a26:	d1f5      	bne.n	8000a14 <HAL_RCC_OscConfig+0xd0>
 8000a28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a2c:	600b      	str	r3, [r1, #0]
 8000a2e:	e7ca      	b.n	80009c6 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8000a30:	f7ff ff80 	bl	8000934 <HAL_GetTick>
 8000a34:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000a38:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a3a:	2701      	movs	r7, #1
 8000a3c:	fa96 f3a6 	rbit	r3, r6
 8000a40:	680a      	ldr	r2, [r1, #0]
 8000a42:	fa96 f3a6 	rbit	r3, r6
 8000a46:	fab3 f383 	clz	r3, r3
 8000a4a:	f003 031f 	and.w	r3, r3, #31
 8000a4e:	fa07 f303 	lsl.w	r3, r7, r3
 8000a52:	4213      	tst	r3, r2
 8000a54:	f43f af7c 	beq.w	8000950 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a58:	f7ff ff6c 	bl	8000934 <HAL_GetTick>
 8000a5c:	1b40      	subs	r0, r0, r5
 8000a5e:	2864      	cmp	r0, #100	; 0x64
 8000a60:	d9ec      	bls.n	8000a3c <HAL_RCC_OscConfig+0xf8>
 8000a62:	e7d3      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a64:	495e      	ldr	r1, [pc, #376]	; (8000be0 <HAL_RCC_OscConfig+0x29c>)
 8000a66:	684b      	ldr	r3, [r1, #4]
 8000a68:	f013 0f0c 	tst.w	r3, #12
 8000a6c:	d007      	beq.n	8000a7e <HAL_RCC_OscConfig+0x13a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000a6e:	684b      	ldr	r3, [r1, #4]
 8000a70:	f003 030c 	and.w	r3, r3, #12
 8000a74:	2b08      	cmp	r3, #8
 8000a76:	d121      	bne.n	8000abc <HAL_RCC_OscConfig+0x178>
 8000a78:	684b      	ldr	r3, [r1, #4]
 8000a7a:	03df      	lsls	r7, r3, #15
 8000a7c:	d41e      	bmi.n	8000abc <HAL_RCC_OscConfig+0x178>
 8000a7e:	2302      	movs	r3, #2
 8000a80:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a84:	6808      	ldr	r0, [r1, #0]
 8000a86:	fa93 f3a3 	rbit	r3, r3
 8000a8a:	fab3 f383 	clz	r3, r3
 8000a8e:	f003 031f 	and.w	r3, r3, #31
 8000a92:	2201      	movs	r2, #1
 8000a94:	fa02 f303 	lsl.w	r3, r2, r3
 8000a98:	4203      	tst	r3, r0
 8000a9a:	d002      	beq.n	8000aa2 <HAL_RCC_OscConfig+0x15e>
 8000a9c:	6923      	ldr	r3, [r4, #16]
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d189      	bne.n	80009b6 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000aa2:	6808      	ldr	r0, [r1, #0]
 8000aa4:	23f8      	movs	r3, #248	; 0xf8
 8000aa6:	fa93 f3a3 	rbit	r3, r3
 8000aaa:	fab3 f283 	clz	r2, r3
 8000aae:	6963      	ldr	r3, [r4, #20]
 8000ab0:	4093      	lsls	r3, r2
 8000ab2:	f020 02f8 	bic.w	r2, r0, #248	; 0xf8
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	600b      	str	r3, [r1, #0]
 8000aba:	e74d      	b.n	8000958 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000abc:	6922      	ldr	r2, [r4, #16]
 8000abe:	2501      	movs	r5, #1
 8000ac0:	b302      	cbz	r2, 8000b04 <HAL_RCC_OscConfig+0x1c0>
 8000ac2:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_ENABLE();
 8000ac6:	fab3 f383 	clz	r3, r3
 8000aca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ace:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	2702      	movs	r7, #2
 8000ad6:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8000ad8:	f7ff ff2c 	bl	8000934 <HAL_GetTick>
 8000adc:	4606      	mov	r6, r0
 8000ade:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ae2:	680a      	ldr	r2, [r1, #0]
 8000ae4:	fa97 f3a7 	rbit	r3, r7
 8000ae8:	fab3 f383 	clz	r3, r3
 8000aec:	f003 031f 	and.w	r3, r3, #31
 8000af0:	fa05 f303 	lsl.w	r3, r5, r3
 8000af4:	4213      	tst	r3, r2
 8000af6:	d1d4      	bne.n	8000aa2 <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000af8:	f7ff ff1c 	bl	8000934 <HAL_GetTick>
 8000afc:	1b80      	subs	r0, r0, r6
 8000afe:	2802      	cmp	r0, #2
 8000b00:	d9ed      	bls.n	8000ade <HAL_RCC_OscConfig+0x19a>
 8000b02:	e783      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
 8000b04:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8000b08:	fab3 f383 	clz	r3, r3
 8000b0c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000b10:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	2702      	movs	r7, #2
 8000b18:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b1a:	f7ff ff0b 	bl	8000934 <HAL_GetTick>
 8000b1e:	4606      	mov	r6, r0
 8000b20:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b24:	680a      	ldr	r2, [r1, #0]
 8000b26:	fa97 f3a7 	rbit	r3, r7
 8000b2a:	fab3 f383 	clz	r3, r3
 8000b2e:	f003 031f 	and.w	r3, r3, #31
 8000b32:	fa05 f303 	lsl.w	r3, r5, r3
 8000b36:	4213      	tst	r3, r2
 8000b38:	f43f af0e 	beq.w	8000958 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b3c:	f7ff fefa 	bl	8000934 <HAL_GetTick>
 8000b40:	1b80      	subs	r0, r0, r6
 8000b42:	2802      	cmp	r0, #2
 8000b44:	d9ec      	bls.n	8000b20 <HAL_RCC_OscConfig+0x1dc>
 8000b46:	e761      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000b48:	69a2      	ldr	r2, [r4, #24]
 8000b4a:	4d25      	ldr	r5, [pc, #148]	; (8000be0 <HAL_RCC_OscConfig+0x29c>)
 8000b4c:	4825      	ldr	r0, [pc, #148]	; (8000be4 <HAL_RCC_OscConfig+0x2a0>)
 8000b4e:	2101      	movs	r1, #1
 8000b50:	b312      	cbz	r2, 8000b98 <HAL_RCC_OscConfig+0x254>
 8000b52:	fa91 f3a1 	rbit	r3, r1
      __HAL_RCC_LSI_ENABLE();
 8000b56:	fab3 f383 	clz	r3, r3
 8000b5a:	4403      	add	r3, r0
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	2602      	movs	r6, #2
 8000b60:	6019      	str	r1, [r3, #0]
      tickstart = HAL_GetTick();
 8000b62:	f7ff fee7 	bl	8000934 <HAL_GetTick>
 8000b66:	4607      	mov	r7, r0
 8000b68:	fa96 f3a6 	rbit	r3, r6
 8000b6c:	fa96 f3a6 	rbit	r3, r6
 8000b70:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b74:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000b76:	fa96 f3a6 	rbit	r3, r6
 8000b7a:	fab3 f383 	clz	r3, r3
 8000b7e:	f003 031f 	and.w	r3, r3, #31
 8000b82:	fa01 f303 	lsl.w	r3, r1, r3
 8000b86:	4213      	tst	r3, r2
 8000b88:	f47f aeea 	bne.w	8000960 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b8c:	f7ff fed2 	bl	8000934 <HAL_GetTick>
 8000b90:	1bc0      	subs	r0, r0, r7
 8000b92:	2802      	cmp	r0, #2
 8000b94:	d9e8      	bls.n	8000b68 <HAL_RCC_OscConfig+0x224>
 8000b96:	e739      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
 8000b98:	fa91 f3a1 	rbit	r3, r1
      __HAL_RCC_LSI_DISABLE();
 8000b9c:	fab3 f383 	clz	r3, r3
 8000ba0:	4403      	add	r3, r0
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	2602      	movs	r6, #2
 8000ba6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000ba8:	f7ff fec4 	bl	8000934 <HAL_GetTick>
 8000bac:	4607      	mov	r7, r0
 8000bae:	fa96 f3a6 	rbit	r3, r6
 8000bb2:	fa96 f3a6 	rbit	r3, r6
 8000bb6:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000bba:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000bbc:	fa96 f3a6 	rbit	r3, r6
 8000bc0:	fab3 f383 	clz	r3, r3
 8000bc4:	f003 031f 	and.w	r3, r3, #31
 8000bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bcc:	4213      	tst	r3, r2
 8000bce:	f43f aec7 	beq.w	8000960 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000bd2:	f7ff feaf 	bl	8000934 <HAL_GetTick>
 8000bd6:	1bc0      	subs	r0, r0, r7
 8000bd8:	2802      	cmp	r0, #2
 8000bda:	d9e8      	bls.n	8000bae <HAL_RCC_OscConfig+0x26a>
 8000bdc:	e716      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
 8000bde:	bf00      	nop
 8000be0:	40021000 	.word	0x40021000
 8000be4:	10908120 	.word	0x10908120
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000be8:	498a      	ldr	r1, [pc, #552]	; (8000e14 <HAL_RCC_OscConfig+0x4d0>)
 8000bea:	69cb      	ldr	r3, [r1, #28]
 8000bec:	00d8      	lsls	r0, r3, #3
 8000bee:	d433      	bmi.n	8000c58 <HAL_RCC_OscConfig+0x314>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bf0:	69cb      	ldr	r3, [r1, #28]
 8000bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bf6:	61cb      	str	r3, [r1, #28]
 8000bf8:	69cb      	ldr	r3, [r1, #28]
 8000bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bfe:	9301      	str	r3, [sp, #4]
 8000c00:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000c02:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c04:	4e84      	ldr	r6, [pc, #528]	; (8000e18 <HAL_RCC_OscConfig+0x4d4>)
 8000c06:	6833      	ldr	r3, [r6, #0]
 8000c08:	05da      	lsls	r2, r3, #23
 8000c0a:	d527      	bpl.n	8000c5c <HAL_RCC_OscConfig+0x318>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c0c:	68e3      	ldr	r3, [r4, #12]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d134      	bne.n	8000c7c <HAL_RCC_OscConfig+0x338>
 8000c12:	6a0b      	ldr	r3, [r1, #32]
 8000c14:	f043 0301 	orr.w	r3, r3, #1
 8000c18:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8000c1a:	f7ff fe8b 	bl	8000934 <HAL_GetTick>
 8000c1e:	2602      	movs	r6, #2
 8000c20:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c22:	f04f 0801 	mov.w	r8, #1
 8000c26:	fa96 f3a6 	rbit	r3, r6
 8000c2a:	fa96 f3a6 	rbit	r3, r6
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d061      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x3b2>
 8000c32:	6a0a      	ldr	r2, [r1, #32]
 8000c34:	fa96 f3a6 	rbit	r3, r6
 8000c38:	fab3 f383 	clz	r3, r3
 8000c3c:	f003 031f 	and.w	r3, r3, #31
 8000c40:	fa08 f303 	lsl.w	r3, r8, r3
 8000c44:	4213      	tst	r3, r2
 8000c46:	d04e      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x3a2>
    if(pwrclkchanged == SET)
 8000c48:	2d00      	cmp	r5, #0
 8000c4a:	f43f ae8d 	beq.w	8000968 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c4e:	69cb      	ldr	r3, [r1, #28]
 8000c50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c54:	61cb      	str	r3, [r1, #28]
 8000c56:	e687      	b.n	8000968 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8000c58:	2500      	movs	r5, #0
 8000c5a:	e7d3      	b.n	8000c04 <HAL_RCC_OscConfig+0x2c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c5c:	6833      	ldr	r3, [r6, #0]
 8000c5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c62:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000c64:	f7ff fe66 	bl	8000934 <HAL_GetTick>
 8000c68:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c6a:	6833      	ldr	r3, [r6, #0]
 8000c6c:	05db      	lsls	r3, r3, #23
 8000c6e:	d4cd      	bmi.n	8000c0c <HAL_RCC_OscConfig+0x2c8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c70:	f7ff fe60 	bl	8000934 <HAL_GetTick>
 8000c74:	1bc0      	subs	r0, r0, r7
 8000c76:	2864      	cmp	r0, #100	; 0x64
 8000c78:	d9f7      	bls.n	8000c6a <HAL_RCC_OscConfig+0x326>
 8000c7a:	e6c7      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c7c:	bb2b      	cbnz	r3, 8000cca <HAL_RCC_OscConfig+0x386>
 8000c7e:	6a0b      	ldr	r3, [r1, #32]
 8000c80:	f023 0301 	bic.w	r3, r3, #1
 8000c84:	620b      	str	r3, [r1, #32]
 8000c86:	6a0b      	ldr	r3, [r1, #32]
 8000c88:	f023 0304 	bic.w	r3, r3, #4
 8000c8c:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8000c8e:	f7ff fe51 	bl	8000934 <HAL_GetTick>
 8000c92:	2602      	movs	r6, #2
 8000c94:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c96:	f04f 0801 	mov.w	r8, #1
 8000c9a:	fa96 f3a6 	rbit	r3, r6
 8000c9e:	fa96 f3a6 	rbit	r3, r6
 8000ca2:	b363      	cbz	r3, 8000cfe <HAL_RCC_OscConfig+0x3ba>
 8000ca4:	6a0a      	ldr	r2, [r1, #32]
 8000ca6:	fa96 f3a6 	rbit	r3, r6
 8000caa:	fab3 f383 	clz	r3, r3
 8000cae:	f003 031f 	and.w	r3, r3, #31
 8000cb2:	fa08 f303 	lsl.w	r3, r8, r3
 8000cb6:	4213      	tst	r3, r2
 8000cb8:	d0c6      	beq.n	8000c48 <HAL_RCC_OscConfig+0x304>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cba:	f7ff fe3b 	bl	8000934 <HAL_GetTick>
 8000cbe:	f241 3388 	movw	r3, #5000	; 0x1388
 8000cc2:	1bc0      	subs	r0, r0, r7
 8000cc4:	4298      	cmp	r0, r3
 8000cc6:	d9e8      	bls.n	8000c9a <HAL_RCC_OscConfig+0x356>
 8000cc8:	e6a0      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cca:	2b05      	cmp	r3, #5
 8000ccc:	6a0b      	ldr	r3, [r1, #32]
 8000cce:	d103      	bne.n	8000cd8 <HAL_RCC_OscConfig+0x394>
 8000cd0:	f043 0304 	orr.w	r3, r3, #4
 8000cd4:	620b      	str	r3, [r1, #32]
 8000cd6:	e79c      	b.n	8000c12 <HAL_RCC_OscConfig+0x2ce>
 8000cd8:	f023 0301 	bic.w	r3, r3, #1
 8000cdc:	620b      	str	r3, [r1, #32]
 8000cde:	6a0b      	ldr	r3, [r1, #32]
 8000ce0:	f023 0304 	bic.w	r3, r3, #4
 8000ce4:	e798      	b.n	8000c18 <HAL_RCC_OscConfig+0x2d4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ce6:	f7ff fe25 	bl	8000934 <HAL_GetTick>
 8000cea:	f241 3388 	movw	r3, #5000	; 0x1388
 8000cee:	1bc0      	subs	r0, r0, r7
 8000cf0:	4298      	cmp	r0, r3
 8000cf2:	d998      	bls.n	8000c26 <HAL_RCC_OscConfig+0x2e2>
 8000cf4:	e68a      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
 8000cf6:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cfa:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8000cfc:	e79a      	b.n	8000c34 <HAL_RCC_OscConfig+0x2f0>
 8000cfe:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d02:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8000d04:	e7cf      	b.n	8000ca6 <HAL_RCC_OscConfig+0x362>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d06:	4943      	ldr	r1, [pc, #268]	; (8000e14 <HAL_RCC_OscConfig+0x4d0>)
 8000d08:	684b      	ldr	r3, [r1, #4]
 8000d0a:	f003 030c 	and.w	r3, r3, #12
 8000d0e:	2b08      	cmp	r3, #8
 8000d10:	f43f ae51 	beq.w	80009b6 <HAL_RCC_OscConfig+0x72>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d14:	2a02      	cmp	r2, #2
 8000d16:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d1a:	d154      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x482>
 8000d1c:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000d20:	fab3 f383 	clz	r3, r3
 8000d24:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d28:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d32:	f7ff fdff 	bl	8000934 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d36:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 8000e1c <HAL_RCC_OscConfig+0x4d8>
        tickstart = HAL_GetTick();
 8000d3a:	4606      	mov	r6, r0
 8000d3c:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d40:	2501      	movs	r5, #1
 8000d42:	fa97 f3a7 	rbit	r3, r7
 8000d46:	680a      	ldr	r2, [r1, #0]
 8000d48:	fa97 f3a7 	rbit	r3, r7
 8000d4c:	fab3 f383 	clz	r3, r3
 8000d50:	f003 031f 	and.w	r3, r3, #31
 8000d54:	fa05 f303 	lsl.w	r3, r5, r3
 8000d58:	4213      	tst	r3, r2
 8000d5a:	d12e      	bne.n	8000dba <HAL_RCC_OscConfig+0x476>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d5c:	e9d4 0308 	ldrd	r0, r3, [r4, #32]
 8000d60:	684a      	ldr	r2, [r1, #4]
 8000d62:	4303      	orrs	r3, r0
 8000d64:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	604b      	str	r3, [r1, #4]
 8000d6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d70:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8000d74:	fab3 f383 	clz	r3, r3
 8000d78:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d7c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d80:	009b      	lsls	r3, r3, #2
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d82:	4f26      	ldr	r7, [pc, #152]	; (8000e1c <HAL_RCC_OscConfig+0x4d8>)
        __HAL_RCC_PLL_ENABLE();
 8000d84:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8000d86:	f7ff fdd5 	bl	8000934 <HAL_GetTick>
 8000d8a:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8000d8e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d90:	2601      	movs	r6, #1
 8000d92:	fa95 f3a5 	rbit	r3, r5
 8000d96:	680a      	ldr	r2, [r1, #0]
 8000d98:	fa95 f3a5 	rbit	r3, r5
 8000d9c:	fab3 f383 	clz	r3, r3
 8000da0:	f003 031f 	and.w	r3, r3, #31
 8000da4:	fa06 f303 	lsl.w	r3, r6, r3
 8000da8:	4213      	tst	r3, r2
 8000daa:	f47f ade1 	bne.w	8000970 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000dae:	f7ff fdc1 	bl	8000934 <HAL_GetTick>
 8000db2:	1b00      	subs	r0, r0, r4
 8000db4:	42b8      	cmp	r0, r7
 8000db6:	d9ec      	bls.n	8000d92 <HAL_RCC_OscConfig+0x44e>
 8000db8:	e628      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000dba:	f7ff fdbb 	bl	8000934 <HAL_GetTick>
 8000dbe:	1b80      	subs	r0, r0, r6
 8000dc0:	4540      	cmp	r0, r8
 8000dc2:	d9be      	bls.n	8000d42 <HAL_RCC_OscConfig+0x3fe>
 8000dc4:	e622      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
 8000dc6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000dca:	fab3 f383 	clz	r3, r3
 8000dce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000dd2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ddc:	f7ff fdaa 	bl	8000934 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000de0:	4f0e      	ldr	r7, [pc, #56]	; (8000e1c <HAL_RCC_OscConfig+0x4d8>)
        tickstart = HAL_GetTick();
 8000de2:	4604      	mov	r4, r0
 8000de4:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000de8:	2601      	movs	r6, #1
 8000dea:	fa95 f3a5 	rbit	r3, r5
 8000dee:	680a      	ldr	r2, [r1, #0]
 8000df0:	fa95 f3a5 	rbit	r3, r5
 8000df4:	fab3 f383 	clz	r3, r3
 8000df8:	f003 031f 	and.w	r3, r3, #31
 8000dfc:	fa06 f303 	lsl.w	r3, r6, r3
 8000e00:	4213      	tst	r3, r2
 8000e02:	f43f adb5 	beq.w	8000970 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e06:	f7ff fd95 	bl	8000934 <HAL_GetTick>
 8000e0a:	1b00      	subs	r0, r0, r4
 8000e0c:	42b8      	cmp	r0, r7
 8000e0e:	d9ec      	bls.n	8000dea <HAL_RCC_OscConfig+0x4a6>
 8000e10:	e5fc      	b.n	8000a0c <HAL_RCC_OscConfig+0xc8>
 8000e12:	bf00      	nop
 8000e14:	40021000 	.word	0x40021000
 8000e18:	40007000 	.word	0x40007000
 8000e1c:	00030d40 	.word	0x00030d40

08000e20 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e20:	4a50      	ldr	r2, [pc, #320]	; (8000f64 <HAL_RCC_ClockConfig+0x144>)
{
 8000e22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e24:	6813      	ldr	r3, [r2, #0]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	428b      	cmp	r3, r1
{
 8000e2c:	4604      	mov	r4, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e2e:	d31b      	bcc.n	8000e68 <HAL_RCC_ClockConfig+0x48>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e30:	6822      	ldr	r2, [r4, #0]
 8000e32:	0790      	lsls	r0, r2, #30
 8000e34:	d424      	bmi.n	8000e80 <HAL_RCC_ClockConfig+0x60>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e36:	07d2      	lsls	r2, r2, #31
 8000e38:	d42a      	bmi.n	8000e90 <HAL_RCC_ClockConfig+0x70>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e3a:	4a4a      	ldr	r2, [pc, #296]	; (8000f64 <HAL_RCC_ClockConfig+0x144>)
 8000e3c:	6813      	ldr	r3, [r2, #0]
 8000e3e:	f003 0307 	and.w	r3, r3, #7
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d87a      	bhi.n	8000f3c <HAL_RCC_ClockConfig+0x11c>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e46:	6820      	ldr	r0, [r4, #0]
 8000e48:	0743      	lsls	r3, r0, #29
 8000e4a:	f100 8082 	bmi.w	8000f52 <HAL_RCC_ClockConfig+0x132>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e4e:	f010 0008 	ands.w	r0, r0, #8
 8000e52:	d014      	beq.n	8000e7e <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e54:	4a44      	ldr	r2, [pc, #272]	; (8000f68 <HAL_RCC_ClockConfig+0x148>)
 8000e56:	6921      	ldr	r1, [r4, #16]
 8000e58:	6853      	ldr	r3, [r2, #4]
 8000e5a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000e5e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e62:	6053      	str	r3, [r2, #4]
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];

  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 8000e64:	2000      	movs	r0, #0
 8000e66:	e00a      	b.n	8000e7e <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e68:	6813      	ldr	r3, [r2, #0]
 8000e6a:	f023 0307 	bic.w	r3, r3, #7
 8000e6e:	430b      	orrs	r3, r1
 8000e70:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e72:	6813      	ldr	r3, [r2, #0]
 8000e74:	f003 0307 	and.w	r3, r3, #7
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d0d9      	beq.n	8000e30 <HAL_RCC_ClockConfig+0x10>
      return HAL_ERROR;
 8000e7c:	2001      	movs	r0, #1
}
 8000e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e80:	4839      	ldr	r0, [pc, #228]	; (8000f68 <HAL_RCC_ClockConfig+0x148>)
 8000e82:	68a5      	ldr	r5, [r4, #8]
 8000e84:	6843      	ldr	r3, [r0, #4]
 8000e86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000e8a:	432b      	orrs	r3, r5
 8000e8c:	6043      	str	r3, [r0, #4]
 8000e8e:	e7d2      	b.n	8000e36 <HAL_RCC_ClockConfig+0x16>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e90:	6862      	ldr	r2, [r4, #4]
 8000e92:	4d35      	ldr	r5, [pc, #212]	; (8000f68 <HAL_RCC_ClockConfig+0x148>)
 8000e94:	2a01      	cmp	r2, #1
 8000e96:	d127      	bne.n	8000ee8 <HAL_RCC_ClockConfig+0xc8>
 8000e98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e9c:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ea0:	6828      	ldr	r0, [r5, #0]
 8000ea2:	fa93 f3a3 	rbit	r3, r3
 8000ea6:	fab3 f383 	clz	r3, r3
 8000eaa:	f003 031f 	and.w	r3, r3, #31
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	4203      	tst	r3, r0
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eb4:	d0e2      	beq.n	8000e7c <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000eb6:	686b      	ldr	r3, [r5, #4]
 8000eb8:	f023 0303 	bic.w	r3, r3, #3
 8000ebc:	431a      	orrs	r2, r3
 8000ebe:	606a      	str	r2, [r5, #4]
    tickstart = HAL_GetTick();
 8000ec0:	f7ff fd38 	bl	8000934 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ec4:	6863      	ldr	r3, [r4, #4]
 8000ec6:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8000ec8:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eca:	f241 3788 	movw	r7, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ece:	d11e      	bne.n	8000f0e <HAL_RCC_ClockConfig+0xee>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ed0:	686b      	ldr	r3, [r5, #4]
 8000ed2:	f003 030c 	and.w	r3, r3, #12
 8000ed6:	2b04      	cmp	r3, #4
 8000ed8:	d0af      	beq.n	8000e3a <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eda:	f7ff fd2b 	bl	8000934 <HAL_GetTick>
 8000ede:	1b80      	subs	r0, r0, r6
 8000ee0:	42b8      	cmp	r0, r7
 8000ee2:	d9f5      	bls.n	8000ed0 <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 8000ee4:	2003      	movs	r0, #3
 8000ee6:	e7ca      	b.n	8000e7e <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ee8:	2a02      	cmp	r2, #2
 8000eea:	bf0c      	ite	eq
 8000eec:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8000ef0:	2302      	movne	r3, #2
 8000ef2:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ef6:	682e      	ldr	r6, [r5, #0]
 8000ef8:	fa93 f3a3 	rbit	r3, r3
 8000efc:	fab3 f383 	clz	r3, r3
 8000f00:	f003 031f 	and.w	r3, r3, #31
 8000f04:	2001      	movs	r0, #1
 8000f06:	fa00 f303 	lsl.w	r3, r0, r3
 8000f0a:	4233      	tst	r3, r6
 8000f0c:	e7d2      	b.n	8000eb4 <HAL_RCC_ClockConfig+0x94>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d10f      	bne.n	8000f32 <HAL_RCC_ClockConfig+0x112>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f12:	686b      	ldr	r3, [r5, #4]
 8000f14:	f003 030c 	and.w	r3, r3, #12
 8000f18:	2b08      	cmp	r3, #8
 8000f1a:	d08e      	beq.n	8000e3a <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f1c:	f7ff fd0a 	bl	8000934 <HAL_GetTick>
 8000f20:	1b80      	subs	r0, r0, r6
 8000f22:	42b8      	cmp	r0, r7
 8000f24:	d9f5      	bls.n	8000f12 <HAL_RCC_ClockConfig+0xf2>
 8000f26:	e7dd      	b.n	8000ee4 <HAL_RCC_ClockConfig+0xc4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f28:	f7ff fd04 	bl	8000934 <HAL_GetTick>
 8000f2c:	1b80      	subs	r0, r0, r6
 8000f2e:	42b8      	cmp	r0, r7
 8000f30:	d8d8      	bhi.n	8000ee4 <HAL_RCC_ClockConfig+0xc4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f32:	686b      	ldr	r3, [r5, #4]
 8000f34:	f013 0f0c 	tst.w	r3, #12
 8000f38:	d1f6      	bne.n	8000f28 <HAL_RCC_ClockConfig+0x108>
 8000f3a:	e77e      	b.n	8000e3a <HAL_RCC_ClockConfig+0x1a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f3c:	6813      	ldr	r3, [r2, #0]
 8000f3e:	f023 0307 	bic.w	r3, r3, #7
 8000f42:	430b      	orrs	r3, r1
 8000f44:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f46:	6813      	ldr	r3, [r2, #0]
 8000f48:	f003 0307 	and.w	r3, r3, #7
 8000f4c:	428b      	cmp	r3, r1
 8000f4e:	d195      	bne.n	8000e7c <HAL_RCC_ClockConfig+0x5c>
 8000f50:	e779      	b.n	8000e46 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f52:	4905      	ldr	r1, [pc, #20]	; (8000f68 <HAL_RCC_ClockConfig+0x148>)
 8000f54:	68e3      	ldr	r3, [r4, #12]
 8000f56:	684a      	ldr	r2, [r1, #4]
 8000f58:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000f5c:	431a      	orrs	r2, r3
 8000f5e:	604a      	str	r2, [r1, #4]
 8000f60:	e775      	b.n	8000e4e <HAL_RCC_ClockConfig+0x2e>
 8000f62:	bf00      	nop
 8000f64:	40022000 	.word	0x40022000
 8000f68:	40021000 	.word	0x40021000

08000f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f70:	f8df 8174 	ldr.w	r8, [pc, #372]	; 80010e8 <HAL_GPIO_Init+0x17c>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f74:	4c5d      	ldr	r4, [pc, #372]	; (80010ec <HAL_GPIO_Init+0x180>)
  uint32_t position = 0x00U;
 8000f76:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f78:	f04f 0901 	mov.w	r9, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000f7c:	680a      	ldr	r2, [r1, #0]
 8000f7e:	fa32 f503 	lsrs.w	r5, r2, r3
 8000f82:	d102      	bne.n	8000f8a <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  }
}
 8000f84:	b003      	add	sp, #12
 8000f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f8a:	fa09 fa03 	lsl.w	sl, r9, r3
    if(iocurrent)
 8000f8e:	ea1a 0202 	ands.w	r2, sl, r2
 8000f92:	f000 809e 	beq.w	80010d2 <HAL_GPIO_Init+0x166>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f96:	684d      	ldr	r5, [r1, #4]
 8000f98:	f025 0e10 	bic.w	lr, r5, #16
 8000f9c:	f1be 0f02 	cmp.w	lr, #2
 8000fa0:	d114      	bne.n	8000fcc <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3];
 8000fa2:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8000fa6:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000faa:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000fae:	f8dc 6020 	ldr.w	r6, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fb2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000fb6:	270f      	movs	r7, #15
 8000fb8:	fa07 f70b 	lsl.w	r7, r7, fp
 8000fbc:	ea26 0707 	bic.w	r7, r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fc0:	690e      	ldr	r6, [r1, #16]
 8000fc2:	fa06 f60b 	lsl.w	r6, r6, fp
 8000fc6:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3] = temp;
 8000fc8:	f8cc 6020 	str.w	r6, [ip, #32]
      temp = GPIOx->MODER;
 8000fcc:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fd0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000fd4:	2603      	movs	r6, #3
 8000fd6:	fa06 f70c 	lsl.w	r7, r6, ip
 8000fda:	ea2b 0b07 	bic.w	fp, fp, r7
 8000fde:	43fe      	mvns	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fe0:	f005 0703 	and.w	r7, r5, #3
 8000fe4:	fa07 f70c 	lsl.w	r7, r7, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fe8:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fec:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ff0:	f1be 0f01 	cmp.w	lr, #1
      GPIOx->MODER = temp;
 8000ff4:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ff6:	d811      	bhi.n	800101c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR;
 8000ff8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ffa:	ea06 0e07 	and.w	lr, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ffe:	68cf      	ldr	r7, [r1, #12]
 8001000:	fa07 f70c 	lsl.w	r7, r7, ip
 8001004:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8001008:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800100a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800100c:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001010:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8001014:	409f      	lsls	r7, r3
 8001016:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 800101a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800101c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800101e:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001020:	688e      	ldr	r6, [r1, #8]
 8001022:	fa06 f60c 	lsl.w	r6, r6, ip
 8001026:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 8001028:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800102a:	00ee      	lsls	r6, r5, #3
 800102c:	d551      	bpl.n	80010d2 <HAL_GPIO_Init+0x166>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102e:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8001032:	f046 0601 	orr.w	r6, r6, #1
 8001036:	f8c8 6018 	str.w	r6, [r8, #24]
 800103a:	f8d8 6018 	ldr.w	r6, [r8, #24]
 800103e:	f023 0703 	bic.w	r7, r3, #3
 8001042:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001046:	f006 0601 	and.w	r6, r6, #1
 800104a:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800104e:	9601      	str	r6, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001050:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001054:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001056:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001058:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800105c:	f04f 0c0f 	mov.w	ip, #15
 8001060:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001064:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001068:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800106c:	d033      	beq.n	80010d6 <HAL_GPIO_Init+0x16a>
 800106e:	4e20      	ldr	r6, [pc, #128]	; (80010f0 <HAL_GPIO_Init+0x184>)
 8001070:	42b0      	cmp	r0, r6
 8001072:	d032      	beq.n	80010da <HAL_GPIO_Init+0x16e>
 8001074:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001078:	42b0      	cmp	r0, r6
 800107a:	d030      	beq.n	80010de <HAL_GPIO_Init+0x172>
 800107c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001080:	42b0      	cmp	r0, r6
 8001082:	d02e      	beq.n	80010e2 <HAL_GPIO_Init+0x176>
 8001084:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001088:	42b0      	cmp	r0, r6
 800108a:	bf0c      	ite	eq
 800108c:	2604      	moveq	r6, #4
 800108e:	2605      	movne	r6, #5
 8001090:	fa06 f60e 	lsl.w	r6, r6, lr
 8001094:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8001098:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 800109a:	6826      	ldr	r6, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 800109c:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800109e:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80010a2:	bf0c      	ite	eq
 80010a4:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80010a6:	4316      	orrne	r6, r2
        EXTI->IMR = temp;
 80010a8:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 80010aa:	6866      	ldr	r6, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010ac:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80010b0:	bf0c      	ite	eq
 80010b2:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80010b4:	4316      	orrne	r6, r2
        EXTI->EMR = temp;
 80010b6:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 80010b8:	68a6      	ldr	r6, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010ba:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80010be:	bf0c      	ite	eq
 80010c0:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80010c2:	4316      	orrne	r6, r2
        EXTI->RTSR = temp;
 80010c4:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80010c6:	68e6      	ldr	r6, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010c8:	02ad      	lsls	r5, r5, #10
        temp &= ~((uint32_t)iocurrent);
 80010ca:	bf54      	ite	pl
 80010cc:	403e      	andpl	r6, r7
          temp |= iocurrent;
 80010ce:	4316      	orrmi	r6, r2
        EXTI->FTSR = temp;
 80010d0:	60e6      	str	r6, [r4, #12]
    position++;
 80010d2:	3301      	adds	r3, #1
 80010d4:	e752      	b.n	8000f7c <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010d6:	2600      	movs	r6, #0
 80010d8:	e7da      	b.n	8001090 <HAL_GPIO_Init+0x124>
 80010da:	2601      	movs	r6, #1
 80010dc:	e7d8      	b.n	8001090 <HAL_GPIO_Init+0x124>
 80010de:	2602      	movs	r6, #2
 80010e0:	e7d6      	b.n	8001090 <HAL_GPIO_Init+0x124>
 80010e2:	2603      	movs	r6, #3
 80010e4:	e7d4      	b.n	8001090 <HAL_GPIO_Init+0x124>
 80010e6:	bf00      	nop
 80010e8:	40021000 	.word	0x40021000
 80010ec:	40010400 	.word	0x40010400
 80010f0:	48000400 	.word	0x48000400

080010f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010f4:	b10a      	cbz	r2, 80010fa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010f6:	6181      	str	r1, [r0, #24]
 80010f8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010fa:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80010fc:	4770      	bx	lr
 80010fe:	0000      	movs	r0, r0

08001100 <UART_SetConfig>:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001100:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001102:	6881      	ldr	r1, [r0, #8]
 8001104:	69c3      	ldr	r3, [r0, #28]
{
 8001106:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001108:	6905      	ldr	r5, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800110a:	6814      	ldr	r4, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800110c:	4329      	orrs	r1, r5
 800110e:	6945      	ldr	r5, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001110:	f424 4416 	bic.w	r4, r4, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001114:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001116:	f024 040c 	bic.w	r4, r4, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800111a:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800111c:	4321      	orrs	r1, r4
 800111e:	6011      	str	r1, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001120:	6851      	ldr	r1, [r2, #4]
 8001122:	68c4      	ldr	r4, [r0, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001124:	6a05      	ldr	r5, [r0, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001126:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800112a:	4321      	orrs	r1, r4
 800112c:	6051      	str	r1, [r2, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800112e:	6894      	ldr	r4, [r2, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001130:	6981      	ldr	r1, [r0, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001132:	f424 6430 	bic.w	r4, r4, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001136:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001138:	4321      	orrs	r1, r4
 800113a:	6091      	str	r1, [r2, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800113c:	4962      	ldr	r1, [pc, #392]	; (80012c8 <UART_SetConfig+0x1c8>)
 800113e:	428a      	cmp	r2, r1
 8001140:	d116      	bne.n	8001170 <UART_SetConfig+0x70>
 8001142:	f501 4158 	add.w	r1, r1, #55296	; 0xd800
 8001146:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8001148:	f001 0103 	and.w	r1, r1, #3
 800114c:	3901      	subs	r1, #1
 800114e:	2902      	cmp	r1, #2
 8001150:	f200 80b2 	bhi.w	80012b8 <UART_SetConfig+0x1b8>
 8001154:	4c5d      	ldr	r4, [pc, #372]	; (80012cc <UART_SetConfig+0x1cc>)

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001156:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800115a:	5c61      	ldrb	r1, [r4, r1]
 800115c:	d177      	bne.n	800124e <UART_SetConfig+0x14e>
  {
    switch (clocksource)
 800115e:	2908      	cmp	r1, #8
 8001160:	d872      	bhi.n	8001248 <UART_SetConfig+0x148>
 8001162:	e8df f001 	tbb	[pc, r1]
 8001166:	acac      	.short	0xacac
 8001168:	71ac7124 	.word	0x71ac7124
 800116c:	7171      	.short	0x7171
 800116e:	a4          	.byte	0xa4
 800116f:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001170:	4957      	ldr	r1, [pc, #348]	; (80012d0 <UART_SetConfig+0x1d0>)
 8001172:	428a      	cmp	r2, r1
 8001174:	d12c      	bne.n	80011d0 <UART_SetConfig+0xd0>
 8001176:	f501 31e6 	add.w	r1, r1, #117760	; 0x1cc00
 800117a:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800117c:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
 8001180:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8001184:	f000 8090 	beq.w	80012a8 <UART_SetConfig+0x1a8>
 8001188:	d80b      	bhi.n	80011a2 <UART_SetConfig+0xa2>
 800118a:	2900      	cmp	r1, #0
 800118c:	f000 8094 	beq.w	80012b8 <UART_SetConfig+0x1b8>
 8001190:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8001194:	f000 8090 	beq.w	80012b8 <UART_SetConfig+0x1b8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001198:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800119c:	d054      	beq.n	8001248 <UART_SetConfig+0x148>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800119e:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 80011a0:	e015      	b.n	80011ce <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80011a2:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 80011a6:	d1f7      	bne.n	8001198 <UART_SetConfig+0x98>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011ac:	d166      	bne.n	800127c <UART_SetConfig+0x17c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80011ae:	6841      	ldr	r1, [r0, #4]
 80011b0:	084b      	lsrs	r3, r1, #1
 80011b2:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80011b6:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80011ba:	fbb3 f3f1 	udiv	r3, r3, r1
  HAL_StatusTypeDef ret               = HAL_OK;
 80011be:	2000      	movs	r0, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80011c0:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 80011c2:	f023 010f 	bic.w	r1, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80011c6:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 80011ca:	430b      	orrs	r3, r1
 80011cc:	60d3      	str	r3, [r2, #12]

}
 80011ce:	bd30      	pop	{r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80011d0:	4940      	ldr	r1, [pc, #256]	; (80012d4 <UART_SetConfig+0x1d4>)
 80011d2:	428a      	cmp	r2, r1
 80011d4:	d110      	bne.n	80011f8 <UART_SetConfig+0xf8>
 80011d6:	f501 31e4 	add.w	r1, r1, #116736	; 0x1c800
 80011da:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80011dc:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
 80011e0:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 80011e4:	d060      	beq.n	80012a8 <UART_SetConfig+0x1a8>
 80011e6:	d804      	bhi.n	80011f2 <UART_SetConfig+0xf2>
 80011e8:	2900      	cmp	r1, #0
 80011ea:	d065      	beq.n	80012b8 <UART_SetConfig+0x1b8>
 80011ec:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 80011f0:	e7d0      	b.n	8001194 <UART_SetConfig+0x94>
 80011f2:	f5b1 2f40 	cmp.w	r1, #786432	; 0xc0000
 80011f6:	e7d6      	b.n	80011a6 <UART_SetConfig+0xa6>
 80011f8:	4937      	ldr	r1, [pc, #220]	; (80012d8 <UART_SetConfig+0x1d8>)
 80011fa:	428a      	cmp	r2, r1
 80011fc:	d110      	bne.n	8001220 <UART_SetConfig+0x120>
 80011fe:	f501 31e2 	add.w	r1, r1, #115712	; 0x1c400
 8001202:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8001204:	f401 1140 	and.w	r1, r1, #3145728	; 0x300000
 8001208:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800120c:	d04c      	beq.n	80012a8 <UART_SetConfig+0x1a8>
 800120e:	d804      	bhi.n	800121a <UART_SetConfig+0x11a>
 8001210:	2900      	cmp	r1, #0
 8001212:	d051      	beq.n	80012b8 <UART_SetConfig+0x1b8>
 8001214:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8001218:	e7bc      	b.n	8001194 <UART_SetConfig+0x94>
 800121a:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800121e:	e7c2      	b.n	80011a6 <UART_SetConfig+0xa6>
 8001220:	492e      	ldr	r1, [pc, #184]	; (80012dc <UART_SetConfig+0x1dc>)
 8001222:	428a      	cmp	r2, r1
 8001224:	d1b8      	bne.n	8001198 <UART_SetConfig+0x98>
 8001226:	f501 31e0 	add.w	r1, r1, #114688	; 0x1c000
 800122a:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800122c:	f401 0140 	and.w	r1, r1, #12582912	; 0xc00000
 8001230:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8001234:	d038      	beq.n	80012a8 <UART_SetConfig+0x1a8>
 8001236:	d804      	bhi.n	8001242 <UART_SetConfig+0x142>
 8001238:	2900      	cmp	r1, #0
 800123a:	d03d      	beq.n	80012b8 <UART_SetConfig+0x1b8>
 800123c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001240:	e7a8      	b.n	8001194 <UART_SetConfig+0x94>
 8001242:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8001246:	e7ae      	b.n	80011a6 <UART_SetConfig+0xa6>
        ret = HAL_ERROR;
 8001248:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800124a:	2300      	movs	r3, #0
 800124c:	e7b9      	b.n	80011c2 <UART_SetConfig+0xc2>
    switch (clocksource)
 800124e:	2908      	cmp	r1, #8
 8001250:	d8a5      	bhi.n	800119e <UART_SetConfig+0x9e>
 8001252:	a301      	add	r3, pc, #4	; (adr r3, 8001258 <UART_SetConfig+0x158>)
 8001254:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 8001258:	08001295 	.word	0x08001295
 800125c:	08001295 	.word	0x08001295
 8001260:	0800127d 	.word	0x0800127d
 8001264:	0800119f 	.word	0x0800119f
 8001268:	08001295 	.word	0x08001295
 800126c:	0800119f 	.word	0x0800119f
 8001270:	0800119f 	.word	0x0800119f
 8001274:	0800119f 	.word	0x0800119f
 8001278:	0800129f 	.word	0x0800129f
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800127c:	6841      	ldr	r1, [r0, #4]
 800127e:	084b      	lsrs	r3, r1, #1
 8001280:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001284:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001288:	fbb3 f3f1 	udiv	r3, r3, r1
 800128c:	b29b      	uxth	r3, r3
 800128e:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001290:	2000      	movs	r0, #0
        break;
 8001292:	e79c      	b.n	80011ce <UART_SetConfig+0xce>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001294:	6841      	ldr	r1, [r0, #4]
 8001296:	084b      	lsrs	r3, r1, #1
 8001298:	f503 03e1 	add.w	r3, r3, #7372800	; 0x708000
 800129c:	e7f4      	b.n	8001288 <UART_SetConfig+0x188>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800129e:	6841      	ldr	r1, [r0, #4]
 80012a0:	084b      	lsrs	r3, r1, #1
 80012a2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80012a6:	e7ef      	b.n	8001288 <UART_SetConfig+0x188>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80012a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012ac:	d1f7      	bne.n	800129e <UART_SetConfig+0x19e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80012ae:	6841      	ldr	r1, [r0, #4]
 80012b0:	084b      	lsrs	r3, r1, #1
 80012b2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80012b6:	e780      	b.n	80011ba <UART_SetConfig+0xba>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80012b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012bc:	d1ea      	bne.n	8001294 <UART_SetConfig+0x194>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80012be:	6841      	ldr	r1, [r0, #4]
 80012c0:	084b      	lsrs	r3, r1, #1
 80012c2:	f503 0361 	add.w	r3, r3, #14745600	; 0xe10000
 80012c6:	e778      	b.n	80011ba <UART_SetConfig+0xba>
 80012c8:	40013800 	.word	0x40013800
 80012cc:	08001608 	.word	0x08001608
 80012d0:	40004400 	.word	0x40004400
 80012d4:	40004800 	.word	0x40004800
 80012d8:	40004c00 	.word	0x40004c00
 80012dc:	40005000 	.word	0x40005000

080012e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80012e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012e2:	9f06      	ldr	r7, [sp, #24]
 80012e4:	4604      	mov	r4, r0
 80012e6:	4615      	mov	r5, r2
 80012e8:	461e      	mov	r6, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80012ea:	6822      	ldr	r2, [r4, #0]
 80012ec:	69d3      	ldr	r3, [r2, #28]
 80012ee:	ea31 0303 	bics.w	r3, r1, r3
 80012f2:	bf0c      	ite	eq
 80012f4:	2301      	moveq	r3, #1
 80012f6:	2300      	movne	r3, #0
 80012f8:	42ab      	cmp	r3, r5
 80012fa:	d001      	beq.n	8001300 <UART_WaitOnFlagUntilTimeout+0x20>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80012fc:	2000      	movs	r0, #0
 80012fe:	e014      	b.n	800132a <UART_WaitOnFlagUntilTimeout+0x4a>
    if(Timeout != HAL_MAX_DELAY)
 8001300:	1c7b      	adds	r3, r7, #1
 8001302:	d0f3      	beq.n	80012ec <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001304:	b997      	cbnz	r7, 800132c <UART_WaitOnFlagUntilTimeout+0x4c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001306:	6823      	ldr	r3, [r4, #0]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800130e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001310:	689a      	ldr	r2, [r3, #8]
 8001312:	f022 0201 	bic.w	r2, r2, #1
 8001316:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001318:	2320      	movs	r3, #32
 800131a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800131e:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8001322:	2300      	movs	r3, #0
 8001324:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8001328:	2003      	movs	r0, #3
}
 800132a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800132c:	f7ff fb02 	bl	8000934 <HAL_GetTick>
 8001330:	1b80      	subs	r0, r0, r6
 8001332:	42b8      	cmp	r0, r7
 8001334:	d9d9      	bls.n	80012ea <UART_WaitOnFlagUntilTimeout+0xa>
 8001336:	e7e6      	b.n	8001306 <UART_WaitOnFlagUntilTimeout+0x26>

08001338 <UART_CheckIdleState>:
{
 8001338:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800133a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800133c:	2100      	movs	r1, #0
 800133e:	66c1      	str	r1, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8001340:	f7ff faf8 	bl	8000934 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001344:	6823      	ldr	r3, [r4, #0]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 800134a:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800134c:	d417      	bmi.n	800137e <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800134e:	6823      	ldr	r3, [r4, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	075b      	lsls	r3, r3, #29
 8001354:	d50a      	bpl.n	800136c <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001356:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	2200      	movs	r2, #0
 800135e:	462b      	mov	r3, r5
 8001360:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001364:	4620      	mov	r0, r4
 8001366:	f7ff ffbb 	bl	80012e0 <UART_WaitOnFlagUntilTimeout>
 800136a:	b9a0      	cbnz	r0, 8001396 <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 800136c:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800136e:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8001370:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8001374:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8001378:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 800137c:	e00c      	b.n	8001398 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800137e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001382:	9300      	str	r3, [sp, #0]
 8001384:	460a      	mov	r2, r1
 8001386:	4603      	mov	r3, r0
 8001388:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800138c:	4620      	mov	r0, r4
 800138e:	f7ff ffa7 	bl	80012e0 <UART_WaitOnFlagUntilTimeout>
 8001392:	2800      	cmp	r0, #0
 8001394:	d0db      	beq.n	800134e <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001396:	2003      	movs	r0, #3
}
 8001398:	b003      	add	sp, #12
 800139a:	bd30      	pop	{r4, r5, pc}

0800139c <HAL_UART_Init>:
{
 800139c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800139e:	4604      	mov	r4, r0
 80013a0:	b328      	cbz	r0, 80013ee <HAL_UART_Init+0x52>
  if(huart->gState == HAL_UART_STATE_RESET)
 80013a2:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80013a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013aa:	b90b      	cbnz	r3, 80013b0 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 80013ac:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
  __HAL_UART_DISABLE(huart);
 80013b0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80013b2:	2324      	movs	r3, #36	; 0x24
 80013b4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 80013b8:	6813      	ldr	r3, [r2, #0]
 80013ba:	f023 0301 	bic.w	r3, r3, #1
 80013be:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80013c0:	4620      	mov	r0, r4
 80013c2:	f7ff fe9d 	bl	8001100 <UART_SetConfig>
 80013c6:	2801      	cmp	r0, #1
 80013c8:	d011      	beq.n	80013ee <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80013ca:	6823      	ldr	r3, [r4, #0]
 80013cc:	685a      	ldr	r2, [r3, #4]
 80013ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80013d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80013da:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	f042 0201 	orr.w	r2, r2, #1
  return UART_CheckIdleState(huart);
 80013e2:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80013e4:	601a      	str	r2, [r3, #0]
}
 80013e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return UART_CheckIdleState(huart);
 80013ea:	f7ff bfa5 	b.w	8001338 <UART_CheckIdleState>
}
 80013ee:	2001      	movs	r0, #1
 80013f0:	bd10      	pop	{r4, pc}

080013f2 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80013f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80013f4:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80013f6:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80013fa:	2b20      	cmp	r3, #32
{
 80013fc:	460d      	mov	r5, r1
 80013fe:	4604      	mov	r4, r0
 8001400:	4611      	mov	r1, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001402:	d14a      	bne.n	800149a <HAL_UART_Transmit+0xa8>
  {
    if((pData == NULL ) || (Size == 0U))
 8001404:	2d00      	cmp	r5, #0
 8001406:	d046      	beq.n	8001496 <HAL_UART_Transmit+0xa4>
 8001408:	2a00      	cmp	r2, #0
 800140a:	d044      	beq.n	8001496 <HAL_UART_Transmit+0xa4>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800140c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8001410:	2b01      	cmp	r3, #1
 8001412:	d042      	beq.n	800149a <HAL_UART_Transmit+0xa8>
 8001414:	2301      	movs	r3, #1
 8001416:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800141a:	2300      	movs	r3, #0
 800141c:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800141e:	2321      	movs	r3, #33	; 0x21
 8001420:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001424:	f7ff fa86 	bl	8000934 <HAL_GetTick>

    huart->TxXferSize = Size;
 8001428:	f8a4 1050 	strh.w	r1, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 800142c:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 800142e:	f8a4 1052 	strh.w	r1, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8001432:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8001436:	b292      	uxth	r2, r2
 8001438:	b962      	cbnz	r2, 8001454 <HAL_UART_Transmit+0x62>
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800143a:	9600      	str	r6, [sp, #0]
 800143c:	463b      	mov	r3, r7
 800143e:	2140      	movs	r1, #64	; 0x40
 8001440:	4620      	mov	r0, r4
 8001442:	f7ff ff4d 	bl	80012e0 <UART_WaitOnFlagUntilTimeout>
 8001446:	b998      	cbnz	r0, 8001470 <HAL_UART_Transmit+0x7e>
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001448:	2320      	movs	r3, #32
 800144a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800144e:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

    return HAL_OK;
 8001452:	e00e      	b.n	8001472 <HAL_UART_Transmit+0x80>
      huart->TxXferCount--;
 8001454:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001458:	9600      	str	r6, [sp, #0]
      huart->TxXferCount--;
 800145a:	3a01      	subs	r2, #1
 800145c:	b292      	uxth	r2, r2
 800145e:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001462:	463b      	mov	r3, r7
 8001464:	2200      	movs	r2, #0
 8001466:	2180      	movs	r1, #128	; 0x80
 8001468:	4620      	mov	r0, r4
 800146a:	f7ff ff39 	bl	80012e0 <UART_WaitOnFlagUntilTimeout>
 800146e:	b110      	cbz	r0, 8001476 <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 8001470:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001472:	b003      	add	sp, #12
 8001474:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001476:	68a3      	ldr	r3, [r4, #8]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001478:	6822      	ldr	r2, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800147a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800147e:	d107      	bne.n	8001490 <HAL_UART_Transmit+0x9e>
 8001480:	6923      	ldr	r3, [r4, #16]
 8001482:	b92b      	cbnz	r3, 8001490 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001484:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001488:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800148c:	8513      	strh	r3, [r2, #40]	; 0x28
 800148e:	e7d0      	b.n	8001432 <HAL_UART_Transmit+0x40>
 8001490:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001494:	e7fa      	b.n	800148c <HAL_UART_Transmit+0x9a>
      return  HAL_ERROR;
 8001496:	2001      	movs	r0, #1
 8001498:	e7eb      	b.n	8001472 <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 800149a:	2002      	movs	r0, #2
 800149c:	e7e9      	b.n	8001472 <HAL_UART_Transmit+0x80>

0800149e <HAL_UART_Receive>:
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800149e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80014a2:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80014a4:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80014a8:	2b20      	cmp	r3, #32
{
 80014aa:	460d      	mov	r5, r1
 80014ac:	4604      	mov	r4, r0
 80014ae:	4611      	mov	r1, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 80014b0:	d15c      	bne.n	800156c <HAL_UART_Receive+0xce>
  {
    if((pData == NULL ) || (Size == 0U))
 80014b2:	2d00      	cmp	r5, #0
 80014b4:	d058      	beq.n	8001568 <HAL_UART_Receive+0xca>
 80014b6:	2a00      	cmp	r2, #0
 80014b8:	d056      	beq.n	8001568 <HAL_UART_Receive+0xca>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80014ba:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d054      	beq.n	800156c <HAL_UART_Receive+0xce>
 80014c2:	2301      	movs	r3, #1
 80014c4:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->Instance->ICR = 0xFFFFFFFF;
 80014c8:	6803      	ldr	r3, [r0, #0]
 80014ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014ce:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014d0:	2300      	movs	r3, #0
 80014d2:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80014d4:	2322      	movs	r3, #34	; 0x22
 80014d6:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80014da:	f7ff fa2b 	bl	8000934 <HAL_GetTick>

    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80014de:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize = Size;
 80014e0:	f8a4 1058 	strh.w	r1, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 80014e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80014e8:	4680      	mov	r8, r0
    huart->RxXferCount = Size;
 80014ea:	f8a4 105a 	strh.w	r1, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 80014ee:	d115      	bne.n	800151c <HAL_UART_Receive+0x7e>
 80014f0:	6923      	ldr	r3, [r4, #16]
 80014f2:	b98b      	cbnz	r3, 8001518 <HAL_UART_Receive+0x7a>
 80014f4:	f240 13ff 	movw	r3, #511	; 0x1ff
 80014f8:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 80014fc:	f8b4 705c 	ldrh.w	r7, [r4, #92]	; 0x5c

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 8001500:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8001504:	b280      	uxth	r0, r0
 8001506:	b980      	cbnz	r0, 800152a <HAL_UART_Receive+0x8c>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001508:	2320      	movs	r3, #32
 800150a:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800150e:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001512:	b002      	add	sp, #8
 8001514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 8001518:	23ff      	movs	r3, #255	; 0xff
 800151a:	e7ed      	b.n	80014f8 <HAL_UART_Receive+0x5a>
 800151c:	2b00      	cmp	r3, #0
 800151e:	d1ed      	bne.n	80014fc <HAL_UART_Receive+0x5e>
 8001520:	6923      	ldr	r3, [r4, #16]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d0f8      	beq.n	8001518 <HAL_UART_Receive+0x7a>
 8001526:	237f      	movs	r3, #127	; 0x7f
 8001528:	e7e6      	b.n	80014f8 <HAL_UART_Receive+0x5a>
      huart->RxXferCount--;
 800152a:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800152e:	9600      	str	r6, [sp, #0]
      huart->RxXferCount--;
 8001530:	3a01      	subs	r2, #1
 8001532:	b292      	uxth	r2, r2
 8001534:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001538:	4643      	mov	r3, r8
 800153a:	2200      	movs	r2, #0
 800153c:	2120      	movs	r1, #32
 800153e:	4620      	mov	r0, r4
 8001540:	f7ff fece 	bl	80012e0 <UART_WaitOnFlagUntilTimeout>
 8001544:	b9a0      	cbnz	r0, 8001570 <HAL_UART_Receive+0xd2>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001546:	68a2      	ldr	r2, [r4, #8]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8001548:	6823      	ldr	r3, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800154a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800154e:	d106      	bne.n	800155e <HAL_UART_Receive+0xc0>
 8001550:	6922      	ldr	r2, [r4, #16]
 8001552:	b922      	cbnz	r2, 800155e <HAL_UART_Receive+0xc0>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8001554:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001556:	403b      	ands	r3, r7
 8001558:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2U;
 800155c:	e7d0      	b.n	8001500 <HAL_UART_Receive+0x62>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800155e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001560:	403b      	ands	r3, r7
 8001562:	f805 3b01 	strb.w	r3, [r5], #1
 8001566:	e7cb      	b.n	8001500 <HAL_UART_Receive+0x62>
      return  HAL_ERROR;
 8001568:	2001      	movs	r0, #1
 800156a:	e7d2      	b.n	8001512 <HAL_UART_Receive+0x74>
    return HAL_BUSY;
 800156c:	2002      	movs	r0, #2
 800156e:	e7d0      	b.n	8001512 <HAL_UART_Receive+0x74>
        return HAL_TIMEOUT;
 8001570:	2003      	movs	r0, #3
 8001572:	e7ce      	b.n	8001512 <HAL_UART_Receive+0x74>

08001574 <Reset_Handler>:
 8001574:	2100      	movs	r1, #0
 8001576:	e003      	b.n	8001580 <LoopCopyDataInit>

08001578 <CopyDataInit>:
 8001578:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <LoopForever+0x2>)
 800157a:	585b      	ldr	r3, [r3, r1]
 800157c:	5043      	str	r3, [r0, r1]
 800157e:	3104      	adds	r1, #4

08001580 <LoopCopyDataInit>:
 8001580:	480a      	ldr	r0, [pc, #40]	; (80015ac <LoopForever+0x6>)
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <LoopForever+0xa>)
 8001584:	1842      	adds	r2, r0, r1
 8001586:	429a      	cmp	r2, r3
 8001588:	d3f6      	bcc.n	8001578 <CopyDataInit>
 800158a:	4a0a      	ldr	r2, [pc, #40]	; (80015b4 <LoopForever+0xe>)
 800158c:	e002      	b.n	8001594 <LoopFillZerobss>

0800158e <FillZerobss>:
 800158e:	2300      	movs	r3, #0
 8001590:	6013      	str	r3, [r2, #0]
 8001592:	3204      	adds	r2, #4

08001594 <LoopFillZerobss>:
 8001594:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <LoopForever+0x12>)
 8001596:	429a      	cmp	r2, r3
 8001598:	d3f9      	bcc.n	800158e <FillZerobss>
 800159a:	f3af 8000 	nop.w
 800159e:	f7fe fe37 	bl	8000210 <__libc_init_array>
 80015a2:	f7fe ffad 	bl	8000500 <main>

080015a6 <LoopForever>:
 80015a6:	e7fe      	b.n	80015a6 <LoopForever>
 80015a8:	08001654 	.word	0x08001654
 80015ac:	20000000 	.word	0x20000000
 80015b0:	20000000 	.word	0x20000000
 80015b4:	20000000 	.word	0x20000000
 80015b8:	20000198 	.word	0x20000198

080015bc <BusFault_Handler>:
 80015bc:	e7fe      	b.n	80015bc <BusFault_Handler>
 80015be:	0000      	movs	r0, r0

080015c0 <_init>:
 80015c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015c2:	bf00      	nop
 80015c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015c6:	bc08      	pop	{r3}
 80015c8:	469e      	mov	lr, r3
 80015ca:	4770      	bx	lr

080015cc <_fini>:
 80015cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015ce:	bf00      	nop
 80015d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015d2:	bc08      	pop	{r3}
 80015d4:	469e      	mov	lr, r3
 80015d6:	4770      	bx	lr
