{
    "assign/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 83.5,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 94,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "assign/assign_int_wide/k6_N10_40nm": {
        "test_name": "assign/assign_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.6,
        "exec_time(ms)": 10.5,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 94,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "assign/assign_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 80.2,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 94,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "assign/assign_int_wide/no_arch": {
        "test_name": "assign/assign_int_wide/no_arch",
        "architecture": "n/a",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 94,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "assign/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 46,
        "exec_time(ms)": 103,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "assign/assign_ultra_wide/k6_N10_40nm": {
        "test_name": "assign/assign_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 35.3,
        "simulation_time(ms)": 11.8,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "assign/assign_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 45,
        "exec_time(ms)": 106,
        "simulation_time(ms)": 11.8,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "assign/assign_ultra_wide/no_arch": {
        "test_name": "assign/assign_ultra_wide/no_arch",
        "architecture": "n/a",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 25,
        "exec_time(ms)": 29.1,
        "simulation_time(ms)": 11.1,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "assign/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36,
        "exec_time(ms)": 85.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "assign/assign_wide/k6_N10_40nm": {
        "test_name": "assign/assign_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 10.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "assign/assign_wide/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 81.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "assign/assign_wide/no_arch": {
        "test_name": "assign/assign_wide/no_arch",
        "architecture": "n/a",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "assign/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36,
        "exec_time(ms)": 64.2,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "assign/assign_wire/k6_N10_40nm": {
        "test_name": "assign/assign_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 10.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "assign/assign_wire/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 74.7,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "assign/assign_wire/no_arch": {
        "test_name": "assign/assign_wire/no_arch",
        "architecture": "n/a",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    }
}
