Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 08:51:46 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_90/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                 1055        0.010        0.000                      0                 1055        1.977        0.000                       0                  1056  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.252}        4.504           222.025         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.001        0.000                      0                 1055        0.010        0.000                      0                 1055        1.977        0.000                       0                  1056  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 demux/sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.252ns period=4.504ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.252ns period=4.504ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.504ns  (vclock rise@4.504ns - vclock rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.998ns (44.718%)  route 2.470ns (55.282%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 6.243 - 4.504 ) 
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.171ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.155ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1055, routed)        1.227     2.188    demux/CLK
    SLICE_X123Y489       FDSE                                         r  demux/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y489       FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.264 r  demux/sel_reg[4]/Q
                         net (fo=36, routed)          0.298     2.562    demux/sel[4]
    SLICE_X124Y489       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.182     2.744 r  demux/sel_reg[8]_i_6/O[7]
                         net (fo=37, routed)          0.219     2.963    p_1_in[8]
    SLICE_X124Y483       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     3.031 r  sel[8]_i_219/O
                         net (fo=2, routed)           0.152     3.183    sel[8]_i_219_n_0
    SLICE_X125Y484       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.271 r  sel[8]_i_226/O
                         net (fo=1, routed)           0.022     3.293    demux/S[1]
    SLICE_X125Y484       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.452 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.478    demux/sel_reg[8]_i_191_n_0
    SLICE_X125Y485       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.555 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.235     3.790    demux_n_10
    SLICE_X124Y486       LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.167     3.957 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.207     4.164    sel[8]_i_136_n_0
    SLICE_X124Y486       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.214 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.008     4.222    demux/sel[8]_i_64_0[5]
    SLICE_X124Y486       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.337 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.363    demux/sel_reg[8]_i_81_n_0
    SLICE_X124Y487       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.419 r  demux/sel_reg[8]_i_77/O[0]
                         net (fo=2, routed)           0.232     4.651    demux_n_99
    SLICE_X123Y486       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     4.717 r  sel[8]_i_33/O
                         net (fo=2, routed)           0.159     4.876    sel[8]_i_33_n_0
    SLICE_X123Y486       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     5.000 r  sel[8]_i_41/O
                         net (fo=1, routed)           0.014     5.014    demux/sel[8]_i_28_0[4]
    SLICE_X123Y486       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.170 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.196    demux/sel_reg[8]_i_20_n_0
    SLICE_X123Y487       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.252 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.324     5.576    demux/O[0]
    SLICE_X123Y488       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.782 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.170     5.952    demux_n_106
    SLICE_X122Y487       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.988 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     5.998    demux/sel_reg[6]_0[6]
    SLICE_X122Y487       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.113 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.139    demux/sel_reg[8]_i_4_n_0
    SLICE_X122Y488       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.215 r  demux/sel_reg[8]_i_3/O[1]
                         net (fo=9, routed)           0.257     6.472    demux/sel_reg[8]_i_3_n_14
    SLICE_X123Y489       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     6.597 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.059     6.656    demux/sel20_in[2]
    SLICE_X123Y489       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.504     4.504 r  
    AR14                                              0.000     4.504 r  clk (IN)
                         net (fo=0)                   0.000     4.504    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.863 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.863    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.863 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.150    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.174 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1055, routed)        1.069     6.243    demux/CLK
    SLICE_X123Y489       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.424     6.668    
                         clock uncertainty           -0.035     6.632    
    SLICE_X123Y489       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.657    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  0.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[57].z_reg[57][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.252ns period=4.504ns})
  Destination:            genblk1[57].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.252ns period=4.504ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.058ns (35.802%)  route 0.104ns (64.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.078ns (routing 0.155ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.171ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1055, routed)        1.078     1.748    demux/CLK
    SLICE_X131Y482       FDRE                                         r  demux/genblk1[57].z_reg[57][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y482       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.806 r  demux/genblk1[57].z_reg[57][0]/Q
                         net (fo=1, routed)           0.104     1.910    genblk1[57].reg_in/D[0]
    SLICE_X130Y481       FDRE                                         r  genblk1[57].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1055, routed)        1.237     2.198    genblk1[57].reg_in/CLK
    SLICE_X130Y481       FDRE                                         r  genblk1[57].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.360     1.839    
    SLICE_X130Y481       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.901    genblk1[57].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.252 }
Period(ns):         4.504
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.504       3.214      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.252       1.977      SLICE_X121Y480  demux/genblk1[144].z_reg[144][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.252       1.977      SLICE_X128Y484  demux/genblk1[144].z_reg[144][1]/C



