# This is a makefile for a project called "example"

# Variables
CC = gcc # Compiler used
CFLAGS = -Wall -g # Flags to be passed to the compiler
SRC = main.c helper.c # Source files used
OBJ = main.o helper.o # Object files to be created

# Rules
all: test # Default rule to be executed if no target is specified

test: $(OBJ) # Target rule, depends on object files
	$(CC) $(CFLAGS) -o test $(OBJ) # Compilation command

main.o: main.c # Rule for creating main.o
	$(CC) $(CFLAGS) -c main.c # Compilation command for main.c

helper.o: helper.c # Rule for creating helper.o
	$(CC) $(CFLAGS) -c helper.c # Compilation command for helper.c

clean: # Clean rule
	rm -f $(OBJ) test # Command to remove object files and executable