// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "05/05/2025 04:59:59"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module VGADriver (
	\con4_matrix[5][6][0] ,
	\con4_matrix[5][6][1] ,
	\con4_matrix[5][5][0] ,
	\con4_matrix[5][5][1] ,
	\con4_matrix[5][4][0] ,
	\con4_matrix[5][4][1] ,
	\con4_matrix[5][3][0] ,
	\con4_matrix[5][3][1] ,
	\con4_matrix[5][2][0] ,
	\con4_matrix[5][2][1] ,
	\con4_matrix[5][1][0] ,
	\con4_matrix[5][1][1] ,
	\con4_matrix[5][0][0] ,
	\con4_matrix[5][0][1] ,
	\con4_matrix[4][6][0] ,
	\con4_matrix[4][6][1] ,
	\con4_matrix[4][5][0] ,
	\con4_matrix[4][5][1] ,
	\con4_matrix[4][4][0] ,
	\con4_matrix[4][4][1] ,
	\con4_matrix[4][3][0] ,
	\con4_matrix[4][3][1] ,
	\con4_matrix[4][2][0] ,
	\con4_matrix[4][2][1] ,
	\con4_matrix[4][1][0] ,
	\con4_matrix[4][1][1] ,
	\con4_matrix[4][0][0] ,
	\con4_matrix[4][0][1] ,
	\con4_matrix[3][6][0] ,
	\con4_matrix[3][6][1] ,
	\con4_matrix[3][5][0] ,
	\con4_matrix[3][5][1] ,
	\con4_matrix[3][4][0] ,
	\con4_matrix[3][4][1] ,
	\con4_matrix[3][3][0] ,
	\con4_matrix[3][3][1] ,
	\con4_matrix[3][2][0] ,
	\con4_matrix[3][2][1] ,
	\con4_matrix[3][1][0] ,
	\con4_matrix[3][1][1] ,
	\con4_matrix[3][0][0] ,
	\con4_matrix[3][0][1] ,
	\con4_matrix[2][6][0] ,
	\con4_matrix[2][6][1] ,
	\con4_matrix[2][5][0] ,
	\con4_matrix[2][5][1] ,
	\con4_matrix[2][4][0] ,
	\con4_matrix[2][4][1] ,
	\con4_matrix[2][3][0] ,
	\con4_matrix[2][3][1] ,
	\con4_matrix[2][2][0] ,
	\con4_matrix[2][2][1] ,
	\con4_matrix[2][1][0] ,
	\con4_matrix[2][1][1] ,
	\con4_matrix[2][0][0] ,
	\con4_matrix[2][0][1] ,
	\con4_matrix[1][6][0] ,
	\con4_matrix[1][6][1] ,
	\con4_matrix[1][5][0] ,
	\con4_matrix[1][5][1] ,
	\con4_matrix[1][4][0] ,
	\con4_matrix[1][4][1] ,
	\con4_matrix[1][3][0] ,
	\con4_matrix[1][3][1] ,
	\con4_matrix[1][2][0] ,
	\con4_matrix[1][2][1] ,
	\con4_matrix[1][1][0] ,
	\con4_matrix[1][1][1] ,
	\con4_matrix[1][0][0] ,
	\con4_matrix[1][0][1] ,
	\con4_matrix[0][6][0] ,
	\con4_matrix[0][6][1] ,
	\con4_matrix[0][5][0] ,
	\con4_matrix[0][5][1] ,
	\con4_matrix[0][4][0] ,
	\con4_matrix[0][4][1] ,
	\con4_matrix[0][3][0] ,
	\con4_matrix[0][3][1] ,
	\con4_matrix[0][2][0] ,
	\con4_matrix[0][2][1] ,
	\con4_matrix[0][1][0] ,
	\con4_matrix[0][1][1] ,
	\con4_matrix[0][0][0] ,
	\con4_matrix[0][0][1] ,
	clk,
	rst,
	vga_hs,
	vga_vs,
	vga_blk,
	vga_sync,
	red,
	green,
	blue,
	clk_25);
input 	\con4_matrix[5][6][0] ;
input 	\con4_matrix[5][6][1] ;
input 	\con4_matrix[5][5][0] ;
input 	\con4_matrix[5][5][1] ;
input 	\con4_matrix[5][4][0] ;
input 	\con4_matrix[5][4][1] ;
input 	\con4_matrix[5][3][0] ;
input 	\con4_matrix[5][3][1] ;
input 	\con4_matrix[5][2][0] ;
input 	\con4_matrix[5][2][1] ;
input 	\con4_matrix[5][1][0] ;
input 	\con4_matrix[5][1][1] ;
input 	\con4_matrix[5][0][0] ;
input 	\con4_matrix[5][0][1] ;
input 	\con4_matrix[4][6][0] ;
input 	\con4_matrix[4][6][1] ;
input 	\con4_matrix[4][5][0] ;
input 	\con4_matrix[4][5][1] ;
input 	\con4_matrix[4][4][0] ;
input 	\con4_matrix[4][4][1] ;
input 	\con4_matrix[4][3][0] ;
input 	\con4_matrix[4][3][1] ;
input 	\con4_matrix[4][2][0] ;
input 	\con4_matrix[4][2][1] ;
input 	\con4_matrix[4][1][0] ;
input 	\con4_matrix[4][1][1] ;
input 	\con4_matrix[4][0][0] ;
input 	\con4_matrix[4][0][1] ;
input 	\con4_matrix[3][6][0] ;
input 	\con4_matrix[3][6][1] ;
input 	\con4_matrix[3][5][0] ;
input 	\con4_matrix[3][5][1] ;
input 	\con4_matrix[3][4][0] ;
input 	\con4_matrix[3][4][1] ;
input 	\con4_matrix[3][3][0] ;
input 	\con4_matrix[3][3][1] ;
input 	\con4_matrix[3][2][0] ;
input 	\con4_matrix[3][2][1] ;
input 	\con4_matrix[3][1][0] ;
input 	\con4_matrix[3][1][1] ;
input 	\con4_matrix[3][0][0] ;
input 	\con4_matrix[3][0][1] ;
input 	\con4_matrix[2][6][0] ;
input 	\con4_matrix[2][6][1] ;
input 	\con4_matrix[2][5][0] ;
input 	\con4_matrix[2][5][1] ;
input 	\con4_matrix[2][4][0] ;
input 	\con4_matrix[2][4][1] ;
input 	\con4_matrix[2][3][0] ;
input 	\con4_matrix[2][3][1] ;
input 	\con4_matrix[2][2][0] ;
input 	\con4_matrix[2][2][1] ;
input 	\con4_matrix[2][1][0] ;
input 	\con4_matrix[2][1][1] ;
input 	\con4_matrix[2][0][0] ;
input 	\con4_matrix[2][0][1] ;
input 	\con4_matrix[1][6][0] ;
input 	\con4_matrix[1][6][1] ;
input 	\con4_matrix[1][5][0] ;
input 	\con4_matrix[1][5][1] ;
input 	\con4_matrix[1][4][0] ;
input 	\con4_matrix[1][4][1] ;
input 	\con4_matrix[1][3][0] ;
input 	\con4_matrix[1][3][1] ;
input 	\con4_matrix[1][2][0] ;
input 	\con4_matrix[1][2][1] ;
input 	\con4_matrix[1][1][0] ;
input 	\con4_matrix[1][1][1] ;
input 	\con4_matrix[1][0][0] ;
input 	\con4_matrix[1][0][1] ;
input 	\con4_matrix[0][6][0] ;
input 	\con4_matrix[0][6][1] ;
input 	\con4_matrix[0][5][0] ;
input 	\con4_matrix[0][5][1] ;
input 	\con4_matrix[0][4][0] ;
input 	\con4_matrix[0][4][1] ;
input 	\con4_matrix[0][3][0] ;
input 	\con4_matrix[0][3][1] ;
input 	\con4_matrix[0][2][0] ;
input 	\con4_matrix[0][2][1] ;
input 	\con4_matrix[0][1][0] ;
input 	\con4_matrix[0][1][1] ;
input 	\con4_matrix[0][0][0] ;
input 	\con4_matrix[0][0][1] ;
input 	logic clk ;
input 	logic rst ;
output 	logic vga_hs ;
output 	logic vga_vs ;
output 	logic vga_blk ;
output 	logic vga_sync ;
output 	logic [7:0] red ;
output 	logic [7:0] green ;
output 	logic [7:0] blue ;
output 	logic clk_25 ;

// Design Ports Information
// con4_matrix[5][6][0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][6][1]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][5][0]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][5][1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][4][0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][4][1]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][3][0]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][3][1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][2][0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][2][1]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][1][0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][1][1]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][0][0]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[5][0][1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][6][0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][6][1]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][5][0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][5][1]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][4][0]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][4][1]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][3][0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][3][1]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][2][0]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][2][1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][1][0]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][1][1]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][0][0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[4][0][1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][6][0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][6][1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][5][0]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][5][1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][4][0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][4][1]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][3][0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][3][1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][2][0]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][2][1]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][1][0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][1][1]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][0][0]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[3][0][1]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][6][0]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][6][1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][5][0]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][5][1]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][4][0]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][4][1]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][3][0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][3][1]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][2][0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][2][1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][1][0]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][1][1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][0][0]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[2][0][1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][6][0]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][6][1]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][5][0]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][5][1]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][4][0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][4][1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][3][0]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][3][1]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][2][0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][2][1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][1][0]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][1][1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][0][0]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[1][0][1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][6][0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][6][1]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][5][0]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][5][1]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][4][0]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][4][1]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][3][0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][3][1]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][2][0]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][2][1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][1][0]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][1][1]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][0][0]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// con4_matrix[0][0][1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_hs	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vs	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blk	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_sync	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_25	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \con4_matrix[5][6][0]~input_o ;
wire \con4_matrix[5][6][1]~input_o ;
wire \con4_matrix[5][5][0]~input_o ;
wire \con4_matrix[5][5][1]~input_o ;
wire \con4_matrix[5][4][0]~input_o ;
wire \con4_matrix[5][4][1]~input_o ;
wire \con4_matrix[5][3][0]~input_o ;
wire \con4_matrix[5][3][1]~input_o ;
wire \con4_matrix[5][2][0]~input_o ;
wire \con4_matrix[5][2][1]~input_o ;
wire \con4_matrix[5][1][0]~input_o ;
wire \con4_matrix[5][1][1]~input_o ;
wire \con4_matrix[5][0][0]~input_o ;
wire \con4_matrix[5][0][1]~input_o ;
wire \con4_matrix[4][6][0]~input_o ;
wire \con4_matrix[4][6][1]~input_o ;
wire \con4_matrix[4][5][0]~input_o ;
wire \con4_matrix[4][5][1]~input_o ;
wire \con4_matrix[4][4][0]~input_o ;
wire \con4_matrix[4][4][1]~input_o ;
wire \con4_matrix[4][3][0]~input_o ;
wire \con4_matrix[4][3][1]~input_o ;
wire \con4_matrix[4][2][0]~input_o ;
wire \con4_matrix[4][2][1]~input_o ;
wire \con4_matrix[4][1][0]~input_o ;
wire \con4_matrix[4][1][1]~input_o ;
wire \con4_matrix[4][0][0]~input_o ;
wire \con4_matrix[4][0][1]~input_o ;
wire \con4_matrix[3][6][0]~input_o ;
wire \con4_matrix[3][6][1]~input_o ;
wire \con4_matrix[3][5][0]~input_o ;
wire \con4_matrix[3][5][1]~input_o ;
wire \con4_matrix[3][4][0]~input_o ;
wire \con4_matrix[3][4][1]~input_o ;
wire \con4_matrix[3][3][0]~input_o ;
wire \con4_matrix[3][3][1]~input_o ;
wire \con4_matrix[3][2][0]~input_o ;
wire \con4_matrix[3][2][1]~input_o ;
wire \con4_matrix[3][1][0]~input_o ;
wire \con4_matrix[3][1][1]~input_o ;
wire \con4_matrix[3][0][0]~input_o ;
wire \con4_matrix[3][0][1]~input_o ;
wire \con4_matrix[2][6][0]~input_o ;
wire \con4_matrix[2][6][1]~input_o ;
wire \con4_matrix[2][5][0]~input_o ;
wire \con4_matrix[2][5][1]~input_o ;
wire \con4_matrix[2][4][0]~input_o ;
wire \con4_matrix[2][4][1]~input_o ;
wire \con4_matrix[2][3][0]~input_o ;
wire \con4_matrix[2][3][1]~input_o ;
wire \con4_matrix[2][2][0]~input_o ;
wire \con4_matrix[2][2][1]~input_o ;
wire \con4_matrix[2][1][0]~input_o ;
wire \con4_matrix[2][1][1]~input_o ;
wire \con4_matrix[2][0][0]~input_o ;
wire \con4_matrix[2][0][1]~input_o ;
wire \con4_matrix[1][6][0]~input_o ;
wire \con4_matrix[1][6][1]~input_o ;
wire \con4_matrix[1][5][0]~input_o ;
wire \con4_matrix[1][5][1]~input_o ;
wire \con4_matrix[1][4][0]~input_o ;
wire \con4_matrix[1][4][1]~input_o ;
wire \con4_matrix[1][3][0]~input_o ;
wire \con4_matrix[1][3][1]~input_o ;
wire \con4_matrix[1][2][0]~input_o ;
wire \con4_matrix[1][2][1]~input_o ;
wire \con4_matrix[1][1][0]~input_o ;
wire \con4_matrix[1][1][1]~input_o ;
wire \con4_matrix[1][0][0]~input_o ;
wire \con4_matrix[1][0][1]~input_o ;
wire \con4_matrix[0][6][0]~input_o ;
wire \con4_matrix[0][6][1]~input_o ;
wire \con4_matrix[0][5][0]~input_o ;
wire \con4_matrix[0][5][1]~input_o ;
wire \con4_matrix[0][4][0]~input_o ;
wire \con4_matrix[0][4][1]~input_o ;
wire \con4_matrix[0][3][0]~input_o ;
wire \con4_matrix[0][3][1]~input_o ;
wire \con4_matrix[0][2][0]~input_o ;
wire \con4_matrix[0][2][1]~input_o ;
wire \con4_matrix[0][1][0]~input_o ;
wire \con4_matrix[0][1][1]~input_o ;
wire \con4_matrix[0][0][0]~input_o ;
wire \con4_matrix[0][0][1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \rst~input_o ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \gdriver|Add1~33_sumout ;
wire \gdriver|Add1~6 ;
wire \gdriver|Add1~1_sumout ;
wire \gdriver|Equal2~1_combout ;
wire \gdriver|Equal2~0_combout ;
wire \gdriver|Equal2~2_combout ;
wire \gdriver|Add1~34 ;
wire \gdriver|Add1~37_sumout ;
wire \gdriver|Add1~38 ;
wire \gdriver|Add1~29_sumout ;
wire \gdriver|Add1~30 ;
wire \gdriver|Add1~25_sumout ;
wire \gdriver|Add1~26 ;
wire \gdriver|Add1~13_sumout ;
wire \gdriver|Add1~14 ;
wire \gdriver|Add1~21_sumout ;
wire \gdriver|Add1~22 ;
wire \gdriver|Add1~17_sumout ;
wire \gdriver|Add1~18 ;
wire \gdriver|Add1~9_sumout ;
wire \gdriver|Add1~10 ;
wire \gdriver|Add1~5_sumout ;
wire \gdriver|vga_hsync~0_combout ;
wire \gdriver|Add0~37_sumout ;
wire \gdriver|Equal3~0_combout ;
wire \gdriver|Add0~10 ;
wire \gdriver|Add0~1_sumout ;
wire \gdriver|Equal3~1_combout ;
wire \gdriver|Add0~38 ;
wire \gdriver|Add0~33_sumout ;
wire \gdriver|Add0~34 ;
wire \gdriver|Add0~5_sumout ;
wire \gdriver|Add0~6 ;
wire \gdriver|Add0~29_sumout ;
wire \gdriver|Add0~30 ;
wire \gdriver|Add0~25_sumout ;
wire \gdriver|Add0~26 ;
wire \gdriver|Add0~21_sumout ;
wire \gdriver|Add0~22 ;
wire \gdriver|Add0~17_sumout ;
wire \gdriver|Add0~18 ;
wire \gdriver|Add0~13_sumout ;
wire \gdriver|Add0~14 ;
wire \gdriver|Add0~9_sumout ;
wire \gdriver|LessThan1~0_combout ;
wire \gdriver|vga_vsync~0_combout ;
wire \gdriver|vga_vsync~1_combout ;
wire \gdriver|vga_blk~0_combout ;
wire \gdriver|vga_blk~1_combout ;
wire \gdriver|vga_sync~combout ;
wire \drw|Add0~73_sumout ;
wire \gdriver|frame_start~1_combout ;
wire \gdriver|frame_start~0_combout ;
wire \gdriver|frame_start~combout ;
wire \drw|frame_start_d~feeder_combout ;
wire \drw|frame_start_d~q ;
wire \drw|always0~0_combout ;
wire \drw|pixel_count[0]~0_combout ;
wire \drw|Add0~74 ;
wire \drw|Add0~69_sumout ;
wire \drw|Add0~70 ;
wire \drw|Add0~65_sumout ;
wire \drw|Add0~66 ;
wire \drw|Add0~61_sumout ;
wire \drw|Add0~62 ;
wire \drw|Add0~57_sumout ;
wire \drw|Add0~58 ;
wire \drw|Add0~17_sumout ;
wire \drw|Add0~18 ;
wire \drw|Add0~29_sumout ;
wire \drw|Add0~30 ;
wire \drw|Add0~25_sumout ;
wire \drw|Add0~26 ;
wire \drw|Add0~21_sumout ;
wire \drw|Add0~22 ;
wire \drw|Add0~33_sumout ;
wire \drw|Add0~34 ;
wire \drw|Add0~41_sumout ;
wire \drw|Add0~42 ;
wire \drw|Add0~37_sumout ;
wire \drw|Add0~38 ;
wire \drw|Add0~13_sumout ;
wire \drw|Add0~14 ;
wire \drw|Add0~9_sumout ;
wire \drw|Add0~10 ;
wire \drw|Add0~5_sumout ;
wire \drw|Add0~6 ;
wire \drw|Add0~1_sumout ;
wire \drw|LessThan1~0_combout ;
wire \drw|LessThan1~1_combout ;
wire \drw|LessThan1~2_combout ;
wire \drw|Add0~2 ;
wire \drw|Add0~53_sumout ;
wire \drw|Add0~54 ;
wire \drw|Add0~49_sumout ;
wire \drw|Add0~50 ;
wire \drw|Add0~45_sumout ;
wire \drw|red~0_combout ;
wire \drw|red~1_combout ;
wire \drw|red[0]~feeder_combout ;
wire \drw|red[1]~feeder_combout ;
wire \drw|red[2]~feeder_combout ;
wire \drw|LessThan2~0_combout ;
wire \drw|LessThan2~1_combout ;
wire \drw|LessThan2~2_combout ;
wire \drw|LessThan0~1_combout ;
wire \drw|LessThan0~0_combout ;
wire \drw|LessThan0~2_combout ;
wire \drw|green~0_combout ;
wire \drw|green~1_combout ;
wire \drw|LessThan3~0_combout ;
wire \drw|LessThan3~1_combout ;
wire \drw|blue~0_combout ;
wire \drw|blue[0]~feeder_combout ;
wire \drw|blue[2]~feeder_combout ;
wire [0:0] \clk50to25_inst|clk50to25_inst|altera_pll_i|fboutclk_wire ;
wire [9:0] \gdriver|h_count ;
wire [2:0] \drw|blue ;
wire [9:0] \gdriver|v_count ;
wire [18:0] \drw|pixel_count ;
wire [2:0] \drw|red ;
wire [0:0] \clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire ;
wire [2:0] \drw|green ;

wire [7:0] \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \vga_hs~output (
	.i(\gdriver|vga_hsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hs),
	.obar());
// synopsys translate_off
defparam \vga_hs~output .bus_hold = "false";
defparam \vga_hs~output .open_drain_output = "false";
defparam \vga_hs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \vga_vs~output (
	.i(\gdriver|vga_vsync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vs),
	.obar());
// synopsys translate_off
defparam \vga_vs~output .bus_hold = "false";
defparam \vga_vs~output .open_drain_output = "false";
defparam \vga_vs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \vga_blk~output (
	.i(!\gdriver|vga_blk~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blk),
	.obar());
// synopsys translate_off
defparam \vga_blk~output .bus_hold = "false";
defparam \vga_blk~output .open_drain_output = "false";
defparam \vga_blk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \vga_sync~output (
	.i(!\gdriver|vga_sync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync),
	.obar());
// synopsys translate_off
defparam \vga_sync~output .bus_hold = "false";
defparam \vga_sync~output .open_drain_output = "false";
defparam \vga_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \red[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \red[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \red[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \red[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \red[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \red[5]~output (
	.i(\drw|red [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \red[6]~output (
	.i(\drw|red [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \red[7]~output (
	.i(\drw|red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \green[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \green[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \green[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \green[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \green[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \green[5]~output (
	.i(\drw|green [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \green[6]~output (
	.i(\drw|green [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \green[7]~output (
	.i(\drw|green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \blue[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \blue[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \blue[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \blue[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \blue[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \blue[5]~output (
	.i(\drw|blue [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \blue[6]~output (
	.i(\drw|blue [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \blue[7]~output (
	.i(\drw|blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \clk_25~output (
	.i(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_25),
	.obar());
// synopsys translate_off
defparam \clk_25~output .bus_hold = "false";
defparam \clk_25~output .open_drain_output = "false";
defparam \clk_25~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\clk50to25_inst|clk50to25_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\rst~input_o ),
	.pfden(gnd),
	.refclkin(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\clk50to25_inst|clk50to25_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "600 ps";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N0
cyclonev_lcell_comb \gdriver|Add1~33 (
// Equation(s):
// \gdriver|Add1~33_sumout  = SUM(( \gdriver|h_count [0] ) + ( VCC ) + ( !VCC ))
// \gdriver|Add1~34  = CARRY(( \gdriver|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add1~33_sumout ),
	.cout(\gdriver|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add1~33 .extended_lut = "off";
defparam \gdriver|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \gdriver|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N24
cyclonev_lcell_comb \gdriver|Add1~5 (
// Equation(s):
// \gdriver|Add1~5_sumout  = SUM(( \gdriver|h_count [8] ) + ( GND ) + ( \gdriver|Add1~10  ))
// \gdriver|Add1~6  = CARRY(( \gdriver|h_count [8] ) + ( GND ) + ( \gdriver|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add1~5_sumout ),
	.cout(\gdriver|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add1~5 .extended_lut = "off";
defparam \gdriver|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N27
cyclonev_lcell_comb \gdriver|Add1~1 (
// Equation(s):
// \gdriver|Add1~1_sumout  = SUM(( \gdriver|h_count [9] ) + ( GND ) + ( \gdriver|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add1~1 .extended_lut = "off";
defparam \gdriver|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N29
dffeas \gdriver|h_count[9] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|h_count[9] .is_wysiwyg = "true";
defparam \gdriver|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N48
cyclonev_lcell_comb \gdriver|Equal2~1 (
// Equation(s):
// \gdriver|Equal2~1_combout  = ( \gdriver|h_count [8] & ( (\gdriver|h_count [4] & (\gdriver|h_count [1] & \gdriver|h_count [9])) ) )

	.dataa(gnd),
	.datab(!\gdriver|h_count [4]),
	.datac(!\gdriver|h_count [1]),
	.datad(!\gdriver|h_count [9]),
	.datae(gnd),
	.dataf(!\gdriver|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|Equal2~1 .extended_lut = "off";
defparam \gdriver|Equal2~1 .lut_mask = 64'h0000000000030003;
defparam \gdriver|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N51
cyclonev_lcell_comb \gdriver|Equal2~0 (
// Equation(s):
// \gdriver|Equal2~0_combout  = (!\gdriver|h_count [6] & (!\gdriver|h_count [5] & !\gdriver|h_count [7]))

	.dataa(!\gdriver|h_count [6]),
	.datab(gnd),
	.datac(!\gdriver|h_count [5]),
	.datad(!\gdriver|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|Equal2~0 .extended_lut = "off";
defparam \gdriver|Equal2~0 .lut_mask = 64'hA000A000A000A000;
defparam \gdriver|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N42
cyclonev_lcell_comb \gdriver|Equal2~2 (
// Equation(s):
// \gdriver|Equal2~2_combout  = ( \gdriver|Equal2~0_combout  & ( (\gdriver|h_count [0] & (\gdriver|h_count [3] & (\gdriver|Equal2~1_combout  & \gdriver|h_count [2]))) ) )

	.dataa(!\gdriver|h_count [0]),
	.datab(!\gdriver|h_count [3]),
	.datac(!\gdriver|Equal2~1_combout ),
	.datad(!\gdriver|h_count [2]),
	.datae(gnd),
	.dataf(!\gdriver|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|Equal2~2 .extended_lut = "off";
defparam \gdriver|Equal2~2 .lut_mask = 64'h0000000000010001;
defparam \gdriver|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N2
dffeas \gdriver|h_count[0] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|h_count[0] .is_wysiwyg = "true";
defparam \gdriver|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N3
cyclonev_lcell_comb \gdriver|Add1~37 (
// Equation(s):
// \gdriver|Add1~37_sumout  = SUM(( \gdriver|h_count [1] ) + ( GND ) + ( \gdriver|Add1~34  ))
// \gdriver|Add1~38  = CARRY(( \gdriver|h_count [1] ) + ( GND ) + ( \gdriver|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add1~37_sumout ),
	.cout(\gdriver|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add1~37 .extended_lut = "off";
defparam \gdriver|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N5
dffeas \gdriver|h_count[1] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|h_count[1] .is_wysiwyg = "true";
defparam \gdriver|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N6
cyclonev_lcell_comb \gdriver|Add1~29 (
// Equation(s):
// \gdriver|Add1~29_sumout  = SUM(( \gdriver|h_count [2] ) + ( GND ) + ( \gdriver|Add1~38  ))
// \gdriver|Add1~30  = CARRY(( \gdriver|h_count [2] ) + ( GND ) + ( \gdriver|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add1~29_sumout ),
	.cout(\gdriver|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add1~29 .extended_lut = "off";
defparam \gdriver|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N7
dffeas \gdriver|h_count[2] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|h_count[2] .is_wysiwyg = "true";
defparam \gdriver|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N9
cyclonev_lcell_comb \gdriver|Add1~25 (
// Equation(s):
// \gdriver|Add1~25_sumout  = SUM(( \gdriver|h_count [3] ) + ( GND ) + ( \gdriver|Add1~30  ))
// \gdriver|Add1~26  = CARRY(( \gdriver|h_count [3] ) + ( GND ) + ( \gdriver|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add1~25_sumout ),
	.cout(\gdriver|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add1~25 .extended_lut = "off";
defparam \gdriver|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N11
dffeas \gdriver|h_count[3] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|h_count[3] .is_wysiwyg = "true";
defparam \gdriver|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N12
cyclonev_lcell_comb \gdriver|Add1~13 (
// Equation(s):
// \gdriver|Add1~13_sumout  = SUM(( \gdriver|h_count [4] ) + ( GND ) + ( \gdriver|Add1~26  ))
// \gdriver|Add1~14  = CARRY(( \gdriver|h_count [4] ) + ( GND ) + ( \gdriver|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add1~13_sumout ),
	.cout(\gdriver|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add1~13 .extended_lut = "off";
defparam \gdriver|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N14
dffeas \gdriver|h_count[4] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|h_count[4] .is_wysiwyg = "true";
defparam \gdriver|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N15
cyclonev_lcell_comb \gdriver|Add1~21 (
// Equation(s):
// \gdriver|Add1~21_sumout  = SUM(( \gdriver|h_count [5] ) + ( GND ) + ( \gdriver|Add1~14  ))
// \gdriver|Add1~22  = CARRY(( \gdriver|h_count [5] ) + ( GND ) + ( \gdriver|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add1~21_sumout ),
	.cout(\gdriver|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add1~21 .extended_lut = "off";
defparam \gdriver|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N17
dffeas \gdriver|h_count[5] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|h_count[5] .is_wysiwyg = "true";
defparam \gdriver|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N18
cyclonev_lcell_comb \gdriver|Add1~17 (
// Equation(s):
// \gdriver|Add1~17_sumout  = SUM(( \gdriver|h_count [6] ) + ( GND ) + ( \gdriver|Add1~22  ))
// \gdriver|Add1~18  = CARRY(( \gdriver|h_count [6] ) + ( GND ) + ( \gdriver|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add1~17_sumout ),
	.cout(\gdriver|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add1~17 .extended_lut = "off";
defparam \gdriver|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N20
dffeas \gdriver|h_count[6] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|h_count[6] .is_wysiwyg = "true";
defparam \gdriver|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N21
cyclonev_lcell_comb \gdriver|Add1~9 (
// Equation(s):
// \gdriver|Add1~9_sumout  = SUM(( \gdriver|h_count [7] ) + ( GND ) + ( \gdriver|Add1~18  ))
// \gdriver|Add1~10  = CARRY(( \gdriver|h_count [7] ) + ( GND ) + ( \gdriver|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add1~9_sumout ),
	.cout(\gdriver|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add1~9 .extended_lut = "off";
defparam \gdriver|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N23
dffeas \gdriver|h_count[7] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|h_count[7] .is_wysiwyg = "true";
defparam \gdriver|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N26
dffeas \gdriver|h_count[8] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|h_count[8] .is_wysiwyg = "true";
defparam \gdriver|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N30
cyclonev_lcell_comb \gdriver|vga_hsync~0 (
// Equation(s):
// \gdriver|vga_hsync~0_combout  = ( \gdriver|h_count [9] & ( \gdriver|h_count [6] & ( ((!\gdriver|h_count [7]) # ((\gdriver|h_count [4] & \gdriver|h_count [5]))) # (\gdriver|h_count [8]) ) ) ) # ( !\gdriver|h_count [9] & ( \gdriver|h_count [6] ) ) # ( 
// \gdriver|h_count [9] & ( !\gdriver|h_count [6] & ( ((!\gdriver|h_count [7]) # ((!\gdriver|h_count [4] & !\gdriver|h_count [5]))) # (\gdriver|h_count [8]) ) ) ) # ( !\gdriver|h_count [9] & ( !\gdriver|h_count [6] ) )

	.dataa(!\gdriver|h_count [8]),
	.datab(!\gdriver|h_count [4]),
	.datac(!\gdriver|h_count [7]),
	.datad(!\gdriver|h_count [5]),
	.datae(!\gdriver|h_count [9]),
	.dataf(!\gdriver|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|vga_hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|vga_hsync~0 .extended_lut = "off";
defparam \gdriver|vga_hsync~0 .lut_mask = 64'hFFFFFDF5FFFFF5F7;
defparam \gdriver|vga_hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N0
cyclonev_lcell_comb \gdriver|Add0~37 (
// Equation(s):
// \gdriver|Add0~37_sumout  = SUM(( \gdriver|v_count [0] ) + ( VCC ) + ( !VCC ))
// \gdriver|Add0~38  = CARRY(( \gdriver|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add0~37_sumout ),
	.cout(\gdriver|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add0~37 .extended_lut = "off";
defparam \gdriver|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \gdriver|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N30
cyclonev_lcell_comb \gdriver|Equal3~0 (
// Equation(s):
// \gdriver|Equal3~0_combout  = ( !\gdriver|v_count [4] & ( (!\gdriver|v_count [8] & (!\gdriver|v_count [5] & (!\gdriver|v_count [6] & !\gdriver|v_count [7]))) ) )

	.dataa(!\gdriver|v_count [8]),
	.datab(!\gdriver|v_count [5]),
	.datac(!\gdriver|v_count [6]),
	.datad(!\gdriver|v_count [7]),
	.datae(gnd),
	.dataf(!\gdriver|v_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|Equal3~0 .extended_lut = "off";
defparam \gdriver|Equal3~0 .lut_mask = 64'h8000800000000000;
defparam \gdriver|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N24
cyclonev_lcell_comb \gdriver|Add0~9 (
// Equation(s):
// \gdriver|Add0~9_sumout  = SUM(( \gdriver|v_count [8] ) + ( GND ) + ( \gdriver|Add0~14  ))
// \gdriver|Add0~10  = CARRY(( \gdriver|v_count [8] ) + ( GND ) + ( \gdriver|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add0~9_sumout ),
	.cout(\gdriver|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add0~9 .extended_lut = "off";
defparam \gdriver|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N27
cyclonev_lcell_comb \gdriver|Add0~1 (
// Equation(s):
// \gdriver|Add0~1_sumout  = SUM(( \gdriver|v_count [9] ) + ( GND ) + ( \gdriver|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add0~1 .extended_lut = "off";
defparam \gdriver|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N28
dffeas \gdriver|v_count[9] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal3~1_combout ),
	.sload(gnd),
	.ena(\gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|v_count[9] .is_wysiwyg = "true";
defparam \gdriver|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N48
cyclonev_lcell_comb \gdriver|Equal3~1 (
// Equation(s):
// \gdriver|Equal3~1_combout  = ( !\gdriver|v_count [0] & ( \gdriver|v_count [9] & ( (\gdriver|v_count [2] & (\gdriver|Equal3~0_combout  & (!\gdriver|v_count [1] & \gdriver|v_count [3]))) ) ) )

	.dataa(!\gdriver|v_count [2]),
	.datab(!\gdriver|Equal3~0_combout ),
	.datac(!\gdriver|v_count [1]),
	.datad(!\gdriver|v_count [3]),
	.datae(!\gdriver|v_count [0]),
	.dataf(!\gdriver|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|Equal3~1 .extended_lut = "off";
defparam \gdriver|Equal3~1 .lut_mask = 64'h0000000000100000;
defparam \gdriver|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N2
dffeas \gdriver|v_count[0] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal3~1_combout ),
	.sload(gnd),
	.ena(\gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|v_count[0] .is_wysiwyg = "true";
defparam \gdriver|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N3
cyclonev_lcell_comb \gdriver|Add0~33 (
// Equation(s):
// \gdriver|Add0~33_sumout  = SUM(( \gdriver|v_count [1] ) + ( GND ) + ( \gdriver|Add0~38  ))
// \gdriver|Add0~34  = CARRY(( \gdriver|v_count [1] ) + ( GND ) + ( \gdriver|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add0~33_sumout ),
	.cout(\gdriver|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add0~33 .extended_lut = "off";
defparam \gdriver|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N5
dffeas \gdriver|v_count[1] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal3~1_combout ),
	.sload(gnd),
	.ena(\gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|v_count[1] .is_wysiwyg = "true";
defparam \gdriver|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N6
cyclonev_lcell_comb \gdriver|Add0~5 (
// Equation(s):
// \gdriver|Add0~5_sumout  = SUM(( \gdriver|v_count [2] ) + ( GND ) + ( \gdriver|Add0~34  ))
// \gdriver|Add0~6  = CARRY(( \gdriver|v_count [2] ) + ( GND ) + ( \gdriver|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add0~5_sumout ),
	.cout(\gdriver|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add0~5 .extended_lut = "off";
defparam \gdriver|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N7
dffeas \gdriver|v_count[2] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal3~1_combout ),
	.sload(gnd),
	.ena(\gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|v_count[2] .is_wysiwyg = "true";
defparam \gdriver|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N9
cyclonev_lcell_comb \gdriver|Add0~29 (
// Equation(s):
// \gdriver|Add0~29_sumout  = SUM(( \gdriver|v_count [3] ) + ( GND ) + ( \gdriver|Add0~6  ))
// \gdriver|Add0~30  = CARRY(( \gdriver|v_count [3] ) + ( GND ) + ( \gdriver|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add0~29_sumout ),
	.cout(\gdriver|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add0~29 .extended_lut = "off";
defparam \gdriver|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N11
dffeas \gdriver|v_count[3] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal3~1_combout ),
	.sload(gnd),
	.ena(\gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|v_count[3] .is_wysiwyg = "true";
defparam \gdriver|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N12
cyclonev_lcell_comb \gdriver|Add0~25 (
// Equation(s):
// \gdriver|Add0~25_sumout  = SUM(( \gdriver|v_count [4] ) + ( GND ) + ( \gdriver|Add0~30  ))
// \gdriver|Add0~26  = CARRY(( \gdriver|v_count [4] ) + ( GND ) + ( \gdriver|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add0~25_sumout ),
	.cout(\gdriver|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add0~25 .extended_lut = "off";
defparam \gdriver|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N14
dffeas \gdriver|v_count[4] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal3~1_combout ),
	.sload(gnd),
	.ena(\gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|v_count[4] .is_wysiwyg = "true";
defparam \gdriver|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N15
cyclonev_lcell_comb \gdriver|Add0~21 (
// Equation(s):
// \gdriver|Add0~21_sumout  = SUM(( \gdriver|v_count [5] ) + ( GND ) + ( \gdriver|Add0~26  ))
// \gdriver|Add0~22  = CARRY(( \gdriver|v_count [5] ) + ( GND ) + ( \gdriver|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add0~21_sumout ),
	.cout(\gdriver|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add0~21 .extended_lut = "off";
defparam \gdriver|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N17
dffeas \gdriver|v_count[5] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal3~1_combout ),
	.sload(gnd),
	.ena(\gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|v_count[5] .is_wysiwyg = "true";
defparam \gdriver|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N18
cyclonev_lcell_comb \gdriver|Add0~17 (
// Equation(s):
// \gdriver|Add0~17_sumout  = SUM(( \gdriver|v_count [6] ) + ( GND ) + ( \gdriver|Add0~22  ))
// \gdriver|Add0~18  = CARRY(( \gdriver|v_count [6] ) + ( GND ) + ( \gdriver|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add0~17_sumout ),
	.cout(\gdriver|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add0~17 .extended_lut = "off";
defparam \gdriver|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N20
dffeas \gdriver|v_count[6] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal3~1_combout ),
	.sload(gnd),
	.ena(\gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|v_count[6] .is_wysiwyg = "true";
defparam \gdriver|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N21
cyclonev_lcell_comb \gdriver|Add0~13 (
// Equation(s):
// \gdriver|Add0~13_sumout  = SUM(( \gdriver|v_count [7] ) + ( GND ) + ( \gdriver|Add0~18  ))
// \gdriver|Add0~14  = CARRY(( \gdriver|v_count [7] ) + ( GND ) + ( \gdriver|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gdriver|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gdriver|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gdriver|Add0~13_sumout ),
	.cout(\gdriver|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \gdriver|Add0~13 .extended_lut = "off";
defparam \gdriver|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \gdriver|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N23
dffeas \gdriver|v_count[7] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal3~1_combout ),
	.sload(gnd),
	.ena(\gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|v_count[7] .is_wysiwyg = "true";
defparam \gdriver|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N26
dffeas \gdriver|v_count[8] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\gdriver|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gdriver|Equal3~1_combout ),
	.sload(gnd),
	.ena(\gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gdriver|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \gdriver|v_count[8] .is_wysiwyg = "true";
defparam \gdriver|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N33
cyclonev_lcell_comb \gdriver|LessThan1~0 (
// Equation(s):
// \gdriver|LessThan1~0_combout  = ( \gdriver|v_count [6] & ( (\gdriver|v_count [8] & (\gdriver|v_count [5] & \gdriver|v_count [7])) ) )

	.dataa(!\gdriver|v_count [8]),
	.datab(!\gdriver|v_count [5]),
	.datac(gnd),
	.datad(!\gdriver|v_count [7]),
	.datae(gnd),
	.dataf(!\gdriver|v_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|LessThan1~0 .extended_lut = "off";
defparam \gdriver|LessThan1~0 .lut_mask = 64'h0000000000110011;
defparam \gdriver|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N39
cyclonev_lcell_comb \gdriver|vga_vsync~0 (
// Equation(s):
// \gdriver|vga_vsync~0_combout  = ( !\gdriver|v_count [4] & ( (\gdriver|v_count [3] & \gdriver|v_count [1]) ) )

	.dataa(gnd),
	.datab(!\gdriver|v_count [3]),
	.datac(gnd),
	.datad(!\gdriver|v_count [1]),
	.datae(gnd),
	.dataf(!\gdriver|v_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|vga_vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|vga_vsync~0 .extended_lut = "off";
defparam \gdriver|vga_vsync~0 .lut_mask = 64'h0033003300000000;
defparam \gdriver|vga_vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N42
cyclonev_lcell_comb \gdriver|vga_vsync~1 (
// Equation(s):
// \gdriver|vga_vsync~1_combout  = ( \gdriver|v_count [9] ) # ( !\gdriver|v_count [9] & ( (!\gdriver|LessThan1~0_combout ) # ((!\gdriver|vga_vsync~0_combout ) # (\gdriver|v_count [2])) ) )

	.dataa(gnd),
	.datab(!\gdriver|LessThan1~0_combout ),
	.datac(!\gdriver|vga_vsync~0_combout ),
	.datad(!\gdriver|v_count [2]),
	.datae(gnd),
	.dataf(!\gdriver|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|vga_vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|vga_vsync~1 .extended_lut = "off";
defparam \gdriver|vga_vsync~1 .lut_mask = 64'hFCFFFCFFFFFFFFFF;
defparam \gdriver|vga_vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N36
cyclonev_lcell_comb \gdriver|vga_blk~0 (
// Equation(s):
// \gdriver|vga_blk~0_combout  = ( \gdriver|h_count [8] & ( (!\gdriver|v_count [9] & !\gdriver|h_count [9]) ) ) # ( !\gdriver|h_count [8] & ( (!\gdriver|v_count [9] & ((!\gdriver|h_count [9]) # (!\gdriver|h_count [7]))) ) )

	.dataa(!\gdriver|v_count [9]),
	.datab(gnd),
	.datac(!\gdriver|h_count [9]),
	.datad(!\gdriver|h_count [7]),
	.datae(gnd),
	.dataf(!\gdriver|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|vga_blk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|vga_blk~0 .extended_lut = "off";
defparam \gdriver|vga_blk~0 .lut_mask = 64'hAAA0AAA0A0A0A0A0;
defparam \gdriver|vga_blk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N45
cyclonev_lcell_comb \gdriver|vga_blk~1 (
// Equation(s):
// \gdriver|vga_blk~1_combout  = (!\gdriver|vga_blk~0_combout ) # (\gdriver|LessThan1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gdriver|LessThan1~0_combout ),
	.datad(!\gdriver|vga_blk~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|vga_blk~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|vga_blk~1 .extended_lut = "off";
defparam \gdriver|vga_blk~1 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \gdriver|vga_blk~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N39
cyclonev_lcell_comb \gdriver|vga_sync (
// Equation(s):
// \gdriver|vga_sync~combout  = ( \gdriver|vga_hsync~0_combout  & ( (!\gdriver|v_count [9] & (\gdriver|vga_vsync~0_combout  & (\gdriver|LessThan1~0_combout  & !\gdriver|v_count [2]))) ) ) # ( !\gdriver|vga_hsync~0_combout  )

	.dataa(!\gdriver|v_count [9]),
	.datab(!\gdriver|vga_vsync~0_combout ),
	.datac(!\gdriver|LessThan1~0_combout ),
	.datad(!\gdriver|v_count [2]),
	.datae(gnd),
	.dataf(!\gdriver|vga_hsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|vga_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|vga_sync .extended_lut = "off";
defparam \gdriver|vga_sync .lut_mask = 64'hFFFFFFFF02000200;
defparam \gdriver|vga_sync .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N0
cyclonev_lcell_comb \drw|Add0~73 (
// Equation(s):
// \drw|Add0~73_sumout  = SUM(( \drw|pixel_count [0] ) + ( VCC ) + ( !VCC ))
// \drw|Add0~74  = CARRY(( \drw|pixel_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drw|pixel_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~73_sumout ),
	.cout(\drw|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~73 .extended_lut = "off";
defparam \drw|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \drw|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N36
cyclonev_lcell_comb \gdriver|frame_start~1 (
// Equation(s):
// \gdriver|frame_start~1_combout  = ( !\gdriver|v_count [9] & ( (!\gdriver|v_count [3] & (!\gdriver|v_count [2] & !\gdriver|h_count [2])) ) )

	.dataa(gnd),
	.datab(!\gdriver|v_count [3]),
	.datac(!\gdriver|v_count [2]),
	.datad(!\gdriver|h_count [2]),
	.datae(gnd),
	.dataf(!\gdriver|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|frame_start~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|frame_start~1 .extended_lut = "off";
defparam \gdriver|frame_start~1 .lut_mask = 64'hC000C00000000000;
defparam \gdriver|frame_start~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N54
cyclonev_lcell_comb \gdriver|frame_start~0 (
// Equation(s):
// \gdriver|frame_start~0_combout  = ( !\gdriver|h_count [9] & ( !\gdriver|h_count [8] & ( (!\gdriver|h_count [1] & (!\gdriver|h_count [4] & (!\gdriver|h_count [0] & !\gdriver|h_count [3]))) ) ) )

	.dataa(!\gdriver|h_count [1]),
	.datab(!\gdriver|h_count [4]),
	.datac(!\gdriver|h_count [0]),
	.datad(!\gdriver|h_count [3]),
	.datae(!\gdriver|h_count [9]),
	.dataf(!\gdriver|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|frame_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|frame_start~0 .extended_lut = "off";
defparam \gdriver|frame_start~0 .lut_mask = 64'h8000000000000000;
defparam \gdriver|frame_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N54
cyclonev_lcell_comb \gdriver|frame_start (
// Equation(s):
// \gdriver|frame_start~combout  = ( !\gdriver|v_count [0] & ( \gdriver|Equal2~0_combout  & ( (!\gdriver|v_count [1] & (\gdriver|Equal3~0_combout  & (\gdriver|frame_start~1_combout  & \gdriver|frame_start~0_combout ))) ) ) )

	.dataa(!\gdriver|v_count [1]),
	.datab(!\gdriver|Equal3~0_combout ),
	.datac(!\gdriver|frame_start~1_combout ),
	.datad(!\gdriver|frame_start~0_combout ),
	.datae(!\gdriver|v_count [0]),
	.dataf(!\gdriver|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gdriver|frame_start~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gdriver|frame_start .extended_lut = "off";
defparam \gdriver|frame_start .lut_mask = 64'h0000000000020000;
defparam \gdriver|frame_start .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N30
cyclonev_lcell_comb \drw|frame_start_d~feeder (
// Equation(s):
// \drw|frame_start_d~feeder_combout  = ( \gdriver|frame_start~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gdriver|frame_start~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|frame_start_d~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|frame_start_d~feeder .extended_lut = "off";
defparam \drw|frame_start_d~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \drw|frame_start_d~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N31
dffeas \drw|frame_start_d (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|frame_start_d~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|frame_start_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \drw|frame_start_d .is_wysiwyg = "true";
defparam \drw|frame_start_d .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N39
cyclonev_lcell_comb \drw|always0~0 (
// Equation(s):
// \drw|always0~0_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (!\drw|frame_start_d~q  & \gdriver|frame_start~combout ) ) )

	.dataa(!\drw|frame_start_d~q ),
	.datab(gnd),
	.datac(!\gdriver|frame_start~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|always0~0 .extended_lut = "off";
defparam \drw|always0~0 .lut_mask = 64'h0A0A0A0AFFFFFFFF;
defparam \drw|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N42
cyclonev_lcell_comb \drw|pixel_count[0]~0 (
// Equation(s):
// \drw|pixel_count[0]~0_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (!\gdriver|vga_blk~1_combout ) # ((\gdriver|frame_start~combout  & !\drw|frame_start_d~q )) ) )

	.dataa(!\gdriver|vga_blk~1_combout ),
	.datab(!\gdriver|frame_start~combout ),
	.datac(!\drw|frame_start_d~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|pixel_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|pixel_count[0]~0 .extended_lut = "off";
defparam \drw|pixel_count[0]~0 .lut_mask = 64'hBABABABAFFFFFFFF;
defparam \drw|pixel_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N2
dffeas \drw|pixel_count[0] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[0] .is_wysiwyg = "true";
defparam \drw|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N3
cyclonev_lcell_comb \drw|Add0~69 (
// Equation(s):
// \drw|Add0~69_sumout  = SUM(( \drw|pixel_count [1] ) + ( GND ) + ( \drw|Add0~74  ))
// \drw|Add0~70  = CARRY(( \drw|pixel_count [1] ) + ( GND ) + ( \drw|Add0~74  ))

	.dataa(!\drw|pixel_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~69_sumout ),
	.cout(\drw|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~69 .extended_lut = "off";
defparam \drw|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \drw|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N5
dffeas \drw|pixel_count[1] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[1] .is_wysiwyg = "true";
defparam \drw|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N6
cyclonev_lcell_comb \drw|Add0~65 (
// Equation(s):
// \drw|Add0~65_sumout  = SUM(( \drw|pixel_count [2] ) + ( GND ) + ( \drw|Add0~70  ))
// \drw|Add0~66  = CARRY(( \drw|pixel_count [2] ) + ( GND ) + ( \drw|Add0~70  ))

	.dataa(gnd),
	.datab(!\drw|pixel_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~65_sumout ),
	.cout(\drw|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~65 .extended_lut = "off";
defparam \drw|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \drw|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N8
dffeas \drw|pixel_count[2] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[2] .is_wysiwyg = "true";
defparam \drw|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N9
cyclonev_lcell_comb \drw|Add0~61 (
// Equation(s):
// \drw|Add0~61_sumout  = SUM(( \drw|pixel_count [3] ) + ( GND ) + ( \drw|Add0~66  ))
// \drw|Add0~62  = CARRY(( \drw|pixel_count [3] ) + ( GND ) + ( \drw|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drw|pixel_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~61_sumout ),
	.cout(\drw|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~61 .extended_lut = "off";
defparam \drw|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \drw|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N11
dffeas \drw|pixel_count[3] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[3] .is_wysiwyg = "true";
defparam \drw|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N12
cyclonev_lcell_comb \drw|Add0~57 (
// Equation(s):
// \drw|Add0~57_sumout  = SUM(( \drw|pixel_count [4] ) + ( GND ) + ( \drw|Add0~62  ))
// \drw|Add0~58  = CARRY(( \drw|pixel_count [4] ) + ( GND ) + ( \drw|Add0~62  ))

	.dataa(gnd),
	.datab(!\drw|pixel_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~57_sumout ),
	.cout(\drw|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~57 .extended_lut = "off";
defparam \drw|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \drw|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N14
dffeas \drw|pixel_count[4] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[4] .is_wysiwyg = "true";
defparam \drw|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N15
cyclonev_lcell_comb \drw|Add0~17 (
// Equation(s):
// \drw|Add0~17_sumout  = SUM(( \drw|pixel_count [5] ) + ( GND ) + ( \drw|Add0~58  ))
// \drw|Add0~18  = CARRY(( \drw|pixel_count [5] ) + ( GND ) + ( \drw|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drw|pixel_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~17_sumout ),
	.cout(\drw|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~17 .extended_lut = "off";
defparam \drw|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \drw|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N17
dffeas \drw|pixel_count[5] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[5] .is_wysiwyg = "true";
defparam \drw|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N18
cyclonev_lcell_comb \drw|Add0~29 (
// Equation(s):
// \drw|Add0~29_sumout  = SUM(( \drw|pixel_count [6] ) + ( GND ) + ( \drw|Add0~18  ))
// \drw|Add0~30  = CARRY(( \drw|pixel_count [6] ) + ( GND ) + ( \drw|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drw|pixel_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~29_sumout ),
	.cout(\drw|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~29 .extended_lut = "off";
defparam \drw|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \drw|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N20
dffeas \drw|pixel_count[6] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[6] .is_wysiwyg = "true";
defparam \drw|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N21
cyclonev_lcell_comb \drw|Add0~25 (
// Equation(s):
// \drw|Add0~25_sumout  = SUM(( \drw|pixel_count [7] ) + ( GND ) + ( \drw|Add0~30  ))
// \drw|Add0~26  = CARRY(( \drw|pixel_count [7] ) + ( GND ) + ( \drw|Add0~30  ))

	.dataa(!\drw|pixel_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~25_sumout ),
	.cout(\drw|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~25 .extended_lut = "off";
defparam \drw|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \drw|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N23
dffeas \drw|pixel_count[7] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[7] .is_wysiwyg = "true";
defparam \drw|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N24
cyclonev_lcell_comb \drw|Add0~21 (
// Equation(s):
// \drw|Add0~21_sumout  = SUM(( \drw|pixel_count [8] ) + ( GND ) + ( \drw|Add0~26  ))
// \drw|Add0~22  = CARRY(( \drw|pixel_count [8] ) + ( GND ) + ( \drw|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drw|pixel_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~21_sumout ),
	.cout(\drw|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~21 .extended_lut = "off";
defparam \drw|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \drw|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N26
dffeas \drw|pixel_count[8] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[8] .is_wysiwyg = "true";
defparam \drw|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N27
cyclonev_lcell_comb \drw|Add0~33 (
// Equation(s):
// \drw|Add0~33_sumout  = SUM(( \drw|pixel_count [9] ) + ( GND ) + ( \drw|Add0~22  ))
// \drw|Add0~34  = CARRY(( \drw|pixel_count [9] ) + ( GND ) + ( \drw|Add0~22  ))

	.dataa(!\drw|pixel_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~33_sumout ),
	.cout(\drw|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~33 .extended_lut = "off";
defparam \drw|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \drw|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N29
dffeas \drw|pixel_count[9] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[9] .is_wysiwyg = "true";
defparam \drw|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N30
cyclonev_lcell_comb \drw|Add0~41 (
// Equation(s):
// \drw|Add0~41_sumout  = SUM(( \drw|pixel_count [10] ) + ( GND ) + ( \drw|Add0~34  ))
// \drw|Add0~42  = CARRY(( \drw|pixel_count [10] ) + ( GND ) + ( \drw|Add0~34  ))

	.dataa(gnd),
	.datab(!\drw|pixel_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~41_sumout ),
	.cout(\drw|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~41 .extended_lut = "off";
defparam \drw|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \drw|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N32
dffeas \drw|pixel_count[10] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[10] .is_wysiwyg = "true";
defparam \drw|pixel_count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N33
cyclonev_lcell_comb \drw|Add0~37 (
// Equation(s):
// \drw|Add0~37_sumout  = SUM(( \drw|pixel_count [11] ) + ( GND ) + ( \drw|Add0~42  ))
// \drw|Add0~38  = CARRY(( \drw|pixel_count [11] ) + ( GND ) + ( \drw|Add0~42  ))

	.dataa(!\drw|pixel_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~37_sumout ),
	.cout(\drw|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~37 .extended_lut = "off";
defparam \drw|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \drw|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N35
dffeas \drw|pixel_count[11] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[11] .is_wysiwyg = "true";
defparam \drw|pixel_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N36
cyclonev_lcell_comb \drw|Add0~13 (
// Equation(s):
// \drw|Add0~13_sumout  = SUM(( \drw|pixel_count [12] ) + ( GND ) + ( \drw|Add0~38  ))
// \drw|Add0~14  = CARRY(( \drw|pixel_count [12] ) + ( GND ) + ( \drw|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drw|pixel_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~13_sumout ),
	.cout(\drw|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~13 .extended_lut = "off";
defparam \drw|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \drw|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N38
dffeas \drw|pixel_count[12] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[12] .is_wysiwyg = "true";
defparam \drw|pixel_count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N39
cyclonev_lcell_comb \drw|Add0~9 (
// Equation(s):
// \drw|Add0~9_sumout  = SUM(( \drw|pixel_count [13] ) + ( GND ) + ( \drw|Add0~14  ))
// \drw|Add0~10  = CARRY(( \drw|pixel_count [13] ) + ( GND ) + ( \drw|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drw|pixel_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~9_sumout ),
	.cout(\drw|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~9 .extended_lut = "off";
defparam \drw|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \drw|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N41
dffeas \drw|pixel_count[13] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[13] .is_wysiwyg = "true";
defparam \drw|pixel_count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N42
cyclonev_lcell_comb \drw|Add0~5 (
// Equation(s):
// \drw|Add0~5_sumout  = SUM(( \drw|pixel_count [14] ) + ( GND ) + ( \drw|Add0~10  ))
// \drw|Add0~6  = CARRY(( \drw|pixel_count [14] ) + ( GND ) + ( \drw|Add0~10  ))

	.dataa(gnd),
	.datab(!\drw|pixel_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~5_sumout ),
	.cout(\drw|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~5 .extended_lut = "off";
defparam \drw|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \drw|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N44
dffeas \drw|pixel_count[14] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[14] .is_wysiwyg = "true";
defparam \drw|pixel_count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N45
cyclonev_lcell_comb \drw|Add0~1 (
// Equation(s):
// \drw|Add0~1_sumout  = SUM(( \drw|pixel_count [15] ) + ( GND ) + ( \drw|Add0~6  ))
// \drw|Add0~2  = CARRY(( \drw|pixel_count [15] ) + ( GND ) + ( \drw|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drw|pixel_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~1_sumout ),
	.cout(\drw|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~1 .extended_lut = "off";
defparam \drw|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \drw|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N47
dffeas \drw|pixel_count[15] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[15] .is_wysiwyg = "true";
defparam \drw|pixel_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N51
cyclonev_lcell_comb \drw|LessThan1~0 (
// Equation(s):
// \drw|LessThan1~0_combout  = ( !\drw|pixel_count [6] & ( (!\drw|pixel_count [7] & (!\drw|pixel_count [8] & !\drw|pixel_count [5])) ) )

	.dataa(!\drw|pixel_count [7]),
	.datab(gnd),
	.datac(!\drw|pixel_count [8]),
	.datad(!\drw|pixel_count [5]),
	.datae(gnd),
	.dataf(!\drw|pixel_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan1~0 .extended_lut = "off";
defparam \drw|LessThan1~0 .lut_mask = 64'hA000A00000000000;
defparam \drw|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N48
cyclonev_lcell_comb \drw|LessThan1~1 (
// Equation(s):
// \drw|LessThan1~1_combout  = ( \drw|pixel_count [11] & ( (\drw|pixel_count [9] & \drw|pixel_count [10]) ) )

	.dataa(gnd),
	.datab(!\drw|pixel_count [9]),
	.datac(!\drw|pixel_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drw|pixel_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan1~1 .extended_lut = "off";
defparam \drw|LessThan1~1 .lut_mask = 64'h0000000003030303;
defparam \drw|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N24
cyclonev_lcell_comb \drw|LessThan1~2 (
// Equation(s):
// \drw|LessThan1~2_combout  = ( \drw|LessThan1~1_combout  & ( (\drw|pixel_count [14] & (((!\drw|LessThan1~0_combout ) # (\drw|pixel_count [13])) # (\drw|pixel_count [12]))) ) ) # ( !\drw|LessThan1~1_combout  & ( (\drw|pixel_count [14] & ((\drw|pixel_count 
// [13]) # (\drw|pixel_count [12]))) ) )

	.dataa(!\drw|pixel_count [14]),
	.datab(!\drw|pixel_count [12]),
	.datac(!\drw|LessThan1~0_combout ),
	.datad(!\drw|pixel_count [13]),
	.datae(gnd),
	.dataf(!\drw|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan1~2 .extended_lut = "off";
defparam \drw|LessThan1~2 .lut_mask = 64'h1155115551555155;
defparam \drw|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N48
cyclonev_lcell_comb \drw|Add0~53 (
// Equation(s):
// \drw|Add0~53_sumout  = SUM(( \drw|pixel_count [16] ) + ( GND ) + ( \drw|Add0~2  ))
// \drw|Add0~54  = CARRY(( \drw|pixel_count [16] ) + ( GND ) + ( \drw|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drw|pixel_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~53_sumout ),
	.cout(\drw|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~53 .extended_lut = "off";
defparam \drw|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \drw|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N50
dffeas \drw|pixel_count[16] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[16] .is_wysiwyg = "true";
defparam \drw|pixel_count[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N51
cyclonev_lcell_comb \drw|Add0~49 (
// Equation(s):
// \drw|Add0~49_sumout  = SUM(( \drw|pixel_count [17] ) + ( GND ) + ( \drw|Add0~54  ))
// \drw|Add0~50  = CARRY(( \drw|pixel_count [17] ) + ( GND ) + ( \drw|Add0~54  ))

	.dataa(!\drw|pixel_count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~49_sumout ),
	.cout(\drw|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~49 .extended_lut = "off";
defparam \drw|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \drw|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N53
dffeas \drw|pixel_count[17] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[17] .is_wysiwyg = "true";
defparam \drw|pixel_count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N54
cyclonev_lcell_comb \drw|Add0~45 (
// Equation(s):
// \drw|Add0~45_sumout  = SUM(( \drw|pixel_count [18] ) + ( GND ) + ( \drw|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drw|pixel_count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drw|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drw|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|Add0~45 .extended_lut = "off";
defparam \drw|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \drw|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N56
dffeas \drw|pixel_count[18] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drw|always0~0_combout ),
	.sload(gnd),
	.ena(\drw|pixel_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|pixel_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|pixel_count[18] .is_wysiwyg = "true";
defparam \drw|pixel_count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N45
cyclonev_lcell_comb \drw|red~0 (
// Equation(s):
// \drw|red~0_combout  = ( !\drw|pixel_count [17] & ( (!\drw|pixel_count [16] & (!\gdriver|LessThan1~0_combout  & (\gdriver|vga_blk~0_combout  & !\drw|pixel_count [18]))) ) )

	.dataa(!\drw|pixel_count [16]),
	.datab(!\gdriver|LessThan1~0_combout ),
	.datac(!\gdriver|vga_blk~0_combout ),
	.datad(!\drw|pixel_count [18]),
	.datae(gnd),
	.dataf(!\drw|pixel_count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|red~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|red~0 .extended_lut = "off";
defparam \drw|red~0 .lut_mask = 64'h0800080000000000;
defparam \drw|red~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N45
cyclonev_lcell_comb \drw|red~1 (
// Equation(s):
// \drw|red~1_combout  = ( \drw|red~0_combout  & ( (!\drw|pixel_count [15] & !\drw|LessThan1~2_combout ) ) )

	.dataa(!\drw|pixel_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\drw|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\drw|red~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|red~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|red~1 .extended_lut = "off";
defparam \drw|red~1 .lut_mask = 64'h00000000AA00AA00;
defparam \drw|red~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y1_N30
cyclonev_lcell_comb \drw|red[0]~feeder (
// Equation(s):
// \drw|red[0]~feeder_combout  = ( \drw|red~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drw|red~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|red[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|red[0]~feeder .extended_lut = "off";
defparam \drw|red[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \drw|red[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y1_N31
dffeas \drw|red[0] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|red[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|red[0] .is_wysiwyg = "true";
defparam \drw|red[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y1_N9
cyclonev_lcell_comb \drw|red[1]~feeder (
// Equation(s):
// \drw|red[1]~feeder_combout  = ( \drw|red~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drw|red~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|red[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|red[1]~feeder .extended_lut = "off";
defparam \drw|red[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \drw|red[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y1_N10
dffeas \drw|red[1] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|red[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|red[1] .is_wysiwyg = "true";
defparam \drw|red[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N0
cyclonev_lcell_comb \drw|red[2]~feeder (
// Equation(s):
// \drw|red[2]~feeder_combout  = ( \drw|red~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drw|red~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|red[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|red[2]~feeder .extended_lut = "off";
defparam \drw|red[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \drw|red[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N2
dffeas \drw|red[2] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|red[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|red[2] .is_wysiwyg = "true";
defparam \drw|red[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N30
cyclonev_lcell_comb \drw|LessThan2~0 (
// Equation(s):
// \drw|LessThan2~0_combout  = ( \drw|pixel_count [6] & ( \drw|pixel_count [8] ) ) # ( !\drw|pixel_count [6] & ( (\drw|pixel_count [8] & (((\drw|pixel_count [5] & \drw|pixel_count [4])) # (\drw|pixel_count [7]))) ) )

	.dataa(!\drw|pixel_count [7]),
	.datab(!\drw|pixel_count [8]),
	.datac(!\drw|pixel_count [5]),
	.datad(!\drw|pixel_count [4]),
	.datae(gnd),
	.dataf(!\drw|pixel_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan2~0 .extended_lut = "off";
defparam \drw|LessThan2~0 .lut_mask = 64'h1113111333333333;
defparam \drw|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N27
cyclonev_lcell_comb \drw|LessThan2~1 (
// Equation(s):
// \drw|LessThan2~1_combout  = ( !\drw|pixel_count [15] & ( (!\drw|pixel_count [14]) # ((!\drw|pixel_count [12]) # (!\drw|pixel_count [13])) ) )

	.dataa(!\drw|pixel_count [14]),
	.datab(gnd),
	.datac(!\drw|pixel_count [12]),
	.datad(!\drw|pixel_count [13]),
	.datae(gnd),
	.dataf(!\drw|pixel_count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan2~1 .extended_lut = "off";
defparam \drw|LessThan2~1 .lut_mask = 64'hFFFAFFFA00000000;
defparam \drw|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N36
cyclonev_lcell_comb \drw|LessThan2~2 (
// Equation(s):
// \drw|LessThan2~2_combout  = ( !\drw|LessThan2~1_combout  & ( \drw|pixel_count [10] & ( (((\drw|LessThan2~0_combout ) # (\drw|pixel_count [11])) # (\drw|pixel_count [9])) # (\drw|pixel_count [15]) ) ) ) # ( !\drw|LessThan2~1_combout  & ( !\drw|pixel_count 
// [10] & ( (\drw|pixel_count [11]) # (\drw|pixel_count [15]) ) ) )

	.dataa(!\drw|pixel_count [15]),
	.datab(!\drw|pixel_count [9]),
	.datac(!\drw|pixel_count [11]),
	.datad(!\drw|LessThan2~0_combout ),
	.datae(!\drw|LessThan2~1_combout ),
	.dataf(!\drw|pixel_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan2~2 .extended_lut = "off";
defparam \drw|LessThan2~2 .lut_mask = 64'h5F5F00007FFF0000;
defparam \drw|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N12
cyclonev_lcell_comb \drw|LessThan0~1 (
// Equation(s):
// \drw|LessThan0~1_combout  = ( \drw|pixel_count [9] & ( (\drw|pixel_count [8] & \drw|pixel_count [10]) ) )

	.dataa(gnd),
	.datab(!\drw|pixel_count [8]),
	.datac(!\drw|pixel_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drw|pixel_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan0~1 .extended_lut = "off";
defparam \drw|LessThan0~1 .lut_mask = 64'h0000000003030303;
defparam \drw|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N15
cyclonev_lcell_comb \drw|LessThan0~0 (
// Equation(s):
// \drw|LessThan0~0_combout  = ( !\drw|pixel_count [7] & ( (!\drw|pixel_count [4] & (!\drw|pixel_count [6] & !\drw|pixel_count [5])) ) )

	.dataa(!\drw|pixel_count [4]),
	.datab(gnd),
	.datac(!\drw|pixel_count [6]),
	.datad(!\drw|pixel_count [5]),
	.datae(gnd),
	.dataf(!\drw|pixel_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan0~0 .extended_lut = "off";
defparam \drw|LessThan0~0 .lut_mask = 64'hA000A00000000000;
defparam \drw|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N18
cyclonev_lcell_comb \drw|LessThan0~2 (
// Equation(s):
// \drw|LessThan0~2_combout  = ( !\drw|pixel_count [11] & ( !\drw|pixel_count [12] ) )

	.dataa(gnd),
	.datab(!\drw|pixel_count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drw|pixel_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan0~2 .extended_lut = "off";
defparam \drw|LessThan0~2 .lut_mask = 64'hCCCCCCCC00000000;
defparam \drw|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N0
cyclonev_lcell_comb \drw|green~0 (
// Equation(s):
// \drw|green~0_combout  = ( \drw|pixel_count [13] & ( \drw|LessThan0~2_combout  & ( (!\drw|pixel_count [14] & (!\drw|pixel_count [15] & ((!\drw|LessThan0~1_combout ) # (\drw|LessThan0~0_combout )))) ) ) ) # ( !\drw|pixel_count [13] & ( 
// \drw|LessThan0~2_combout  & ( (!\drw|pixel_count [14] & !\drw|pixel_count [15]) ) ) ) # ( !\drw|pixel_count [13] & ( !\drw|LessThan0~2_combout  & ( (!\drw|pixel_count [14] & !\drw|pixel_count [15]) ) ) )

	.dataa(!\drw|pixel_count [14]),
	.datab(!\drw|LessThan0~1_combout ),
	.datac(!\drw|pixel_count [15]),
	.datad(!\drw|LessThan0~0_combout ),
	.datae(!\drw|pixel_count [13]),
	.dataf(!\drw|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|green~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|green~0 .extended_lut = "off";
defparam \drw|green~0 .lut_mask = 64'hA0A00000A0A080A0;
defparam \drw|green~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N21
cyclonev_lcell_comb \drw|green~1 (
// Equation(s):
// \drw|green~1_combout  = ( \drw|red~0_combout  & ( ((\drw|LessThan1~2_combout  & !\drw|LessThan2~2_combout )) # (\drw|green~0_combout ) ) )

	.dataa(!\drw|LessThan1~2_combout ),
	.datab(gnd),
	.datac(!\drw|LessThan2~2_combout ),
	.datad(!\drw|green~0_combout ),
	.datae(gnd),
	.dataf(!\drw|red~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|green~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|green~1 .extended_lut = "off";
defparam \drw|green~1 .lut_mask = 64'h0000000050FF50FF;
defparam \drw|green~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N4
dffeas \drw|green[0] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\drw|green~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|green[0] .is_wysiwyg = "true";
defparam \drw|green[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N10
dffeas \drw|green[1] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\drw|green~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|green[1] .is_wysiwyg = "true";
defparam \drw|green[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N43
dffeas \drw|green[2] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\drw|green~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|green[2] .is_wysiwyg = "true";
defparam \drw|green[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N33
cyclonev_lcell_comb \drw|LessThan3~0 (
// Equation(s):
// \drw|LessThan3~0_combout  = ( !\drw|pixel_count [6] & ( (!\drw|pixel_count [7] & (!\drw|pixel_count [8] & !\drw|pixel_count [9])) ) )

	.dataa(!\drw|pixel_count [7]),
	.datab(!\drw|pixel_count [8]),
	.datac(!\drw|pixel_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drw|pixel_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan3~0 .extended_lut = "off";
defparam \drw|LessThan3~0 .lut_mask = 64'h8080808000000000;
defparam \drw|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N6
cyclonev_lcell_comb \drw|LessThan3~1 (
// Equation(s):
// \drw|LessThan3~1_combout  = ( !\drw|pixel_count [13] & ( \drw|LessThan3~0_combout  & ( !\drw|pixel_count [14] ) ) ) # ( !\drw|pixel_count [13] & ( !\drw|LessThan3~0_combout  & ( (!\drw|pixel_count [14] & ((!\drw|pixel_count [10]) # ((!\drw|pixel_count 
// [12]) # (!\drw|pixel_count [11])))) ) ) )

	.dataa(!\drw|pixel_count [10]),
	.datab(!\drw|pixel_count [12]),
	.datac(!\drw|pixel_count [14]),
	.datad(!\drw|pixel_count [11]),
	.datae(!\drw|pixel_count [13]),
	.dataf(!\drw|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|LessThan3~1 .extended_lut = "off";
defparam \drw|LessThan3~1 .lut_mask = 64'hF0E00000F0F00000;
defparam \drw|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N54
cyclonev_lcell_comb \drw|blue~0 (
// Equation(s):
// \drw|blue~0_combout  = ( \drw|LessThan2~2_combout  & ( \drw|red~0_combout  & ( ((!\drw|pixel_count [15] & ((\drw|LessThan1~2_combout ))) # (\drw|pixel_count [15] & (\drw|LessThan3~1_combout ))) # (\drw|green~0_combout ) ) ) ) # ( !\drw|LessThan2~2_combout 
//  & ( \drw|red~0_combout  & ( \drw|green~0_combout  ) ) )

	.dataa(!\drw|green~0_combout ),
	.datab(!\drw|LessThan3~1_combout ),
	.datac(!\drw|LessThan1~2_combout ),
	.datad(!\drw|pixel_count [15]),
	.datae(!\drw|LessThan2~2_combout ),
	.dataf(!\drw|red~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|blue~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|blue~0 .extended_lut = "off";
defparam \drw|blue~0 .lut_mask = 64'h0000000055555F77;
defparam \drw|blue~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N0
cyclonev_lcell_comb \drw|blue[0]~feeder (
// Equation(s):
// \drw|blue[0]~feeder_combout  = ( \drw|blue~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drw|blue~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|blue[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|blue[0]~feeder .extended_lut = "off";
defparam \drw|blue[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \drw|blue[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N1
dffeas \drw|blue[0] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|blue[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|blue[0] .is_wysiwyg = "true";
defparam \drw|blue[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y1_N2
dffeas \drw|blue[1] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|blue[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|blue[1] .is_wysiwyg = "true";
defparam \drw|blue[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N36
cyclonev_lcell_comb \drw|blue[2]~feeder (
// Equation(s):
// \drw|blue[2]~feeder_combout  = ( \drw|blue~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drw|blue~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drw|blue[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drw|blue[2]~feeder .extended_lut = "off";
defparam \drw|blue[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \drw|blue[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N37
dffeas \drw|blue[2] (
	.clk(\clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\drw|blue[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drw|blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drw|blue[2] .is_wysiwyg = "true";
defparam \drw|blue[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N18
cyclonev_io_ibuf \con4_matrix[5][6][0]~input (
	.i(\con4_matrix[5][6][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][6][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][6][0]~input .bus_hold = "false";
defparam \con4_matrix[5][6][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \con4_matrix[5][6][1]~input (
	.i(\con4_matrix[5][6][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][6][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][6][1]~input .bus_hold = "false";
defparam \con4_matrix[5][6][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N35
cyclonev_io_ibuf \con4_matrix[5][5][0]~input (
	.i(\con4_matrix[5][5][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][5][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][5][0]~input .bus_hold = "false";
defparam \con4_matrix[5][5][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \con4_matrix[5][5][1]~input (
	.i(\con4_matrix[5][5][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][5][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][5][1]~input .bus_hold = "false";
defparam \con4_matrix[5][5][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N52
cyclonev_io_ibuf \con4_matrix[5][4][0]~input (
	.i(\con4_matrix[5][4][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][4][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][4][0]~input .bus_hold = "false";
defparam \con4_matrix[5][4][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \con4_matrix[5][4][1]~input (
	.i(\con4_matrix[5][4][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][4][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][4][1]~input .bus_hold = "false";
defparam \con4_matrix[5][4][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \con4_matrix[5][3][0]~input (
	.i(\con4_matrix[5][3][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][3][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][3][0]~input .bus_hold = "false";
defparam \con4_matrix[5][3][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \con4_matrix[5][3][1]~input (
	.i(\con4_matrix[5][3][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][3][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][3][1]~input .bus_hold = "false";
defparam \con4_matrix[5][3][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \con4_matrix[5][2][0]~input (
	.i(\con4_matrix[5][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][2][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][2][0]~input .bus_hold = "false";
defparam \con4_matrix[5][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \con4_matrix[5][2][1]~input (
	.i(\con4_matrix[5][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][2][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][2][1]~input .bus_hold = "false";
defparam \con4_matrix[5][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \con4_matrix[5][1][0]~input (
	.i(\con4_matrix[5][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][1][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][1][0]~input .bus_hold = "false";
defparam \con4_matrix[5][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N35
cyclonev_io_ibuf \con4_matrix[5][1][1]~input (
	.i(\con4_matrix[5][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][1][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][1][1]~input .bus_hold = "false";
defparam \con4_matrix[5][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N21
cyclonev_io_ibuf \con4_matrix[5][0][0]~input (
	.i(\con4_matrix[5][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][0][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][0][0]~input .bus_hold = "false";
defparam \con4_matrix[5][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \con4_matrix[5][0][1]~input (
	.i(\con4_matrix[5][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[5][0][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[5][0][1]~input .bus_hold = "false";
defparam \con4_matrix[5][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N18
cyclonev_io_ibuf \con4_matrix[4][6][0]~input (
	.i(\con4_matrix[4][6][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][6][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][6][0]~input .bus_hold = "false";
defparam \con4_matrix[4][6][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \con4_matrix[4][6][1]~input (
	.i(\con4_matrix[4][6][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][6][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][6][1]~input .bus_hold = "false";
defparam \con4_matrix[4][6][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \con4_matrix[4][5][0]~input (
	.i(\con4_matrix[4][5][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][5][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][5][0]~input .bus_hold = "false";
defparam \con4_matrix[4][5][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \con4_matrix[4][5][1]~input (
	.i(\con4_matrix[4][5][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][5][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][5][1]~input .bus_hold = "false";
defparam \con4_matrix[4][5][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N55
cyclonev_io_ibuf \con4_matrix[4][4][0]~input (
	.i(\con4_matrix[4][4][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][4][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][4][0]~input .bus_hold = "false";
defparam \con4_matrix[4][4][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \con4_matrix[4][4][1]~input (
	.i(\con4_matrix[4][4][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][4][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][4][1]~input .bus_hold = "false";
defparam \con4_matrix[4][4][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N92
cyclonev_io_ibuf \con4_matrix[4][3][0]~input (
	.i(\con4_matrix[4][3][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][3][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][3][0]~input .bus_hold = "false";
defparam \con4_matrix[4][3][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \con4_matrix[4][3][1]~input (
	.i(\con4_matrix[4][3][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][3][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][3][1]~input .bus_hold = "false";
defparam \con4_matrix[4][3][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \con4_matrix[4][2][0]~input (
	.i(\con4_matrix[4][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][2][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][2][0]~input .bus_hold = "false";
defparam \con4_matrix[4][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \con4_matrix[4][2][1]~input (
	.i(\con4_matrix[4][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][2][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][2][1]~input .bus_hold = "false";
defparam \con4_matrix[4][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \con4_matrix[4][1][0]~input (
	.i(\con4_matrix[4][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][1][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][1][0]~input .bus_hold = "false";
defparam \con4_matrix[4][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \con4_matrix[4][1][1]~input (
	.i(\con4_matrix[4][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][1][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][1][1]~input .bus_hold = "false";
defparam \con4_matrix[4][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \con4_matrix[4][0][0]~input (
	.i(\con4_matrix[4][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][0][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][0][0]~input .bus_hold = "false";
defparam \con4_matrix[4][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \con4_matrix[4][0][1]~input (
	.i(\con4_matrix[4][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[4][0][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[4][0][1]~input .bus_hold = "false";
defparam \con4_matrix[4][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N35
cyclonev_io_ibuf \con4_matrix[3][6][0]~input (
	.i(\con4_matrix[3][6][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][6][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][6][0]~input .bus_hold = "false";
defparam \con4_matrix[3][6][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \con4_matrix[3][6][1]~input (
	.i(\con4_matrix[3][6][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][6][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][6][1]~input .bus_hold = "false";
defparam \con4_matrix[3][6][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \con4_matrix[3][5][0]~input (
	.i(\con4_matrix[3][5][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][5][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][5][0]~input .bus_hold = "false";
defparam \con4_matrix[3][5][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \con4_matrix[3][5][1]~input (
	.i(\con4_matrix[3][5][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][5][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][5][1]~input .bus_hold = "false";
defparam \con4_matrix[3][5][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N52
cyclonev_io_ibuf \con4_matrix[3][4][0]~input (
	.i(\con4_matrix[3][4][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][4][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][4][0]~input .bus_hold = "false";
defparam \con4_matrix[3][4][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \con4_matrix[3][4][1]~input (
	.i(\con4_matrix[3][4][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][4][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][4][1]~input .bus_hold = "false";
defparam \con4_matrix[3][4][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \con4_matrix[3][3][0]~input (
	.i(\con4_matrix[3][3][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][3][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][3][0]~input .bus_hold = "false";
defparam \con4_matrix[3][3][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N41
cyclonev_io_ibuf \con4_matrix[3][3][1]~input (
	.i(\con4_matrix[3][3][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][3][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][3][1]~input .bus_hold = "false";
defparam \con4_matrix[3][3][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \con4_matrix[3][2][0]~input (
	.i(\con4_matrix[3][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][2][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][2][0]~input .bus_hold = "false";
defparam \con4_matrix[3][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \con4_matrix[3][2][1]~input (
	.i(\con4_matrix[3][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][2][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][2][1]~input .bus_hold = "false";
defparam \con4_matrix[3][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N58
cyclonev_io_ibuf \con4_matrix[3][1][0]~input (
	.i(\con4_matrix[3][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][1][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][1][0]~input .bus_hold = "false";
defparam \con4_matrix[3][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \con4_matrix[3][1][1]~input (
	.i(\con4_matrix[3][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][1][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][1][1]~input .bus_hold = "false";
defparam \con4_matrix[3][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \con4_matrix[3][0][0]~input (
	.i(\con4_matrix[3][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][0][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][0][0]~input .bus_hold = "false";
defparam \con4_matrix[3][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N35
cyclonev_io_ibuf \con4_matrix[3][0][1]~input (
	.i(\con4_matrix[3][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[3][0][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[3][0][1]~input .bus_hold = "false";
defparam \con4_matrix[3][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \con4_matrix[2][6][0]~input (
	.i(\con4_matrix[2][6][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][6][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][6][0]~input .bus_hold = "false";
defparam \con4_matrix[2][6][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \con4_matrix[2][6][1]~input (
	.i(\con4_matrix[2][6][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][6][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][6][1]~input .bus_hold = "false";
defparam \con4_matrix[2][6][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \con4_matrix[2][5][0]~input (
	.i(\con4_matrix[2][5][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][5][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][5][0]~input .bus_hold = "false";
defparam \con4_matrix[2][5][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \con4_matrix[2][5][1]~input (
	.i(\con4_matrix[2][5][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][5][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][5][1]~input .bus_hold = "false";
defparam \con4_matrix[2][5][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \con4_matrix[2][4][0]~input (
	.i(\con4_matrix[2][4][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][4][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][4][0]~input .bus_hold = "false";
defparam \con4_matrix[2][4][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \con4_matrix[2][4][1]~input (
	.i(\con4_matrix[2][4][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][4][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][4][1]~input .bus_hold = "false";
defparam \con4_matrix[2][4][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \con4_matrix[2][3][0]~input (
	.i(\con4_matrix[2][3][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][3][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][3][0]~input .bus_hold = "false";
defparam \con4_matrix[2][3][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \con4_matrix[2][3][1]~input (
	.i(\con4_matrix[2][3][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][3][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][3][1]~input .bus_hold = "false";
defparam \con4_matrix[2][3][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \con4_matrix[2][2][0]~input (
	.i(\con4_matrix[2][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][2][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][2][0]~input .bus_hold = "false";
defparam \con4_matrix[2][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N52
cyclonev_io_ibuf \con4_matrix[2][2][1]~input (
	.i(\con4_matrix[2][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][2][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][2][1]~input .bus_hold = "false";
defparam \con4_matrix[2][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \con4_matrix[2][1][0]~input (
	.i(\con4_matrix[2][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][1][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][1][0]~input .bus_hold = "false";
defparam \con4_matrix[2][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N41
cyclonev_io_ibuf \con4_matrix[2][1][1]~input (
	.i(\con4_matrix[2][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][1][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][1][1]~input .bus_hold = "false";
defparam \con4_matrix[2][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \con4_matrix[2][0][0]~input (
	.i(\con4_matrix[2][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][0][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][0][0]~input .bus_hold = "false";
defparam \con4_matrix[2][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \con4_matrix[2][0][1]~input (
	.i(\con4_matrix[2][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[2][0][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[2][0][1]~input .bus_hold = "false";
defparam \con4_matrix[2][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \con4_matrix[1][6][0]~input (
	.i(\con4_matrix[1][6][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][6][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][6][0]~input .bus_hold = "false";
defparam \con4_matrix[1][6][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \con4_matrix[1][6][1]~input (
	.i(\con4_matrix[1][6][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][6][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][6][1]~input .bus_hold = "false";
defparam \con4_matrix[1][6][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \con4_matrix[1][5][0]~input (
	.i(\con4_matrix[1][5][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][5][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][5][0]~input .bus_hold = "false";
defparam \con4_matrix[1][5][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \con4_matrix[1][5][1]~input (
	.i(\con4_matrix[1][5][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][5][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][5][1]~input .bus_hold = "false";
defparam \con4_matrix[1][5][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \con4_matrix[1][4][0]~input (
	.i(\con4_matrix[1][4][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][4][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][4][0]~input .bus_hold = "false";
defparam \con4_matrix[1][4][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \con4_matrix[1][4][1]~input (
	.i(\con4_matrix[1][4][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][4][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][4][1]~input .bus_hold = "false";
defparam \con4_matrix[1][4][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N61
cyclonev_io_ibuf \con4_matrix[1][3][0]~input (
	.i(\con4_matrix[1][3][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][3][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][3][0]~input .bus_hold = "false";
defparam \con4_matrix[1][3][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \con4_matrix[1][3][1]~input (
	.i(\con4_matrix[1][3][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][3][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][3][1]~input .bus_hold = "false";
defparam \con4_matrix[1][3][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N35
cyclonev_io_ibuf \con4_matrix[1][2][0]~input (
	.i(\con4_matrix[1][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][2][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][2][0]~input .bus_hold = "false";
defparam \con4_matrix[1][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N92
cyclonev_io_ibuf \con4_matrix[1][2][1]~input (
	.i(\con4_matrix[1][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][2][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][2][1]~input .bus_hold = "false";
defparam \con4_matrix[1][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \con4_matrix[1][1][0]~input (
	.i(\con4_matrix[1][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][1][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][1][0]~input .bus_hold = "false";
defparam \con4_matrix[1][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N1
cyclonev_io_ibuf \con4_matrix[1][1][1]~input (
	.i(\con4_matrix[1][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][1][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][1][1]~input .bus_hold = "false";
defparam \con4_matrix[1][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \con4_matrix[1][0][0]~input (
	.i(\con4_matrix[1][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][0][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][0][0]~input .bus_hold = "false";
defparam \con4_matrix[1][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N18
cyclonev_io_ibuf \con4_matrix[1][0][1]~input (
	.i(\con4_matrix[1][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[1][0][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[1][0][1]~input .bus_hold = "false";
defparam \con4_matrix[1][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N18
cyclonev_io_ibuf \con4_matrix[0][6][0]~input (
	.i(\con4_matrix[0][6][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][6][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][6][0]~input .bus_hold = "false";
defparam \con4_matrix[0][6][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \con4_matrix[0][6][1]~input (
	.i(\con4_matrix[0][6][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][6][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][6][1]~input .bus_hold = "false";
defparam \con4_matrix[0][6][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \con4_matrix[0][5][0]~input (
	.i(\con4_matrix[0][5][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][5][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][5][0]~input .bus_hold = "false";
defparam \con4_matrix[0][5][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N4
cyclonev_io_ibuf \con4_matrix[0][5][1]~input (
	.i(\con4_matrix[0][5][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][5][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][5][1]~input .bus_hold = "false";
defparam \con4_matrix[0][5][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \con4_matrix[0][4][0]~input (
	.i(\con4_matrix[0][4][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][4][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][4][0]~input .bus_hold = "false";
defparam \con4_matrix[0][4][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \con4_matrix[0][4][1]~input (
	.i(\con4_matrix[0][4][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][4][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][4][1]~input .bus_hold = "false";
defparam \con4_matrix[0][4][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \con4_matrix[0][3][0]~input (
	.i(\con4_matrix[0][3][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][3][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][3][0]~input .bus_hold = "false";
defparam \con4_matrix[0][3][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \con4_matrix[0][3][1]~input (
	.i(\con4_matrix[0][3][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][3][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][3][1]~input .bus_hold = "false";
defparam \con4_matrix[0][3][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \con4_matrix[0][2][0]~input (
	.i(\con4_matrix[0][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][2][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][2][0]~input .bus_hold = "false";
defparam \con4_matrix[0][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \con4_matrix[0][2][1]~input (
	.i(\con4_matrix[0][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][2][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][2][1]~input .bus_hold = "false";
defparam \con4_matrix[0][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \con4_matrix[0][1][0]~input (
	.i(\con4_matrix[0][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][1][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][1][0]~input .bus_hold = "false";
defparam \con4_matrix[0][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \con4_matrix[0][1][1]~input (
	.i(\con4_matrix[0][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][1][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][1][1]~input .bus_hold = "false";
defparam \con4_matrix[0][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \con4_matrix[0][0][0]~input (
	.i(\con4_matrix[0][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][0][0]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][0][0]~input .bus_hold = "false";
defparam \con4_matrix[0][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \con4_matrix[0][0][1]~input (
	.i(\con4_matrix[0][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\con4_matrix[0][0][1]~input_o ));
// synopsys translate_off
defparam \con4_matrix[0][0][1]~input .bus_hold = "false";
defparam \con4_matrix[0][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
