#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Tue Nov 26 16:18:51 2024
# Process ID: 20697
# Current directory: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1
# Command line: vivado -log base_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl
# Log file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/base_wrapper.vds
# Journal file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/vivado.jou
# Running On: GRAMS-NSOC, OS: Linux, CPU Frequency: 3887.651 MHz, CPU Physical cores: 4, Host memory: 16721 MB
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.691 ; gain = 0.023 ; free physical = 6321 ; free virtual = 13987
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/B_RNI_HLS/output/export'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top base_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20721
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2098.883 ; gain = 378.668 ; free physical = 5288 ; free virtual = 12954
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/hdl/base_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6157] synthesizing module 'base' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13]
INFO: [Synth 8-6157] synthesizing module 'base_axi_dma_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_axi_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_dma_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_axi_dma_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'base_axi_dma_0' is unconnected for instance 'axi_dma' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:616]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'base_axi_dma_0' is unconnected for instance 'axi_dma' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:616]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'base_axi_dma_0' is unconnected for instance 'axi_dma' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:616]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'base_axi_dma_0' is unconnected for instance 'axi_dma' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:616]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'base_axi_dma_0' is unconnected for instance 'axi_dma' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:616]
WARNING: [Synth 8-7023] instance 'axi_dma' of module 'base_axi_dma_0' has 64 connections declared, but only 59 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:616]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_2_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1589]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_9G9U9R' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:15273]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_9G9U9R' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:15273]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_2_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1589]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1879]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_FF1AKS' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:15553]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_7' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_auto_pc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_7' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_auto_pc_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_FF1AKS' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:15553]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_mem_intercon_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1879]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_1_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:2079]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_SZHNAZ' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:15803]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_8' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_auto_pc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_8' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_auto_pc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_SZHNAZ' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:15803]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_mem_intercon_1_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:2079]
INFO: [Synth 8-6157] synthesizing module 'base_btns_gpio_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_btns_gpio_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_concat_interrupts_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_interrupts_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_example_0_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_example_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_example_0_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_example_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'base_example_0_0' is unconnected for instance 'example_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:839]
WARNING: [Synth 8-7071] port 'out_stream_TDEST' of module 'base_example_0_0' is unconnected for instance 'example_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:839]
WARNING: [Synth 8-7071] port 'out_stream_TSTRB' of module 'base_example_0_0' is unconnected for instance 'example_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:839]
WARNING: [Synth 8-7071] port 'out_stream_TUSER' of module 'base_example_0_0' is unconnected for instance 'example_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:839]
WARNING: [Synth 8-7071] port 'out_stream_TID' of module 'base_example_0_0' is unconnected for instance 'example_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:839]
WARNING: [Synth 8-7023] instance 'example_0' of module 'base_example_0_0' has 38 connections declared, but only 33 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:839]
INFO: [Synth 8-6157] synthesizing module 'iop_arduino_imp_HQH550' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:6699]
INFO: [Synth 8-6157] synthesizing module 'base_arduino_gpio_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_arduino_gpio_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_dff_en_reset_vector_0_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dff_en_reset_vector_0_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_iic_direct_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_iic_direct_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_iic_direct_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_iic_direct_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_direct_0' is unconnected for instance 'iic_direct' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:7486]
WARNING: [Synth 8-7023] instance 'iic_direct' of module 'base_iic_direct_0' has 27 connections declared, but only 26 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:7486]
INFO: [Synth 8-6157] synthesizing module 'base_intc_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_intc_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_interrupt_concat_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_interrupt_concat_0/synth/base_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_interrupt_concat_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_interrupt_concat_0/synth/base_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_intr_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_intr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_intr_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_intr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_io_switch_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_io_switch_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_io_switch_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_io_switch_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lmb_imp_1LYQ59K' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8314]
INFO: [Synth 8-6157] synthesizing module 'base_dlmb_v10_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dlmb_v10_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8458]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8458]
INFO: [Synth 8-6157] synthesizing module 'base_ilmb_v10_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_ilmb_v10_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8483]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8483]
INFO: [Synth 8-6157] synthesizing module 'base_lmb_bram_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_lmb_bram_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'base_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8508]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'base_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8508]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_0' has 16 connections declared, but only 14 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8508]
INFO: [Synth 8-6157] synthesizing module 'base_lmb_bram_if_cntlr_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_lmb_bram_if_cntlr_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lmb_imp_1LYQ59K' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8314]
INFO: [Synth 8-6157] synthesizing module 'base_logic_1_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_logic_1_0/synth/base_logic_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_logic_1_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_logic_1_0/synth/base_logic_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_mb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_mb_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'base_mb_0' is unconnected for instance 'mb' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:7641]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_0' has 52 connections declared, but only 51 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:7641]
INFO: [Synth 8-6157] synthesizing module 'base_mb_bram_ctrl_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_bram_ctrl_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:2249]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_83OWNR' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8923]
INFO: [Synth 8-6157] synthesizing module 'base_m00_regslice_4' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m00_regslice_4' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m00_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m00_regslice_4' is unconnected for instance 'm00_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9082]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m00_regslice_4' is unconnected for instance 'm00_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9082]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_4' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9082]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_83OWNR' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8923]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ZKWTUP' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9770]
INFO: [Synth 8-6157] synthesizing module 'base_m01_regslice_4' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m01_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m01_regslice_4' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m01_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m01_regslice_4' is unconnected for instance 'm01_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9929]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m01_regslice_4' is unconnected for instance 'm01_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9929]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_4' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9929]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ZKWTUP' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9770]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1Y0SZJU' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:10334]
INFO: [Synth 8-6157] synthesizing module 'base_m02_regslice_4' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m02_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m02_regslice_4' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m02_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1Y0SZJU' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:10334]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_R04NF0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:10544]
INFO: [Synth 8-6157] synthesizing module 'base_m03_regslice_4' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m03_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m03_regslice_4' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m03_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m03_regslice_4' is unconnected for instance 'm03_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:10703]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m03_regslice_4' is unconnected for instance 'm03_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:10703]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_4' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:10703]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_R04NF0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:10544]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1A5ZKC' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11108]
INFO: [Synth 8-6157] synthesizing module 'base_m04_regslice_4' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m04_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m04_regslice_4' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m04_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m04_regslice_4' is unconnected for instance 'm04_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11267]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m04_regslice_4' is unconnected for instance 'm04_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11267]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_4' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11267]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1A5ZKC' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11108]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_16LXAGQ' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12036]
INFO: [Synth 8-6157] synthesizing module 'base_m05_regslice_4' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m05_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m05_regslice_4' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m05_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m05_regslice_4' is unconnected for instance 'm05_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12195]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m05_regslice_4' is unconnected for instance 'm05_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12195]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_4' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12195]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_16LXAGQ' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12036]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1RSUW2P' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12236]
INFO: [Synth 8-6157] synthesizing module 'base_m06_regslice_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m06_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m06_regslice_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m06_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m06_regslice_0' is unconnected for instance 'm06_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12395]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m06_regslice_0' is unconnected for instance 'm06_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12395]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_0' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12395]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1RSUW2P' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12236]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_XKK68N' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12436]
INFO: [Synth 8-6157] synthesizing module 'base_m07_regslice_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m07_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m07_regslice_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m07_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m07_regslice_0' is unconnected for instance 'm07_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12595]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m07_regslice_0' is unconnected for instance 'm07_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12595]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_m07_regslice_0' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12595]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_XKK68N' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12436]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_CVN3HD' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12636]
INFO: [Synth 8-6157] synthesizing module 'base_m08_regslice_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m08_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m08_regslice_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m08_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m08_regslice_0' is unconnected for instance 'm08_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12795]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m08_regslice_0' is unconnected for instance 'm08_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12795]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_0' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12795]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_CVN3HD' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12636]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1DRXJPZ' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12836]
INFO: [Synth 8-6157] synthesizing module 'base_m09_regslice_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m09_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m09_regslice_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m09_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m09_regslice_0' is unconnected for instance 'm09_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12995]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m09_regslice_0' is unconnected for instance 'm09_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12995]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_m09_regslice_0' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12995]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1DRXJPZ' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:12836]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_19PYWFZ' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13036]
INFO: [Synth 8-6157] synthesizing module 'base_m10_regslice_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m10_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m10_regslice_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m10_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m10_regslice_0' is unconnected for instance 'm10_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13195]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m10_regslice_0' is unconnected for instance 'm10_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13195]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'base_m10_regslice_0' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13195]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_19PYWFZ' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13036]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_G15421' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13236]
INFO: [Synth 8-6157] synthesizing module 'base_m11_regslice_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m11_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m11_regslice_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m11_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m11_regslice_0' is unconnected for instance 'm11_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13395]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m11_regslice_0' is unconnected for instance 'm11_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13395]
WARNING: [Synth 8-7023] instance 'm11_regslice' of module 'base_m11_regslice_0' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13395]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_G15421' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13236]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_JBQ1HU' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13436]
INFO: [Synth 8-6157] synthesizing module 'base_m12_regslice_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m12_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m12_regslice_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m12_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m12_regslice_0' is unconnected for instance 'm12_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13595]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m12_regslice_0' is unconnected for instance 'm12_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13595]
WARNING: [Synth 8-7023] instance 'm12_regslice' of module 'base_m12_regslice_0' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13595]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_JBQ1HU' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13436]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1O461D0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13636]
INFO: [Synth 8-6157] synthesizing module 'base_m13_regslice_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m13_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m13_regslice_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m13_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m13_regslice_0' is unconnected for instance 'm13_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13795]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m13_regslice_0' is unconnected for instance 'm13_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13795]
WARNING: [Synth 8-7023] instance 'm13_regslice' of module 'base_m13_regslice_0' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13795]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1O461D0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13636]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_1GJT0H0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13836]
INFO: [Synth 8-6157] synthesizing module 'base_m14_regslice_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m14_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m14_regslice_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m14_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_1GJT0H0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:13836]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_8ZTDCI' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:14046]
INFO: [Synth 8-6157] synthesizing module 'base_m15_regslice_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m15_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m15_regslice_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_m15_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m15_regslice_0' is unconnected for instance 'm15_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:14205]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m15_regslice_0' is unconnected for instance 'm15_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:14205]
WARNING: [Synth 8-7023] instance 'm15_regslice' of module 'base_m15_regslice_0' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:14205]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_8ZTDCI' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:14046]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OXEFDU' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:14758]
INFO: [Synth 8-6157] synthesizing module 'base_s00_regslice_4' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_s00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_s00_regslice_4' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_s00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OXEFDU' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:14758]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:2249]
INFO: [Synth 8-6157] synthesizing module 'base_rst_clk_wiz_1_100M_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_rst_clk_wiz_1_100M_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'base_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8072]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8072]
INFO: [Synth 8-6157] synthesizing module 'spi_subsystem_imp_O4QPRN' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:15966]
INFO: [Synth 8-6157] synthesizing module 'base_spi_direct_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_spi_direct_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_spi_direct_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_spi_direct_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_spi_shared_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_spi_shared_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_spi_shared_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_spi_shared_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_subsystem_imp_O4QPRN' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:15966]
INFO: [Synth 8-6157] synthesizing module 'timers_subsystem_imp_1NTZ26T' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:16287]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_0_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/synth/base_mb3_timer_capture_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_0_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/synth/base_mb3_timer_capture_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_1_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/synth/base_mb3_timer_capture_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_1_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/synth/base_mb3_timer_capture_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_2_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/synth/base_mb3_timer_capture_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_2_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/synth/base_mb3_timer_capture_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_3_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/synth/base_mb3_timer_capture_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_3_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/synth/base_mb3_timer_capture_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_4_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/synth/base_mb3_timer_capture_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_4_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/synth/base_mb3_timer_capture_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_5_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_5_0/synth/base_mb3_timer_capture_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_5_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_5_0/synth/base_mb3_timer_capture_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_6_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_6_0/synth/base_mb3_timer_capture_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_6_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_6_0/synth/base_mb3_timer_capture_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_7_0/synth/base_mb3_timer_capture_7_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_7_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_capture_7_0/synth/base_mb3_timer_capture_7_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_generate_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_generate_0/synth/base_mb3_timer_generate_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized1' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized1' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_generate_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_generate_0/synth/base_mb3_timer_generate_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_pwm_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_pwm_0/synth/base_mb3_timer_pwm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized2' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized2' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_pwm_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timer_pwm_0/synth/base_mb3_timer_pwm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timers_interrupt_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timers_interrupt_0/synth/base_mb3_timers_interrupt_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timers_interrupt_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb3_timers_interrupt_0/synth/base_mb3_timers_interrupt_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_timer_0_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_timer_0_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_0_0' is unconnected for instance 'timer_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:16804]
WARNING: [Synth 8-7023] instance 'timer_0' of module 'base_timer_0_0' has 26 connections declared, but only 25 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:16804]
INFO: [Synth 8-6157] synthesizing module 'base_timer_1_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_timer_1_0_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'base_timer_1_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_timer_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_timer_2_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_timer_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_timer_3_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_timer_3_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_3_0' is unconnected for instance 'timer_3' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:16884]
WARNING: [Synth 8-7023] instance 'timer_3' of module 'base_timer_3_0' has 26 connections declared, but only 25 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:16884]
INFO: [Synth 8-6155] done synthesizing module 'base_timer_4_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_timer_4_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_4_0' is unconnected for instance 'timer_4' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:16910]
WARNING: [Synth 8-7023] instance 'timer_4' of module 'base_timer_4_0' has 26 connections declared, but only 25 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:16910]
INFO: [Synth 8-6155] done synthesizing module 'base_timer_5_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/.Xil/Vivado-20697-GRAMS-NSOC/realtime/base_timer_5_0_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_5_0' is unconnected for instance 'timer_5' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:16936]
WARNING: [Synth 8-7023] instance 'timer_5' of module 'base_timer_5_0' has 26 connections declared, but only 25 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:16936]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8278]
WARNING: [Synth 8-7071] port 'channel_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8278]
WARNING: [Synth 8-7071] port 'busy_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8278]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8278]
WARNING: [Synth 8-7071] port 'eos_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8278]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8278]
WARNING: [Synth 8-7023] instance 'xadc' of module 'base_xadc_0' has 39 connections declared, but only 33 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8278]
WARNING: [Synth 8-7071] port 'GPIO_T' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_BID' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_RID' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARREADY' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RLAST' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RVALID' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RRESP' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RDATA' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_AWREADY' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BVALID' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WREADY' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BRESP' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BID' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RID' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'base_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'base_processing_system7_0_0' has 234 connections declared, but only 210 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1023]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_xbar_2' is unconnected for instance 'xbar' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:6658]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_xbar_2' is unconnected for instance 'xbar' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:6658]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_2' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:6658]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8882]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8882]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_3' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:8882]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_m01_regslice_3' is unconnected for instance 'm01_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9559]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'base_m01_regslice_3' is unconnected for instance 'm01_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9559]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_m01_regslice_3' is unconnected for instance 'm01_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9559]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'base_m01_regslice_3' is unconnected for instance 'm01_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9559]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_3' has 80 connections declared, but only 76 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:9559]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m02_regslice_3' is unconnected for instance 'm02_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:10293]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m02_regslice_3' is unconnected for instance 'm02_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:10293]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_m02_regslice_3' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:10293]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m03_regslice_3' is unconnected for instance 'm03_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11067]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m03_regslice_3' is unconnected for instance 'm03_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11067]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_3' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11067]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m04_regslice_3' is unconnected for instance 'm04_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11631]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m04_regslice_3' is unconnected for instance 'm04_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11631]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_3' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11631]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m05_regslice_3' is unconnected for instance 'm05_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11995]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m05_regslice_3' is unconnected for instance 'm05_regslice' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11995]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_3' has 40 connections declared, but only 38 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:11995]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_pc_6' is unconnected for instance 'auto_pc' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:14599]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_pc_6' is unconnected for instance 'auto_pc' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:14599]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_6' has 79 connections declared, but only 77 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:14599]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'base_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1510]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'base_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1510]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'base_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1510]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'base_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1510]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk3' of module 'base_rst_ps7_0_fclk3_0' has 10 connections declared, but only 7 given [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/synth/base.v:1517]
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat__parameterized4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2207.758 ; gain = 487.543 ; free physical = 5163 ; free virtual = 12832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.570 ; gain = 505.355 ; free physical = 5163 ; free virtual = 12832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.570 ; gain = 505.355 ; free physical = 5163 ; free virtual = 12832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2231.508 ; gain = 0.000 ; free physical = 5165 ; free virtual = 12833
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_2/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_2/s00_couplers/auto_pc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0/base_io_switch_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0/base_io_switch_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_ilmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_ilmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_ilmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_ilmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_0_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_0_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_xbar_0/base_xbar_0/base_xbar_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_xbar_0/base_xbar_0/base_xbar_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_s00_regslice_4/base_s00_regslice_4/base_s00_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_s00_regslice_4/base_s00_regslice_4/base_s00_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m00_regslice_4/base_m00_regslice_4/base_m00_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m00_regslice_4/base_m00_regslice_4/base_m00_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m01_regslice_4/base_m01_regslice_4/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m01_regslice_4/base_m01_regslice_4/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m02_regslice_4/base_m02_regslice_4/base_m02_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m02_regslice_4/base_m02_regslice_4/base_m02_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m03_regslice_4/base_m03_regslice_4/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m03_regslice_4/base_m03_regslice_4/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m04_regslice_4/base_m04_regslice_4/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m04_regslice_4/base_m04_regslice_4/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m05_regslice_4/base_m05_regslice_4/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m05_regslice_4/base_m05_regslice_4/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m06_regslice_0/base_m06_regslice_0/base_m00_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m06_regslice_0/base_m06_regslice_0/base_m00_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m07_regslice_0/base_m07_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m07_regslice_0/base_m07_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m08_regslice_0/base_m08_regslice_0/base_m08_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m08_regslice_0/base_m08_regslice_0/base_m08_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m09_regslice_0/base_m09_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m09_regslice_0/base_m09_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m10_regslice_0/base_m10_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m10_regslice_0/base_m10_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m11_regslice_0/base_m11_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m11_regslice_0/base_m11_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m12_regslice_0/base_m12_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m12_regslice_0/base_m12_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m13_regslice_0/base_m13_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m13_regslice_0/base_m13_regslice_0/base_m13_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m14_regslice_0/base_m14_regslice_0/base_s00_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m14_regslice_0/base_m14_regslice_0/base_s00_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m15_regslice_0/base_m15_regslice_0/base_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m15_regslice_0/base_m15_regslice_0/base_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/arduino_gpio'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/arduino_gpio'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_direct'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_direct'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_0_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_0_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_xbar_1/base_xbar_1/base_xbar_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/xbar'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_xbar_1/base_xbar_1/base_xbar_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/xbar'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_s00_regslice_3/base_s00_regslice_3/base_s00_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_s00_regslice_3/base_s00_regslice_3/base_s00_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/s00_couplers/auto_pc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m00_regslice_3/base_m00_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m00_regslice_3/base_m00_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m00_couplers/m00_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m01_regslice_3/base_m01_regslice_3/base_m01_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m01_regslice_3/base_m01_regslice_3/base_m01_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m02_regslice_3/base_m02_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m02_regslice_3/base_m02_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m02_couplers/m02_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m03_regslice_3/base_m03_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m03_regslice_3/base_m03_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m03_couplers/m03_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m04_regslice_3/base_m04_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m04_regslice_3/base_m04_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m04_couplers/m04_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m05_regslice_3/base_m05_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_m05_regslice_3/base_m05_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m05_couplers/m05_regslice'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_1_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_system_interrupts_1_0/base_system_interrupts_1_0/base_system_interrupts_1_0_in_context.xdc] for cell 'base_i/system_interrupts_1'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_system_interrupts_1_0/base_system_interrupts_1_0/base_system_interrupts_1_0_in_context.xdc] for cell 'base_i/system_interrupts_1'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_axi_dma_0/base_axi_dma_0/base_axi_dma_0_in_context.xdc] for cell 'base_i/axi_dma'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_axi_dma_0/base_axi_dma_0/base_axi_dma_0_in_context.xdc] for cell 'base_i/axi_dma'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_7_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_7_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_pc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_8_in_context.xdc] for cell 'base_i/axi_mem_intercon_1/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_8_in_context.xdc] for cell 'base_i/axi_mem_intercon_1/s00_couplers/auto_pc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_xbar_2/base_xbar_2/base_xbar_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_xbar_2/base_xbar_2/base_xbar_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc] for cell 'base_i/processing_system7_0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc] for cell 'base_i/processing_system7_0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_rst_ps7_0_100M_0/base_rst_ps7_0_100M_0/base_rst_ps7_0_100M_0_in_context.xdc] for cell 'base_i/rst_ps7_0_100M'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_rst_ps7_0_100M_0/base_rst_ps7_0_100M_0/base_rst_ps7_0_100M_0_in_context.xdc] for cell 'base_i/rst_ps7_0_100M'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_100M_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_100M_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_example_0_0/base_example_0_0/base_example_0_0_in_context.xdc] for cell 'base_i/example_0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_example_0_0/base_example_0_0/base_example_0_0_in_context.xdc] for cell 'base_i/example_0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'bclk'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[1]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[0]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[5]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[4]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd[0]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_scl_io'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_sda_io'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_n'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_p'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[0]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[0]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[1]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[1]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[2]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[2]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_hpd[0]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[0]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[1]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[2]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[3]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[4]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[5]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[6]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[7]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:196]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[8]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[9]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[10]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:199]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[11]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[12]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[13]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[14]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[15]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[16]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[17]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[18]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[19]'. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc:208]
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/base_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.srcs/constrs_1/imports/constraints/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.352 ; gain = 0.000 ; free physical = 5147 ; free virtual = 12815
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 26 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2351.352 ; gain = 0.000 ; free physical = 5153 ; free virtual = 12822
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_direct' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_shared' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5148 ; free virtual = 12817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5148 ; free virtual = 12817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0/base_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for base_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/axi_interconnect_2/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/axi_interconnect_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/concat_interrupts. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/dff_en_reset_vector_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/io_switch. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/lmb/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/lmb/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/lmb/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/mb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/mb_bram_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/spi_subsystem/spi_direct. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/spi_subsystem/spi_shared. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timer_generate. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timer_pwm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/mb3_timers_interrupt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/timer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/timer_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/timer_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/timer_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/timers_subsystem/timer_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/xadc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/arduino_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/iic_direct. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/intr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_arduino/uartlite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/iop_interrupts. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/mb_iop_arduino_intr_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/mb_iop_arduino_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m04_couplers/m04_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m05_couplers/m05_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/system_interrupts_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/axi_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/axi_mem_intercon_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/btns_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/leds_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/rgbleds_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/rst_ps7_0_fclk3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/switches_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/example_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5154 ; free virtual = 12823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5154 ; free virtual = 12825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5154 ; free virtual = 12831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5156 ; free virtual = 12834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5156 ; free virtual = 12834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5154 ; free virtual = 12831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5149 ; free virtual = 12827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5149 ; free virtual = 12827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5157 ; free virtual = 12834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5157 ; free virtual = 12834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5157 ; free virtual = 12834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5157 ; free virtual = 12834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |base_auto_pc_0               |         1|
|2     |base_auto_pc_7               |         1|
|3     |base_auto_us_0               |         1|
|4     |base_auto_pc_8               |         1|
|5     |base_xbar_2                  |         1|
|6     |base_auto_pc_9               |         1|
|7     |base_xbar_1                  |         1|
|8     |base_auto_pc_1               |         1|
|9     |base_m00_regslice_3          |         1|
|10    |base_m01_regslice_3          |         1|
|11    |base_auto_pc_2               |         1|
|12    |base_m02_regslice_3          |         1|
|13    |base_auto_pc_3               |         1|
|14    |base_m03_regslice_3          |         1|
|15    |base_auto_pc_4               |         1|
|16    |base_m04_regslice_3          |         1|
|17    |base_auto_pc_5               |         1|
|18    |base_m05_regslice_3          |         1|
|19    |base_auto_pc_6               |         1|
|20    |base_s00_regslice_3          |         1|
|21    |base_axi_dma_0               |         1|
|22    |base_btns_gpio_0             |         1|
|23    |base_example_0_0             |         1|
|24    |base_leds_gpio_0             |         1|
|25    |base_mdm_1_0                 |         1|
|26    |base_processing_system7_0_0  |         1|
|27    |base_rgbleds_gpio_0          |         1|
|28    |base_rst_ps7_0_100M_0        |         1|
|29    |base_rst_ps7_0_fclk3_0       |         1|
|30    |base_switches_gpio_0         |         1|
|31    |base_system_interrupts_1_0   |         1|
|32    |base_xbar_0                  |         1|
|33    |base_m00_regslice_4          |         1|
|34    |base_m01_regslice_4          |         1|
|35    |base_m02_regslice_4          |         1|
|36    |base_m03_regslice_4          |         1|
|37    |base_m04_regslice_4          |         1|
|38    |base_m05_regslice_4          |         1|
|39    |base_m06_regslice_0          |         1|
|40    |base_m07_regslice_0          |         1|
|41    |base_m08_regslice_0          |         1|
|42    |base_m09_regslice_0          |         1|
|43    |base_m10_regslice_0          |         1|
|44    |base_m11_regslice_0          |         1|
|45    |base_m12_regslice_0          |         1|
|46    |base_m13_regslice_0          |         1|
|47    |base_m14_regslice_0          |         1|
|48    |base_m15_regslice_0          |         1|
|49    |base_s00_regslice_4          |         1|
|50    |base_arduino_gpio_0          |         1|
|51    |base_dff_en_reset_vector_0_0 |         1|
|52    |base_iic_direct_0            |         1|
|53    |base_intc_0                  |         1|
|54    |base_intr_0                  |         1|
|55    |base_io_switch_0             |         1|
|56    |base_mb_0                    |         1|
|57    |base_mb_bram_ctrl_0          |         1|
|58    |base_rst_clk_wiz_1_100M_0    |         1|
|59    |base_uartlite_0              |         1|
|60    |base_xadc_0                  |         1|
|61    |base_dlmb_v10_0              |         1|
|62    |base_ilmb_v10_0              |         1|
|63    |base_lmb_bram_0              |         1|
|64    |base_lmb_bram_if_cntlr_0     |         1|
|65    |base_spi_direct_0            |         1|
|66    |base_spi_shared_0            |         1|
|67    |base_timer_0_0               |         1|
|68    |base_timer_1_0               |         1|
|69    |base_timer_2_0               |         1|
|70    |base_timer_3_0               |         1|
|71    |base_timer_4_0               |         1|
|72    |base_timer_5_0               |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |base_arduino_gpio          |     1|
|2     |base_auto_pc               |    10|
|12    |base_auto_us               |     1|
|13    |base_axi_dma               |     1|
|14    |base_btns_gpio             |     1|
|15    |base_dff_en_reset_vector_0 |     1|
|16    |base_dlmb_v10              |     1|
|17    |base_example_0             |     1|
|18    |base_iic_direct            |     1|
|19    |base_ilmb_v10              |     1|
|20    |base_intc                  |     1|
|21    |base_intr                  |     1|
|22    |base_io_switch             |     1|
|23    |base_leds_gpio             |     1|
|24    |base_lmb_bram              |     1|
|25    |base_lmb_bram_if_cntlr     |     1|
|26    |base_m00_regslice          |     2|
|28    |base_m01_regslice          |     2|
|30    |base_m02_regslice          |     2|
|32    |base_m03_regslice          |     2|
|34    |base_m04_regslice          |     2|
|36    |base_m05_regslice          |     2|
|38    |base_m06_regslice          |     1|
|39    |base_m07_regslice          |     1|
|40    |base_m08_regslice          |     1|
|41    |base_m09_regslice          |     1|
|42    |base_m10_regslice          |     1|
|43    |base_m11_regslice          |     1|
|44    |base_m12_regslice          |     1|
|45    |base_m13_regslice          |     1|
|46    |base_m14_regslice          |     1|
|47    |base_m15_regslice          |     1|
|48    |base_mb                    |     1|
|49    |base_mb_bram_ctrl          |     1|
|50    |base_mdm_1                 |     1|
|51    |base_processing_system7_0  |     1|
|52    |base_rgbleds_gpio          |     1|
|53    |base_rst_clk_wiz_1_100M    |     1|
|54    |base_rst_ps7_0_100M        |     1|
|55    |base_rst_ps7_0_fclk3       |     1|
|56    |base_s00_regslice          |     2|
|58    |base_spi_direct            |     1|
|59    |base_spi_shared            |     1|
|60    |base_switches_gpio         |     1|
|61    |base_system_interrupts_1   |     1|
|62    |base_timer_0               |     1|
|63    |base_timer_1               |     1|
|64    |base_timer_2               |     1|
|65    |base_timer_3               |     1|
|66    |base_timer_4               |     1|
|67    |base_timer_5               |     1|
|68    |base_uartlite              |     1|
|69    |base_xadc                  |     1|
|70    |base_xbar                  |     3|
|73    |IBUF                       |    20|
|74    |IOBUF                      |    26|
|75    |OBUF                       |    10|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5157 ; free virtual = 12834
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 93 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2351.352 ; gain = 505.355 ; free physical = 5157 ; free virtual = 12834
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.352 ; gain = 631.137 ; free physical = 5157 ; free virtual = 12834
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2351.352 ; gain = 0.000 ; free physical = 5423 ; free virtual = 13100
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.352 ; gain = 0.000 ; free physical = 5424 ; free virtual = 13101
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 26 instances

Synth Design complete | Checksum: bff1168b
INFO: [Common 17-83] Releasing license: Synthesis
225 Infos, 319 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2351.352 ; gain = 993.574 ; free physical = 5424 ; free virtual = 13101
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.452; main = 1576.915; forked = 362.318
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3309.121; main = 2351.355; forked = 957.766
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/synth_1/base_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 16:19:41 2024...
