library IEEE;
use IEEE.std_logic_1164.all;

entity adder is
  port(A, B: in STD_LOGIC;
       C_in, C_out: in STD_LOGIC;
       S: out STD_LOGIC);
end adder;

architecture synth of or_gate is
  signal output: STD_LOGIC_VECTOR(1 downto 0);
begin
  output <= A + B + C_in;
  C_out <= output(1);
  S <= output(0);
end synth;
