// Seed: 3558728993
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  assign module_1.id_2 = 0;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_14;
  initial begin : LABEL_0
    id_14 = id_7 + id_12;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd52
) (
    output wor _id_0,
    output tri id_1,
    input supply1 id_2
);
  logic [(  (  -1  )  ) : id_0] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
