#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 29 16:34:38 2020
# Process ID: 28310
# Current directory: /home/fitz/FPGA/Project/ibex_soc/vivado_build/lowrisc_ibex_kc705.runs/design_1_ibex_core_axi_wallpaper_0_0_synth_1
# Command line: vivado -log design_1_ibex_core_axi_wallpaper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ibex_core_axi_wallpaper_0_0.tcl
# Log file: /home/fitz/FPGA/Project/ibex_soc/vivado_build/lowrisc_ibex_kc705.runs/design_1_ibex_core_axi_wallpaper_0_0_synth_1/design_1_ibex_core_axi_wallpaper_0_0.vds
# Journal file: /home/fitz/FPGA/Project/ibex_soc/vivado_build/lowrisc_ibex_kc705.runs/design_1_ibex_core_axi_wallpaper_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_ibex_core_axi_wallpaper_0_0.tcl -notrace
Command: synth_design -top design_1_ibex_core_axi_wallpaper_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28423 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1288.609 ; gain = 88.988 ; free physical = 3764 ; free virtual = 19117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ibex_core_axi_wallpaper_0_0' [/home/fitz/FPGA/Project/ibex_soc/vivado_build/lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ip/design_1_ibex_core_axi_wallpaper_0_0/synth/design_1_ibex_core_axi_wallpaper_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ibex_core_axi_wallpaper' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:3]
	Parameter DM_HALT_ADDR bound to: 0 - type: integer 
	Parameter DM_EXCEPTION_ADDR bound to: 0 - type: integer 
	Parameter BOOT_ADDR bound to: -2147483648 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 4 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibex_core' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core.sv:13]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1'b1 
	Parameter MultiplierImplementation bound to: fast - type: string 
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
	Parameter PMP_NUM_CHAN bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-638] synthesizing module 'prim_clock_gating' [/home/fitz/FPGA/Project/ibex_soc/rtl/prim_clock_gating.sv:5]
	Parameter BUFGCE_EN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prim_clock_gating' (1#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/prim_clock_gating.sv:5]
INFO: [Synth 8-638] synthesizing module 'ibex_if_stage' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_if_stage.sv:12]
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_if_stage.sv:107]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_if_stage.sv:107]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_if_stage.sv:118]
INFO: [Synth 8-638] synthesizing module 'ibex_prefetch_buffer' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_prefetch_buffer.sv:12]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-638] synthesizing module 'ibex_fetch_fifo' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_fetch_fifo.sv:12]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-256] done synthesizing module 'ibex_fetch_fifo' (2#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_fetch_fifo.sv:12]
INFO: [Synth 8-256] done synthesizing module 'ibex_prefetch_buffer' (3#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_prefetch_buffer.sv:12]
INFO: [Synth 8-638] synthesizing module 'ibex_compressed_decoder' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:28]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:31]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:64]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:64]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:102]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:102]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:120]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:120]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:186]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:186]
INFO: [Synth 8-256] done synthesizing module 'ibex_compressed_decoder' (4#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_compressed_decoder.sv:12]
INFO: [Synth 8-256] done synthesizing module 'ibex_if_stage' (5#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_if_stage.sv:12]
INFO: [Synth 8-638] synthesizing module 'ibex_id_stage' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_id_stage.sv:16]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_id_stage.sv:229]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_id_stage.sv:229]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_id_stage.sv:244]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_id_stage.sv:270]
INFO: [Synth 8-638] synthesizing module 'ibex_register_file' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_register_file_ff.sv:13]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_WORDS bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-256] done synthesizing module 'ibex_register_file' (6#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_register_file_ff.sv:13]
INFO: [Synth 8-638] synthesizing module 'ibex_decoder' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:14]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:210]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:262]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:306]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:330]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:372]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:372]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:411]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:514]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:556]
INFO: [Synth 8-256] done synthesizing module 'ibex_decoder' (7#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_decoder.sv:14]
INFO: [Synth 8-638] synthesizing module 'ibex_controller' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_controller.sv:9]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_controller.sv:270]
INFO: [Synth 8-256] done synthesizing module 'ibex_controller' (8#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_controller.sv:9]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_id_stage.sv:542]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_id_stage.sv:542]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_id_stage.sv:548]
INFO: [Synth 8-256] done synthesizing module 'ibex_id_stage' (9#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_id_stage.sv:16]
INFO: [Synth 8-638] synthesizing module 'ibex_ex_block' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_ex_block.sv:11]
	Parameter RV32M bound to: 1'b1 
	Parameter MultiplierImplementation bound to: fast - type: string 
INFO: [Synth 8-638] synthesizing module 'ibex_multdiv_fast' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_multdiv_fast.sv:14]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_multdiv_fast.sv:95]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_multdiv_fast.sv:155]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_multdiv_fast.sv:258]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_multdiv_fast.sv:258]
INFO: [Synth 8-256] done synthesizing module 'ibex_multdiv_fast' (10#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_multdiv_fast.sv:14]
INFO: [Synth 8-638] synthesizing module 'ibex_alu' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_alu.sv:9]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_alu.sv:47]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_alu.sv:127]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_alu.sv:168]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_alu.sv:188]
INFO: [Synth 8-256] done synthesizing module 'ibex_alu' (11#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_alu.sv:9]
INFO: [Synth 8-256] done synthesizing module 'ibex_ex_block' (12#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_ex_block.sv:11]
INFO: [Synth 8-638] synthesizing module 'ibex_load_store_unit' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:99]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:99]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:102]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:102]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:110]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:110]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:122]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:122]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:136]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:157]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:157]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:206]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:206]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:221]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:221]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:260]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:260]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:299]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:299]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:332]
INFO: [Synth 8-256] done synthesizing module 'ibex_load_store_unit' (13#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_load_store_unit.sv:12]
INFO: [Synth 8-638] synthesizing module 'ibex_cs_registers' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:12]
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1'b1 
	Parameter MXL bound to: 2'b01 
	Parameter MISA_VALUE bound to: 32'b01000000000000000001000100000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:240]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:403]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:503]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:506]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:565]
INFO: [Synth 8-226] default block is never used [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:565]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:802]
INFO: [Synth 8-256] done synthesizing module 'ibex_cs_registers' (14#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:12]
INFO: [Synth 8-256] done synthesizing module 'ibex_core' (15#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/lint_bridge/lint_2_axi.sv:16]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter AUX_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
	Parameter REGISTERED_GRANT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'lint_2_axi' (16#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/lint_bridge/lint_2_axi.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'aw_user_o' does not match port width (6) of module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:247]
WARNING: [Synth 8-689] width (4) of port connection 'w_user_o' does not match port width (6) of module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:257]
WARNING: [Synth 8-689] width (4) of port connection 'b_user_i' does not match port width (6) of module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:266]
WARNING: [Synth 8-689] width (4) of port connection 'ar_user_o' does not match port width (6) of module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:280]
WARNING: [Synth 8-689] width (4) of port connection 'r_user_i' does not match port width (6) of module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:291]
WARNING: [Synth 8-689] width (4) of port connection 'aw_user_o' does not match port width (6) of module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:343]
WARNING: [Synth 8-689] width (4) of port connection 'w_user_o' does not match port width (6) of module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:353]
WARNING: [Synth 8-689] width (4) of port connection 'b_user_i' does not match port width (6) of module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:362]
WARNING: [Synth 8-689] width (4) of port connection 'ar_user_o' does not match port width (6) of module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:376]
WARNING: [Synth 8-689] width (4) of port connection 'r_user_i' does not match port width (6) of module 'lint_2_axi' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:387]
INFO: [Synth 8-256] done synthesizing module 'ibex_core_axi_wallpaper' (17#1) [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_core_axi_wallpaper.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_ibex_core_axi_wallpaper_0_0' (18#1) [/home/fitz/FPGA/Project/ibex_soc/vivado_build/lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ip/design_1_ibex_core_axi_wallpaper_0_0/synth/design_1_ibex_core_axi_wallpaper_0_0.v:57]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[11]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[10]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[9]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[8]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[7]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[6]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[5]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[4]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[3]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[2]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[1]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_id_i[0]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_resp_i[0]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_user_i[5]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_user_i[4]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_user_i[3]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_user_i[2]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_user_i[1]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port b_user_i[0]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[11]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[10]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[9]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[8]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[7]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[6]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[5]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[4]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[3]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[2]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[1]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_id_i[0]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_resp_i[0]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_last_i
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_user_i[5]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_user_i[4]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_user_i[3]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_user_i[2]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_user_i[1]
WARNING: [Synth 8-3331] design lint_2_axi has unconnected port r_user_i[0]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[7]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[6]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[5]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[4]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[3]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[2]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[1]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[0]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port instr_ret_compressed_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port jump_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port branch_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port branch_taken_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port mem_load_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port mem_store_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port lsu_busy_i
WARNING: [Synth 8-3331] design ibex_multdiv_fast has unconnected port alu_adder_ext_i[33]
WARNING: [Synth 8-3331] design ibex_multdiv_fast has unconnected port alu_adder_ext_i[0]
WARNING: [Synth 8-3331] design ibex_controller has unconnected port csr_mtip_i
WARNING: [Synth 8-3331] design ibex_register_file has unconnected port test_en_i
WARNING: [Synth 8-3331] design ibex_fetch_fifo has unconnected port in_addr_i[0]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[7]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[6]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[5]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[4]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[3]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[2]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[1]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[0]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port exc_cause[5]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port csr_mtvec_i[7]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port csr_mtvec_i[6]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port csr_mtvec_i[5]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port csr_mtvec_i[4]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port csr_mtvec_i[3]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port csr_mtvec_i[2]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port csr_mtvec_i[1]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port csr_mtvec_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.141 ; gain = 156.520 ; free physical = 3736 ; free virtual = 19091
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.141 ; gain = 156.520 ; free physical = 3725 ; free virtual = 19080
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1730.984 ; gain = 5.000 ; free physical = 3211 ; free virtual = 18566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1730.984 ; gain = 531.363 ; free physical = 3276 ; free virtual = 18631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1730.984 ; gain = 531.363 ; free physical = 3276 ; free virtual = 18631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1730.984 ; gain = 531.363 ; free physical = 3277 ; free virtual = 18632
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "illegal_instr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "illegal_instr_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "illegal_instr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "csr_access_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ebrk_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mret_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dret_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ecall_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wfi_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "imm_a_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_wdata_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_operator_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op_a_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mult_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multdiv_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multdiv_signed_mode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exc_cause_o0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_cause_o0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instr_req_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_mux_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_mux_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_mux_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_pc_mux_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_cause_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_cause_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_cause_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debug_cause_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mult_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mult_state_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "md_state_n0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adder_op_b_negate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmp_signed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stopcount]' into 'dcsr_q_reg[zero1]' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:597]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stoptime]' into 'dcsr_q_reg[zero1]' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:597]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[zero0]' into 'dcsr_q_reg[zero1]' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:597]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[mprven]' into 'dcsr_q_reg[zero1]' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:597]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[nmip]' into 'dcsr_q_reg[zero1]' [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:597]
WARNING: [Synth 8-6014] Unused sequential element dcsr_q_reg[stopcount] was removed.  [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:597]
WARNING: [Synth 8-6014] Unused sequential element dcsr_q_reg[stoptime] was removed.  [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:597]
WARNING: [Synth 8-6014] Unused sequential element dcsr_q_reg[zero0] was removed.  [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:597]
WARNING: [Synth 8-6014] Unused sequential element dcsr_q_reg[mprven] was removed.  [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:597]
WARNING: [Synth 8-6014] Unused sequential element dcsr_q_reg[nmip] was removed.  [/home/fitz/FPGA/Project/ibex_soc/rtl/ibex_cs_registers.sv:597]
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'lint_2_axi'
INFO: [Synth 8-5544] ROM "b_ready_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              WRITE_DATA |                              001 |                              010
              WRITE_ADDR |                              010 |                              011
              WRITE_WAIT |                              011 |                              100
               READ_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'lint_2_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1730.984 ; gain = 531.363 ; free physical = 3229 ; free virtual = 18584
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 32    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 51    
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 35    
	   3 Input     34 Bit        Muxes := 2     
	   8 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 5     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   8 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 80    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 13    
	  11 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 3     
	  39 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  12 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	  12 Input      2 Bit        Muxes := 7     
	  20 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 99    
	   7 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 19    
	  10 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 18    
	  19 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 12    
	  39 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ibex_fetch_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 11    
Module ibex_prefetch_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ibex_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module ibex_if_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ibex_register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module ibex_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  12 Input      2 Bit        Muxes := 6     
	  20 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 18    
	  19 Input      1 Bit        Muxes := 2     
Module ibex_controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibex_id_stage 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 5     
Module ibex_multdiv_fast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     34 Bit        Muxes := 2     
	   8 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 5     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   8 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module ibex_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ibex_ex_block 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibex_load_store_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module ibex_cs_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 32    
	               32 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 35    
	  15 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 39    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	  39 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 14    
	  39 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module ibex_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module lint_2_axi 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "decoder_i/mult_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_i/div_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_i/data_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_i/data_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_i/jump_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_i/branch_in_dec_o" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mac_res_signed, operation Mode is: C+A*B.
DSP Report: operator mac_res_signed is absorbed into DSP mac_res_signed.
DSP Report: operator mac_res_signed0 is absorbed into DSP mac_res_signed.
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/instr_lint_2_axi/data_raux_o_reg was removed.  [/home/fitz/FPGA/Project/ibex_soc/rtl/lint_bridge/lint_2_axi.sv:330]
WARNING: [Synth 8-6014] Unused sequential element inst/instr_lint_2_axi/data_rID_o_reg was removed.  [/home/fitz/FPGA/Project/ibex_soc/rtl/lint_bridge/lint_2_axi.sv:329]
WARNING: [Synth 8-6014] Unused sequential element inst/data_lint_2_axi/data_raux_o_reg was removed.  [/home/fitz/FPGA/Project/ibex_soc/rtl/lint_bridge/lint_2_axi.sv:330]
WARNING: [Synth 8-6014] Unused sequential element inst/data_lint_2_axi/data_rID_o_reg was removed.  [/home/fitz/FPGA/Project/ibex_soc/rtl/lint_bridge/lint_2_axi.sv:329]
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awlen[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awlen[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awburst[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awlock[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awcache[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awregion[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awregion[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awregion[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awregion[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awuser[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awuser[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awuser[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_awuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_wlast driven by constant 1
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_wuser[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_wuser[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_wuser[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arlen[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arlen[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arburst[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arlock[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arcache[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arregion[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arregion[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arregion[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arregion[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_aruser[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_aruser[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_aruser[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port data_axi_aruser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port instr_axi_awid[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port instr_axi_awid[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port instr_axi_awid[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port instr_axi_awid[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_ibex_core_axi_wallpaper_0_0 has port instr_axi_awid[7] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[7]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[6]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[5]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[4]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[3]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[2]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[1]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port boot_addr_i[0]
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port instr_ret_compressed_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port imiss_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port pc_set_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port jump_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port branch_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port branch_taken_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port mem_load_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port mem_store_i
WARNING: [Synth 8-3331] design ibex_cs_registers has unconnected port lsu_busy_i
WARNING: [Synth 8-3331] design ibex_multdiv_fast has unconnected port alu_adder_ext_i[33]
WARNING: [Synth 8-3331] design ibex_multdiv_fast has unconnected port alu_adder_ext_i[0]
WARNING: [Synth 8-3331] design ibex_register_file has unconnected port test_en_i
WARNING: [Synth 8-3331] design ibex_id_stage has unconnected port csr_mtip_i
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[7]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[6]
WARNING: [Synth 8-3331] design ibex_if_stage has unconnected port boot_addr_i[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[31][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[31][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[30][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[30][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[29][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[29][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[28][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[28][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[27][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[27][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[26][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[26][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[25][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[25][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[24][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[24][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[23][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[23][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[22][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[22][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[21][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[21][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[20][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[20][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[19][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[19][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[18][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[18][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[17][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[17][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[16][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[16][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[15][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[15][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[14][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[14][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[13][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[13][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[12][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[12][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[11][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[11][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[10][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[10][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[9][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[9][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[8][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[8][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[7][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[7][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[6][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[6][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[5][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[5][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[4][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[4][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[3][32]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[3][33]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[31][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[31][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[30][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[29][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[29][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[28][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[27][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[27][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[26][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[25][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[25][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[24][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[23][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[23][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[22][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[21][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[21][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[20][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[20][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[19][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[18][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[18][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[17][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[16][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[15][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[14][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[14][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[13][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[12][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[11][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[10][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[9][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[8][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[7][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[6][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[5][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[4][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[3][0]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[3][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mtvec_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[31][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[31][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[30][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[30][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[29][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[29][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[28][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[28][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[27][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[27][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[26][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[26][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[25][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[25][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[24][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[24][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[23][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[23][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[22][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[22][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[21][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[21][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[20][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[20][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[19][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[19][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[18][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[18][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[17][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[17][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[16][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[16][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[15][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[15][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[14][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[14][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[13][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[13][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[12][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[12][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[11][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[11][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[10][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[10][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[9][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[9][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[8][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[8][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[7][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[7][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[6][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[6][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[5][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[5][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[4][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[4][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[3][33]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[3][34]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[31][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[31][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[30][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[29][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[29][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[28][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[27][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[27][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[26][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[26][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[25][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[25][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[24][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[23][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[23][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[22][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[21][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[20][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[19][1]' (FDCE) to 'inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[19][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mcountinhibit_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/inst_ibex_core /cs_registers_i/\dcsr_q_reg[xdebugver][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\dcsr_q_reg[zero2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[31][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[30][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[29][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[28][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[27][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[26][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[25][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[24][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[23][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[22][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[21][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[20][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[19][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[18][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[17][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[16][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[15][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[14][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[13][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[12][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[11][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[10][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[9][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[8][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[7][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[6][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[5][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[4][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[3][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[30][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[29][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[28][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[27][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[26][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[25][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[24][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[23][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[22][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[21][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[20][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[19][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[18][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[17][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[10][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mtvec_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\dcsr_q_reg[zero1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /load_store_unit_i/pmp_err_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /if_stage_i/\pc_id_o_reg[0] )
WARNING: [Synth 8-3332] Sequential element (prefetch_buffer_i/rdata_pmp_err_q_reg[1]) is unused and will be removed from module ibex_if_stage.
WARNING: [Synth 8-3332] Sequential element (prefetch_buffer_i/rdata_pmp_err_q_reg[0]) is unused and will be removed from module ibex_if_stage.
WARNING: [Synth 8-3332] Sequential element (prefetch_buffer_i/fetch_addr_q_reg[1]) is unused and will be removed from module ibex_if_stage.
WARNING: [Synth 8-3332] Sequential element (prefetch_buffer_i/fetch_addr_q_reg[0]) is unused and will be removed from module ibex_if_stage.
WARNING: [Synth 8-3332] Sequential element (prefetch_buffer_i/stored_addr_q_reg[1]) is unused and will be removed from module ibex_if_stage.
WARNING: [Synth 8-3332] Sequential element (prefetch_buffer_i/stored_addr_q_reg[0]) is unused and will be removed from module ibex_if_stage.
WARNING: [Synth 8-3332] Sequential element (pc_id_o_reg[0]) is unused and will be removed from module ibex_if_stage.
WARNING: [Synth 8-3332] Sequential element (pmp_err_q_reg) is unused and will be removed from module ibex_load_store_unit.
WARNING: [Synth 8-3332] Sequential element (mtvec_q_reg[3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mtvec_q_reg[0]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (depc_q_reg[0]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[31]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[30]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[29]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[28]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[27]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[26]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[25]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[24]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[23]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[22]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[21]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[20]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[19]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[18]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[17]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[16]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[15]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[14]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[13]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[12]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[11]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[10]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[9]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[8]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[7]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[6]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[5]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[4]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[1]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (dcsr_q_reg[zero1]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (dcsr_q_reg[xdebugver][2]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[3][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[3][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[4][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[4][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[5][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[5][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[6][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[6][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[7][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[7][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[8][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[8][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[9][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[9][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[10][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[10][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[11][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[11][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[12][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[12][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[13][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[13][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[14][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[14][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[15][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[15][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[16][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[16][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[17][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[17][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[18][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[18][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[19][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[19][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[20][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[20][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[21][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[21][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[22][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[22][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[23][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[23][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[24][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[24][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[25][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[25][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[26][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[26][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[27][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[27][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[28][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[28][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[29][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[29][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[30][35]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[30][3]) is unused and will be removed from module ibex_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mhpmcounter_q_reg[31][35]) is unused and will be removed from module ibex_cs_registers.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_ibex_core /cs_registers_i/\mhpmcounter_q_reg[1][33] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:54 . Memory (MB): peak = 1730.984 ; gain = 531.363 ; free physical = 3647 ; free virtual = 19005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ibex_multdiv_fast | C+A*B       | 17     | 17     | 34     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 1764.969 ; gain = 565.348 ; free physical = 3391 ; free virtual = 18749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:12 . Memory (MB): peak = 1767.969 ; gain = 568.348 ; free physical = 3422 ; free virtual = 18780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:17 . Memory (MB): peak = 1871.992 ; gain = 672.371 ; free physical = 3398 ; free virtual = 18756
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:18 . Memory (MB): peak = 1871.992 ; gain = 672.371 ; free physical = 3386 ; free virtual = 18744
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:18 . Memory (MB): peak = 1871.992 ; gain = 672.371 ; free physical = 3385 ; free virtual = 18743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:19 . Memory (MB): peak = 1871.992 ; gain = 672.371 ; free physical = 3381 ; free virtual = 18739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:19 . Memory (MB): peak = 1871.992 ; gain = 672.371 ; free physical = 3381 ; free virtual = 18738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:19 . Memory (MB): peak = 1871.992 ; gain = 672.371 ; free physical = 3380 ; free virtual = 18737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:19 . Memory (MB): peak = 1871.992 ; gain = 672.371 ; free physical = 3379 ; free virtual = 18737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    56|
|2     |DSP48E1 |     1|
|3     |LUT1    |    16|
|4     |LUT2    |   171|
|5     |LUT3    |   457|
|6     |LUT4    |   215|
|7     |LUT5    |   649|
|8     |LUT6    |  1760|
|9     |MUXF7   |   262|
|10    |FDCE    |  1738|
|11    |FDPE    |     7|
|12    |FDRE    |   190|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+------------------------+------+
|      |Instance                             |Module                  |Cells |
+------+-------------------------------------+------------------------+------+
|1     |top                                  |                        |  5522|
|2     |  inst                               |ibex_core_axi_wallpaper |  5522|
|3     |    data_lint_2_axi                  |lint_2_axi              |    21|
|4     |    inst_ibex_core                   |ibex_core               |  5480|
|5     |      cs_registers_i                 |ibex_cs_registers       |   556|
|6     |      ex_block_i                     |ibex_ex_block           |   632|
|7     |        alu_i                        |ibex_alu                |    82|
|8     |        \gen_multdiv_fast.multdiv_i  |ibex_multdiv_fast       |   550|
|9     |      id_stage_i                     |ibex_id_stage           |  2319|
|10    |        controller_i                 |ibex_controller         |   422|
|11    |        registers_i                  |ibex_register_file      |  1894|
|12    |      if_stage_i                     |ibex_if_stage           |  1789|
|13    |        prefetch_buffer_i            |ibex_prefetch_buffer    |   595|
|14    |          fifo_i                     |ibex_fetch_fifo         |   494|
|15    |      load_store_unit_i              |ibex_load_store_unit    |   182|
|16    |    instr_lint_2_axi                 |lint_2_axi_0            |    20|
+------+-------------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:19 . Memory (MB): peak = 1871.992 ; gain = 672.371 ; free physical = 3379 ; free virtual = 18737
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 283 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 1871.992 ; gain = 297.527 ; free physical = 3443 ; free virtual = 18801
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:19 . Memory (MB): peak = 1872.000 ; gain = 672.371 ; free physical = 3443 ; free virtual = 18801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
499 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:21 . Memory (MB): peak = 1904.008 ; gain = 729.211 ; free physical = 3493 ; free virtual = 18851
INFO: [Common 17-1381] The checkpoint '/home/fitz/FPGA/Project/ibex_soc/vivado_build/lowrisc_ibex_kc705.runs/design_1_ibex_core_axi_wallpaper_0_0_synth_1/design_1_ibex_core_axi_wallpaper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/fitz/FPGA/Project/ibex_soc/vivado_build/lowrisc_ibex_kc705.runs/design_1_ibex_core_axi_wallpaper_0_0_synth_1/design_1_ibex_core_axi_wallpaper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ibex_core_axi_wallpaper_0_0_utilization_synth.rpt -pb design_1_ibex_core_axi_wallpaper_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1928.020 ; gain = 0.000 ; free physical = 3433 ; free virtual = 18796
INFO: [Common 17-206] Exiting Vivado at Sun Mar 29 16:37:13 2020...
