Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne12.ecn.purdue.edu, pid 5978
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/ns_m_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/ns_m_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6873058630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f687305f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68730676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68730726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f687307a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68730046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f687300c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68730166a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f687301f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68730276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68730316a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68730396a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872fc36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872fcb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872fd56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872fdd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872fe86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872ff06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872ff96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f8a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f9d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872fa86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872fb06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872fb96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f4b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f5e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f6f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f0a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f1d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f266a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f2f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872ec26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872ecb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872ed36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872edc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872ee56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872eee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872ef76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872f006a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e9c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872ea66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872eaf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872eb86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e4a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e5c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e6d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e7f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6872e116a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872e1c390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872e1cdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872e22860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872e2d2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872e2dd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872e357b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872e3f240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872e3fc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872dc5710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872dd2198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872dd2be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872dd8668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872de20f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872de2b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872de85c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872df4048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872df4a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872dfe518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872dfef60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d889e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d8f470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d8feb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d97940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872da23c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872da2e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872daa898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872db4320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872db4d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872dba7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d46278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d46cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d4e748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d591d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d59c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d5e6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d69128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d69b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d735f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d7b080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d7bac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d05550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d05f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d10a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d184a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d18ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d21978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d29400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d29e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d308d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d3b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872d3bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872cc3828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872ccc2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872ccccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872cd3780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872ce0208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872ce0c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872ce86d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6873d9f080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6873d9fb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872cf75c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872c81048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872c81a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6872c8a518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c8ae48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c910b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c912e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c91518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c91748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c91978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c91ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c91dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c9e048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c9e278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c9e4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c9e6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c9e908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c9eb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c9ed68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6872c9ef98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f6872c50eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f6872c59518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33550542437500 because a thread reached the max instruction count
