(edif MIO_BUS
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 4 11 15 8 46)
      (program "Xilinx ngc2edif" (version "P_INT.20160902"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure MIO_BUS.ngc MIO_BUS.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library MIO_BUS_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell MIO_BUS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port mem_w
              (direction INPUT)
            )
            (port counter0_out
              (direction INPUT)
            )
            (port counter1_out
              (direction INPUT)
            )
            (port counter2_out
              (direction INPUT)
            )
            (port data_ram_we
              (direction OUTPUT)
            )
            (port GPIOf0000000_we
              (direction OUTPUT)
            )
            (port GPIOe0000000_we
              (direction OUTPUT)
            )
            (port counter_we
              (direction OUTPUT)
            )
            (port (array (rename BTN "BTN<3:0>") 4)
              (direction INPUT))
            (port (array (rename SW "SW<15:0>") 16)
              (direction INPUT))
            (port (array (rename Cpu_data2bus "Cpu_data2bus<31:0>") 32)
              (direction INPUT))
            (port (array (rename addr_bus "addr_bus<31:0>") 32)
              (direction INPUT))
            (port (array (rename ram_data_out "ram_data_out<31:0>") 32)
              (direction INPUT))
            (port (array (rename led_out "led_out<15:0>") 16)
              (direction INPUT))
            (port (array (rename counter_out "counter_out<31:0>") 32)
              (direction INPUT))
            (port (array (rename Cpu_data4bus "Cpu_data4bus<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ram_data_in "ram_data_in<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ram_addr "ram_addr<9:0>") 10)
              (direction OUTPUT))
            (port (array (rename Peripheral_in "Peripheral_in<31:0>") 32)
              (direction OUTPUT))
            (designator "xc7k160t-2L-ffg676")
            (property TYPE (string "MIO_BUS") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:BTN<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:SW<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:Cpu_data2bus<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:addr_bus<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:ram_data_out<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:led_out<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:counter_out<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:Cpu_data4bus<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:ram_data_in<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "10:OUTPUT:ram_addr<9:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:Peripheral_in<31:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "MIO_BUS_MIO_BUS") (owner "Xilinx"))
          )
          (contents
            (instance Mmux_Cpu_data4bus321
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus311
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus301
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus291
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus281
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus271
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus261
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus251
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus241
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus231
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus221
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus211
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus201
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus191
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus181
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus171
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus161
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus151
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus141
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus131
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus121
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus111
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus101
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus91
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus81
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus71
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus61
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus51
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus41
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus31
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus21
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_Cpu_data4bus11
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEAEAEA51404040") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in321
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___Mmux_ram_data_in321") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in311
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___Mmux_ram_data_in311") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in301
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___Mmux_ram_data_in301") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in291
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___29___Mmux_ram_data_in291") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in281
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___28___Mmux_ram_data_in281") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in271
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___27___Mmux_ram_data_in271") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in261
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___Mmux_ram_data_in261") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in251
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___Mmux_ram_data_in251") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in241
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___Mmux_ram_data_in241") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in231
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___Mmux_ram_data_in231") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in221
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___Mmux_ram_data_in221") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in211
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___Mmux_ram_data_in211") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in201
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___Mmux_ram_data_in201") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in191
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___Mmux_ram_data_in191") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in181
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___Mmux_ram_data_in181") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in171
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___Mmux_ram_data_in171") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in161
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___Mmux_ram_data_in161") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in151
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___Mmux_ram_data_in151") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in141
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___Mmux_ram_data_in141") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in131
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___Mmux_ram_data_in131") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in121
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___Mmux_ram_data_in121") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in111
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___Mmux_ram_data_in111") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in101
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___Mmux_ram_data_in101") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in91
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___Mmux_ram_data_in91") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in81
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___Mmux_ram_data_in81") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in71
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___Mmux_ram_data_in71") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in61
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___Mmux_ram_data_in61") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in51
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___Mmux_ram_data_in51") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in41
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___Mmux_ram_data_in41") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in31
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___Mmux_ram_data_in31") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in21
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___Mmux_ram_data_in21") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_data_in11
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Mmux_ram_data_in11") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in321
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___Mmux_ram_data_in321") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in311
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___Mmux_ram_data_in311") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in301
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___Mmux_ram_data_in301") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in291
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___29___Mmux_ram_data_in291") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in281
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___28___Mmux_ram_data_in281") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in271
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___27___Mmux_ram_data_in271") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in261
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___Mmux_ram_data_in261") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in251
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___Mmux_ram_data_in251") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in241
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___Mmux_ram_data_in241") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in231
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___Mmux_ram_data_in231") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in221
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___Mmux_ram_data_in221") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in211
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___Mmux_ram_data_in211") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in201
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___Mmux_ram_data_in201") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in191
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___Mmux_ram_data_in191") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in181
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___Mmux_ram_data_in181") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in171
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___Mmux_ram_data_in171") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in161
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___Mmux_ram_data_in161") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in151
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___Mmux_ram_data_in151") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in141
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___Mmux_ram_data_in141") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in131
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___Mmux_ram_data_in131") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in121
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___Mmux_ram_data_in121") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in111
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___Mmux_ram_data_in111") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in101
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___Mmux_ram_data_in101") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in91
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___Mmux_ram_data_in91") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in81
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___Mmux_ram_data_in81") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in71
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___Mmux_ram_data_in71") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in61
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___Mmux_ram_data_in61") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in51
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___Mmux_ram_data_in51") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in41
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___Mmux_ram_data_in41") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in31
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___Mmux_ram_data_in31") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in21
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___Mmux_ram_data_in21") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_Peripheral_in11
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Mmux_ram_data_in11") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance Mmux_data_ram_we11
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Mmux_data_ram_we11") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_addr101
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_addr91
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_addr81
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_addr71
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_addr61
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_addr51
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_addr41
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_addr31
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_addr21
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_ram_addr11
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance Mmux_data_ram_rd11
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Mmux_data_ram_we11") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance Mmux_GPIOe0000000_we11
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance Mmux_GPIOf0000000_rd11
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1000000000000000") (owner "Xilinx"))
            )
            (instance (rename &_n00591 "_n00591")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000000040004000") (owner "Xilinx"))
            )
            (instance Mmux_GPIOf0000000_we11
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000000000000000") (owner "Xilinx"))
            )
            (instance Mmux_counter_we11
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (net (rename SW_15_ "SW<15>")
              (joined
                (portRef (member SW 0))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus71))
              )
            )
            (net (rename SW_14_ "SW<14>")
              (joined
                (portRef (member SW 1))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus61))
              )
            )
            (net (rename SW_13_ "SW<13>")
              (joined
                (portRef (member SW 2))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus51))
              )
            )
            (net (rename SW_12_ "SW<12>")
              (joined
                (portRef (member SW 3))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus41))
              )
            )
            (net (rename SW_11_ "SW<11>")
              (joined
                (portRef (member SW 4))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus31))
              )
            )
            (net (rename SW_10_ "SW<10>")
              (joined
                (portRef (member SW 5))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus21))
              )
            )
            (net (rename SW_9_ "SW<9>")
              (joined
                (portRef (member SW 6))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus321))
              )
            )
            (net (rename SW_8_ "SW<8>")
              (joined
                (portRef (member SW 7))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus311))
              )
            )
            (net (rename SW_7_ "SW<7>")
              (joined
                (portRef (member SW 8))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus301))
              )
            )
            (net (rename SW_6_ "SW<6>")
              (joined
                (portRef (member SW 9))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus291))
              )
            )
            (net (rename SW_5_ "SW<5>")
              (joined
                (portRef (member SW 10))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus281))
              )
            )
            (net (rename SW_4_ "SW<4>")
              (joined
                (portRef (member SW 11))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus271))
              )
            )
            (net (rename SW_3_ "SW<3>")
              (joined
                (portRef (member SW 12))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus261))
              )
            )
            (net (rename SW_2_ "SW<2>")
              (joined
                (portRef (member SW 13))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus231))
              )
            )
            (net (rename SW_1_ "SW<1>")
              (joined
                (portRef (member SW 14))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus121))
              )
            )
            (net (rename SW_0_ "SW<0>")
              (joined
                (portRef (member SW 15))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus11))
              )
            )
            (net (rename Cpu_data2bus_31_ "Cpu_data2bus<31>")
              (joined
                (portRef (member Cpu_data2bus 0))
                (portRef I0 (instanceRef Mmux_ram_data_in251))
                (portRef I3 (instanceRef Mmux_Peripheral_in251))
              )
            )
            (net (rename Cpu_data2bus_30_ "Cpu_data2bus<30>")
              (joined
                (portRef (member Cpu_data2bus 1))
                (portRef I0 (instanceRef Mmux_ram_data_in241))
                (portRef I3 (instanceRef Mmux_Peripheral_in241))
              )
            )
            (net (rename Cpu_data2bus_29_ "Cpu_data2bus<29>")
              (joined
                (portRef (member Cpu_data2bus 2))
                (portRef I0 (instanceRef Mmux_ram_data_in221))
                (portRef I3 (instanceRef Mmux_Peripheral_in221))
              )
            )
            (net (rename Cpu_data2bus_28_ "Cpu_data2bus<28>")
              (joined
                (portRef (member Cpu_data2bus 3))
                (portRef I0 (instanceRef Mmux_ram_data_in211))
                (portRef I3 (instanceRef Mmux_Peripheral_in211))
              )
            )
            (net (rename Cpu_data2bus_27_ "Cpu_data2bus<27>")
              (joined
                (portRef (member Cpu_data2bus 4))
                (portRef I0 (instanceRef Mmux_ram_data_in201))
                (portRef I3 (instanceRef Mmux_Peripheral_in201))
              )
            )
            (net (rename Cpu_data2bus_26_ "Cpu_data2bus<26>")
              (joined
                (portRef (member Cpu_data2bus 5))
                (portRef I0 (instanceRef Mmux_ram_data_in191))
                (portRef I3 (instanceRef Mmux_Peripheral_in191))
              )
            )
            (net (rename Cpu_data2bus_25_ "Cpu_data2bus<25>")
              (joined
                (portRef (member Cpu_data2bus 6))
                (portRef I0 (instanceRef Mmux_ram_data_in181))
                (portRef I3 (instanceRef Mmux_Peripheral_in181))
              )
            )
            (net (rename Cpu_data2bus_24_ "Cpu_data2bus<24>")
              (joined
                (portRef (member Cpu_data2bus 7))
                (portRef I0 (instanceRef Mmux_ram_data_in171))
                (portRef I3 (instanceRef Mmux_Peripheral_in171))
              )
            )
            (net (rename Cpu_data2bus_23_ "Cpu_data2bus<23>")
              (joined
                (portRef (member Cpu_data2bus 8))
                (portRef I0 (instanceRef Mmux_ram_data_in161))
                (portRef I3 (instanceRef Mmux_Peripheral_in161))
              )
            )
            (net (rename Cpu_data2bus_22_ "Cpu_data2bus<22>")
              (joined
                (portRef (member Cpu_data2bus 9))
                (portRef I0 (instanceRef Mmux_ram_data_in151))
                (portRef I3 (instanceRef Mmux_Peripheral_in151))
              )
            )
            (net (rename Cpu_data2bus_21_ "Cpu_data2bus<21>")
              (joined
                (portRef (member Cpu_data2bus 10))
                (portRef I0 (instanceRef Mmux_ram_data_in141))
                (portRef I3 (instanceRef Mmux_Peripheral_in141))
              )
            )
            (net (rename Cpu_data2bus_20_ "Cpu_data2bus<20>")
              (joined
                (portRef (member Cpu_data2bus 11))
                (portRef I0 (instanceRef Mmux_ram_data_in131))
                (portRef I3 (instanceRef Mmux_Peripheral_in131))
              )
            )
            (net (rename Cpu_data2bus_19_ "Cpu_data2bus<19>")
              (joined
                (portRef (member Cpu_data2bus 12))
                (portRef I0 (instanceRef Mmux_ram_data_in111))
                (portRef I3 (instanceRef Mmux_Peripheral_in111))
              )
            )
            (net (rename Cpu_data2bus_18_ "Cpu_data2bus<18>")
              (joined
                (portRef (member Cpu_data2bus 13))
                (portRef I0 (instanceRef Mmux_ram_data_in101))
                (portRef I3 (instanceRef Mmux_Peripheral_in101))
              )
            )
            (net (rename Cpu_data2bus_17_ "Cpu_data2bus<17>")
              (joined
                (portRef (member Cpu_data2bus 14))
                (portRef I0 (instanceRef Mmux_ram_data_in91))
                (portRef I3 (instanceRef Mmux_Peripheral_in91))
              )
            )
            (net (rename Cpu_data2bus_16_ "Cpu_data2bus<16>")
              (joined
                (portRef (member Cpu_data2bus 15))
                (portRef I0 (instanceRef Mmux_ram_data_in81))
                (portRef I3 (instanceRef Mmux_Peripheral_in81))
              )
            )
            (net (rename Cpu_data2bus_15_ "Cpu_data2bus<15>")
              (joined
                (portRef (member Cpu_data2bus 16))
                (portRef I0 (instanceRef Mmux_ram_data_in71))
                (portRef I3 (instanceRef Mmux_Peripheral_in71))
              )
            )
            (net (rename Cpu_data2bus_14_ "Cpu_data2bus<14>")
              (joined
                (portRef (member Cpu_data2bus 17))
                (portRef I0 (instanceRef Mmux_ram_data_in61))
                (portRef I3 (instanceRef Mmux_Peripheral_in61))
              )
            )
            (net (rename Cpu_data2bus_13_ "Cpu_data2bus<13>")
              (joined
                (portRef (member Cpu_data2bus 18))
                (portRef I0 (instanceRef Mmux_ram_data_in51))
                (portRef I3 (instanceRef Mmux_Peripheral_in51))
              )
            )
            (net (rename Cpu_data2bus_12_ "Cpu_data2bus<12>")
              (joined
                (portRef (member Cpu_data2bus 19))
                (portRef I0 (instanceRef Mmux_ram_data_in41))
                (portRef I3 (instanceRef Mmux_Peripheral_in41))
              )
            )
            (net (rename Cpu_data2bus_11_ "Cpu_data2bus<11>")
              (joined
                (portRef (member Cpu_data2bus 20))
                (portRef I0 (instanceRef Mmux_ram_data_in31))
                (portRef I3 (instanceRef Mmux_Peripheral_in31))
              )
            )
            (net (rename Cpu_data2bus_10_ "Cpu_data2bus<10>")
              (joined
                (portRef (member Cpu_data2bus 21))
                (portRef I0 (instanceRef Mmux_ram_data_in21))
                (portRef I3 (instanceRef Mmux_Peripheral_in21))
              )
            )
            (net (rename Cpu_data2bus_9_ "Cpu_data2bus<9>")
              (joined
                (portRef (member Cpu_data2bus 22))
                (portRef I0 (instanceRef Mmux_ram_data_in321))
                (portRef I3 (instanceRef Mmux_Peripheral_in321))
              )
            )
            (net (rename Cpu_data2bus_8_ "Cpu_data2bus<8>")
              (joined
                (portRef (member Cpu_data2bus 23))
                (portRef I0 (instanceRef Mmux_ram_data_in311))
                (portRef I3 (instanceRef Mmux_Peripheral_in311))
              )
            )
            (net (rename Cpu_data2bus_7_ "Cpu_data2bus<7>")
              (joined
                (portRef (member Cpu_data2bus 24))
                (portRef I0 (instanceRef Mmux_ram_data_in301))
                (portRef I3 (instanceRef Mmux_Peripheral_in301))
              )
            )
            (net (rename Cpu_data2bus_6_ "Cpu_data2bus<6>")
              (joined
                (portRef (member Cpu_data2bus 25))
                (portRef I0 (instanceRef Mmux_ram_data_in291))
                (portRef I3 (instanceRef Mmux_Peripheral_in291))
              )
            )
            (net (rename Cpu_data2bus_5_ "Cpu_data2bus<5>")
              (joined
                (portRef (member Cpu_data2bus 26))
                (portRef I0 (instanceRef Mmux_ram_data_in281))
                (portRef I3 (instanceRef Mmux_Peripheral_in281))
              )
            )
            (net (rename Cpu_data2bus_4_ "Cpu_data2bus<4>")
              (joined
                (portRef (member Cpu_data2bus 27))
                (portRef I0 (instanceRef Mmux_ram_data_in271))
                (portRef I3 (instanceRef Mmux_Peripheral_in271))
              )
            )
            (net (rename Cpu_data2bus_3_ "Cpu_data2bus<3>")
              (joined
                (portRef (member Cpu_data2bus 28))
                (portRef I0 (instanceRef Mmux_ram_data_in261))
                (portRef I3 (instanceRef Mmux_Peripheral_in261))
              )
            )
            (net (rename Cpu_data2bus_2_ "Cpu_data2bus<2>")
              (joined
                (portRef (member Cpu_data2bus 29))
                (portRef I0 (instanceRef Mmux_ram_data_in231))
                (portRef I3 (instanceRef Mmux_Peripheral_in231))
              )
            )
            (net (rename Cpu_data2bus_1_ "Cpu_data2bus<1>")
              (joined
                (portRef (member Cpu_data2bus 30))
                (portRef I0 (instanceRef Mmux_ram_data_in121))
                (portRef I3 (instanceRef Mmux_Peripheral_in121))
              )
            )
            (net (rename Cpu_data2bus_0_ "Cpu_data2bus<0>")
              (joined
                (portRef (member Cpu_data2bus 31))
                (portRef I0 (instanceRef Mmux_ram_data_in11))
                (portRef I3 (instanceRef Mmux_Peripheral_in11))
              )
            )
            (net (rename addr_bus_2_ "addr_bus<2>")
              (joined
                (portRef (member addr_bus 29))
                (portRef I0 (instanceRef Mmux_ram_addr11))
                (portRef I0 (instanceRef Mmux_GPIOf0000000_rd11))
                (portRef I4 (instanceRef &_n00591))
                (portRef I0 (instanceRef Mmux_GPIOf0000000_we11))
                (portRef I0 (instanceRef Mmux_counter_we11))
              )
            )
            (net (rename addr_bus_11_ "addr_bus<11>")
              (joined
                (portRef (member addr_bus 20))
                (portRef I0 (instanceRef Mmux_ram_addr101))
              )
            )
            (net (rename addr_bus_10_ "addr_bus<10>")
              (joined
                (portRef (member addr_bus 21))
                (portRef I0 (instanceRef Mmux_ram_addr91))
              )
            )
            (net (rename addr_bus_9_ "addr_bus<9>")
              (joined
                (portRef (member addr_bus 22))
                (portRef I0 (instanceRef Mmux_ram_addr81))
              )
            )
            (net (rename addr_bus_8_ "addr_bus<8>")
              (joined
                (portRef (member addr_bus 23))
                (portRef I0 (instanceRef Mmux_ram_addr71))
              )
            )
            (net (rename addr_bus_7_ "addr_bus<7>")
              (joined
                (portRef (member addr_bus 24))
                (portRef I0 (instanceRef Mmux_ram_addr61))
              )
            )
            (net (rename addr_bus_6_ "addr_bus<6>")
              (joined
                (portRef (member addr_bus 25))
                (portRef I0 (instanceRef Mmux_ram_addr51))
              )
            )
            (net (rename addr_bus_5_ "addr_bus<5>")
              (joined
                (portRef (member addr_bus 26))
                (portRef I0 (instanceRef Mmux_ram_addr41))
              )
            )
            (net (rename addr_bus_4_ "addr_bus<4>")
              (joined
                (portRef (member addr_bus 27))
                (portRef I0 (instanceRef Mmux_ram_addr31))
              )
            )
            (net (rename addr_bus_3_ "addr_bus<3>")
              (joined
                (portRef (member addr_bus 28))
                (portRef I0 (instanceRef Mmux_ram_addr21))
              )
            )
            (net (rename addr_bus_31_ "addr_bus<31>")
              (joined
                (portRef (member addr_bus 0))
                (portRef I1 (instanceRef Mmux_ram_data_in321))
                (portRef I1 (instanceRef Mmux_ram_data_in311))
                (portRef I1 (instanceRef Mmux_ram_data_in301))
                (portRef I1 (instanceRef Mmux_ram_data_in291))
                (portRef I1 (instanceRef Mmux_ram_data_in281))
                (portRef I1 (instanceRef Mmux_ram_data_in271))
                (portRef I1 (instanceRef Mmux_ram_data_in261))
                (portRef I1 (instanceRef Mmux_ram_data_in251))
                (portRef I1 (instanceRef Mmux_ram_data_in241))
                (portRef I1 (instanceRef Mmux_ram_data_in231))
                (portRef I1 (instanceRef Mmux_ram_data_in221))
                (portRef I1 (instanceRef Mmux_ram_data_in211))
                (portRef I1 (instanceRef Mmux_ram_data_in201))
                (portRef I1 (instanceRef Mmux_ram_data_in191))
                (portRef I1 (instanceRef Mmux_ram_data_in181))
                (portRef I1 (instanceRef Mmux_ram_data_in171))
                (portRef I1 (instanceRef Mmux_ram_data_in161))
                (portRef I1 (instanceRef Mmux_ram_data_in151))
                (portRef I1 (instanceRef Mmux_ram_data_in141))
                (portRef I1 (instanceRef Mmux_ram_data_in131))
                (portRef I1 (instanceRef Mmux_ram_data_in121))
                (portRef I1 (instanceRef Mmux_ram_data_in111))
                (portRef I1 (instanceRef Mmux_ram_data_in101))
                (portRef I1 (instanceRef Mmux_ram_data_in91))
                (portRef I1 (instanceRef Mmux_ram_data_in81))
                (portRef I1 (instanceRef Mmux_ram_data_in71))
                (portRef I1 (instanceRef Mmux_ram_data_in61))
                (portRef I1 (instanceRef Mmux_ram_data_in51))
                (portRef I1 (instanceRef Mmux_ram_data_in41))
                (portRef I1 (instanceRef Mmux_ram_data_in31))
                (portRef I1 (instanceRef Mmux_ram_data_in21))
                (portRef I1 (instanceRef Mmux_ram_data_in11))
                (portRef I1 (instanceRef Mmux_Peripheral_in321))
                (portRef I1 (instanceRef Mmux_Peripheral_in311))
                (portRef I1 (instanceRef Mmux_Peripheral_in301))
                (portRef I1 (instanceRef Mmux_Peripheral_in291))
                (portRef I1 (instanceRef Mmux_Peripheral_in281))
                (portRef I1 (instanceRef Mmux_Peripheral_in271))
                (portRef I1 (instanceRef Mmux_Peripheral_in261))
                (portRef I1 (instanceRef Mmux_Peripheral_in251))
                (portRef I1 (instanceRef Mmux_Peripheral_in241))
                (portRef I1 (instanceRef Mmux_Peripheral_in231))
                (portRef I1 (instanceRef Mmux_Peripheral_in221))
                (portRef I1 (instanceRef Mmux_Peripheral_in211))
                (portRef I1 (instanceRef Mmux_Peripheral_in201))
                (portRef I1 (instanceRef Mmux_Peripheral_in191))
                (portRef I1 (instanceRef Mmux_Peripheral_in181))
                (portRef I1 (instanceRef Mmux_Peripheral_in171))
                (portRef I1 (instanceRef Mmux_Peripheral_in161))
                (portRef I1 (instanceRef Mmux_Peripheral_in151))
                (portRef I1 (instanceRef Mmux_Peripheral_in141))
                (portRef I1 (instanceRef Mmux_Peripheral_in131))
                (portRef I1 (instanceRef Mmux_Peripheral_in121))
                (portRef I1 (instanceRef Mmux_Peripheral_in111))
                (portRef I1 (instanceRef Mmux_Peripheral_in101))
                (portRef I1 (instanceRef Mmux_Peripheral_in91))
                (portRef I1 (instanceRef Mmux_Peripheral_in81))
                (portRef I1 (instanceRef Mmux_Peripheral_in71))
                (portRef I1 (instanceRef Mmux_Peripheral_in61))
                (portRef I1 (instanceRef Mmux_Peripheral_in51))
                (portRef I1 (instanceRef Mmux_Peripheral_in41))
                (portRef I1 (instanceRef Mmux_Peripheral_in31))
                (portRef I1 (instanceRef Mmux_Peripheral_in21))
                (portRef I1 (instanceRef Mmux_Peripheral_in11))
                (portRef I1 (instanceRef Mmux_data_ram_we11))
                (portRef I1 (instanceRef Mmux_ram_addr101))
                (portRef I1 (instanceRef Mmux_ram_addr91))
                (portRef I1 (instanceRef Mmux_ram_addr81))
                (portRef I1 (instanceRef Mmux_ram_addr71))
                (portRef I1 (instanceRef Mmux_ram_addr61))
                (portRef I1 (instanceRef Mmux_ram_addr51))
                (portRef I1 (instanceRef Mmux_ram_addr41))
                (portRef I1 (instanceRef Mmux_ram_addr31))
                (portRef I1 (instanceRef Mmux_ram_addr21))
                (portRef I1 (instanceRef Mmux_ram_addr11))
                (portRef I0 (instanceRef Mmux_data_ram_rd11))
                (portRef I3 (instanceRef Mmux_GPIOe0000000_we11))
                (portRef I4 (instanceRef Mmux_GPIOf0000000_rd11))
                (portRef I2 (instanceRef &_n00591))
                (portRef I4 (instanceRef Mmux_GPIOf0000000_we11))
                (portRef I4 (instanceRef Mmux_counter_we11))
              )
            )
            (net (rename addr_bus_30_ "addr_bus<30>")
              (joined
                (portRef (member addr_bus 1))
                (portRef I2 (instanceRef Mmux_ram_data_in321))
                (portRef I2 (instanceRef Mmux_ram_data_in311))
                (portRef I2 (instanceRef Mmux_ram_data_in301))
                (portRef I2 (instanceRef Mmux_ram_data_in291))
                (portRef I2 (instanceRef Mmux_ram_data_in281))
                (portRef I2 (instanceRef Mmux_ram_data_in271))
                (portRef I2 (instanceRef Mmux_ram_data_in261))
                (portRef I2 (instanceRef Mmux_ram_data_in251))
                (portRef I2 (instanceRef Mmux_ram_data_in241))
                (portRef I2 (instanceRef Mmux_ram_data_in231))
                (portRef I2 (instanceRef Mmux_ram_data_in221))
                (portRef I2 (instanceRef Mmux_ram_data_in211))
                (portRef I2 (instanceRef Mmux_ram_data_in201))
                (portRef I2 (instanceRef Mmux_ram_data_in191))
                (portRef I2 (instanceRef Mmux_ram_data_in181))
                (portRef I2 (instanceRef Mmux_ram_data_in171))
                (portRef I2 (instanceRef Mmux_ram_data_in161))
                (portRef I2 (instanceRef Mmux_ram_data_in151))
                (portRef I2 (instanceRef Mmux_ram_data_in141))
                (portRef I2 (instanceRef Mmux_ram_data_in131))
                (portRef I2 (instanceRef Mmux_ram_data_in121))
                (portRef I2 (instanceRef Mmux_ram_data_in111))
                (portRef I2 (instanceRef Mmux_ram_data_in101))
                (portRef I2 (instanceRef Mmux_ram_data_in91))
                (portRef I2 (instanceRef Mmux_ram_data_in81))
                (portRef I2 (instanceRef Mmux_ram_data_in71))
                (portRef I2 (instanceRef Mmux_ram_data_in61))
                (portRef I2 (instanceRef Mmux_ram_data_in51))
                (portRef I2 (instanceRef Mmux_ram_data_in41))
                (portRef I2 (instanceRef Mmux_ram_data_in31))
                (portRef I2 (instanceRef Mmux_ram_data_in21))
                (portRef I2 (instanceRef Mmux_ram_data_in11))
                (portRef I0 (instanceRef Mmux_Peripheral_in321))
                (portRef I0 (instanceRef Mmux_Peripheral_in311))
                (portRef I0 (instanceRef Mmux_Peripheral_in301))
                (portRef I0 (instanceRef Mmux_Peripheral_in291))
                (portRef I0 (instanceRef Mmux_Peripheral_in281))
                (portRef I0 (instanceRef Mmux_Peripheral_in271))
                (portRef I0 (instanceRef Mmux_Peripheral_in261))
                (portRef I0 (instanceRef Mmux_Peripheral_in251))
                (portRef I0 (instanceRef Mmux_Peripheral_in241))
                (portRef I0 (instanceRef Mmux_Peripheral_in231))
                (portRef I0 (instanceRef Mmux_Peripheral_in221))
                (portRef I0 (instanceRef Mmux_Peripheral_in211))
                (portRef I0 (instanceRef Mmux_Peripheral_in201))
                (portRef I0 (instanceRef Mmux_Peripheral_in191))
                (portRef I0 (instanceRef Mmux_Peripheral_in181))
                (portRef I0 (instanceRef Mmux_Peripheral_in171))
                (portRef I0 (instanceRef Mmux_Peripheral_in161))
                (portRef I0 (instanceRef Mmux_Peripheral_in151))
                (portRef I0 (instanceRef Mmux_Peripheral_in141))
                (portRef I0 (instanceRef Mmux_Peripheral_in131))
                (portRef I0 (instanceRef Mmux_Peripheral_in121))
                (portRef I0 (instanceRef Mmux_Peripheral_in111))
                (portRef I0 (instanceRef Mmux_Peripheral_in101))
                (portRef I0 (instanceRef Mmux_Peripheral_in91))
                (portRef I0 (instanceRef Mmux_Peripheral_in81))
                (portRef I0 (instanceRef Mmux_Peripheral_in71))
                (portRef I0 (instanceRef Mmux_Peripheral_in61))
                (portRef I0 (instanceRef Mmux_Peripheral_in51))
                (portRef I0 (instanceRef Mmux_Peripheral_in41))
                (portRef I0 (instanceRef Mmux_Peripheral_in31))
                (portRef I0 (instanceRef Mmux_Peripheral_in21))
                (portRef I0 (instanceRef Mmux_Peripheral_in11))
                (portRef I2 (instanceRef Mmux_data_ram_we11))
                (portRef I2 (instanceRef Mmux_ram_addr101))
                (portRef I2 (instanceRef Mmux_ram_addr91))
                (portRef I2 (instanceRef Mmux_ram_addr81))
                (portRef I2 (instanceRef Mmux_ram_addr71))
                (portRef I2 (instanceRef Mmux_ram_addr61))
                (portRef I2 (instanceRef Mmux_ram_addr51))
                (portRef I2 (instanceRef Mmux_ram_addr41))
                (portRef I2 (instanceRef Mmux_ram_addr31))
                (portRef I2 (instanceRef Mmux_ram_addr21))
                (portRef I2 (instanceRef Mmux_ram_addr11))
                (portRef I1 (instanceRef Mmux_data_ram_rd11))
                (portRef I2 (instanceRef Mmux_GPIOe0000000_we11))
                (portRef I3 (instanceRef Mmux_GPIOf0000000_rd11))
                (portRef I1 (instanceRef &_n00591))
                (portRef I3 (instanceRef Mmux_GPIOf0000000_we11))
                (portRef I3 (instanceRef Mmux_counter_we11))
              )
            )
            (net (rename addr_bus_29_ "addr_bus<29>")
              (joined
                (portRef (member addr_bus 2))
                (portRef I3 (instanceRef Mmux_ram_data_in321))
                (portRef I3 (instanceRef Mmux_ram_data_in311))
                (portRef I3 (instanceRef Mmux_ram_data_in301))
                (portRef I3 (instanceRef Mmux_ram_data_in291))
                (portRef I3 (instanceRef Mmux_ram_data_in281))
                (portRef I3 (instanceRef Mmux_ram_data_in271))
                (portRef I3 (instanceRef Mmux_ram_data_in261))
                (portRef I3 (instanceRef Mmux_ram_data_in251))
                (portRef I3 (instanceRef Mmux_ram_data_in241))
                (portRef I3 (instanceRef Mmux_ram_data_in231))
                (portRef I3 (instanceRef Mmux_ram_data_in221))
                (portRef I3 (instanceRef Mmux_ram_data_in211))
                (portRef I3 (instanceRef Mmux_ram_data_in201))
                (portRef I3 (instanceRef Mmux_ram_data_in191))
                (portRef I3 (instanceRef Mmux_ram_data_in181))
                (portRef I3 (instanceRef Mmux_ram_data_in171))
                (portRef I3 (instanceRef Mmux_ram_data_in161))
                (portRef I3 (instanceRef Mmux_ram_data_in151))
                (portRef I3 (instanceRef Mmux_ram_data_in141))
                (portRef I3 (instanceRef Mmux_ram_data_in131))
                (portRef I3 (instanceRef Mmux_ram_data_in121))
                (portRef I3 (instanceRef Mmux_ram_data_in111))
                (portRef I3 (instanceRef Mmux_ram_data_in101))
                (portRef I3 (instanceRef Mmux_ram_data_in91))
                (portRef I3 (instanceRef Mmux_ram_data_in81))
                (portRef I3 (instanceRef Mmux_ram_data_in71))
                (portRef I3 (instanceRef Mmux_ram_data_in61))
                (portRef I3 (instanceRef Mmux_ram_data_in51))
                (portRef I3 (instanceRef Mmux_ram_data_in41))
                (portRef I3 (instanceRef Mmux_ram_data_in31))
                (portRef I3 (instanceRef Mmux_ram_data_in21))
                (portRef I3 (instanceRef Mmux_ram_data_in11))
                (portRef I2 (instanceRef Mmux_Peripheral_in321))
                (portRef I2 (instanceRef Mmux_Peripheral_in311))
                (portRef I2 (instanceRef Mmux_Peripheral_in301))
                (portRef I2 (instanceRef Mmux_Peripheral_in291))
                (portRef I2 (instanceRef Mmux_Peripheral_in281))
                (portRef I2 (instanceRef Mmux_Peripheral_in271))
                (portRef I2 (instanceRef Mmux_Peripheral_in261))
                (portRef I2 (instanceRef Mmux_Peripheral_in251))
                (portRef I2 (instanceRef Mmux_Peripheral_in241))
                (portRef I2 (instanceRef Mmux_Peripheral_in231))
                (portRef I2 (instanceRef Mmux_Peripheral_in221))
                (portRef I2 (instanceRef Mmux_Peripheral_in211))
                (portRef I2 (instanceRef Mmux_Peripheral_in201))
                (portRef I2 (instanceRef Mmux_Peripheral_in191))
                (portRef I2 (instanceRef Mmux_Peripheral_in181))
                (portRef I2 (instanceRef Mmux_Peripheral_in171))
                (portRef I2 (instanceRef Mmux_Peripheral_in161))
                (portRef I2 (instanceRef Mmux_Peripheral_in151))
                (portRef I2 (instanceRef Mmux_Peripheral_in141))
                (portRef I2 (instanceRef Mmux_Peripheral_in131))
                (portRef I2 (instanceRef Mmux_Peripheral_in121))
                (portRef I2 (instanceRef Mmux_Peripheral_in111))
                (portRef I2 (instanceRef Mmux_Peripheral_in101))
                (portRef I2 (instanceRef Mmux_Peripheral_in91))
                (portRef I2 (instanceRef Mmux_Peripheral_in81))
                (portRef I2 (instanceRef Mmux_Peripheral_in71))
                (portRef I2 (instanceRef Mmux_Peripheral_in61))
                (portRef I2 (instanceRef Mmux_Peripheral_in51))
                (portRef I2 (instanceRef Mmux_Peripheral_in41))
                (portRef I2 (instanceRef Mmux_Peripheral_in31))
                (portRef I2 (instanceRef Mmux_Peripheral_in21))
                (portRef I2 (instanceRef Mmux_Peripheral_in11))
                (portRef I3 (instanceRef Mmux_data_ram_we11))
                (portRef I3 (instanceRef Mmux_ram_addr101))
                (portRef I3 (instanceRef Mmux_ram_addr91))
                (portRef I3 (instanceRef Mmux_ram_addr81))
                (portRef I3 (instanceRef Mmux_ram_addr71))
                (portRef I3 (instanceRef Mmux_ram_addr61))
                (portRef I3 (instanceRef Mmux_ram_addr51))
                (portRef I3 (instanceRef Mmux_ram_addr41))
                (portRef I3 (instanceRef Mmux_ram_addr31))
                (portRef I3 (instanceRef Mmux_ram_addr21))
                (portRef I3 (instanceRef Mmux_ram_addr11))
                (portRef I2 (instanceRef Mmux_data_ram_rd11))
                (portRef I4 (instanceRef Mmux_GPIOe0000000_we11))
                (portRef I5 (instanceRef Mmux_GPIOf0000000_rd11))
                (portRef I3 (instanceRef &_n00591))
                (portRef I5 (instanceRef Mmux_GPIOf0000000_we11))
                (portRef I5 (instanceRef Mmux_counter_we11))
              )
            )
            (net (rename addr_bus_28_ "addr_bus<28>")
              (joined
                (portRef (member addr_bus 3))
                (portRef I4 (instanceRef Mmux_ram_data_in321))
                (portRef I4 (instanceRef Mmux_ram_data_in311))
                (portRef I4 (instanceRef Mmux_ram_data_in301))
                (portRef I4 (instanceRef Mmux_ram_data_in291))
                (portRef I4 (instanceRef Mmux_ram_data_in281))
                (portRef I4 (instanceRef Mmux_ram_data_in271))
                (portRef I4 (instanceRef Mmux_ram_data_in261))
                (portRef I4 (instanceRef Mmux_ram_data_in251))
                (portRef I4 (instanceRef Mmux_ram_data_in241))
                (portRef I4 (instanceRef Mmux_ram_data_in231))
                (portRef I4 (instanceRef Mmux_ram_data_in221))
                (portRef I4 (instanceRef Mmux_ram_data_in211))
                (portRef I4 (instanceRef Mmux_ram_data_in201))
                (portRef I4 (instanceRef Mmux_ram_data_in191))
                (portRef I4 (instanceRef Mmux_ram_data_in181))
                (portRef I4 (instanceRef Mmux_ram_data_in171))
                (portRef I4 (instanceRef Mmux_ram_data_in161))
                (portRef I4 (instanceRef Mmux_ram_data_in151))
                (portRef I4 (instanceRef Mmux_ram_data_in141))
                (portRef I4 (instanceRef Mmux_ram_data_in131))
                (portRef I4 (instanceRef Mmux_ram_data_in121))
                (portRef I4 (instanceRef Mmux_ram_data_in111))
                (portRef I4 (instanceRef Mmux_ram_data_in101))
                (portRef I4 (instanceRef Mmux_ram_data_in91))
                (portRef I4 (instanceRef Mmux_ram_data_in81))
                (portRef I4 (instanceRef Mmux_ram_data_in71))
                (portRef I4 (instanceRef Mmux_ram_data_in61))
                (portRef I4 (instanceRef Mmux_ram_data_in51))
                (portRef I4 (instanceRef Mmux_ram_data_in41))
                (portRef I4 (instanceRef Mmux_ram_data_in31))
                (portRef I4 (instanceRef Mmux_ram_data_in21))
                (portRef I4 (instanceRef Mmux_ram_data_in11))
                (portRef I4 (instanceRef Mmux_data_ram_we11))
                (portRef I4 (instanceRef Mmux_ram_addr101))
                (portRef I4 (instanceRef Mmux_ram_addr91))
                (portRef I4 (instanceRef Mmux_ram_addr81))
                (portRef I4 (instanceRef Mmux_ram_addr71))
                (portRef I4 (instanceRef Mmux_ram_addr61))
                (portRef I4 (instanceRef Mmux_ram_addr51))
                (portRef I4 (instanceRef Mmux_ram_addr41))
                (portRef I4 (instanceRef Mmux_ram_addr31))
                (portRef I4 (instanceRef Mmux_ram_addr21))
                (portRef I4 (instanceRef Mmux_ram_addr11))
                (portRef I3 (instanceRef Mmux_data_ram_rd11))
                (portRef I0 (instanceRef Mmux_GPIOe0000000_we11))
                (portRef I2 (instanceRef Mmux_GPIOf0000000_rd11))
                (portRef I5 (instanceRef &_n00591))
                (portRef I2 (instanceRef Mmux_GPIOf0000000_we11))
                (portRef I2 (instanceRef Mmux_counter_we11))
              )
            )
            (net (rename ram_data_out_31_ "ram_data_out<31>")
              (joined
                (portRef (member ram_data_out 0))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus251))
              )
            )
            (net (rename ram_data_out_30_ "ram_data_out<30>")
              (joined
                (portRef (member ram_data_out 1))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus241))
              )
            )
            (net (rename ram_data_out_29_ "ram_data_out<29>")
              (joined
                (portRef (member ram_data_out 2))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus221))
              )
            )
            (net (rename ram_data_out_28_ "ram_data_out<28>")
              (joined
                (portRef (member ram_data_out 3))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus211))
              )
            )
            (net (rename ram_data_out_27_ "ram_data_out<27>")
              (joined
                (portRef (member ram_data_out 4))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus201))
              )
            )
            (net (rename ram_data_out_26_ "ram_data_out<26>")
              (joined
                (portRef (member ram_data_out 5))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus191))
              )
            )
            (net (rename ram_data_out_25_ "ram_data_out<25>")
              (joined
                (portRef (member ram_data_out 6))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus181))
              )
            )
            (net (rename ram_data_out_24_ "ram_data_out<24>")
              (joined
                (portRef (member ram_data_out 7))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus171))
              )
            )
            (net (rename ram_data_out_23_ "ram_data_out<23>")
              (joined
                (portRef (member ram_data_out 8))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus161))
              )
            )
            (net (rename ram_data_out_22_ "ram_data_out<22>")
              (joined
                (portRef (member ram_data_out 9))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus151))
              )
            )
            (net (rename ram_data_out_21_ "ram_data_out<21>")
              (joined
                (portRef (member ram_data_out 10))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus141))
              )
            )
            (net (rename ram_data_out_20_ "ram_data_out<20>")
              (joined
                (portRef (member ram_data_out 11))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus131))
              )
            )
            (net (rename ram_data_out_19_ "ram_data_out<19>")
              (joined
                (portRef (member ram_data_out 12))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus111))
              )
            )
            (net (rename ram_data_out_18_ "ram_data_out<18>")
              (joined
                (portRef (member ram_data_out 13))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus101))
              )
            )
            (net (rename ram_data_out_17_ "ram_data_out<17>")
              (joined
                (portRef (member ram_data_out 14))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus91))
              )
            )
            (net (rename ram_data_out_16_ "ram_data_out<16>")
              (joined
                (portRef (member ram_data_out 15))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus81))
              )
            )
            (net (rename ram_data_out_15_ "ram_data_out<15>")
              (joined
                (portRef (member ram_data_out 16))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus71))
              )
            )
            (net (rename ram_data_out_14_ "ram_data_out<14>")
              (joined
                (portRef (member ram_data_out 17))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus61))
              )
            )
            (net (rename ram_data_out_13_ "ram_data_out<13>")
              (joined
                (portRef (member ram_data_out 18))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus51))
              )
            )
            (net (rename ram_data_out_12_ "ram_data_out<12>")
              (joined
                (portRef (member ram_data_out 19))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus41))
              )
            )
            (net (rename ram_data_out_11_ "ram_data_out<11>")
              (joined
                (portRef (member ram_data_out 20))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus31))
              )
            )
            (net (rename ram_data_out_10_ "ram_data_out<10>")
              (joined
                (portRef (member ram_data_out 21))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus21))
              )
            )
            (net (rename ram_data_out_9_ "ram_data_out<9>")
              (joined
                (portRef (member ram_data_out 22))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus321))
              )
            )
            (net (rename ram_data_out_8_ "ram_data_out<8>")
              (joined
                (portRef (member ram_data_out 23))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus311))
              )
            )
            (net (rename ram_data_out_7_ "ram_data_out<7>")
              (joined
                (portRef (member ram_data_out 24))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus301))
              )
            )
            (net (rename ram_data_out_6_ "ram_data_out<6>")
              (joined
                (portRef (member ram_data_out 25))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus291))
              )
            )
            (net (rename ram_data_out_5_ "ram_data_out<5>")
              (joined
                (portRef (member ram_data_out 26))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus281))
              )
            )
            (net (rename ram_data_out_4_ "ram_data_out<4>")
              (joined
                (portRef (member ram_data_out 27))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus271))
              )
            )
            (net (rename ram_data_out_3_ "ram_data_out<3>")
              (joined
                (portRef (member ram_data_out 28))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus261))
              )
            )
            (net (rename ram_data_out_2_ "ram_data_out<2>")
              (joined
                (portRef (member ram_data_out 29))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus231))
              )
            )
            (net (rename ram_data_out_1_ "ram_data_out<1>")
              (joined
                (portRef (member ram_data_out 30))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus121))
              )
            )
            (net (rename ram_data_out_0_ "ram_data_out<0>")
              (joined
                (portRef (member ram_data_out 31))
                (portRef I5 (instanceRef Mmux_Cpu_data4bus11))
              )
            )
            (net (rename led_out_12_ "led_out<12>")
              (joined
                (portRef (member led_out 3))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus211))
              )
            )
            (net (rename led_out_11_ "led_out<11>")
              (joined
                (portRef (member led_out 4))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus201))
              )
            )
            (net (rename led_out_10_ "led_out<10>")
              (joined
                (portRef (member led_out 5))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus191))
              )
            )
            (net (rename led_out_9_ "led_out<9>")
              (joined
                (portRef (member led_out 6))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus181))
              )
            )
            (net (rename led_out_8_ "led_out<8>")
              (joined
                (portRef (member led_out 7))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus171))
              )
            )
            (net (rename led_out_7_ "led_out<7>")
              (joined
                (portRef (member led_out 8))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus161))
              )
            )
            (net (rename led_out_6_ "led_out<6>")
              (joined
                (portRef (member led_out 9))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus151))
              )
            )
            (net (rename led_out_5_ "led_out<5>")
              (joined
                (portRef (member led_out 10))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus141))
              )
            )
            (net (rename led_out_4_ "led_out<4>")
              (joined
                (portRef (member led_out 11))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus131))
              )
            )
            (net (rename led_out_3_ "led_out<3>")
              (joined
                (portRef (member led_out 12))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus111))
              )
            )
            (net (rename led_out_2_ "led_out<2>")
              (joined
                (portRef (member led_out 13))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus101))
              )
            )
            (net (rename led_out_1_ "led_out<1>")
              (joined
                (portRef (member led_out 14))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus91))
              )
            )
            (net (rename led_out_0_ "led_out<0>")
              (joined
                (portRef (member led_out 15))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus81))
              )
            )
            (net (rename counter_out_31_ "counter_out<31>")
              (joined
                (portRef (member counter_out 0))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus251))
              )
            )
            (net (rename counter_out_30_ "counter_out<30>")
              (joined
                (portRef (member counter_out 1))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus241))
              )
            )
            (net (rename counter_out_29_ "counter_out<29>")
              (joined
                (portRef (member counter_out 2))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus221))
              )
            )
            (net (rename counter_out_28_ "counter_out<28>")
              (joined
                (portRef (member counter_out 3))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus211))
              )
            )
            (net (rename counter_out_27_ "counter_out<27>")
              (joined
                (portRef (member counter_out 4))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus201))
              )
            )
            (net (rename counter_out_26_ "counter_out<26>")
              (joined
                (portRef (member counter_out 5))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus191))
              )
            )
            (net (rename counter_out_25_ "counter_out<25>")
              (joined
                (portRef (member counter_out 6))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus181))
              )
            )
            (net (rename counter_out_24_ "counter_out<24>")
              (joined
                (portRef (member counter_out 7))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus171))
              )
            )
            (net (rename counter_out_23_ "counter_out<23>")
              (joined
                (portRef (member counter_out 8))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus161))
              )
            )
            (net (rename counter_out_22_ "counter_out<22>")
              (joined
                (portRef (member counter_out 9))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus151))
              )
            )
            (net (rename counter_out_21_ "counter_out<21>")
              (joined
                (portRef (member counter_out 10))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus141))
              )
            )
            (net (rename counter_out_20_ "counter_out<20>")
              (joined
                (portRef (member counter_out 11))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus131))
              )
            )
            (net (rename counter_out_19_ "counter_out<19>")
              (joined
                (portRef (member counter_out 12))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus111))
              )
            )
            (net (rename counter_out_18_ "counter_out<18>")
              (joined
                (portRef (member counter_out 13))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus101))
              )
            )
            (net (rename counter_out_17_ "counter_out<17>")
              (joined
                (portRef (member counter_out 14))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus91))
              )
            )
            (net (rename counter_out_16_ "counter_out<16>")
              (joined
                (portRef (member counter_out 15))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus81))
              )
            )
            (net (rename counter_out_15_ "counter_out<15>")
              (joined
                (portRef (member counter_out 16))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus71))
              )
            )
            (net (rename counter_out_14_ "counter_out<14>")
              (joined
                (portRef (member counter_out 17))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus61))
              )
            )
            (net (rename counter_out_13_ "counter_out<13>")
              (joined
                (portRef (member counter_out 18))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus51))
              )
            )
            (net (rename counter_out_12_ "counter_out<12>")
              (joined
                (portRef (member counter_out 19))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus41))
              )
            )
            (net (rename counter_out_11_ "counter_out<11>")
              (joined
                (portRef (member counter_out 20))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus31))
              )
            )
            (net (rename counter_out_10_ "counter_out<10>")
              (joined
                (portRef (member counter_out 21))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus21))
              )
            )
            (net (rename counter_out_9_ "counter_out<9>")
              (joined
                (portRef (member counter_out 22))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus321))
              )
            )
            (net (rename counter_out_8_ "counter_out<8>")
              (joined
                (portRef (member counter_out 23))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus311))
              )
            )
            (net (rename counter_out_7_ "counter_out<7>")
              (joined
                (portRef (member counter_out 24))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus301))
              )
            )
            (net (rename counter_out_6_ "counter_out<6>")
              (joined
                (portRef (member counter_out 25))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus291))
              )
            )
            (net (rename counter_out_5_ "counter_out<5>")
              (joined
                (portRef (member counter_out 26))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus281))
              )
            )
            (net (rename counter_out_4_ "counter_out<4>")
              (joined
                (portRef (member counter_out 27))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus271))
              )
            )
            (net (rename counter_out_3_ "counter_out<3>")
              (joined
                (portRef (member counter_out 28))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus261))
              )
            )
            (net (rename counter_out_2_ "counter_out<2>")
              (joined
                (portRef (member counter_out 29))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus231))
              )
            )
            (net (rename counter_out_1_ "counter_out<1>")
              (joined
                (portRef (member counter_out 30))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus121))
              )
            )
            (net (rename counter_out_0_ "counter_out<0>")
              (joined
                (portRef (member counter_out 31))
                (portRef I2 (instanceRef Mmux_Cpu_data4bus11))
              )
            )
            (net mem_w
              (joined
                (portRef mem_w)
                (portRef I0 (instanceRef Mmux_data_ram_we11))
                (portRef I4 (instanceRef Mmux_data_ram_rd11))
                (portRef I1 (instanceRef Mmux_GPIOe0000000_we11))
                (portRef I1 (instanceRef Mmux_GPIOf0000000_rd11))
                (portRef I0 (instanceRef &_n00591))
                (portRef I1 (instanceRef Mmux_GPIOf0000000_we11))
                (portRef I1 (instanceRef Mmux_counter_we11))
              )
            )
            (net counter0_out
              (joined
                (portRef counter0_out)
                (portRef I3 (instanceRef Mmux_Cpu_data4bus251))
              )
            )
            (net counter1_out
              (joined
                (portRef counter1_out)
                (portRef I3 (instanceRef Mmux_Cpu_data4bus241))
              )
            )
            (net counter2_out
              (joined
                (portRef counter2_out)
                (portRef I3 (instanceRef Mmux_Cpu_data4bus221))
              )
            )
            (net (rename ram_data_in_31_ "ram_data_in<31>")
              (joined
                (portRef (member ram_data_in 0))
                (portRef O (instanceRef Mmux_ram_data_in251))
              )
            )
            (net (rename ram_data_in_30_ "ram_data_in<30>")
              (joined
                (portRef (member ram_data_in 1))
                (portRef O (instanceRef Mmux_ram_data_in241))
              )
            )
            (net (rename ram_data_in_29_ "ram_data_in<29>")
              (joined
                (portRef (member ram_data_in 2))
                (portRef O (instanceRef Mmux_ram_data_in221))
              )
            )
            (net (rename ram_data_in_28_ "ram_data_in<28>")
              (joined
                (portRef (member ram_data_in 3))
                (portRef O (instanceRef Mmux_ram_data_in211))
              )
            )
            (net (rename ram_data_in_27_ "ram_data_in<27>")
              (joined
                (portRef (member ram_data_in 4))
                (portRef O (instanceRef Mmux_ram_data_in201))
              )
            )
            (net (rename ram_data_in_26_ "ram_data_in<26>")
              (joined
                (portRef (member ram_data_in 5))
                (portRef O (instanceRef Mmux_ram_data_in191))
              )
            )
            (net (rename ram_data_in_25_ "ram_data_in<25>")
              (joined
                (portRef (member ram_data_in 6))
                (portRef O (instanceRef Mmux_ram_data_in181))
              )
            )
            (net (rename ram_data_in_24_ "ram_data_in<24>")
              (joined
                (portRef (member ram_data_in 7))
                (portRef O (instanceRef Mmux_ram_data_in171))
              )
            )
            (net (rename ram_data_in_23_ "ram_data_in<23>")
              (joined
                (portRef (member ram_data_in 8))
                (portRef O (instanceRef Mmux_ram_data_in161))
              )
            )
            (net (rename ram_data_in_22_ "ram_data_in<22>")
              (joined
                (portRef (member ram_data_in 9))
                (portRef O (instanceRef Mmux_ram_data_in151))
              )
            )
            (net (rename ram_data_in_21_ "ram_data_in<21>")
              (joined
                (portRef (member ram_data_in 10))
                (portRef O (instanceRef Mmux_ram_data_in141))
              )
            )
            (net (rename ram_data_in_20_ "ram_data_in<20>")
              (joined
                (portRef (member ram_data_in 11))
                (portRef O (instanceRef Mmux_ram_data_in131))
              )
            )
            (net (rename ram_data_in_19_ "ram_data_in<19>")
              (joined
                (portRef (member ram_data_in 12))
                (portRef O (instanceRef Mmux_ram_data_in111))
              )
            )
            (net (rename ram_data_in_18_ "ram_data_in<18>")
              (joined
                (portRef (member ram_data_in 13))
                (portRef O (instanceRef Mmux_ram_data_in101))
              )
            )
            (net (rename ram_data_in_17_ "ram_data_in<17>")
              (joined
                (portRef (member ram_data_in 14))
                (portRef O (instanceRef Mmux_ram_data_in91))
              )
            )
            (net (rename ram_data_in_16_ "ram_data_in<16>")
              (joined
                (portRef (member ram_data_in 15))
                (portRef O (instanceRef Mmux_ram_data_in81))
              )
            )
            (net (rename ram_data_in_15_ "ram_data_in<15>")
              (joined
                (portRef (member ram_data_in 16))
                (portRef O (instanceRef Mmux_ram_data_in71))
              )
            )
            (net (rename ram_data_in_14_ "ram_data_in<14>")
              (joined
                (portRef (member ram_data_in 17))
                (portRef O (instanceRef Mmux_ram_data_in61))
              )
            )
            (net (rename ram_data_in_13_ "ram_data_in<13>")
              (joined
                (portRef (member ram_data_in 18))
                (portRef O (instanceRef Mmux_ram_data_in51))
              )
            )
            (net (rename ram_data_in_12_ "ram_data_in<12>")
              (joined
                (portRef (member ram_data_in 19))
                (portRef O (instanceRef Mmux_ram_data_in41))
              )
            )
            (net (rename ram_data_in_11_ "ram_data_in<11>")
              (joined
                (portRef (member ram_data_in 20))
                (portRef O (instanceRef Mmux_ram_data_in31))
              )
            )
            (net (rename ram_data_in_10_ "ram_data_in<10>")
              (joined
                (portRef (member ram_data_in 21))
                (portRef O (instanceRef Mmux_ram_data_in21))
              )
            )
            (net (rename ram_data_in_9_ "ram_data_in<9>")
              (joined
                (portRef (member ram_data_in 22))
                (portRef O (instanceRef Mmux_ram_data_in321))
              )
            )
            (net (rename ram_data_in_8_ "ram_data_in<8>")
              (joined
                (portRef (member ram_data_in 23))
                (portRef O (instanceRef Mmux_ram_data_in311))
              )
            )
            (net (rename ram_data_in_7_ "ram_data_in<7>")
              (joined
                (portRef (member ram_data_in 24))
                (portRef O (instanceRef Mmux_ram_data_in301))
              )
            )
            (net (rename ram_data_in_6_ "ram_data_in<6>")
              (joined
                (portRef (member ram_data_in 25))
                (portRef O (instanceRef Mmux_ram_data_in291))
              )
            )
            (net (rename ram_data_in_5_ "ram_data_in<5>")
              (joined
                (portRef (member ram_data_in 26))
                (portRef O (instanceRef Mmux_ram_data_in281))
              )
            )
            (net (rename ram_data_in_4_ "ram_data_in<4>")
              (joined
                (portRef (member ram_data_in 27))
                (portRef O (instanceRef Mmux_ram_data_in271))
              )
            )
            (net (rename ram_data_in_3_ "ram_data_in<3>")
              (joined
                (portRef (member ram_data_in 28))
                (portRef O (instanceRef Mmux_ram_data_in261))
              )
            )
            (net (rename ram_data_in_2_ "ram_data_in<2>")
              (joined
                (portRef (member ram_data_in 29))
                (portRef O (instanceRef Mmux_ram_data_in231))
              )
            )
            (net (rename ram_data_in_1_ "ram_data_in<1>")
              (joined
                (portRef (member ram_data_in 30))
                (portRef O (instanceRef Mmux_ram_data_in121))
              )
            )
            (net (rename ram_data_in_0_ "ram_data_in<0>")
              (joined
                (portRef (member ram_data_in 31))
                (portRef O (instanceRef Mmux_ram_data_in11))
              )
            )
            (net (rename Peripheral_in_31_ "Peripheral_in<31>")
              (joined
                (portRef (member Peripheral_in 0))
                (portRef O (instanceRef Mmux_Peripheral_in251))
              )
            )
            (net (rename Peripheral_in_30_ "Peripheral_in<30>")
              (joined
                (portRef (member Peripheral_in 1))
                (portRef O (instanceRef Mmux_Peripheral_in241))
              )
            )
            (net (rename Peripheral_in_29_ "Peripheral_in<29>")
              (joined
                (portRef (member Peripheral_in 2))
                (portRef O (instanceRef Mmux_Peripheral_in221))
              )
            )
            (net (rename Peripheral_in_28_ "Peripheral_in<28>")
              (joined
                (portRef (member Peripheral_in 3))
                (portRef O (instanceRef Mmux_Peripheral_in211))
              )
            )
            (net (rename Peripheral_in_27_ "Peripheral_in<27>")
              (joined
                (portRef (member Peripheral_in 4))
                (portRef O (instanceRef Mmux_Peripheral_in201))
              )
            )
            (net (rename Peripheral_in_26_ "Peripheral_in<26>")
              (joined
                (portRef (member Peripheral_in 5))
                (portRef O (instanceRef Mmux_Peripheral_in191))
              )
            )
            (net (rename Peripheral_in_25_ "Peripheral_in<25>")
              (joined
                (portRef (member Peripheral_in 6))
                (portRef O (instanceRef Mmux_Peripheral_in181))
              )
            )
            (net (rename Peripheral_in_24_ "Peripheral_in<24>")
              (joined
                (portRef (member Peripheral_in 7))
                (portRef O (instanceRef Mmux_Peripheral_in171))
              )
            )
            (net (rename Peripheral_in_23_ "Peripheral_in<23>")
              (joined
                (portRef (member Peripheral_in 8))
                (portRef O (instanceRef Mmux_Peripheral_in161))
              )
            )
            (net (rename Peripheral_in_22_ "Peripheral_in<22>")
              (joined
                (portRef (member Peripheral_in 9))
                (portRef O (instanceRef Mmux_Peripheral_in151))
              )
            )
            (net (rename Peripheral_in_21_ "Peripheral_in<21>")
              (joined
                (portRef (member Peripheral_in 10))
                (portRef O (instanceRef Mmux_Peripheral_in141))
              )
            )
            (net (rename Peripheral_in_20_ "Peripheral_in<20>")
              (joined
                (portRef (member Peripheral_in 11))
                (portRef O (instanceRef Mmux_Peripheral_in131))
              )
            )
            (net (rename Peripheral_in_19_ "Peripheral_in<19>")
              (joined
                (portRef (member Peripheral_in 12))
                (portRef O (instanceRef Mmux_Peripheral_in111))
              )
            )
            (net (rename Peripheral_in_18_ "Peripheral_in<18>")
              (joined
                (portRef (member Peripheral_in 13))
                (portRef O (instanceRef Mmux_Peripheral_in101))
              )
            )
            (net (rename Peripheral_in_17_ "Peripheral_in<17>")
              (joined
                (portRef (member Peripheral_in 14))
                (portRef O (instanceRef Mmux_Peripheral_in91))
              )
            )
            (net (rename Peripheral_in_16_ "Peripheral_in<16>")
              (joined
                (portRef (member Peripheral_in 15))
                (portRef O (instanceRef Mmux_Peripheral_in81))
              )
            )
            (net (rename Peripheral_in_15_ "Peripheral_in<15>")
              (joined
                (portRef (member Peripheral_in 16))
                (portRef O (instanceRef Mmux_Peripheral_in71))
              )
            )
            (net (rename Peripheral_in_14_ "Peripheral_in<14>")
              (joined
                (portRef (member Peripheral_in 17))
                (portRef O (instanceRef Mmux_Peripheral_in61))
              )
            )
            (net (rename Peripheral_in_13_ "Peripheral_in<13>")
              (joined
                (portRef (member Peripheral_in 18))
                (portRef O (instanceRef Mmux_Peripheral_in51))
              )
            )
            (net (rename Peripheral_in_12_ "Peripheral_in<12>")
              (joined
                (portRef (member Peripheral_in 19))
                (portRef O (instanceRef Mmux_Peripheral_in41))
              )
            )
            (net (rename Peripheral_in_11_ "Peripheral_in<11>")
              (joined
                (portRef (member Peripheral_in 20))
                (portRef O (instanceRef Mmux_Peripheral_in31))
              )
            )
            (net (rename Peripheral_in_10_ "Peripheral_in<10>")
              (joined
                (portRef (member Peripheral_in 21))
                (portRef O (instanceRef Mmux_Peripheral_in21))
              )
            )
            (net (rename Peripheral_in_9_ "Peripheral_in<9>")
              (joined
                (portRef (member Peripheral_in 22))
                (portRef O (instanceRef Mmux_Peripheral_in321))
              )
            )
            (net (rename Peripheral_in_8_ "Peripheral_in<8>")
              (joined
                (portRef (member Peripheral_in 23))
                (portRef O (instanceRef Mmux_Peripheral_in311))
              )
            )
            (net (rename Peripheral_in_7_ "Peripheral_in<7>")
              (joined
                (portRef (member Peripheral_in 24))
                (portRef O (instanceRef Mmux_Peripheral_in301))
              )
            )
            (net (rename Peripheral_in_6_ "Peripheral_in<6>")
              (joined
                (portRef (member Peripheral_in 25))
                (portRef O (instanceRef Mmux_Peripheral_in291))
              )
            )
            (net (rename Peripheral_in_5_ "Peripheral_in<5>")
              (joined
                (portRef (member Peripheral_in 26))
                (portRef O (instanceRef Mmux_Peripheral_in281))
              )
            )
            (net (rename Peripheral_in_4_ "Peripheral_in<4>")
              (joined
                (portRef (member Peripheral_in 27))
                (portRef O (instanceRef Mmux_Peripheral_in271))
              )
            )
            (net (rename Peripheral_in_3_ "Peripheral_in<3>")
              (joined
                (portRef (member Peripheral_in 28))
                (portRef O (instanceRef Mmux_Peripheral_in261))
              )
            )
            (net (rename Peripheral_in_2_ "Peripheral_in<2>")
              (joined
                (portRef (member Peripheral_in 29))
                (portRef O (instanceRef Mmux_Peripheral_in231))
              )
            )
            (net (rename Peripheral_in_1_ "Peripheral_in<1>")
              (joined
                (portRef (member Peripheral_in 30))
                (portRef O (instanceRef Mmux_Peripheral_in121))
              )
            )
            (net (rename Peripheral_in_0_ "Peripheral_in<0>")
              (joined
                (portRef (member Peripheral_in 31))
                (portRef O (instanceRef Mmux_Peripheral_in11))
              )
            )
            (net (rename Cpu_data4bus_31_ "Cpu_data4bus<31>")
              (joined
                (portRef (member Cpu_data4bus 0))
                (portRef O (instanceRef Mmux_Cpu_data4bus251))
              )
            )
            (net (rename Cpu_data4bus_30_ "Cpu_data4bus<30>")
              (joined
                (portRef (member Cpu_data4bus 1))
                (portRef O (instanceRef Mmux_Cpu_data4bus241))
              )
            )
            (net (rename Cpu_data4bus_29_ "Cpu_data4bus<29>")
              (joined
                (portRef (member Cpu_data4bus 2))
                (portRef O (instanceRef Mmux_Cpu_data4bus221))
              )
            )
            (net (rename Cpu_data4bus_28_ "Cpu_data4bus<28>")
              (joined
                (portRef (member Cpu_data4bus 3))
                (portRef O (instanceRef Mmux_Cpu_data4bus211))
              )
            )
            (net (rename Cpu_data4bus_27_ "Cpu_data4bus<27>")
              (joined
                (portRef (member Cpu_data4bus 4))
                (portRef O (instanceRef Mmux_Cpu_data4bus201))
              )
            )
            (net (rename Cpu_data4bus_26_ "Cpu_data4bus<26>")
              (joined
                (portRef (member Cpu_data4bus 5))
                (portRef O (instanceRef Mmux_Cpu_data4bus191))
              )
            )
            (net (rename Cpu_data4bus_25_ "Cpu_data4bus<25>")
              (joined
                (portRef (member Cpu_data4bus 6))
                (portRef O (instanceRef Mmux_Cpu_data4bus181))
              )
            )
            (net (rename Cpu_data4bus_24_ "Cpu_data4bus<24>")
              (joined
                (portRef (member Cpu_data4bus 7))
                (portRef O (instanceRef Mmux_Cpu_data4bus171))
              )
            )
            (net (rename Cpu_data4bus_23_ "Cpu_data4bus<23>")
              (joined
                (portRef (member Cpu_data4bus 8))
                (portRef O (instanceRef Mmux_Cpu_data4bus161))
              )
            )
            (net (rename Cpu_data4bus_22_ "Cpu_data4bus<22>")
              (joined
                (portRef (member Cpu_data4bus 9))
                (portRef O (instanceRef Mmux_Cpu_data4bus151))
              )
            )
            (net (rename Cpu_data4bus_21_ "Cpu_data4bus<21>")
              (joined
                (portRef (member Cpu_data4bus 10))
                (portRef O (instanceRef Mmux_Cpu_data4bus141))
              )
            )
            (net (rename Cpu_data4bus_20_ "Cpu_data4bus<20>")
              (joined
                (portRef (member Cpu_data4bus 11))
                (portRef O (instanceRef Mmux_Cpu_data4bus131))
              )
            )
            (net (rename Cpu_data4bus_19_ "Cpu_data4bus<19>")
              (joined
                (portRef (member Cpu_data4bus 12))
                (portRef O (instanceRef Mmux_Cpu_data4bus111))
              )
            )
            (net (rename Cpu_data4bus_18_ "Cpu_data4bus<18>")
              (joined
                (portRef (member Cpu_data4bus 13))
                (portRef O (instanceRef Mmux_Cpu_data4bus101))
              )
            )
            (net (rename Cpu_data4bus_17_ "Cpu_data4bus<17>")
              (joined
                (portRef (member Cpu_data4bus 14))
                (portRef O (instanceRef Mmux_Cpu_data4bus91))
              )
            )
            (net (rename Cpu_data4bus_16_ "Cpu_data4bus<16>")
              (joined
                (portRef (member Cpu_data4bus 15))
                (portRef O (instanceRef Mmux_Cpu_data4bus81))
              )
            )
            (net (rename Cpu_data4bus_15_ "Cpu_data4bus<15>")
              (joined
                (portRef (member Cpu_data4bus 16))
                (portRef O (instanceRef Mmux_Cpu_data4bus71))
              )
            )
            (net (rename Cpu_data4bus_14_ "Cpu_data4bus<14>")
              (joined
                (portRef (member Cpu_data4bus 17))
                (portRef O (instanceRef Mmux_Cpu_data4bus61))
              )
            )
            (net (rename Cpu_data4bus_13_ "Cpu_data4bus<13>")
              (joined
                (portRef (member Cpu_data4bus 18))
                (portRef O (instanceRef Mmux_Cpu_data4bus51))
              )
            )
            (net (rename Cpu_data4bus_12_ "Cpu_data4bus<12>")
              (joined
                (portRef (member Cpu_data4bus 19))
                (portRef O (instanceRef Mmux_Cpu_data4bus41))
              )
            )
            (net (rename Cpu_data4bus_11_ "Cpu_data4bus<11>")
              (joined
                (portRef (member Cpu_data4bus 20))
                (portRef O (instanceRef Mmux_Cpu_data4bus31))
              )
            )
            (net (rename Cpu_data4bus_10_ "Cpu_data4bus<10>")
              (joined
                (portRef (member Cpu_data4bus 21))
                (portRef O (instanceRef Mmux_Cpu_data4bus21))
              )
            )
            (net (rename Cpu_data4bus_9_ "Cpu_data4bus<9>")
              (joined
                (portRef (member Cpu_data4bus 22))
                (portRef O (instanceRef Mmux_Cpu_data4bus321))
              )
            )
            (net (rename Cpu_data4bus_8_ "Cpu_data4bus<8>")
              (joined
                (portRef (member Cpu_data4bus 23))
                (portRef O (instanceRef Mmux_Cpu_data4bus311))
              )
            )
            (net (rename Cpu_data4bus_7_ "Cpu_data4bus<7>")
              (joined
                (portRef (member Cpu_data4bus 24))
                (portRef O (instanceRef Mmux_Cpu_data4bus301))
              )
            )
            (net (rename Cpu_data4bus_6_ "Cpu_data4bus<6>")
              (joined
                (portRef (member Cpu_data4bus 25))
                (portRef O (instanceRef Mmux_Cpu_data4bus291))
              )
            )
            (net (rename Cpu_data4bus_5_ "Cpu_data4bus<5>")
              (joined
                (portRef (member Cpu_data4bus 26))
                (portRef O (instanceRef Mmux_Cpu_data4bus281))
              )
            )
            (net (rename Cpu_data4bus_4_ "Cpu_data4bus<4>")
              (joined
                (portRef (member Cpu_data4bus 27))
                (portRef O (instanceRef Mmux_Cpu_data4bus271))
              )
            )
            (net (rename Cpu_data4bus_3_ "Cpu_data4bus<3>")
              (joined
                (portRef (member Cpu_data4bus 28))
                (portRef O (instanceRef Mmux_Cpu_data4bus261))
              )
            )
            (net (rename Cpu_data4bus_2_ "Cpu_data4bus<2>")
              (joined
                (portRef (member Cpu_data4bus 29))
                (portRef O (instanceRef Mmux_Cpu_data4bus231))
              )
            )
            (net (rename Cpu_data4bus_1_ "Cpu_data4bus<1>")
              (joined
                (portRef (member Cpu_data4bus 30))
                (portRef O (instanceRef Mmux_Cpu_data4bus121))
              )
            )
            (net (rename Cpu_data4bus_0_ "Cpu_data4bus<0>")
              (joined
                (portRef (member Cpu_data4bus 31))
                (portRef O (instanceRef Mmux_Cpu_data4bus11))
              )
            )
            (net data_ram_we
              (joined
                (portRef data_ram_we)
                (portRef O (instanceRef Mmux_data_ram_we11))
              )
            )
            (net GPIOe0000000_we
              (joined
                (portRef GPIOe0000000_we)
                (portRef O (instanceRef Mmux_GPIOe0000000_we11))
              )
            )
            (net (rename ram_addr_9_ "ram_addr<9>")
              (joined
                (portRef (member ram_addr 0))
                (portRef O (instanceRef Mmux_ram_addr101))
              )
            )
            (net (rename ram_addr_8_ "ram_addr<8>")
              (joined
                (portRef (member ram_addr 1))
                (portRef O (instanceRef Mmux_ram_addr91))
              )
            )
            (net (rename ram_addr_7_ "ram_addr<7>")
              (joined
                (portRef (member ram_addr 2))
                (portRef O (instanceRef Mmux_ram_addr81))
              )
            )
            (net (rename ram_addr_6_ "ram_addr<6>")
              (joined
                (portRef (member ram_addr 3))
                (portRef O (instanceRef Mmux_ram_addr71))
              )
            )
            (net (rename ram_addr_5_ "ram_addr<5>")
              (joined
                (portRef (member ram_addr 4))
                (portRef O (instanceRef Mmux_ram_addr61))
              )
            )
            (net (rename ram_addr_4_ "ram_addr<4>")
              (joined
                (portRef (member ram_addr 5))
                (portRef O (instanceRef Mmux_ram_addr51))
              )
            )
            (net (rename ram_addr_3_ "ram_addr<3>")
              (joined
                (portRef (member ram_addr 6))
                (portRef O (instanceRef Mmux_ram_addr41))
              )
            )
            (net (rename ram_addr_2_ "ram_addr<2>")
              (joined
                (portRef (member ram_addr 7))
                (portRef O (instanceRef Mmux_ram_addr31))
              )
            )
            (net (rename ram_addr_1_ "ram_addr<1>")
              (joined
                (portRef (member ram_addr 8))
                (portRef O (instanceRef Mmux_ram_addr21))
              )
            )
            (net (rename ram_addr_0_ "ram_addr<0>")
              (joined
                (portRef (member ram_addr 9))
                (portRef O (instanceRef Mmux_ram_addr11))
              )
            )
            (net data_ram_rd
              (joined
                (portRef I0 (instanceRef Mmux_Cpu_data4bus321))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus311))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus301))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus291))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus281))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus271))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus261))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus251))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus241))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus231))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus221))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus211))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus201))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus191))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus181))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus171))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus161))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus151))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus141))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus131))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus121))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus111))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus101))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus91))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus81))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus71))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus61))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus51))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus41))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus31))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus21))
                (portRef I0 (instanceRef Mmux_Cpu_data4bus11))
                (portRef O (instanceRef Mmux_data_ram_rd11))
              )
            )
            (net counter_we
              (joined
                (portRef counter_we)
                (portRef O (instanceRef Mmux_counter_we11))
              )
            )
            (net GPIOf0000000_we
              (joined
                (portRef GPIOf0000000_we)
                (portRef O (instanceRef Mmux_GPIOf0000000_we11))
              )
            )
            (net GPIOf0000000_rd
              (joined
                (portRef I3 (instanceRef Mmux_Cpu_data4bus321))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus311))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus301))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus291))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus281))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus271))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus261))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus251))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus241))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus231))
                (portRef I4 (instanceRef Mmux_Cpu_data4bus221))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus211))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus201))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus191))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus181))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus171))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus161))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus151))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus141))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus131))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus121))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus111))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus101))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus91))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus81))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus71))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus61))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus51))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus41))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus31))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus21))
                (portRef I3 (instanceRef Mmux_Cpu_data4bus11))
                (portRef O (instanceRef Mmux_GPIOf0000000_rd11))
              )
            )
            (net (rename &_n0059 "_n0059")
              (joined
                (portRef I1 (instanceRef Mmux_Cpu_data4bus321))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus311))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus301))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus291))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus281))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus271))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus261))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus251))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus241))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus231))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus221))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus211))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus201))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus191))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus181))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus171))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus161))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus151))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus141))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus131))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus121))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus111))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus101))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus91))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus81))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus71))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus61))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus51))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus41))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus31))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus21))
                (portRef I1 (instanceRef Mmux_Cpu_data4bus11))
                (portRef O (instanceRef &_n00591))
              )
            )
          )
      )
    )
  )

  (design MIO_BUS
    (cellRef MIO_BUS
      (libraryRef MIO_BUS_lib)
    )
    (property PART (string "xc7k160t-2L-ffg676") (owner "Xilinx"))
  )
)

