
*** Running vivado
    with args -log design_1_matmul_plain_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matmul_plain_0_1.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_matmul_plain_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 547.156 ; gain = 183.191
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vitis/matmul_no_op_final'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_matmul_plain_0_1
Command: synth_design -top design_1_matmul_plain_0_1 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43772
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1959.785 ; gain = 387.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matmul_plain_0_1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/synth/design_1_matmul_plain_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_ctrl_s_axi' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_ctrl_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_ctrl_s_axi.v:227]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_ctrl_s_axi' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_store' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_mem' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_mem' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_store' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_load' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_mem__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_mem__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_load' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_write' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_burst_converter' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_reg_slice' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_reg_slice' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_burst_converter' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_throttle' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized5' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized5' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized6' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized6' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_throttle' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_write' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_read' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_read' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_store' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_mem' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_mem' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_store' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_load' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_mem__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_mem__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_load' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_write' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_burst_converter' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_reg_slice' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_reg_slice' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_burst_converter' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_throttle' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized5' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized5' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized6' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized6' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_throttle' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_write' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_read' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_read' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_store' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_mem' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_mem' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_store' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_load' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_mem__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_mem__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_load' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_write' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_burst_converter' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_reg_slice' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_reg_slice' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_burst_converter' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_throttle' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized5' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized5' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized6' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized6' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_throttle' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_write' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_read' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_read' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/ip/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [E:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [E:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/ip/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/ip/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/ip/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matmul_plain_0_1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/synth/design_1_matmul_plain_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_ctrl_s_axi.v:305]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2221.988 ; gain = 649.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 2221.988 ; gain = 649.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 2221.988 ; gain = 649.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.621 . Memory (MB): peak = 2221.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/constraints/matmul_plain_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.254 ; gain = 0.043
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/constraints/matmul_plain_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/design_1_matmul_plain_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/design_1_matmul_plain_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2334.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 11 instances


Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.582 . Memory (MB): peak = 2343.070 ; gain = 8.816
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2343.070 ; gain = 770.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2343.070 ; gain = 770.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/design_1_matmul_plain_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2343.070 ; gain = 770.820
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matmul_plain_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matmul_plain_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matmul_plain_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matmul_plain_ctrl_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 2343.070 ; gain = 770.820
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U2/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U2/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U2/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U2/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met

*** Running vivado
    with args -log design_1_matmul_plain_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matmul_plain_0_1.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_matmul_plain_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 547.785 ; gain = 181.918
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vitis/matmul_no_op_final'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_matmul_plain_0_1
Command: synth_design -top design_1_matmul_plain_0_1 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27800
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1962.082 ; gain = 388.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matmul_plain_0_1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/synth/design_1_matmul_plain_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_ctrl_s_axi' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_ctrl_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_ctrl_s_axi.v:227]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_ctrl_s_axi' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_store' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_mem' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_mem' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_store' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_load' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_mem__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_mem__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_load' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_write' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_burst_converter' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_reg_slice' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_reg_slice' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_burst_converter' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_throttle' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized5' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized5' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized6' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_srl__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_fifo__parameterized6' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_throttle' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_write' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_read' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_reg_slice__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi_read' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data0_m_axi' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_store' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_mem' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_mem' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_store' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_load' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_mem__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_mem__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_load' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_write' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_burst_converter' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_reg_slice' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_reg_slice' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_burst_converter' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_throttle' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized5' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized5' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized6' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_srl__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_fifo__parameterized6' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_throttle' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_write' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_read' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_reg_slice__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi_read' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data1_m_axi' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_store' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_mem' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_mem' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_store' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_load' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_mem__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_mem__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_load' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_write' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_burst_converter' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_reg_slice' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_reg_slice' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_burst_converter' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_throttle' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized0' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized5' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized3' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized3' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized5' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized6' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_srl__parameterized4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_fifo__parameterized6' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_throttle' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_write' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_read' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized2' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_reg_slice__parameterized2' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi_read' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_data2_m_axi' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/ip/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [E:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [E:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/ip/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/ip/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/ip/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_plain' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matmul_plain_0_1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/synth/design_1_matmul_plain_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_ctrl_s_axi.v:305]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 2223.922 ; gain = 650.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 2223.922 ; gain = 650.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 2223.922 ; gain = 650.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.606 . Memory (MB): peak = 2223.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/constraints/matmul_plain_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.492 ; gain = 0.031
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/constraints/matmul_plain_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/design_1_matmul_plain_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/design_1_matmul_plain_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2338.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 11 instances


Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.592 . Memory (MB): peak = 2348.086 ; gain = 9.594
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2348.086 ; gain = 774.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2348.086 ; gain = 774.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/design_1_matmul_plain_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2348.086 ; gain = 774.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matmul_plain_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matmul_plain_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matmul_plain_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matmul_plain_ctrl_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_plain_data2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 2348.086 ; gain = 774.434
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U2/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U2/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U2/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U2/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module matmul_plain_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module matmul_plain_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_plain_data0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_plain_data0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_plain_data0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_plain_data0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_plain_data1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_plain_data1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_plain_data1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_plain_data1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_plain_data2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_plain_data2_m_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:45 . Memory (MB): peak = 2348.086 ; gain = 774.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:02:00 . Memory (MB): peak = 2680.629 ; gain = 1106.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:02:02 . Memory (MB): peak = 2717.699 ; gain = 1144.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/data0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:02:05 . Memory (MB): peak = 2832.188 ; gain = 1258.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:02:10 . Memory (MB): peak = 2844.578 ; gain = 1270.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:02:10 . Memory (MB): peak = 2844.578 ; gain = 1270.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:02:10 . Memory (MB): peak = 2844.578 ; gain = 1270.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:02:10 . Memory (MB): peak = 2844.578 ; gain = 1270.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:02:11 . Memory (MB): peak = 2844.578 ; gain = 1270.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:02:11 . Memory (MB): peak = 2844.578 ; gain = 1270.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1 | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2 | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3 | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   209|
|2     |DSP48E1  |     5|
|3     |LUT1     |    96|
|4     |LUT2     |   672|
|5     |LUT3     |   959|
|6     |LUT4     |   695|
|7     |LUT5     |   633|
|8     |LUT6     |  1235|
|9     |MUXCY    |    74|
|10    |MUXF7    |    35|
|11    |RAMB18E2 |     3|
|13    |SRL16E   |   334|
|14    |XORCY    |    25|
|15    |FDE      |    11|
|16    |FDRE     |  6066|
|17    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:02:11 . Memory (MB): peak = 2844.578 ; gain = 1270.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 145 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:54 . Memory (MB): peak = 2844.578 ; gain = 1146.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:02:11 . Memory (MB): peak = 2844.578 ; gain = 1270.926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 2844.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 359 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2872.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  (CARRY4) => CARRY8: 13 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 11 instances


Synth Design complete | Checksum: d097a5f8
INFO: [Common 17-83] Releasing license: Synthesis
246 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:02:29 . Memory (MB): peak = 2872.535 ; gain = 2275.488
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2872.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/design_1_matmul_plain_0_1_synth_1/design_1_matmul_plain_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_matmul_plain_0_1, cache-ID = 70f32a2518d0fd7d
INFO: [Coretcl 2-1174] Renamed 151 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2872.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/design_1_matmul_plain_0_1_synth_1/design_1_matmul_plain_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_matmul_plain_0_1_utilization_synth.rpt -pb design_1_matmul_plain_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 01:45:38 2024...
