{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:32:14 2016 " "Info: Processing started: Mon Jan 25 18:32:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hwr_cpu -c hwr_cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hwr_cpu -c hwr_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "hwr_cpu EP2C35F484C8 " "Info: Selected device EP2C35F484C8 for design \"hwr_cpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "172 Top " "Info: Previous placement does not exist for 172 of 172 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Info: Device EP2C15AF484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Info: Device EP2C15AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Info: Device EP2C20F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Info: Device EP2C20F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Info: Device EP2C20AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484I8 " "Info: Device EP2C35F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Info: Device EP2C50F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Info: Device EP2C50F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "Warning: No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[0\] " "Info: Pin dataBus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[1\] " "Info: Pin dataBus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[2\] " "Info: Pin dataBus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[3\] " "Info: Pin dataBus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[4\] " "Info: Pin dataBus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[5\] " "Info: Pin dataBus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[6\] " "Info: Pin dataBus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[6] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[7\] " "Info: Pin dataBus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[7] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[0\] " "Info: Pin ARout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[1\] " "Info: Pin ARout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[2\] " "Info: Pin ARout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[3\] " "Info: Pin ARout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[4\] " "Info: Pin ARout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[5\] " "Info: Pin ARout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[0\] " "Info: Pin PCout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[1\] " "Info: Pin PCout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[2\] " "Info: Pin PCout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[3\] " "Info: Pin PCout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[4\] " "Info: Pin PCout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[5\] " "Info: Pin PCout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[0\] " "Info: Pin DRout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[1\] " "Info: Pin DRout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[2\] " "Info: Pin DRout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[3\] " "Info: Pin DRout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[4\] " "Info: Pin DRout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[5\] " "Info: Pin DRout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[6\] " "Info: Pin DRout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[6] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[7\] " "Info: Pin DRout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[7] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[0\] " "Info: Pin ACout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[1\] " "Info: Pin ACout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[2\] " "Info: Pin ACout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[3\] " "Info: Pin ACout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[4\] " "Info: Pin ACout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[5\] " "Info: Pin ACout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[6\] " "Info: Pin ACout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[6] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[7\] " "Info: Pin ACout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[7] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[0\] " "Info: Pin IRout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { IRout[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 9 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[1\] " "Info: Pin IRout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { IRout[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 9 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[0\] " "Info: Pin moP\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[1\] " "Info: Pin moP\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[2\] " "Info: Pin moP\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[3\] " "Info: Pin moP\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[4\] " "Info: Pin moP\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[5\] " "Info: Pin moP\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[6\] " "Info: Pin moP\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[6] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[7\] " "Info: Pin moP\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[7] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[8\] " "Info: Pin moP\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[8] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[9\] " "Info: Pin moP\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[9] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[10\] " "Info: Pin moP\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[10] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { clock } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { reset } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { clock } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { reset } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 3.30 0 49 0 " "Info: Number of I/O pins in group: 49 (unused VREF, 3.30 VCCIO, 0 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 44 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 37 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 39 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 36 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 39 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.868 ns memory register " "Info: Estimated most critical path is memory to register delay of 12.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a1~porta_address_reg5 1 MEM M4K_X26_Y25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a1~porta_address_reg5'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a1~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y25 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.761 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a1~porta_address_reg5 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.370 ns) 4.850 ns data_bus:system_bus\|databus\[1\]~1854 3 COMB LAB_X25_Y25 2 " "Info: 3: + IC(0.719 ns) + CELL(0.370 ns) = 4.850 ns; Loc. = LAB_X25_Y25; Fanout = 2; COMB Node = 'data_bus:system_bus\|databus\[1\]~1854'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.089 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.651 ns) 6.360 ns data_bus:system_bus\|databus\[1\]~1855 4 COMB LAB_X23_Y25 13 " "Info: 4: + IC(0.859 ns) + CELL(0.651 ns) = 6.360 ns; Loc. = LAB_X23_Y25; Fanout = 13; COMB Node = 'data_bus:system_bus\|databus\[1\]~1855'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.510 ns" { data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1855 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 7.172 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:1:FA\|cout~18 5 COMB LAB_X23_Y25 3 " "Info: 5: + IC(0.606 ns) + CELL(0.206 ns) = 7.172 ns; Loc. = LAB_X23_Y25; Fanout = 3; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:1:FA\|cout~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { data_bus:system_bus|databus[1]~1855 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 7.984 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~20 6 COMB LAB_X23_Y25 1 " "Info: 6: + IC(0.188 ns) + CELL(0.624 ns) = 7.984 ns; Loc. = LAB_X23_Y25; Fanout = 1; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~20'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 8.796 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~21 7 COMB LAB_X23_Y25 3 " "Info: 7: + IC(0.442 ns) + CELL(0.370 ns) = 8.796 ns; Loc. = LAB_X23_Y25; Fanout = 3; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~21'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 9.608 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~17 8 COMB LAB_X23_Y25 1 " "Info: 8: + IC(0.442 ns) + CELL(0.370 ns) = 9.608 ns; Loc. = LAB_X23_Y25; Fanout = 1; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~17'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 10.420 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~18 9 COMB LAB_X23_Y25 2 " "Info: 9: + IC(0.442 ns) + CELL(0.370 ns) = 10.420 ns; Loc. = LAB_X23_Y25; Fanout = 2; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 11.232 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:6:FA\|cout~295 10 COMB LAB_X23_Y25 1 " "Info: 10: + IC(0.188 ns) + CELL(0.624 ns) = 11.232 ns; Loc. = LAB_X23_Y25; Fanout = 1; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:6:FA\|cout~295'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~295 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 12.044 ns inc_reg:AC\|Q~2363 11 COMB LAB_X23_Y25 1 " "Info: 11: + IC(0.442 ns) + CELL(0.370 ns) = 12.044 ns; Loc. = LAB_X23_Y25; Fanout = 1; COMB Node = 'inc_reg:AC\|Q~2363'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~295 inc_reg:AC|Q~2363 } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.460 ns) 12.868 ns inc_reg:AC\|Q\[7\] 12 REG LAB_X23_Y25 3 " "Info: 12: + IC(0.364 ns) + CELL(0.460 ns) = 12.868 ns; Loc. = LAB_X23_Y25; Fanout = 3; REG Node = 'inc_reg:AC\|Q\[7\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.824 ns" { inc_reg:AC|Q~2363 inc_reg:AC|Q[7] } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.176 ns ( 63.54 % ) " "Info: Total cell delay = 8.176 ns ( 63.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.692 ns ( 36.46 % ) " "Info: Total interconnect delay = 4.692 ns ( 36.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "12.868 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a1~porta_address_reg5 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1855 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~295 inc_reg:AC|Q~2363 inc_reg:AC|Q[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "49 " "Warning: Found 49 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[0\] 0 " "Info: Pin \"dataBus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[1\] 0 " "Info: Pin \"dataBus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[2\] 0 " "Info: Pin \"dataBus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[3\] 0 " "Info: Pin \"dataBus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[4\] 0 " "Info: Pin \"dataBus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[5\] 0 " "Info: Pin \"dataBus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[6\] 0 " "Info: Pin \"dataBus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[7\] 0 " "Info: Pin \"dataBus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[0\] 0 " "Info: Pin \"ARout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[1\] 0 " "Info: Pin \"ARout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[2\] 0 " "Info: Pin \"ARout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[3\] 0 " "Info: Pin \"ARout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[4\] 0 " "Info: Pin \"ARout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[5\] 0 " "Info: Pin \"ARout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[0\] 0 " "Info: Pin \"PCout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[1\] 0 " "Info: Pin \"PCout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[2\] 0 " "Info: Pin \"PCout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[3\] 0 " "Info: Pin \"PCout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[4\] 0 " "Info: Pin \"PCout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[5\] 0 " "Info: Pin \"PCout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[0\] 0 " "Info: Pin \"DRout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[1\] 0 " "Info: Pin \"DRout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[2\] 0 " "Info: Pin \"DRout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[3\] 0 " "Info: Pin \"DRout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[4\] 0 " "Info: Pin \"DRout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[5\] 0 " "Info: Pin \"DRout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[6\] 0 " "Info: Pin \"DRout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[7\] 0 " "Info: Pin \"DRout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[0\] 0 " "Info: Pin \"ACout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[1\] 0 " "Info: Pin \"ACout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[2\] 0 " "Info: Pin \"ACout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[3\] 0 " "Info: Pin \"ACout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[4\] 0 " "Info: Pin \"ACout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[5\] 0 " "Info: Pin \"ACout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[6\] 0 " "Info: Pin \"ACout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[7\] 0 " "Info: Pin \"ACout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[0\] 0 " "Info: Pin \"IRout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[1\] 0 " "Info: Pin \"IRout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[0\] 0 " "Info: Pin \"moP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[1\] 0 " "Info: Pin \"moP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[2\] 0 " "Info: Pin \"moP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[3\] 0 " "Info: Pin \"moP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[4\] 0 " "Info: Pin \"moP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[5\] 0 " "Info: Pin \"moP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[6\] 0 " "Info: Pin \"moP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[7\] 0 " "Info: Pin \"moP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[8\] 0 " "Info: Pin \"moP\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[9\] 0 " "Info: Pin \"moP\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[10\] 0 " "Info: Pin \"moP\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.fit.smsg " "Info: Generated suppressed messages file D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Info: Allocated 376 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:32:51 2016 " "Info: Processing ended: Mon Jan 25 18:32:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
