##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for M1Clock
		4.3::Critical Path Report for MClock
		4.4::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (MClock:R vs. MClock:R)
		5.3::Critical Path Report for (M1Clock:R vs. M1Clock:R)
		5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK        | Frequency: 78.35 MHz  | Target: 48.00 MHz  | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK     | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT        | N/A                   | Target: 48.00 MHz  | 
Clock: M1Clock          | Frequency: 39.99 MHz  | Target: 12.00 MHz  | 
Clock: MClock           | Frequency: 38.74 MHz  | Target: 12.00 MHz  | 
Clock: UART_1_IntClock  | Frequency: 45.11 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        UART_1_IntClock  20833.3          8071        N/A              N/A         N/A              N/A         N/A              N/A         
M1Clock          M1Clock          83333.3          58328       N/A              N/A         N/A              N/A         N/A              N/A         
MClock           MClock           83333.3          57518       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2144499     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
M1_Phase1(0)_PAD  16298         M1Clock:R         
M1_Phase2(0)_PAD  16195         M1Clock:R         
M2_Phase1(0)_PAD  15758         M1Clock:R         
M2_Phase2(0)_PAD  15259         M1Clock:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase   
----------------  ------------  -----------------  
PWM_Out_1(0)_PAD  23913         MClock:R           
PWM_Out_2(0)_PAD  23570         MClock:R           
Tx_1(0)_PAD       33196         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 78.35 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 8071p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   8071  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      2675   3695   8071  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7045   8071  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2248   9293   8071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for M1Clock
*************************************
Clock: M1Clock
Frequency: 39.99 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1203\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20775
-------------------------------------   ----- 
End-of-path arrival time (ps)           20775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1203\/q                                    macrocell71     1250   1250  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     4263   5513  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   8863  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   6783  15645  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  20775  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  20775  58328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MClock
************************************
Clock: MClock
Frequency: 38.74 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57518p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21586
-------------------------------------   ----- 
End-of-path arrival time (ps)           21586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3936   9856  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  14986  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  14986  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3300  18286  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  18286  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3300  21586  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  21586  57518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell15      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 45.11 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15977
-------------------------------------   ----- 
End-of-path arrival time (ps)           15977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell41     1250   1250  2144499  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      9084  10334  2144499  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  13684  2144499  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  15977  2144499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 8071p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   8071  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      2675   3695   8071  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7045   8071  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2248   9293   8071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (MClock:R vs. MClock:R)
*****************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57518p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21586
-------------------------------------   ----- 
End-of-path arrival time (ps)           21586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3936   9856  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  14986  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  14986  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3300  18286  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  18286  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3300  21586  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  21586  57518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell15      0      0  RISE       1


5.3::Critical Path Report for (M1Clock:R vs. M1Clock:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1203\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20775
-------------------------------------   ----- 
End-of-path arrival time (ps)           20775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1203\/q                                    macrocell71     1250   1250  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     4263   5513  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   8863  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   6783  15645  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  20775  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  20775  58328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15977
-------------------------------------   ----- 
End-of-path arrival time (ps)           15977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell41     1250   1250  2144499  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      9084  10334  2144499  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  13684  2144499  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  15977  2144499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 8071p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   8071  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      2675   3695   8071  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7045   8071  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2248   9293   8071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 12748p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                  synccell      1020   1020   8071  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell48   3556   4576  12748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13614p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3709
-------------------------------------   ---- 
End-of-path arrival time (ps)           3709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   8071  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell51   2689   3709  13614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13614p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3709
-------------------------------------   ---- 
End-of-path arrival time (ps)           3709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   8071  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell52   2689   3709  13614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 13614p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3709
-------------------------------------   ---- 
End-of-path arrival time (ps)           3709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1020   1020   8071  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell54   2689   3709  13614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13629p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3695
-------------------------------------   ---- 
End-of-path arrival time (ps)           3695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   8071  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell45   2675   3695  13629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13629p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3695
-------------------------------------   ---- 
End-of-path arrival time (ps)           3695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   8071  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell53   2675   3695  13629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57518p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21586
-------------------------------------   ----- 
End-of-path arrival time (ps)           21586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3936   9856  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  14986  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  14986  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3300  18286  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  18286  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3300  21586  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  21586  57518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell15      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1203\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20775
-------------------------------------   ----- 
End-of-path arrival time (ps)           20775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1203\/q                                    macrocell71     1250   1250  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     4263   5513  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   8863  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   6783  15645  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  20775  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  20775  58328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19171
-------------------------------------   ----- 
End-of-path arrival time (ps)           19171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell10    760    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell11      0    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell11   2740   3500  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell19      4375   7875  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  11225  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2816  14041  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  19171  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  19171  59932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell11      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 60818p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18286
-------------------------------------   ----- 
End-of-path arrival time (ps)           18286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3936   9856  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  14986  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  14986  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3300  18286  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  18286  60818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell14      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1203\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15652
-------------------------------------   ----- 
End-of-path arrival time (ps)           15652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1203\/q                                    macrocell71     1250   1250  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     4263   5513  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   8863  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   6789  15652  61621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1203\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61628p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15645
-------------------------------------   ----- 
End-of-path arrival time (ps)           15645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1203\/q                                    macrocell71     1250   1250  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     4263   5513  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   8863  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   6783  15645  61628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61933p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15340
-------------------------------------   ----- 
End-of-path arrival time (ps)           15340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q                                    macrocell74     1250   1250  58636  RISE       1
\M2QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell12     8110   9360  58636  RISE       1
\M2QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  12710  58636  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   2630  15340  61933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15337
-------------------------------------   ----- 
End-of-path arrival time (ps)           15337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q                                    macrocell74     1250   1250  58636  RISE       1
\M2QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell12     8110   9360  58636  RISE       1
\M2QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  12710  58636  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2627  15337  61936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 63232p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14041
-------------------------------------   ----- 
End-of-path arrival time (ps)           14041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell10    760    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell11      0    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell11   2740   3500  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell19      4375   7875  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  11225  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2816  14041  63232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 63237p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14036
-------------------------------------   ----- 
End-of-path arrival time (ps)           14036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell10    760    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell11      0    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell11   2740   3500  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell19      4375   7875  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  11225  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell11   2811  14036  63237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell11      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 64118p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14986
-------------------------------------   ----- 
End-of-path arrival time (ps)           14986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3936   9856  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  14986  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  14986  64118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell13      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:Net_1203\/main_5
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 64560p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15264
-------------------------------------   ----- 
End-of-path arrival time (ps)           15264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q             macrocell74   1250   1250  58636  RISE       1
\M2QuadDec:Net_1203_split\/main_0  macrocell83   8365   9615  64560  RISE       1
\M2QuadDec:Net_1203_split\/q       macrocell83   3350  12965  64560  RISE       1
\M2QuadDec:Net_1203\/main_5        macrocell71   2299  15264  64560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1203\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65036p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1203\/q                                    macrocell85      1250   1250  62309  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell23      3199   4449  62309  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell23      3350   7799  62309  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell11   4438  12237  65036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell11      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:Net_1203\/main_5
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 65474p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14349
-------------------------------------   ----- 
End-of-path arrival time (ps)           14349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q     macrocell90   1250   1250  65474  RISE       1
\M1QuadDec:Net_1203_split\/main_5  macrocell62   6849   8099  65474  RISE       1
\M1QuadDec:Net_1203_split\/q       macrocell62   3350  11449  65474  RISE       1
\M1QuadDec:Net_1203\/main_5        macrocell85   2900  14349  65474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1203\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65609p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11664
-------------------------------------   ----- 
End-of-path arrival time (ps)           11664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1203\/q                                    macrocell85      1250   1250  62309  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell23      3199   4449  62309  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell23      3350   7799  62309  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   3865  11664  65609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65962p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16871
-------------------------------------   ----- 
End-of-path arrival time (ps)           16871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell22      5472   8972  65962  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell22      3350  12322  65962  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell7     4549  16871  65962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1251\/q
Path End       : \M2QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \M2QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 65994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16839
-------------------------------------   ----- 
End-of-path arrival time (ps)           16839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1251\/q                macrocell64    1250   1250  63476  RISE       1
\M2QuadDec:Net_530\/main_1            macrocell17    9931  11181  65994  RISE       1
\M2QuadDec:Net_530\/q                 macrocell17    3350  14531  65994  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/status_0  statusicell6   2308  16839  65994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:Net_1251\/main_7
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 66087p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13737
-------------------------------------   ----- 
End-of-path arrival time (ps)           13737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q  macrocell87   1250   1250  65525  RISE       1
\M1QuadDec:Net_1251_split\/main_3   macrocell1    6853   8103  66087  RISE       1
\M1QuadDec:Net_1251_split\/q        macrocell1    3350  11453  66087  RISE       1
\M1QuadDec:Net_1251\/main_7         macrocell78   2284  13737  66087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1251\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1251\/q                                    macrocell64     1250   1250  63476  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   9930  11180  66093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66316p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16518
-------------------------------------   ----- 
End-of-path arrival time (ps)           16518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  61687  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  61687  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  61687  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell14     4507   7897  66316  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell14     3350  11247  66316  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5    5270  16518  66316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1251\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66776p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1251\/q                                    macrocell64     1250   1250  63476  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   9247  10497  66776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:Net_1251\/main_7
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 67121p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12702
-------------------------------------   ----- 
End-of-path arrival time (ps)           12702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q  macrocell72   1250   1250  64900  RISE       1
\M2QuadDec:Net_1251_split\/main_2   macrocell69   5803   7053  67121  RISE       1
\M2QuadDec:Net_1251_split\/q        macrocell69   3350  10403  67121  RISE       1
\M2QuadDec:Net_1251\/main_7         macrocell64   2299  12702  67121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1251\/q
Path End       : \M2QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \M2QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 67295p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15539
-------------------------------------   ----- 
End-of-path arrival time (ps)           15539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1251\/q                macrocell64    1250   1250  63476  RISE       1
\M2QuadDec:Net_611\/main_1            macrocell18    8626   9876  67295  RISE       1
\M2QuadDec:Net_611\/q                 macrocell18    3350  13226  67295  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/status_1  statusicell6   2313  15539  67295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 67414p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell13   3939   9859  67414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell13      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 67418p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3936   9856  67418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67572p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2901   6401  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11531  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11531  67572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67581p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11523
-------------------------------------   ----- 
End-of-path arrival time (ps)           11523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2893   6393  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11523  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11523  67581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 68345p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                  -500
------------------------------------------   ----- 
End-of-path required time (ps)               82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14488
-------------------------------------   ----- 
End-of-path arrival time (ps)           14488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell12    760    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell13      0    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell13   1210   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell14      0   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell14   1210   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell15      0   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell15   2740   5920  57518  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell26      2892   8812  68345  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell26      3350  12162  68345  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2326  14488  68345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell9        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 68474p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8799
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell14   2879   8799  68474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell14      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 68477p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57518  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell15   2876   8796  68477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell15      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13537
-------------------------------------   ----- 
End-of-path arrival time (ps)           13537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell15     4359   7859  69296  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell15     3350  11209  69296  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5    2328  13537  69296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69813p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13020
-------------------------------------   ----- 
End-of-path arrival time (ps)           13020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell10   1370   1370  69813  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell11      0   1370  69813  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell11   2260   3630  69813  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell20      3115   6745  69813  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell20      3350  10095  69813  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     2925  13020  69813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:Net_1203\/main_1
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 69900p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9923
-------------------------------------   ---- 
End-of-path arrival time (ps)           9923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q  macrocell73   1250   1250  64804  RISE       1
\M2QuadDec:Net_1203\/main_1         macrocell71   8673   9923  69900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:Net_1203\/main_0
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 69995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q  macrocell72   1250   1250  64900  RISE       1
\M2QuadDec:Net_1203\/main_0         macrocell71   8578   9828  69995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:Net_1251\/main_3
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 70186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q  macrocell87   1250   1250  65525  RISE       1
\M1QuadDec:Net_1251\/main_3         macrocell78   8387   9637  70186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:runmode_enable\/q
Path End       : \PWM_M1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_M1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70414p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                  -500
------------------------------------------   ----- 
End-of-path required time (ps)               82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12419
-------------------------------------   ----- 
End-of-path arrival time (ps)           12419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:runmode_enable\/q         macrocell55    1250   1250  67802  RISE       1
\PWM_M1:PWMUDB:status_2\/main_0          macrocell10    5506   6756  70414  RISE       1
\PWM_M1:PWMUDB:status_2\/q               macrocell10    3350  10106  70414  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/status_2  statusicell3   2313  12419  70414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12238
-------------------------------------   ----- 
End-of-path arrival time (ps)           12238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  70596  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  70596  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  70596  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell13     2321   5951  70596  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell13     3350   9301  70596  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    2937  12238  70596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_M2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70759p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                  -500
------------------------------------------   ----- 
End-of-path required time (ps)               82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12074
-------------------------------------   ----- 
End-of-path arrival time (ps)           12074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67581  RISE       1
\PWM_M2:PWMUDB:status_2\/main_1          macrocell11     2909   6409  70759  RISE       1
\PWM_M2:PWMUDB:status_2\/q               macrocell11     3350   9759  70759  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  12074  70759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Net_1275\/main_0
Capture Clock  : \M1QuadDec:Net_1275\/clock_0
Path slack     : 70851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8972
-------------------------------------   ---- 
End-of-path arrival time (ps)           8972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  59932  RISE       1
\M1QuadDec:Net_1275\/main_0                             macrocell81      5472   8972  70851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1275\/clock_0                               macrocell81         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 70865p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8959
-------------------------------------   ---- 
End-of-path arrival time (ps)           8959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell80      5459   8959  70865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell80         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70870p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2903   6403  70870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70872p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2901   6401  70872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70881p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2893   6393  70881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70883p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67581  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2891   6391  70883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:Net_1203\/main_4
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 70951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8873
-------------------------------------   ---- 
End-of-path arrival time (ps)           8873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q  macrocell77   1250   1250  65854  RISE       1
\M2QuadDec:Net_1203\/main_4     macrocell71   7623   8873  70951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1251\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71044p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6229
-------------------------------------   ---- 
End-of-path arrival time (ps)           6229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1251\/q                                    macrocell78      1250   1250  68515  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell11   4979   6229  71044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell11      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:runmode_enable\/q
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 71102p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  67802  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   4922   6172  71102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:Net_1251\/main_5
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 71161p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8662
-------------------------------------   ---- 
End-of-path arrival time (ps)           8662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q  macrocell90   1250   1250  65474  RISE       1
\M1QuadDec:Net_1251\/main_5     macrocell78   7412   8662  71161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 71296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q   macrocell72   1250   1250  64900  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_1  macrocell77   7277   8527  71296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 71305p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q   macrocell72   1250   1250  64900  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_1  macrocell76   7268   8518  71305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 71369p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  61687  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  61687  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  61687  RISE       1
\M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell65     5064   8454  71369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell65         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell10    670    670  62108  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell11      0    670  62108  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell11   2720   3390  62108  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell21      2310   5700  71468  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell21      3350   9050  71468  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell7     2315  11365  71468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_1
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 71486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q  macrocell72   1250   1250  64900  RISE       1
\M2QuadDec:bQuadDec:error\/main_1   macrocell75   7087   8337  71486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:runmode_enable\/q
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 71508p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  67802  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   4516   5766  71508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 71525p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  63612  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell14   4538   5748  71525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell14      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11792
-------------------------------------   ----- 
End-of-path arrival time (ps)           11792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q                             macrocell74    1250   1250  58636  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5  10542  11792  71542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1251\/q
Path End       : \M1QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \M1QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 71547p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1251\/q                macrocell78    1250   1250  68515  RISE       1
\M1QuadDec:Net_530\/main_1            macrocell24    4362   5612  71547  RISE       1
\M1QuadDec:Net_530\/q                 macrocell24    3350   8962  71547  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/status_0  statusicell8   2324  11287  71547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/clock                          statusicell8        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1251\/q
Path End       : \M1QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \M1QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 71572p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1251\/q                macrocell78    1250   1250  68515  RISE       1
\M1QuadDec:Net_611\/main_1            macrocell25    4362   5612  71572  RISE       1
\M1QuadDec:Net_611\/q                 macrocell25    3350   8962  71572  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/status_1  statusicell8   2299  11262  71572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/clock                          statusicell8        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:Net_1203\/main_3
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 71582p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q  macrocell76   1250   1250  65917  RISE       1
\M2QuadDec:Net_1203\/main_3     macrocell71   6991   8241  71582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 71600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q         macrocell89   1250   1250  67221  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_3  macrocell91   6973   8223  71600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \M1QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 71806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11027
-------------------------------------   ----- 
End-of-path arrival time (ps)           11027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q          macrocell89    1250   1250  67221  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/status_3  statusicell8   9777  11027  71806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/clock                          statusicell8        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \M2QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 71819p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11014
-------------------------------------   ----- 
End-of-path arrival time (ps)           11014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q                macrocell74    1250   1250  58636  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/status_2  statusicell6   9764  11014  71819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_2
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 71922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7901
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q  macrocell73   1250   1250  64804  RISE       1
\M2QuadDec:bQuadDec:error\/main_2   macrocell75   6651   7901  71922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 71932p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  63612  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell15   4131   5341  71932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell15      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 71990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q             macrocell74   1250   1250  58636  RISE       1
\M2QuadDec:bQuadDec:error\/main_0  macrocell75   6584   7834  71990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1251\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 72007p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1251\/q                                    macrocell78      1250   1250  68515  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell10   4016   5266  72007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:Net_1203\/main_2
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 72030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7793
-------------------------------------   ---- 
End-of-path arrival time (ps)           7793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q  macrocell75   1250   1250  66936  RISE       1
\M2QuadDec:Net_1203\/main_2   macrocell71   6543   7793  72030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 72050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q         macrocell75   1250   1250  66936  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_3  macrocell77   6524   7774  72050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 72077p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7747
-------------------------------------   ---- 
End-of-path arrival time (ps)           7747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q       macrocell72   1250   1250  64900  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell72   6497   7747  72077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:Net_1251\/main_2
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 72078p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q  macrocell72   1250   1250  64900  RISE       1
\M2QuadDec:Net_1251\/main_2         macrocell64   6495   7745  72078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_4
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 72278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q     macrocell76   1250   1250  65917  RISE       1
\M2QuadDec:bQuadDec:error\/main_4  macrocell75   6295   7545  72278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_5
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 72404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7419
-------------------------------------   ---- 
End-of-path arrival time (ps)           7419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q     macrocell77   1250   1250  65854  RISE       1
\M2QuadDec:bQuadDec:error\/main_5  macrocell75   6169   7419  72404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 72426p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7397
-------------------------------------   ---- 
End-of-path arrival time (ps)           7397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q       macrocell90   1250   1250  65474  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_4  macrocell91   6147   7397  72426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:Net_1251\/main_6
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 72434p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q  macrocell91   1250   1250  66174  RISE       1
\M1QuadDec:Net_1251\/main_6     macrocell78   6139   7389  72434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:Net_1203\/main_3
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 72435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q  macrocell90   1250   1250  65474  RISE       1
\M1QuadDec:Net_1203\/main_3     macrocell85   6138   7388  72435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:Net_1251\/main_2
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 72499p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  67263  RISE       1
\M1QuadDec:Net_1251\/main_2         macrocell78   6074   7324  72499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 72585p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q         macrocell75   1250   1250  66936  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_3  macrocell76   5988   7238  72585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_135/main_1
Capture Clock  : Net_135/clock_0
Path slack     : 72591p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  72591  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  72591  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  72591  RISE       1
Net_135/main_1                          macrocell63     3482   7232  72591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_135/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:Net_1203\/main_2
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 72799p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q  macrocell89   1250   1250  67221  RISE       1
\M1QuadDec:Net_1203\/main_2   macrocell85   5775   7025  72799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:Net_1251\/main_3
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 72817p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q  macrocell73   1250   1250  64804  RISE       1
\M2QuadDec:Net_1251\/main_3         macrocell64   5756   7006  72817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Net_1251\/main_1
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 72905p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6919
-------------------------------------   ---- 
End-of-path arrival time (ps)           6919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q       macrocell88   1250   1250  60889  RISE       1
\M1QuadDec:Net_1251\/main_1  macrocell78   5669   6919  72905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:runmode_enable\/q
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72928p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:runmode_enable\/q         macrocell59     1250   1250  69628  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   3095   4345  72928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:runmode_enable\/q
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72929p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:runmode_enable\/q         macrocell59     1250   1250  69628  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   3095   4345  72929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:Net_1260\/main_1
Capture Clock  : \M2QuadDec:Net_1260\/clock_0
Path slack     : 72949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6874
-------------------------------------   ---- 
End-of-path arrival time (ps)           6874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q  macrocell75   1250   1250  66936  RISE       1
\M2QuadDec:Net_1260\/main_1   macrocell74   5624   6874  72949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \M1QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell10   1370   1370  69813  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell11      0   1370  69813  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell11   2260   3630  69813  RISE       1
\M1QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell82      3124   6754  73070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell82         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_5
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 73145p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q     macrocell91   1250   1250  66174  RISE       1
\M1QuadDec:bQuadDec:error\/main_5  macrocell89   5428   6678  73145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:Net_1251\/main_5
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 73164p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q  macrocell76   1250   1250  65917  RISE       1
\M2QuadDec:Net_1251\/main_5     macrocell64   5409   6659  73164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M1QuadDec:Net_1275\/main_1
Capture Clock  : \M1QuadDec:Net_1275\/clock_0
Path slack     : 73198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell10    670    670  62108  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell11      0    670  62108  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell11   2720   3390  62108  RISE       1
\M1QuadDec:Net_1275\/main_1                             macrocell81      3235   6625  73198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1275\/clock_0                               macrocell81         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 73257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6566
-------------------------------------   ---- 
End-of-path arrival time (ps)           6566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q   macrocell86   1250   1250  67263  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_1  macrocell90   5316   6566  73257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_1
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 73258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  67263  RISE       1
\M1QuadDec:bQuadDec:error\/main_1   macrocell89   5315   6565  73258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_M1:PWMUDB:status_0\/clock_0
Path slack     : 73271p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  73271  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  73271  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  73271  RISE       1
\PWM_M1:PWMUDB:status_0\/main_1         macrocell57     2802   6552  73271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:status_0\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_M1:PWMUDB:prevCompare1\/clock_0
Path slack     : 73271p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  73271  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  73271  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  73271  RISE       1
\PWM_M1:PWMUDB:prevCompare1\/main_0     macrocell56     2802   6552  73271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:prevCompare1\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_654/main_1
Capture Clock  : Net_654/clock_0
Path slack     : 73271p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  73271  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  73271  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  73271  RISE       1
Net_654/main_1                          macrocell58     2802   6552  73271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_654/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:Net_1251\/main_6
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 73303p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6521
-------------------------------------   ---- 
End-of-path arrival time (ps)           6521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q  macrocell77   1250   1250  65854  RISE       1
\M2QuadDec:Net_1251\/main_6     macrocell64   5271   6521  73303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_M2:PWMUDB:status_0\/clock_0
Path slack     : 73454p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  72591  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  72591  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  72591  RISE       1
\PWM_M2:PWMUDB:status_0\/main_1         macrocell61     2619   6369  73454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:status_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_M2:PWMUDB:prevCompare1\/clock_0
Path slack     : 73470p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  72591  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  72591  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  72591  RISE       1
\PWM_M2:PWMUDB:prevCompare1\/main_0     macrocell60     2604   6354  73470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:prevCompare1\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:Net_1251\/main_4
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 73471p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q  macrocell89   1250   1250  67221  RISE       1
\M1QuadDec:Net_1251\/main_4   macrocell78   5103   6353  73471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9330
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  59932  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     5830   9330  73503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M2QuadDec:Net_1275\/main_1
Capture Clock  : \M2QuadDec:Net_1275\/clock_0
Path slack     : 73505p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  61687  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  61687  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  61687  RISE       1
\M2QuadDec:Net_1275\/main_1                             macrocell67     2928   6318  73505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1275\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 73512p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  63612  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell12   2551   3761  73512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 73515p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  63612  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell13   2549   3759  73515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell13      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:Net_1251\/main_4
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 73533p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q  macrocell75   1250   1250  66936  RISE       1
\M2QuadDec:Net_1251\/main_4   macrocell64   5040   6290  73533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Net_1275\/main_0
Capture Clock  : \M2QuadDec:Net_1275\/clock_0
Path slack     : 73542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  61727  RISE       1
\M2QuadDec:Net_1275\/main_0                             macrocell67     2781   6281  73542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1275\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 73554p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell66     2769   6269  73554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell66         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:Net_1251\/main_1
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 73717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q       macrocell74   1250   1250  58636  RISE       1
\M2QuadDec:Net_1251\/main_1  macrocell64   4856   6106  73717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 73719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q       macrocell91   1250   1250  66174  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_5  macrocell90   4854   6104  73719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 73804p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q   macrocell87   1250   1250  65525  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_2  macrocell90   4769   6019  73804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 73806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q       macrocell87   1250   1250  65525  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell87   4767   6017  73806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_2
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 73806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q  macrocell87   1250   1250  65525  RISE       1
\M1QuadDec:bQuadDec:error\/main_2   macrocell89   4767   6017  73806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \M2QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73872p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  70596  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  70596  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  70596  RISE       1
\M2QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell68     2321   5951  73872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell68         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:Net_1203\/main_1
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 73967p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q  macrocell87   1250   1250  65525  RISE       1
\M1QuadDec:Net_1203\/main_1         macrocell85   4606   5856  73967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 73982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q   macrocell87   1250   1250  65525  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_2  macrocell91   4591   5841  73982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73993p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  61727  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    5341   8841  73993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1203\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 74037p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1203\/q                              macrocell85   1250   1250  62309  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell84   4536   5786  74037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell84         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \M2QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 74056p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8778
-------------------------------------   ---- 
End-of-path arrival time (ps)           8778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q          macrocell75    1250   1250  66936  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/status_3  statusicell6   7528   8778  74056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:runmode_enable\/q
Path End       : Net_654/main_0
Capture Clock  : Net_654/clock_0
Path slack     : 74109p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:runmode_enable\/q  macrocell55   1250   1250  67802  RISE       1
Net_654/main_0                    macrocell58   4464   5714  74109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_654/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 74123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell10    670    670  62108  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell11      0    670  62108  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell11   2720   3390  62108  RISE       1
\M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell79      2310   5700  74123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell79         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:Net_1260\/main_3
Capture Clock  : \M1QuadDec:Net_1260\/clock_0
Path slack     : 74165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q  macrocell91   1250   1250  66174  RISE       1
\M1QuadDec:Net_1260\/main_3     macrocell88   4408   5658  74165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q       macrocell73   1250   1250  64804  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell73   4258   5508  74315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 74628p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q               macrocell88   1250   1250  60889  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_0  macrocell91   3946   5196  74628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1251\/q
Path End       : \M2QuadDec:Net_1251\/main_0
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 74691p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1251\/q       macrocell64   1250   1250  63476  RISE       1
\M2QuadDec:Net_1251\/main_0  macrocell64   3882   5132  74691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:runmode_enable\/q
Path End       : Net_135/main_0
Capture Clock  : Net_135/clock_0
Path slack     : 74718p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:runmode_enable\/q  macrocell59   1250   1250  69628  RISE       1
Net_135/main_0                    macrocell63   3856   5106  74718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_135/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 74777p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q               macrocell74   1250   1250  58636  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_0  macrocell76   3796   5046  74777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:Net_1260\/main_0
Capture Clock  : \M2QuadDec:Net_1260\/clock_0
Path slack     : 74780p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q       macrocell74   1250   1250  58636  RISE       1
\M2QuadDec:Net_1260\/main_0  macrocell74   3793   5043  74780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 74781p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q               macrocell74   1250   1250  58636  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_0  macrocell77   3792   5042  74781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 74828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q   macrocell73   1250   1250  64804  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_2  macrocell77   3745   4995  74828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:Net_1203\/main_0
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 75075p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  67263  RISE       1
\M1QuadDec:Net_1203\/main_0         macrocell85   3499   4749  75075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75082p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q       macrocell86   1250   1250  67263  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell86   3491   4741  75082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 75082p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q   macrocell86   1250   1250  67263  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_1  macrocell91   3491   4741  75082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1251\/q
Path End       : \M1QuadDec:Net_1251\/main_0
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 75127p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1251\/q       macrocell78   1250   1250  68515  RISE       1
\M1QuadDec:Net_1251\/main_0  macrocell78   3446   4696  75127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1203\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75166p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1203\/q                              macrocell71   1250   1250  58328  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell70   3407   4657  75166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell70         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:Net_1260\/main_1
Capture Clock  : \M1QuadDec:Net_1260\/clock_0
Path slack     : 75171p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q  macrocell89   1250   1250  67221  RISE       1
\M1QuadDec:Net_1260\/main_1   macrocell88   3402   4652  75171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 75174p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q         macrocell89   1250   1250  67221  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_3  macrocell90   3399   4649  75174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 75225p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q   macrocell73   1250   1250  64804  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_2  macrocell76   3349   4599  75225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:Net_1260\/main_2
Capture Clock  : \M1QuadDec:Net_1260\/clock_0
Path slack     : 75283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q  macrocell90   1250   1250  65474  RISE       1
\M1QuadDec:Net_1260\/main_2     macrocell88   3290   4540  75283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 75298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q       macrocell76   1250   1250  65917  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_4  macrocell77   3275   4525  75298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 75299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q       macrocell76   1250   1250  65917  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_4  macrocell76   3274   4524  75299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 75309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q       macrocell90   1250   1250  65474  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_4  macrocell90   3264   4514  75309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_4
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 75325p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q     macrocell90   1250   1250  65474  RISE       1
\M1QuadDec:bQuadDec:error\/main_4  macrocell89   3248   4498  75325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_3
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 75330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q       macrocell89   1250   1250  67221  RISE       1
\M1QuadDec:bQuadDec:error\/main_3  macrocell89   3243   4493  75330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75387p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q                             macrocell88    1250   1250  60889  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell7   6696   7946  75387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:Net_1260\/main_2
Capture Clock  : \M2QuadDec:Net_1260\/clock_0
Path slack     : 75435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q  macrocell76   1250   1250  65917  RISE       1
\M2QuadDec:Net_1260\/main_2     macrocell74   3139   4389  75435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:Net_1260\/main_3
Capture Clock  : \M2QuadDec:Net_1260\/clock_0
Path slack     : 75576p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q  macrocell77   1250   1250  65854  RISE       1
\M2QuadDec:Net_1260\/main_3     macrocell74   2998   4248  75576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 75576p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q       macrocell77   1250   1250  65854  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_5  macrocell77   2998   4248  75576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 75692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q             macrocell88   1250   1250  60889  RISE       1
\M1QuadDec:bQuadDec:error\/main_0  macrocell89   2881   4131  75692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Net_1260\/main_0
Capture Clock  : \M1QuadDec:Net_1260\/clock_0
Path slack     : 75696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q       macrocell88   1250   1250  60889  RISE       1
\M1QuadDec:Net_1260\/main_0  macrocell88   2878   4128  75696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 75696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q               macrocell88   1250   1250  60889  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_0  macrocell90   2878   4128  75696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 75697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q       macrocell77   1250   1250  65854  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_5  macrocell76   2877   4127  75697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:Net_1203\/main_4
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 75763p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q  macrocell91   1250   1250  66174  RISE       1
\M1QuadDec:Net_1203\/main_4     macrocell85   2810   4060  75763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 75781p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q       macrocell91   1250   1250  66174  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_5  macrocell91   2792   4042  75781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75795p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_0\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell36   1250   1250  75795  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell87   2779   4029  75795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75805p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_0\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell36   1250   1250  75795  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell37   2769   4019  75805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell37         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_3
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 75934p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q       macrocell75   1250   1250  66936  RISE       1
\M2QuadDec:bQuadDec:error\/main_3  macrocell75   2639   3889  75934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75972p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_0\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell33   1250   1250  75972  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell34   2601   3851  75972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell34         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75972p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell37   1250   1250  75972  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell38   2601   3851  75972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_2\/clock_0              macrocell38         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75974p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_0\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell33   1250   1250  75972  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell86   2600   3850  75974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75974p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell37   1250   1250  75972  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell87   2600   3850  75974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell28   1250   1250  75978  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell29   2596   3846  75978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_2\/clock_0              macrocell29         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75983p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell28   1250   1250  75978  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell72   2590   3840  75983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76049p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell31   1250   1250  76049  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell32   2524   3774  76049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_2\/clock_0              macrocell32         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76052p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_0\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell30   1250   1250  76052  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell31   2521   3771  76052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell31         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76052p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell31   1250   1250  76049  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell73   2521   3771  76052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76054p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_0\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell30   1250   1250  76052  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell73   2520   3770  76054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76261p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_2\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell38   1250   1250  76261  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell87   2313   3563  76261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_2\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell35   1250   1250  76267  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell86   2307   3557  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell34   1250   1250  76268  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell35   2305   3555  76268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_2\/clock_0              macrocell35         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell34   1250   1250  76268  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell86   2305   3555  76268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_2\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell29   1250   1250  76283  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell72   2290   3540  76283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:prevCompare1\/q
Path End       : \PWM_M1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_M1:PWMUDB:status_0\/clock_0
Path slack     : 76283p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:prevCompare1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:prevCompare1\/q   macrocell56   1250   1250  76283  RISE       1
\PWM_M1:PWMUDB:status_0\/main_0  macrocell57   2290   3540  76283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:status_0\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_0\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell27   1250   1250  76286  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell28   2287   3537  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell28         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:prevCompare1\/q
Path End       : \PWM_M2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_M2:PWMUDB:status_0\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:prevCompare1\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:prevCompare1\/q   macrocell60   1250   1250  76286  RISE       1
\PWM_M2:PWMUDB:status_0\/main_0  macrocell61   2287   3537  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:status_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_0\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell27   1250   1250  76286  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell72   2287   3537  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_M2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_M2:PWMUDB:runmode_enable\/clock_0
Path slack     : 76301p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  76301  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/main_0      macrocell59    2312   3522  76301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_M1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_M1:PWMUDB:runmode_enable\/clock_0
Path slack     : 76307p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:genblk1:ctrlreg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76307  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/main_0      macrocell55    2306   3516  76307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76333p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_2\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell32   1250   1250  76333  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell73   2240   3490  76333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \M1QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 77614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q                macrocell88    1250   1250  60889  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/status_2  statusicell8   3969   5219  77614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/clock                          statusicell8        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:status_0\/q
Path End       : \PWM_M2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_M2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79272p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                  -500
------------------------------------------   ----- 
End-of-path required time (ps)               82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:status_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:status_0\/q               macrocell61    1250   1250  79272  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2311   3561  79272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:status_0\/q
Path End       : \PWM_M1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_M1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79283p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                  -500
------------------------------------------   ----- 
End-of-path required time (ps)               82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:status_0\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:status_0\/q               macrocell57    1250   1250  79283  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2300   3550  79283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15977
-------------------------------------   ----- 
End-of-path arrival time (ps)           15977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell41     1250   1250  2144499  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      9084  10334  2144499  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  13684  2144499  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  15977  2144499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149694p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11612
-------------------------------------   ----- 
End-of-path arrival time (ps)           11612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q            macrocell45   1250   1250  2149694  RISE       1
\UART_1:BUART:rx_counter_load\/main_1  macrocell6    4689   5939  2149694  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350   9289  2149694  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2323  11612  2149694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2150544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15623
-------------------------------------   ----- 
End-of-path arrival time (ps)           15623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q        macrocell40    1250   1250  2148304  RISE       1
\UART_1:BUART:tx_status_0\/main_0  macrocell4     8709   9959  2150544  RISE       1
\UART_1:BUART:tx_status_0\/q       macrocell4     3350  13309  2150544  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0  statusicell1   2314  15623  2150544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8952
-------------------------------------   ---- 
End-of-path arrival time (ps)           8952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell40     1250   1250  2148304  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7702   8952  2151705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150554  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   8264   8454  2152203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2152767p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10390
-------------------------------------   ----- 
End-of-path arrival time (ps)           10390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2144499  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell40   9140  10390  2152767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2153013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13154
-------------------------------------   ----- 
End-of-path arrival time (ps)           13154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2153013  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2228   5808  2153013  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9158  2153013  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    3996  13154  2153013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2153137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2153137  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell42   8769  10019  2153137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2153185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2148304  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell42   8722   9972  2153185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2153328p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9829
-------------------------------------   ---- 
End-of-path arrival time (ps)           9829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell41   1250   1250  2144499  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell43   8579   9829  2153328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2153712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2146462  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell40   8195   9445  2153712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2153723p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9434
-------------------------------------   ---- 
End-of-path arrival time (ps)           9434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell42   1250   1250  2146462  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell43   8184   9434  2153723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2153755p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2153137  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell41   8151   9401  2153755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2153772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell43   1250   1250  2153137  RISE       1
\UART_1:BUART:txn\/main_6   macrocell39   8135   9385  2153772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154143p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell49     1250   1250  2154143  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5264   6514  2154143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2154184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8972
-------------------------------------   ---- 
End-of-path arrival time (ps)           8972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell40   1250   1250  2148304  RISE       1
\UART_1:BUART:txn\/main_1    macrocell39   7722   8972  2154184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2148304  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell41   7714   8964  2154193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150554  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell41     8270   8460  2154697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154873p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell41     1250   1250  2144499  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4534   5784  2154873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154962p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell44     1250   1250  2151153  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4444   5694  2154962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2155016p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8140
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2144499  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell42   6890   8140  2155016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8134
-------------------------------------   ---- 
End-of-path arrival time (ps)           8134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155023  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell47   6194   8134  2155023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155336p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155023  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell46   5880   7820  2155336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2155791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150554  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell42     7176   7366  2155791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7282
-------------------------------------   ---- 
End-of-path arrival time (ps)           7282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155023  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell45   5342   7282  2155875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2155945  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell39     7021   7211  2155945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155960  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell46   5256   7196  2155960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156027p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2146462  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell41   5880   7130  2156027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156053p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2150808  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell45   5854   7104  2156053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156053p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell48   1250   1250  2150808  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell53   5854   7104  2156053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156093p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7064
-------------------------------------   ---- 
End-of-path arrival time (ps)           7064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2154143  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell45   5814   7064  2156093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156093p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7064
-------------------------------------   ---- 
End-of-path arrival time (ps)           7064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2154143  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell53   5814   7064  2156093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell49   1250   1250  2154143  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell46   5799   7049  2156108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell45     1250   1250  2149694  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3289   4539  2156118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156139p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7018
-------------------------------------   ---- 
End-of-path arrival time (ps)           7018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156139  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell46   5078   7018  2156139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2149694  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell47   5724   6974  2156182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156217p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell47   1250   1250  2150804  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell46   5690   6940  2156217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2153137  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell40   5487   6737  2156419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156442p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155023  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell48   4774   6714  2156442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156485p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156485  RISE       1
\UART_1:BUART:txn\/main_3                macrocell39     2302   6672  2156485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6654
-------------------------------------   ---- 
End-of-path arrival time (ps)           6654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155960  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell45   4714   6654  2156502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell48   1250   1250  2150808  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell46   5330   6580  2156577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156583p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell42   1250   1250  2146462  RISE       1
\UART_1:BUART:txn\/main_4    macrocell39   5323   6573  2156583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155960  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell47   4600   6540  2156617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156675p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156139  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell45   4542   6482  2156675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2150804  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell45   5172   6422  2156735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell47   1250   1250  2150804  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell53   5172   6422  2156735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell45   1250   1250  2149694  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell50   5172   6422  2156735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2155945  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell42     6118   6308  2156848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156932p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2152653  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell41     2645   6225  2156932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155960  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell48   4046   5986  2157171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2149694  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell48   4684   5934  2157223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157353p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell41   1250   1250  2144499  RISE       1
\UART_1:BUART:txn\/main_2    macrocell39   4554   5804  2157353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2151153  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell45   4455   5705  2157452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2151153  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell53   4455   5705  2157452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157455p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2151153  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell46   4452   5702  2157455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157533p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2146462  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell42   4374   5624  2157533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157608p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell40   1250   1250  2148304  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell43   4298   5548  2157608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158014p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158014  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell51   3203   5143  2158014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158014p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158014  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell52   3203   5143  2158014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158015  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell51   3202   5142  2158015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158015  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell52   3202   5142  2158015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158177p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2144499  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell41   3730   4980  2158177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158304p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2148304  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell40   3602   4852  2158304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158323p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell48   1250   1250  2150808  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell50   3584   4834  2158323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158326p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell47   1250   1250  2150804  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell50   3581   4831  2158326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156139  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell48   2802   4742  2158415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158427p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156139  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell47   2790   4730  2158427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158465p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2150808  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell48   3441   4691  2158465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2150808  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell47   3437   4687  2158469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158482p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2150804  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell47   3425   4675  2158482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158498p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2150804  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell48   3409   4659  2158498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150554  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell40     4393   4583  2158574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158587p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150554  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell43     4380   4570  2158587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158624p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2149694  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell45   3282   4532  2158624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158624p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell45   1250   1250  2149694  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell53   3282   4532  2158624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2151153  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell47   3242   4492  2158665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2151153  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell48   3241   4491  2158666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell44   1250   1250  2151153  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell50   3232   4482  2158674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158755p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell45   1250   1250  2149694  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell46   3152   4402  2158755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2155945  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell40     4181   4371  2158785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158907p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158014  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell49   2310   4250  2158907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158015  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell49   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158918  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell49   2298   4238  2158918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2154143  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell47   2937   4187  2158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158970p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2154143  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell48   2937   4187  2158970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159057p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell54   1250   1250  2159057  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell48   2850   4100  2159057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159139p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell39   1250   1250  2159139  RISE       1
\UART_1:BUART:txn\/main_0  macrocell39   2768   4018  2159139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell51   1250   1250  2153645  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell45   2704   3954  2159203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell51   1250   1250  2153645  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell53   2704   3954  2159203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159209p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153655  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell51   2698   3948  2159209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159209p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153655  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell52   2698   3948  2159209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159213p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q      macrocell52   1250   1250  2153655  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell45   2694   3944  2159213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159213p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153655  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell53   2694   3944  2159213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell51   1250   1250  2153645  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell51   2685   3935  2159221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell46     1250   1250  2154900  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2692   3942  2159594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2160874p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell53    1250   1250  2160874  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   4043   5293  2160874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

