#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000c2cfe0 .scope module, "testbench" "testbench" 2 126;
 .timescale 0 0;
v00000000008ae350_0 .var "i0", 0 0;
v00000000008ae3f0_0 .var "i1", 0 0;
v00000000008ae490_0 .net "out", 0 0, v00000000008ae2b0_0;  1 drivers
S_0000000000c2d160 .scope module, "gate" "andgate" 2 130, 3 1 0, S_0000000000c2cfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /OUTPUT 1 "out"
v0000000000c2d2e0_0 .net "i0", 0 0, v00000000008ae350_0;  1 drivers
v00000000008ae210_0 .net "i1", 0 0, v00000000008ae3f0_0;  1 drivers
v00000000008ae2b0_0 .var "out", 0 0;
E_00000000008550d0 .event edge, v00000000008ae210_0, v0000000000c2d2e0_0;
    .scope S_0000000000c2d160;
T_0 ;
    %wait E_00000000008550d0;
    %load/vec4 v0000000000c2d2e0_0;
    %load/vec4 v00000000008ae210_0;
    %and;
    %store/vec4 v00000000008ae2b0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000c2cfe0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008ae350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008ae3f0_0, 0;
    %vpi_call 2 139 "$monitor", "Out: %b\012", v00000000008ae490_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bench.v";
    "./andgate.v";
