Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 16 18:02:24 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1140)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2078)
5. checking no_input_delay (29)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1140)
---------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC_RESAMPLER1/r_dds_mux_enable_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41] (HIGH)

 There are 374 register/latch pins with no clock driven by root clock pin: DAC_PRESCALER1/w_CLK_TO_DDS_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IMEM/o_REGISTER_7_reg[15]/Q (HIGH)

 There are 534 register/latch pins with no clock driven by root clock pin: IX_MUX1/o_CLK_IMEM_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: IX_MUX1/o_CLK_IVSA_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/o_SET_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PSC_1/o_SET_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: adc_ctrl1/cnv_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/dsc_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/spi_clk_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SPICLK/ACTIVE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SPICLK/done_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SPICLK/output_set_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SPICLK/output_state_reg[0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SPICLK/output_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_DCN/o_pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_4_DSC/o_pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2078)
---------------------------------------------------
 There are 2078 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.146        0.000                      0                  487        0.043        0.000                      0                  487        2.000        0.000                       0                   347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.146        0.000                      0                  485        0.043        0.000                      0                  485        2.000        0.000                       0                   343  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.363        0.000                      0                    2        0.817        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.677ns  (logic 0.648ns (38.651%)  route 1.029ns (61.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.522     2.618    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     2.742 r  pulse_gen_1_SPICLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.507     3.249    pulse_gen_1_SPICLK/s_toggle4_out
    SLICE_X32Y45         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.445     3.469    pulse_gen_1_SPICLK/clk_out1
    SLICE_X32Y45         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[12]/C
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.224     3.823    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     3.394    pulse_gen_1_SPICLK/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.677ns  (logic 0.648ns (38.651%)  route 1.029ns (61.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.522     2.618    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     2.742 r  pulse_gen_1_SPICLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.507     3.249    pulse_gen_1_SPICLK/s_toggle4_out
    SLICE_X32Y45         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.445     3.469    pulse_gen_1_SPICLK/clk_out1
    SLICE_X32Y45         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[13]/C
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.224     3.823    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     3.394    pulse_gen_1_SPICLK/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.672ns  (logic 0.648ns (38.748%)  route 1.024ns (61.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 3.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.522     2.618    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     2.742 r  pulse_gen_1_SPICLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.503     3.244    pulse_gen_1_SPICLK/s_toggle4_out
    SLICE_X32Y42         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.444     3.468    pulse_gen_1_SPICLK/clk_out1
    SLICE_X32Y42         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[0]/C
                         clock pessimism              0.578     4.046    
                         clock uncertainty           -0.224     3.822    
    SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.429     3.393    pulse_gen_1_SPICLK/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.672ns  (logic 0.648ns (38.748%)  route 1.024ns (61.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 3.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.522     2.618    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     2.742 r  pulse_gen_1_SPICLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.503     3.244    pulse_gen_1_SPICLK/s_toggle4_out
    SLICE_X32Y42         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.444     3.468    pulse_gen_1_SPICLK/clk_out1
    SLICE_X32Y42         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[1]/C
                         clock pessimism              0.578     4.046    
                         clock uncertainty           -0.224     3.822    
    SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.429     3.393    pulse_gen_1_SPICLK/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.672ns  (logic 0.648ns (38.748%)  route 1.024ns (61.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 3.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.522     2.618    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     2.742 r  pulse_gen_1_SPICLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.503     3.244    pulse_gen_1_SPICLK/s_toggle4_out
    SLICE_X32Y42         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.444     3.468    pulse_gen_1_SPICLK/clk_out1
    SLICE_X32Y42         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[2]/C
                         clock pessimism              0.578     4.046    
                         clock uncertainty           -0.224     3.822    
    SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.429     3.393    pulse_gen_1_SPICLK/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.672ns  (logic 0.648ns (38.748%)  route 1.024ns (61.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 3.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.522     2.618    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     2.742 r  pulse_gen_1_SPICLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.503     3.244    pulse_gen_1_SPICLK/s_toggle4_out
    SLICE_X32Y42         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.444     3.468    pulse_gen_1_SPICLK/clk_out1
    SLICE_X32Y42         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[3]/C
                         clock pessimism              0.578     4.046    
                         clock uncertainty           -0.224     3.822    
    SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.429     3.393    pulse_gen_1_SPICLK/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.669ns  (logic 0.648ns (38.822%)  route 1.021ns (61.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.522     2.618    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     2.742 r  pulse_gen_1_SPICLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.500     3.241    pulse_gen_1_SPICLK/s_toggle4_out
    SLICE_X32Y43         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.445     3.469    pulse_gen_1_SPICLK/clk_out1
    SLICE_X32Y43         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[4]/C
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.224     3.823    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.429     3.394    pulse_gen_1_SPICLK/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.669ns  (logic 0.648ns (38.822%)  route 1.021ns (61.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.522     2.618    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     2.742 r  pulse_gen_1_SPICLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.500     3.241    pulse_gen_1_SPICLK/s_toggle4_out
    SLICE_X32Y43         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.445     3.469    pulse_gen_1_SPICLK/clk_out1
    SLICE_X32Y43         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[5]/C
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.224     3.823    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.429     3.394    pulse_gen_1_SPICLK/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.669ns  (logic 0.648ns (38.822%)  route 1.021ns (61.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.522     2.618    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     2.742 r  pulse_gen_1_SPICLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.500     3.241    pulse_gen_1_SPICLK/s_toggle4_out
    SLICE_X32Y43         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.445     3.469    pulse_gen_1_SPICLK/clk_out1
    SLICE_X32Y43         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[6]/C
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.224     3.823    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.429     3.394    pulse_gen_1_SPICLK/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.669ns  (logic 0.648ns (38.822%)  route 1.021ns (61.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.522     2.618    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     2.742 r  pulse_gen_1_SPICLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.500     3.241    pulse_gen_1_SPICLK/s_toggle4_out
    SLICE_X32Y43         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.445     3.469    pulse_gen_1_SPICLK/clk_out1
    SLICE_X32Y43         FDRE                                         r  pulse_gen_1_SPICLK/clk_count_reg[7]/C
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.224     3.823    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.429     3.394    pulse_gen_1_SPICLK/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.379%)  route 0.197ns (60.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.556    -0.608    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  ext_memRW/o_DATA_reg[5]/Q
                         net (fo=2, routed)           0.197    -0.283    MEM_DIST1/w_iLoBYTE_reg[7]_0[5]
    SLICE_X37Y32         FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.824    -0.847    MEM_DIST1/clk_out1
    SLICE_X37Y32         FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/C
                         clock pessimism              0.502    -0.345    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.019    -0.326    MEM_DIST1/o_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_iLoBYTE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.924%)  route 0.239ns (65.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.556    -0.608    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  ext_memRW/o_DATA_reg[6]/Q
                         net (fo=2, routed)           0.239    -0.241    MEM_DIST1/w_iLoBYTE_reg[7]_0[6]
    SLICE_X36Y31         FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X36Y31         FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[6]/C
                         clock pessimism              0.502    -0.346    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.023    -0.323    MEM_DIST1/w_iLoBYTE_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_iLoBYTE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.338%)  route 0.234ns (64.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.556    -0.608    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  ext_memRW/o_DATA_reg[5]/Q
                         net (fo=2, routed)           0.234    -0.246    MEM_DIST1/w_iLoBYTE_reg[7]_0[5]
    SLICE_X36Y31         FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X36Y31         FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[5]/C
                         clock pessimism              0.502    -0.346    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.018    -0.328    MEM_DIST1/w_iLoBYTE_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.585%)  route 0.232ns (64.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.556    -0.608    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  ext_memRW/o_DATA_reg[4]/Q
                         net (fo=2, routed)           0.232    -0.248    MEM_DIST1/w_iLoBYTE_reg[7]_0[4]
    SLICE_X37Y32         FDRE                                         r  MEM_DIST1/o_DATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.824    -0.847    MEM_DIST1/clk_out1
    SLICE_X37Y32         FDRE                                         r  MEM_DIST1/o_DATA_reg[12]/C
                         clock pessimism              0.502    -0.345    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)        -0.007    -0.352    MEM_DIST1/o_DATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ADC_RESAMPLER1/o_resampler_DnBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.578%)  route 0.240ns (51.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.559    -0.605    ADC_RESAMPLER1/clk_out1
    SLICE_X36Y34         FDCE                                         r  ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=13, routed)          0.240    -0.237    ADC_RESAMPLER1/r_done
    SLICE_X32Y34         LUT6 (Prop_lut6_I3_O)        0.099    -0.138 r  ADC_RESAMPLER1/o_resampler_DnBusy_i_1/O
                         net (fo=1, routed)           0.000    -0.138    ADC_RESAMPLER1/o_resampler_DnBusy_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826    -0.845    ADC_RESAMPLER1/clk_out1
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                         clock pessimism              0.502    -0.343    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.092    -0.251    ADC_RESAMPLER1/o_resampler_DnBusy_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_LoADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_ADDR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.559    -0.605    MEM_DIST1/clk_out1
    SLICE_X30Y35         FDRE                                         r  MEM_DIST1/w_LoADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  MEM_DIST1/w_LoADDR_reg[12]/Q
                         net (fo=1, routed)           0.049    -0.392    MEM_DIST1/w_LoADDR[12]
    SLICE_X31Y35         FDRE                                         r  MEM_DIST1/o_ADDR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.827    -0.844    MEM_DIST1/clk_out1
    SLICE_X31Y35         FDRE                                         r  MEM_DIST1/o_ADDR_reg[12]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.047    -0.545    MEM_DIST1/o_ADDR_reg[12]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.062%)  route 0.115ns (44.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.556    -0.608    MEM_DIST1/clk_out1
    SLICE_X31Y31         FDRE                                         r  MEM_DIST1/o_ADDR_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  MEM_DIST1/o_ADDR_reg[16]/Q
                         net (fo=1, routed)           0.115    -0.352    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[16]
    SLICE_X28Y30         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.823    -0.848    ext_memRW/clk_out1
    SLICE_X28Y30         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[16]/C
                         clock pessimism              0.273    -0.575    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.066    -0.509    ext_memRW/o_ADDR_TO_ERAM_reg[16]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.831%)  route 0.121ns (46.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.556    -0.608    MEM_DIST1/clk_out1
    SLICE_X31Y31         FDRE                                         r  MEM_DIST1/o_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  MEM_DIST1/o_ADDR_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.346    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[0]
    SLICE_X28Y30         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.823    -0.848    ext_memRW/clk_out1
    SLICE_X28Y30         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[0]/C
                         clock pessimism              0.273    -0.575    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.070    -0.505    ext_memRW/o_ADDR_TO_ERAM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_LoADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_ADDR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.557    -0.607    MEM_DIST1/clk_out1
    SLICE_X31Y32         FDRE                                         r  MEM_DIST1/w_LoADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  MEM_DIST1/w_LoADDR_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.356    MEM_DIST1/w_LoADDR[6]
    SLICE_X31Y31         FDRE                                         r  MEM_DIST1/o_ADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X31Y31         FDRE                                         r  MEM_DIST1/o_ADDR_reg[6]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.078    -0.516    MEM_DIST1/o_ADDR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.842%)  route 0.365ns (72.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.556    -0.608    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ext_memRW/o_DATA_reg[1]/Q
                         net (fo=2, routed)           0.365    -0.101    MEM_DIST1/w_iLoBYTE_reg[7]_0[1]
    SLICE_X36Y30         FDRE                                         r  MEM_DIST1/o_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.822    -0.849    MEM_DIST1/clk_out1
    SLICE_X36Y30         FDRE                                         r  MEM_DIST1/o_DATA_reg[9]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.078    -0.269    MEM_DIST1/o_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X36Y34     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X36Y34     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y34     ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y34     ADC_RESAMPLER1/r_delay_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X36Y34     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X36Y34     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X36Y34     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X36Y34     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y34     ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y34     ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X36Y34     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X36Y34     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X36Y34     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X36Y34     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y34     ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y34     ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y33     ADC_RESAMPLER1/r_delay_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y6    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.484ns  (logic 0.648ns (43.674%)  route 0.836ns (56.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 r  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.496     2.592    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.716 f  pulse_gen_1_SPICLK/done_i_2/O
                         net (fo=1, routed)           0.340     3.056    pulse_gen_1_SPICLK/done_i_2_n_0
    SLICE_X33Y46         FDCE                                         f  pulse_gen_1_SPICLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.445     3.469    pulse_gen_1_SPICLK/clk_out1
    SLICE_X33Y46         FDCE                                         r  pulse_gen_1_SPICLK/done_reg/C
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.224     3.823    
    SLICE_X33Y46         FDCE (Recov_fdce_C_CLR)     -0.405     3.418    pulse_gen_1_SPICLK/done_reg
  -------------------------------------------------------------------
                         required time                          3.418    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/gen_1_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.232ns  (logic 0.524ns (42.523%)  route 0.708ns (57.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.565     1.572    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.708     2.804    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y45         FDCE                                         f  pulse_gen_1_SPICLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.445     3.469    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y45         FDCE                                         r  pulse_gen_1_SPICLK/gen_1_pulse_reg/C
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.224     3.823    
    SLICE_X30Y45         FDCE (Recov_fdce_C_CLR)     -0.319     3.504    pulse_gen_1_SPICLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          3.504    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  0.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 pulse_gen_1_SPICLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.882%)  route 0.494ns (68.118%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.563    -0.601    pulse_gen_1_SPICLK/clk_out1
    SLICE_X33Y46         FDCE                                         r  pulse_gen_1_SPICLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  pulse_gen_1_SPICLK/done_reg/Q
                         net (fo=5, routed)           0.231    -0.229    pulse_gen_1_SPICLK/done
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.184 f  pulse_gen_1_SPICLK/done_i_4/O
                         net (fo=3, routed)           0.147    -0.037    pulse_gen_1_SPICLK/done_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.008 f  pulse_gen_1_SPICLK/done_i_2/O
                         net (fo=1, routed)           0.116     0.124    pulse_gen_1_SPICLK/done_i_2_n_0
    SLICE_X33Y46         FDCE                                         f  pulse_gen_1_SPICLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.832    -0.839    pulse_gen_1_SPICLK/clk_out1
    SLICE_X33Y46         FDCE                                         r  pulse_gen_1_SPICLK/done_reg/C
                         clock pessimism              0.238    -0.601    
    SLICE_X33Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.693    pulse_gen_1_SPICLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             2.803ns  (arrival time - required time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/gen_1_pulse_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        0.475ns  (logic 0.167ns (35.138%)  route 0.308ns (64.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns = ( 1.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.563     1.899    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y46         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.167     2.066 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.308     2.374    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X30Y45         FDCE                                         f  pulse_gen_1_SPICLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.832    -0.839    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y45         FDCE                                         r  pulse_gen_1_SPICLK/gen_1_pulse_reg/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.224    -0.361    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067    -0.428    pulse_gen_1_SPICLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  2.803    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1993 Endpoints
Min Delay          1993 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.620ns  (logic 5.835ns (46.241%)  route 6.784ns (53.759%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          3.776     5.256    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.124     5.380 r  ADC_RESAMPLER1/gen_comm_port[15].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.009     8.389    gen_comm_port[15].IOBUF_inst/I
    T2                   OBUFT (Prop_obuft_I_O)       4.231    12.620 r  gen_comm_port[15].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.620    io_COMM_BUS[15]
    T2                                                                r  io_COMM_BUS[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.354ns  (logic 6.066ns (49.107%)  route 6.287ns (50.893%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          3.686     5.167    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X36Y33         LUT4 (Prop_lut4_I2_O)        0.152     5.319 r  ADC_RESAMPLER1/gen_comm_port[14].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.601     7.920    gen_comm_port[14].IOBUF_inst/I
    U1                   OBUFT (Prop_obuft_I_O)       4.434    12.354 r  gen_comm_port[14].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.354    io_COMM_BUS[14]
    U1                                                                r  io_COMM_BUS[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.894ns  (logic 5.848ns (49.170%)  route 6.046ns (50.830%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          3.483     4.964    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X47Y32         LUT4 (Prop_lut4_I2_O)        0.124     5.088 r  ADC_RESAMPLER1/gen_comm_port[11].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.563     7.650    gen_comm_port[11].IOBUF_inst/I
    W3                   OBUFT (Prop_obuft_I_O)       4.243    11.894 r  gen_comm_port[11].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.894    io_COMM_BUS[11]
    W3                                                                r  io_COMM_BUS[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.770ns  (logic 5.846ns (49.669%)  route 5.924ns (50.331%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          3.195     4.676    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.800 r  ADC_RESAMPLER1/gen_comm_port[13].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.729     7.529    gen_comm_port[13].IOBUF_inst/I
    W2                   OBUFT (Prop_obuft_I_O)       4.241    11.770 r  gen_comm_port[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.770    io_COMM_BUS[13]
    W2                                                                r  io_COMM_BUS[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.727ns  (logic 5.831ns (49.723%)  route 5.896ns (50.277%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          3.336     4.817    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.124     4.941 r  ADC_RESAMPLER1/gen_comm_port[10].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.560     7.501    gen_comm_port[10].IOBUF_inst/I
    V3                   OBUFT (Prop_obuft_I_O)       4.226    11.727 r  gen_comm_port[10].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.727    io_COMM_BUS[10]
    V3                                                                r  io_COMM_BUS[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.613ns  (logic 5.832ns (50.221%)  route 5.781ns (49.779%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          3.181     4.662    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.786 r  ADC_RESAMPLER1/gen_comm_port[12].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.600     7.385    gen_comm_port[12].IOBUF_inst/I
    V2                   OBUFT (Prop_obuft_I_O)       4.227    11.613 r  gen_comm_port[12].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.613    io_COMM_BUS[12]
    V2                                                                r  io_COMM_BUS[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.559ns  (logic 5.854ns (50.648%)  route 5.704ns (49.352%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          2.672     4.153    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X42Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.277 r  ADC_RESAMPLER1/gen_comm_port[0].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.032     7.309    gen_comm_port[0].IOBUF_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       4.249    11.559 r  gen_comm_port[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.559    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.422ns  (logic 5.827ns (51.019%)  route 5.594ns (48.981%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          2.655     4.136    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X38Y26         LUT4 (Prop_lut4_I2_O)        0.124     4.260 r  ADC_RESAMPLER1/gen_comm_port[6].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.939     7.199    gen_comm_port[6].IOBUF_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       4.222    11.422 r  gen_comm_port[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.422    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.385ns  (logic 5.833ns (51.235%)  route 5.552ns (48.765%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          2.875     4.355    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X40Y27         LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  ADC_RESAMPLER1/gen_comm_port[5].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.677     7.157    gen_comm_port[5].IOBUF_inst/I
    W4                   OBUFT (Prop_obuft_I_O)       4.228    11.385 r  gen_comm_port[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.385    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.239ns  (logic 5.846ns (52.014%)  route 5.393ns (47.986%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          2.730     4.210    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.334 r  ADC_RESAMPLER1/gen_comm_port[8].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.663     6.998    gen_comm_port[8].IOBUF_inst/I
    V4                   OBUFT (Prop_obuft_I_O)       4.241    11.239 r  gen_comm_port[8].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.239    io_COMM_BUS[8]
    V4                                                                r  io_COMM_BUS[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.785%)  route 0.114ns (47.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[17]/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DAC_DATA_CONVERTER/r_F_OUT_reg[17]/Q
                         net (fo=2, routed)           0.114     0.242    DDS_DAC/U0/i_synth/s_axis_config_tdata[17]
    SLICE_X30Y23         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.338%)  route 0.109ns (43.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[15]/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[15]/Q
                         net (fo=2, routed)           0.109     0.250    DDS_DAC/U0/i_synth/s_axis_config_tdata[15]
    SLICE_X30Y23         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[0]/C
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[0]/Q
                         net (fo=2, routed)           0.110     0.251    DDS_DAC/U0/i_synth/s_axis_config_tdata[0]
    SLICE_X31Y21         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[13]/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[13]/Q
                         net (fo=2, routed)           0.110     0.251    DDS_DAC/U0/i_synth/s_axis_config_tdata[13]
    SLICE_X30Y22         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[1]/C
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[1]/Q
                         net (fo=2, routed)           0.110     0.251    DDS_DAC/U0/i_synth/s_axis_config_tdata[1]
    SLICE_X31Y21         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[16]/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[16]/Q
                         net (fo=2, routed)           0.111     0.252    DDS_DAC/U0/i_synth/s_axis_config_tdata[16]
    SLICE_X30Y23         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[21]/C
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[21]/Q
                         net (fo=2, routed)           0.112     0.253    DDS_DAC/U0/i_synth/s_axis_config_tdata[21]
    SLICE_X30Y24         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[8]/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[8]/Q
                         net (fo=2, routed)           0.120     0.261    DDS_DAC/U0/i_synth/s_axis_config_tdata[8]
    SLICE_X30Y21         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.693%)  route 0.122ns (46.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.122     0.263    DDS_DAC/U0/i_synth/s_axis_config_tvalid
    SLICE_X31Y24         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.693%)  route 0.122ns (46.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.122     0.263    DDS_DAC/U0/i_synth/s_axis_config_tvalid
    SLICE_X30Y24         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           343 Endpoints
Min Delay           343 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC_PRESCALER1/w_CLK_TO_DDS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_CLK_DAC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.490ns  (logic 4.238ns (40.400%)  route 6.252ns (59.600%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.564    -0.929    DAC_PRESCALER1/clk_out1
    SLICE_X35Y46         FDRE                                         r  DAC_PRESCALER1/w_CLK_TO_DDS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.510 f  DAC_PRESCALER1/w_CLK_TO_DDS_reg/Q
                         net (fo=3, routed)           0.890     0.380    DAC_PRESCALER1/o_CLK_DDS
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.679 r  DAC_PRESCALER1/o_CLK_DAC_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.362     6.041    o_CLK_DAC_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520     9.561 r  o_CLK_DAC_OBUF_inst/O
                         net (fo=0)                   0.000     9.561    o_CLK_DAC
    A14                                                               r  o_CLK_DAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 4.802ns (48.321%)  route 5.136ns (51.679%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.558    -0.935    ADC_RESAMPLER1/clk_out1
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          2.197     1.718    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X38Y26         LUT4 (Prop_lut4_I0_O)        0.124     1.842 r  ADC_RESAMPLER1/gen_comm_port[6].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.939     4.781    gen_comm_port[6].IOBUF_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       4.222     9.004 r  gen_comm_port[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.004    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.928ns  (logic 4.818ns (48.527%)  route 5.110ns (51.473%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.558    -0.935    ADC_RESAMPLER1/clk_out1
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          2.311     1.832    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X43Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.956 r  ADC_RESAMPLER1/gen_comm_port[4].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.800     4.756    gen_comm_port[4].IOBUF_inst/I
    U5                   OBUFT (Prop_obuft_I_O)       4.238     8.993 r  gen_comm_port[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.993    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 4.808ns (49.742%)  route 4.858ns (50.258%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.558    -0.935    ADC_RESAMPLER1/clk_out1
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          2.181     1.702    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     1.826 r  ADC_RESAMPLER1/gen_comm_port[5].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.677     4.503    gen_comm_port[5].IOBUF_inst/I
    W4                   OBUFT (Prop_obuft_I_O)       4.228     8.732 r  gen_comm_port[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.732    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.563ns  (logic 4.829ns (50.503%)  route 4.733ns (49.497%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.558    -0.935    ADC_RESAMPLER1/clk_out1
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.701     1.222    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.346 r  ADC_RESAMPLER1/gen_comm_port[0].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.032     4.378    gen_comm_port[0].IOBUF_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       4.249     8.628 r  gen_comm_port[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.628    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 4.827ns (52.529%)  route 4.362ns (47.471%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.558    -0.935    ADC_RESAMPLER1/clk_out1
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.610     1.131    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X41Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.255 r  ADC_RESAMPLER1/gen_comm_port[2].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.753     4.007    gen_comm_port[2].IOBUF_inst/I
    W6                   OBUFT (Prop_obuft_I_O)       4.247     8.255 r  gen_comm_port[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.255    io_COMM_BUS[2]
    W6                                                                r  io_COMM_BUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 4.821ns (52.903%)  route 4.292ns (47.097%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.558    -0.935    ADC_RESAMPLER1/clk_out1
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.563     1.084    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.124     1.208 r  ADC_RESAMPLER1/gen_comm_port[13].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.729     3.938    gen_comm_port[13].IOBUF_inst/I
    W2                   OBUFT (Prop_obuft_I_O)       4.241     8.179 r  gen_comm_port[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.179    io_COMM_BUS[13]
    W2                                                                r  io_COMM_BUS[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.106ns  (logic 4.821ns (52.942%)  route 4.285ns (47.058%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.558    -0.935    ADC_RESAMPLER1/clk_out1
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.622     1.143    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X40Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.267 r  ADC_RESAMPLER1/gen_comm_port[8].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.663     3.930    gen_comm_port[8].IOBUF_inst/I
    V4                   OBUFT (Prop_obuft_I_O)       4.241     8.171 r  gen_comm_port[8].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.171    io_COMM_BUS[8]
    V4                                                                r  io_COMM_BUS[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.100ns  (logic 4.801ns (52.756%)  route 4.299ns (47.244%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.558    -0.935    ADC_RESAMPLER1/clk_out1
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.734     1.255    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X45Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.379 r  ADC_RESAMPLER1/gen_comm_port[3].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.565     3.944    gen_comm_port[3].IOBUF_inst/I
    U2                   OBUFT (Prop_obuft_I_O)       4.221     8.165 r  gen_comm_port[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.165    io_COMM_BUS[3]
    U2                                                                r  io_COMM_BUS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.088ns  (logic 4.823ns (53.073%)  route 4.265ns (46.927%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.558    -0.935    ADC_RESAMPLER1/clk_out1
    SLICE_X32Y34         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.702     1.223    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.124     1.347 r  ADC_RESAMPLER1/gen_comm_port[11].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.563     3.910    gen_comm_port[11].IOBUF_inst/I
    W3                   OBUFT (Prop_obuft_I_O)       4.243     8.153 r  gen_comm_port[11].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.153    io_COMM_BUS[11]
    W3                                                                r  io_COMM_BUS[11] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IMEM/o_REGISTER_3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ADC_RESAMPLER1/r_dds_frq_word_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.601ns  (logic 0.337ns (56.111%)  route 0.264ns (43.889%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.431    -1.545    IMEM/clk_out1
    SLICE_X44Y25         FDRE                                         r  IMEM/o_REGISTER_3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.337    -1.208 r  IMEM/o_REGISTER_3_reg[8]/Q
                         net (fo=2, routed)           0.264    -0.944    ADC_RESAMPLER1/D[24]
    SLICE_X46Y25         FDRE                                         r  ADC_RESAMPLER1/r_dds_frq_word_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.608ns  (logic 0.337ns (55.431%)  route 0.271ns (44.569%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.427    -1.549    IMEM/clk_out1
    SLICE_X35Y24         FDRE                                         r  IMEM/o_REGISTER_5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.337    -1.212 r  IMEM/o_REGISTER_5_reg[9]/Q
                         net (fo=2, routed)           0.271    -0.941    DAC_DATA_CONVERTER/D[25]
    SLICE_X33Y24         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ADC_RESAMPLER1/r_dds_frq_word_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.620ns  (logic 0.367ns (59.164%)  route 0.253ns (40.836%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.434    -1.542    IMEM/clk_out1
    SLICE_X45Y22         FDRE                                         r  IMEM/o_REGISTER_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.175 r  IMEM/o_REGISTER_2_reg[3]/Q
                         net (fo=2, routed)           0.253    -0.921    ADC_RESAMPLER1/D[3]
    SLICE_X47Y22         FDRE                                         r  ADC_RESAMPLER1/r_dds_frq_word_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PSC_1/r_A_REG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.618ns  (logic 0.337ns (54.565%)  route 0.281ns (45.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.443    -1.533    adc_ctrl1/clk_out1
    SLICE_X32Y39         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.337    -1.196 r  adc_ctrl1/adc_1_data_latched_reg[5]/Q
                         net (fo=1, routed)           0.281    -0.915    PSC_1/Q[5]
    SLICE_X33Y38         FDCE                                         r  PSC_1/r_A_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.633ns  (logic 0.367ns (57.953%)  route 0.266ns (42.047%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.429    -1.547    IMEM/clk_out1
    SLICE_X35Y23         FDRE                                         r  IMEM/o_REGISTER_5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.180 r  IMEM/o_REGISTER_5_reg[0]/Q
                         net (fo=2, routed)           0.266    -0.913    DAC_DATA_CONVERTER/D[16]
    SLICE_X33Y23         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.636ns  (logic 0.367ns (57.723%)  route 0.269ns (42.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.427    -1.549    IMEM/clk_out1
    SLICE_X35Y24         FDRE                                         r  IMEM/o_REGISTER_4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  IMEM/o_REGISTER_4_reg[14]/Q
                         net (fo=2, routed)           0.269    -0.913    DAC_DATA_CONVERTER/D[14]
    SLICE_X33Y24         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ADC_RESAMPLER1/r_dds_frq_word_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.639ns  (logic 0.367ns (57.390%)  route 0.272ns (42.610%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.434    -1.542    IMEM/clk_out1
    SLICE_X44Y22         FDRE                                         r  IMEM/o_REGISTER_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.175 r  IMEM/o_REGISTER_2_reg[8]/Q
                         net (fo=2, routed)           0.272    -0.902    ADC_RESAMPLER1/D[8]
    SLICE_X46Y23         FDRE                                         r  ADC_RESAMPLER1/r_dds_frq_word_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ADC_RESAMPLER1/r_dds_frq_word_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.651ns  (logic 0.367ns (56.384%)  route 0.284ns (43.616%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.431    -1.545    IMEM/clk_out1
    SLICE_X44Y25         FDRE                                         r  IMEM/o_REGISTER_3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.178 r  IMEM/o_REGISTER_3_reg[12]/Q
                         net (fo=2, routed)           0.284    -0.894    ADC_RESAMPLER1/D[28]
    SLICE_X46Y25         FDRE                                         r  ADC_RESAMPLER1/r_dds_frq_word_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.655ns  (logic 0.385ns (58.759%)  route 0.270ns (41.241%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.427    -1.549    IMEM/clk_out1
    SLICE_X34Y24         FDRE                                         r  IMEM/o_REGISTER_5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.385    -1.164 r  IMEM/o_REGISTER_5_reg[5]/Q
                         net (fo=2, routed)           0.270    -0.893    DAC_DATA_CONVERTER/D[21]
    SLICE_X33Y24         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ADC_RESAMPLER1/r_dds_frq_word_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.651ns  (logic 0.367ns (56.372%)  route 0.284ns (43.628%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.434    -1.542    IMEM/clk_out1
    SLICE_X44Y22         FDRE                                         r  IMEM/o_REGISTER_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.175 r  IMEM/o_REGISTER_2_reg[6]/Q
                         net (fo=2, routed)           0.284    -0.891    ADC_RESAMPLER1/D[6]
    SLICE_X47Y22         FDRE                                         r  ADC_RESAMPLER1/r_dds_frq_word_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           435 Endpoints
Min Delay           435 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            IX_MUX1/o_CLK_IVSA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.965ns  (logic 1.634ns (32.903%)  route 3.332ns (67.097%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          3.332     4.812    IX_MUX1/i_COMM_IX_IBUF
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.153     4.965 r  IX_MUX1/o_CLK_IVSA_i_1/O
                         net (fo=1, routed)           0.000     4.965    IX_MUX1/o_CLK_IVSA_i_1_n_0
    SLICE_X36Y33         FDRE                                         r  IX_MUX1/o_CLK_IVSA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.438    -1.538    IX_MUX1/clk_out1
    SLICE_X36Y33         FDRE                                         r  IX_MUX1/o_CLK_IVSA_reg/C

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            IX_MUX1/o_CLK_IMEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 1.605ns (32.509%)  route 3.332ns (67.491%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          3.332     4.812    IX_MUX1/i_COMM_IX_IBUF
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.936 r  IX_MUX1/o_CLK_IMEM_i_1/O
                         net (fo=1, routed)           0.000     4.936    IX_MUX1/o_CLK_IMEM_i_1_n_0
    SLICE_X36Y33         FDRE                                         r  IX_MUX1/o_CLK_IMEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.438    -1.538    IX_MUX1/clk_out1
    SLICE_X36Y33         FDRE                                         r  IX_MUX1/o_CLK_IMEM_reg/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[5]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 1.449ns (34.322%)  route 2.773ns (65.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  io_Mem_IO_ext[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[5].IOBUF_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  gen_io_port_extRam[5].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.773     4.223    ext_memRW/D[5]
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[5]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[3]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 1.460ns (35.057%)  route 2.704ns (64.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  io_Mem_IO_ext[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[3].IOBUF_inst/IO
    U15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  gen_io_port_extRam[3].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.704     4.164    ext_memRW/D[3]
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[3]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[7]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.153ns  (logic 1.451ns (34.950%)  route 2.701ns (65.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  io_Mem_IO_ext[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[7].IOBUF_inst/IO
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  gen_io_port_extRam[7].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.701     4.153    ext_memRW/D[7]
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[7]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[4]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 1.450ns (35.459%)  route 2.639ns (64.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  io_Mem_IO_ext[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[4].IOBUF_inst/IO
    U16                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_io_port_extRam[4].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.639     4.089    ext_memRW/D[4]
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[4]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[2]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.047ns  (logic 1.450ns (35.826%)  route 2.597ns (64.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  io_Mem_IO_ext[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[2].IOBUF_inst/IO
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_io_port_extRam[2].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.597     4.047    ext_memRW/D[2]
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[2]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[0]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 1.451ns (36.012%)  route 2.578ns (63.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_Mem_IO_ext[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[0].IOBUF_inst/IO
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  gen_io_port_extRam[0].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.578     4.029    ext_memRW/D[0]
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[0]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[6]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 1.446ns (36.265%)  route 2.541ns (63.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  io_Mem_IO_ext[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[6].IOBUF_inst/IO
    V14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  gen_io_port_extRam[6].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.541     3.987    ext_memRW/D[6]
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[6]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[1]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 1.459ns (37.390%)  route 2.443ns (62.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  io_Mem_IO_ext[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[1].IOBUF_inst/IO
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  gen_io_port_extRam[1].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.443     3.902    ext_memRW/D[1]
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X33Y31         FDRE                                         r  ext_memRW/o_DATA_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_2_data_latched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_2_reg[3]/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_2_reg[3]/Q
                         net (fo=1, routed)           0.099     0.240    adc_ctrl1/serial_data_adc_2_reg_n_0_[3]
    SLICE_X32Y39         FDRE                                         r  adc_ctrl1/adc_2_data_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.830    -0.841    adc_ctrl1/clk_out1
    SLICE_X32Y39         FDRE                                         r  adc_ctrl1/adc_2_data_latched_reg[3]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.564%)  route 0.104ns (42.436%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[3]/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[3]/Q
                         net (fo=1, routed)           0.104     0.245    adc_ctrl1/serial_data_adc_1_reg_n_0_[3]
    SLICE_X32Y39         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.830    -0.841    adc_ctrl1/clk_out1
    SLICE_X32Y39         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[3]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.199%)  route 0.110ns (43.801%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[8]/C
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[8]/Q
                         net (fo=1, routed)           0.110     0.251    adc_ctrl1/serial_data_adc_1_reg_n_0_[8]
    SLICE_X31Y41         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.831    -0.840    adc_ctrl1/clk_out1
    SLICE_X31Y41         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[8]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_2_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_2_data_latched_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_2_reg[13]/C
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_2_reg[13]/Q
                         net (fo=1, routed)           0.112     0.253    adc_ctrl1/serial_data_adc_2_reg_n_0_[13]
    SLICE_X28Y39         FDRE                                         r  adc_ctrl1/adc_2_data_latched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.831    -0.840    adc_ctrl1/clk_out1
    SLICE_X28Y39         FDRE                                         r  adc_ctrl1/adc_2_data_latched_reg[13]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[2][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.574%)  route 0.125ns (49.426%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE                         0.000     0.000 r  IMEM/RAM_reg[2][6]/C
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[2][6]/Q
                         net (fo=2, routed)           0.125     0.253    IMEM/RAM_reg[2]_30[6]
    SLICE_X44Y22         FDRE                                         r  IMEM/o_REGISTER_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.821    -0.850    IMEM/clk_out1
    SLICE_X44Y22         FDRE                                         r  IMEM/o_REGISTER_2_reg[6]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_2_data_latched_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_2_reg[6]/C
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_2_reg[6]/Q
                         net (fo=1, routed)           0.113     0.254    adc_ctrl1/serial_data_adc_2_reg_n_0_[6]
    SLICE_X28Y39         FDRE                                         r  adc_ctrl1/adc_2_data_latched_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.831    -0.840    adc_ctrl1/clk_out1
    SLICE_X28Y39         FDRE                                         r  adc_ctrl1/adc_2_data_latched_reg[6]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[6]/C
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    adc_ctrl1/serial_data_adc_1_reg_n_0_[6]
    SLICE_X28Y39         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.831    -0.840    adc_ctrl1/clk_out1
    SLICE_X28Y39         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[6]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.624%)  route 0.117ns (45.376%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[13]/C
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[13]/Q
                         net (fo=1, routed)           0.117     0.258    adc_ctrl1/serial_data_adc_1_reg_n_0_[13]
    SLICE_X28Y39         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.831    -0.840    adc_ctrl1/clk_out1
    SLICE_X28Y39         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[2][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  IMEM/RAM_reg[2][11]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[2][11]/Q
                         net (fo=2, routed)           0.119     0.260    IMEM/RAM_reg[2]_30[11]
    SLICE_X45Y22         FDRE                                         r  IMEM/o_REGISTER_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.821    -0.850    IMEM/clk_out1
    SLICE_X45Y22         FDRE                                         r  IMEM/o_REGISTER_2_reg[11]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.558%)  route 0.122ns (46.442%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[5]/C
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[5]/Q
                         net (fo=1, routed)           0.122     0.263    adc_ctrl1/serial_data_adc_1_reg_n_0_[5]
    SLICE_X32Y39         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=341, routed)         0.830    -0.841    adc_ctrl1/clk_out1
    SLICE_X32Y39         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[5]/C





