library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_SIGNED.ALL;

entity FIR is
    Generic ( N : integer := 12;
              Order : integer := 6);
    Port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;
           start : in STD_LOGIC;
           x : in STD_LOGIC_VECTOR(N-1 downto 0);
           y : out STD_LOGIC_VECTOR(N-1 downto 0);
           ready : out STD_LOGIC);
end FIR;

architecture Behavioral of FIR is
type shift_reg is array(0 to Order-1) of STD_LOGIC_VECTOR(N-1 downto 0);
signal reg : shift_reg := (others => (others => '0'));

signal bit_idx : integer range 0 to N-1 := 0;
signal calc, load : STD_LOGIC := '0';
signal done : STD_LOGIC := '0';

signal addr11, addr12, addr13 : STD_LOGIC_VECTOR(2 downto 0);
signal addr21, addr22, addr23 : STD_LOGIC_VECTOR(2 downto 0);

signal coef11, coef12, coef13 : STD_LOGIC_VECTOR(N-1 downto 0);
signal coef21, coef22, coef23 : STD_LOGIC_VECTOR(N-1 downto 0);

signal acc1, acc2 : STD_LOGIC_VECTOR(N-1 downto 0) := (others => '0');
begin
    control_device: entity work.FSM
    generic map (N => N)
    port map(clk => clk, rst => rst, start => start, bit_idx => bit_idx, load => load, calc => calc, ready => done);
        
    ROM1: entity work.ROM
    generic map (N => N)
    port map (clk => clk, addr1 => addr11, addr2 => addr21, coef1 => coef11, coef2 => coef21);
        
    ROM2: entity work.ROM
    generic map (N => N)
    port map (clk => clk, addr1 => addr12, addr2 => addr22, coef1 => coef12, coef2 => coef22);
        
    ROM3: entity work.ROM
    generic map (N => N)
    port map (clk => clk, addr1 => addr13, addr2 => addr23, coef1 => coef13, coef2 => coef23);
   
    bit_count : process(clk)
    begin
        if rising_edge(clk) then
            if calc <= '1' and bit_idx < N - 3 then
                bit_idx <= bit_idx + 3;
            else 
                bit_idx <= 0;
            end if;
        end if;
    end process;  
    
    shift : process(clk)
    begin
        if rising_edge(clk) then
            if rst = '1' then
                reg <= (others => (others => '0'));
            elsif load = '1' then
                for i in Order-1 downto 1 loop
                    reg(i) <= reg(i-1);
                end loop;
                reg(0) <= x;
            end if;
        end if;
    end process;
    
    accumulate : process(clk)
    begin
        if rising_edge(clk) then
            if rst = '1' then 
                acc1 <= (others => '0');
                acc2 <= (others => '0');
            elsif calc = '1' then
                acc1 <= acc1 + coef11 + coef12 + coef13;
                acc2 <= acc2 + coef21 + coef22 + coef23;
            end if;
        end if;
    end process;
    
    addr11 <= reg(0)(bit_idx) & reg(1)(bit_idx) & reg(2)(bit_idx);
    addr12 <= reg(0)(bit_idx+1) & reg(1)(bit_idx+1) & reg(2)(bit_idx+1);
    addr13 <= reg(0)(bit_idx+2) & reg(1)(bit_idx+2) & reg(2)(bit_idx+2);
    
    addr21 <= reg(3)(bit_idx) & reg(4)(bit_idx) & reg(5)(bit_idx);
    addr22 <= reg(3)(bit_idx+1) & reg(4)(bit_idx+1) & reg(5)(bit_idx+1);
    addr23 <= reg(3)(bit_idx+2) & reg(4)(bit_idx+2) & reg(5)(bit_idx+2);
    
    y <= (others => '0') when rst = '1' else
         acc1 + acc2 when done = '1';
         
    ready <= done;
end Behavioral;