$date
	Mon May  1 13:47:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module HalfAdder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module u_HalfAdder $end
$var wire 1 # a_i $end
$var wire 1 $ b_i $end
$var wire 1 ! sum_o $end
$var wire 1 " carry_o $end
$scope module u_And $end
$var wire 1 # a_i $end
$var wire 1 $ b_i $end
$var wire 1 " out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 # a_i $end
$var wire 1 $ b_i $end
$var wire 1 ! out_o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20000
1!
1$
#30000
0$
1#
#40000
1"
0!
1$
#1040000
