Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 15 17:49:25 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           21 |
| Yes          | Yes                   | No                     |              14 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |               Enable Signal              |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | DATAPATH0/SHIFT_COUNTER/shift_counter_en | DATAPATH0/SHIFT_COUNTER/shift_counter_rst |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG | shift_level_load                         | i_rst_IBUF                                |                2 |              4 |         2.00 |
|  i_clk_IBUF_BUFG | DATAPATH0/N_COL_REG/E[0]                 | i_rst_IBUF                                |                6 |              8 |         1.33 |
|  i_clk_IBUF_BUFG |                                          | i_rst_IBUF                                |                3 |              9 |         3.00 |
|  i_clk_IBUF_BUFG | DATAPATH0/SIZE_REG/E[0]                  | i_rst_IBUF                                |                7 |             14 |         2.00 |
|  i_clk_IBUF_BUFG | DATAPATH0/PIXEL_COUNTER/pixel_counter_en | DATAPATH0/PIXEL_COUNTER/pixel_counter_rst |                4 |             16 |         4.00 |
|  i_clk_IBUF_BUFG | DATAPATH0/SIZE_REG/size_load             | i_rst_IBUF                                |                6 |             16 |         2.67 |
|  i_clk_IBUF_BUFG | DATAPATH0/MAX_VALUE_REG/E[0]             | i_rst_IBUF                                |                2 |             16 |         8.00 |
+------------------+------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


