cocci_test_suite() {
	struct device_node *cocci_id/* drivers/memory/tegra/tegra30-emc.c 982 */;
	struct device *cocci_id/* drivers/memory/tegra/tegra30-emc.c 982 */;
	unsigned int cocci_id/* drivers/memory/tegra/tegra30-emc.c 915 */;
	struct tegra_mc *cocci_id/* drivers/memory/tegra/tegra30-emc.c 914 */;
	struct tegra_emc *cocci_id/* drivers/memory/tegra/tegra30-emc.c 912 */;
	const struct emc_timing *cocci_id/* drivers/memory/tegra/tegra30-emc.c 900 */;
	const void *cocci_id/* drivers/memory/tegra/tegra30-emc.c 898 */;
	int cocci_id/* drivers/memory/tegra/tegra30-emc.c 898 */;
	struct clk_notifier_data *cocci_id/* drivers/memory/tegra/tegra30-emc.c 821 */;
	struct tegra_emc cocci_id/* drivers/memory/tegra/tegra30-emc.c 820 */;
	void *cocci_id/* drivers/memory/tegra/tegra30-emc.c 818 */;
	unsigned long cocci_id/* drivers/memory/tegra/tegra30-emc.c 818 */;
	struct notifier_block *cocci_id/* drivers/memory/tegra/tegra30-emc.c 817 */;
	struct emc_timing *cocci_id/* drivers/memory/tegra/tegra30-emc.c 763 */;
	enum emc_dram_type cocci_id/* drivers/memory/tegra/tegra30-emc.c 485 */;
	enum emc_dll_change cocci_id/* drivers/memory/tegra/tegra30-emc.c 484 */;
	u32 cocci_id/* drivers/memory/tegra/tegra30-emc.c 402 */;
	bool *cocci_id/* drivers/memory/tegra/tegra30-emc.c 399 */;
	bool cocci_id/* drivers/memory/tegra/tegra30-emc.c 398 */;
	irqreturn_t cocci_id/* drivers/memory/tegra/tegra30-emc.c 352 */;
	struct tegra_emc {
		struct device *dev;
		struct tegra_mc *mc;
		struct completion clk_handshake_complete;
		struct notifier_block clk_nb;
		struct clk *clk;
		void __iomem *regs;
		unsigned int irq;
		struct emc_timing *timings;
		unsigned int num_timings;
		u32 mc_override;
		u32 emc_cfg;
		u32 emc_mode_1;
		u32 emc_mode_2;
		u32 emc_mode_reset;
		bool vref_cal_toggle:1;
		bool zcal_long:1;
		bool dll_on:1;
		bool prepared:1;
		bool bad_state:1;
	} cocci_id/* drivers/memory/tegra/tegra30-emc.c 326 */;
	struct emc_timing {
		unsigned long rate;
		u32 data[ARRAY_SIZE(emc_timing_registers)];
		u32 emc_auto_cal_interval;
		u32 emc_mode_1;
		u32 emc_mode_2;
		u32 emc_mode_reset;
		u32 emc_zcal_cnt_long;
		bool emc_cfg_periodic_qrst;
		bool emc_cfg_dyn_self_ref;
	} cocci_id/* drivers/memory/tegra/tegra30-emc.c 312 */;
	const u16 cocci_id/* drivers/memory/tegra/tegra30-emc.c 220 */[];
	enum emc_dll_change{DLL_CHANGE_NONE, DLL_CHANGE_ON, DLL_CHANGE_OFF,} cocci_id/* drivers/memory/tegra/tegra30-emc.c 214 */;
	enum emc_dram_type{DRAM_TYPE_DDR3, DRAM_TYPE_DDR1, DRAM_TYPE_LPDDR2, DRAM_TYPE_DDR2,} cocci_id/* drivers/memory/tegra/tegra30-emc.c 207 */;
	int __init cocci_id/* drivers/memory/tegra/tegra30-emc.c 1228 */;
	void cocci_id/* drivers/memory/tegra/tegra30-emc.c 1228 */;
	struct platform_driver cocci_id/* drivers/memory/tegra/tegra30-emc.c 1218 */;
	const struct of_device_id cocci_id/* drivers/memory/tegra/tegra30-emc.c 1213 */[];
	const struct dev_pm_ops cocci_id/* drivers/memory/tegra/tegra30-emc.c 1208 */;
	struct platform_device *cocci_id/* drivers/memory/tegra/tegra30-emc.c 1086 */;
	long cocci_id/* drivers/memory/tegra/tegra30-emc.c 1048 */;
}
