{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1671534181547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1671534181547 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_nios_vga EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"simple_nios_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671534181588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671534181621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671534181621 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[5\] " "Input \"sdram_dq\[5\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[13\] " "Input \"sdram_dq\[13\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[6\] " "Input \"sdram_dq\[6\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[14\] " "Input \"sdram_dq\[14\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[7\] " "Input \"sdram_dq\[7\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[15\] " "Input \"sdram_dq\[15\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[2\] " "Input \"sdram_dq\[2\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[10\] " "Input \"sdram_dq\[10\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[3\] " "Input \"sdram_dq\[3\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[11\] " "Input \"sdram_dq\[11\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[4\] " "Input \"sdram_dq\[4\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[12\] " "Input \"sdram_dq\[12\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[0\] " "Input \"sdram_dq\[0\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[8\] " "Input \"sdram_dq\[8\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[1\] " "Input \"sdram_dq\[1\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[9\] " "Input \"sdram_dq\[9\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 keys_input\[0\] " "Input \"keys_input\[0\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 keys_input\[1\] " "Input \"keys_input\[1\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 keys_input\[3\] " "Input \"keys_input\[3\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 keys_input\[2\] " "Input \"keys_input\[2\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671534181653 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1671534181653 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1671534181667 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -45 -1250 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -45 degrees (-1250 ps) for pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1671534181667 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1671534181667 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671534181784 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1671534181793 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671534182254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671534182254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671534182254 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671534182254 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671534182267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671534182267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671534182267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671534182267 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671534182267 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1671534182271 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1671534182369 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671534183344 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1671534183344 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1671534183474 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1671534183499 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1671534183530 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50Mhz " "Node: clk_50Mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[5\] clk_50Mhz " "Register system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[5\] is being clocked by clk_50Mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671534183646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1671534183646 "|simple_nios_vga|clk_50Mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] " "Node: system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[8\] system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] " "Register system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[8\] is being clocked by system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671534183646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1671534183646 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0|div_cnt[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671534183746 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671534183746 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1671534183746 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671534183746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671534183746 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1671534183746 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1671534183747 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671534183747 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671534183747 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671534183747 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1671534183747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clkinter:clkinter0\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G3 " "Automatically promoted clkinter:clkinter0\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671534184454 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671534184454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Promoted node pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G4 " "Automatically promoted clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G4" {  } { { "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671534184454 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671534184454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671534184454 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 15999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671534184454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671534184454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184454 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671534184454 ""}  } { { "pzdyqx.vhd" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671534184454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t3:u0\|st2vga:st2vga_0\|Equal1  " "Automatically promoted node system_t3:u0\|st2vga:st2vga_0\|Equal1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671534184454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|m_readfifo_rdreq~0 " "Destination node system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|m_readfifo_rdreq~0" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|valid_rreq~0 " "Destination node system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|valid_rreq~0" {  } { { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 70 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184454 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671534184454 ""}  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 1523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671534184454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671534184454 ""}  } { { "pzdyqx.vhd" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671534184454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671534184455 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671534184455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|reset_n  " "Automatically promoted node system_t3:u0\|system_t3_sgdma_0:sgdma_0\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671534184455 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2076 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 2654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671534184455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t3:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node system_t3:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|st2vga:st2vga_0\|div_cnt\[1\] " "Destination node system_t3:u0\|st2vga:st2vga_0\|div_cnt\[1\]" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 1513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[4\]~22 " "Destination node system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[4\]~22" {  } { { "simple_vga_scan.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sx\[9\]~10 " "Destination node system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sx\[9\]~10" {  } { { "simple_vga_scan.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node system_t3:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/system_t3/submodules/altera_reset_controller.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|active_rnw~3 " "Destination node system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|active_rnw~3" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|active_cs_n~1 " "Destination node system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|active_cs_n~1" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|st2vga:st2vga_0\|div_cnt~0 " "Destination node system_t3:u0\|st2vga:st2vga_0\|div_cnt~0" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 8294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|i_refs\[0\] " "Destination node system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|i_refs\[0\]" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 2831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|i_refs\[2\] " "Destination node system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|i_refs\[2\]" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 2829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1671534184455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671534184455 ""}  } { { "db/ip/system_t3/submodules/altera_reset_controller.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671534184455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671534184456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671534184456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671534184456 ""}  } { { "db/ip/system_t3/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 5721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671534184456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671534185211 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671534185219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671534185219 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671534185229 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1671534185254 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671534185255 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1671534185255 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671534185256 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671534185273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671534185940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671534185949 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671534185949 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier output " "Packed 128 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671534185949 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671534185949 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671534185949 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "67 " "Created 67 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1671534185949 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671534185949 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1671534186049 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671534186170 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1671534186179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671534186967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671534188126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671534188183 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671534189873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671534189873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671534190908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1671534192691 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671534192691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1671534193289 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1671534193289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671534193289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671534193291 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1671534193533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671534193576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671534194055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671534194057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671534194754 ""}
{ "Warning" "WFSAC_FSAC_PLL_SOURCE_SYNC_COMPENSATED_INPUTS_ON_DIFFERENT_SIDES" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "Input pins that are compensated by the source-synchronous PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" are spread across multiple edges" { { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[5\] left " "Input pin \"sdram_dq\[5\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[13\] bottom " "Input pin \"sdram_dq\[13\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[6\] bottom " "Input pin \"sdram_dq\[6\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[14\] bottom " "Input pin \"sdram_dq\[14\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[7\] bottom " "Input pin \"sdram_dq\[7\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[15\] bottom " "Input pin \"sdram_dq\[15\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[2\] left " "Input pin \"sdram_dq\[2\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[10\] bottom " "Input pin \"sdram_dq\[10\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[3\] left " "Input pin \"sdram_dq\[3\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[11\] bottom " "Input pin \"sdram_dq\[11\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[4\] left " "Input pin \"sdram_dq\[4\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[12\] bottom " "Input pin \"sdram_dq\[12\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[0\] left " "Input pin \"sdram_dq\[0\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[8\] bottom " "Input pin \"sdram_dq\[8\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[1\] left " "Input pin \"sdram_dq\[1\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[9\] bottom " "Input pin \"sdram_dq\[9\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671534196016 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } { 0 "sdram_dq\[13\]" } { 0 "sdram_dq\[6\]" } { 0 "sdram_dq\[14\]" } { 0 "sdram_dq\[7\]" } { 0 "sdram_dq\[15\]" } { 0 "sdram_dq\[2\]" } { 0 "sdram_dq\[10\]" } { 0 "sdram_dq\[3\]" } { 0 "sdram_dq\[11\]" } { 0 "sdram_dq\[4\]" } { 0 "sdram_dq\[12\]" } { 0 "sdram_dq\[0\]" } { 0 "sdram_dq\[8\]" } { 0 "sdram_dq\[1\]" } { 0 "sdram_dq\[9\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } }  } 0 176678 "Input pins that are compensated by the source-synchronous PLL \"%1!s!\" are spread across multiple edges" 0 0 "Fitter" 0 -1 1671534196016 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671534196019 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1671534196377 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 Cyclone IV E " "21 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVCMOS 30 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVCMOS 28 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVCMOS 32 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVCMOS 31 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVCMOS 33 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVCMOS 34 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVCMOS 38 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVCMOS 39 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVCMOS 58 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVCMOS 55 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVCMOS 54 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVCMOS 53 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVCMOS 52 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVCMOS 51 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVCMOS 50 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVCMOS 49 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50Mhz 3.3-V LVCMOS 24 " "Pin clk_50Mhz uses I/O standard 3.3-V LVCMOS at 24" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_50Mhz } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_input\[0\] 3.3-V LVCMOS 90 " "Pin keys_input\[0\] uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { keys_input[0] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_input\[0\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_input\[1\] 3.3-V LVCMOS 91 " "Pin keys_input\[1\] uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { keys_input[1] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_input\[1\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_input\[3\] 3.3-V LVCMOS 89 " "Pin keys_input\[3\] uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { keys_input[3] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_input\[3\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_input\[2\] 3.3-V LVCMOS 88 " "Pin keys_input\[2\] uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { keys_input[2] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_input\[2\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671534196406 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1671534196406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.fit.smsg " "Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671534196768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6583 " "Peak virtual memory: 6583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671534198357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 14:03:18 2022 " "Processing ended: Tue Dec 20 14:03:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671534198357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671534198357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671534198357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671534198357 ""}
