

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Wed Dec  5 18:35:31 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.017|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+----------+-----+----------+---------+
        |                        |             |     Latency    |    Interval    | Pipeline|
        |        Instance        |    Module   | min |    max   | min |    max   |   Type  |
        +------------------------+-------------+-----+----------+-----+----------+---------+
        |grp_detect_fu_268       |detect       |    ?|         ?|    ?|         ?|   none  |
        |grp_match_511_s_fu_340  |match_511_s  |    2|  34207875|    2|  34207875|   none  |
        +------------------------+-------------+-----+----------+-----+----------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         ?|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     701|
|FIFO             |        -|      -|       -|       -|
|Instance         |     1485|   2311|  204883|  414007|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     615|
|Register         |        -|      -|     399|       -|
+-----------------+---------+-------+--------+--------+
|Total            |     1485|   2311|  205282|  415323|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       50|     64|      23|      95|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+--------+--------+
    |          Instance          |        Module        | BRAM_18K| DSP48E|   FF   |   LUT  |
    +----------------------------+----------------------+---------+-------+--------+--------+
    |SIFT2_Core_fpext_hbi_U1095  |SIFT2_Core_fpext_hbi  |        0|      0|     100|     134|
    |grp_detect_fu_268           |detect                |     1485|   2303|  203937|  412613|
    |grp_match_511_s_fu_340      |match_511_s           |        0|      8|     846|    1260|
    +----------------------------+----------------------+---------+-------+--------+--------+
    |Total                       |                      |     1485|   2311|  204883|  414007|
    +----------------------------+----------------------+---------+-------+--------+--------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |i_fu_392_p2                      |     +    |      0|  0|   10|           2|           1|
    |tmp_425_i_fu_507_p2              |     +    |      0|  0|   19|           6|          12|
    |F2_fu_495_p2                     |     -    |      0|  0|   19|          11|          12|
    |man_V_5_fu_482_p2                |     -    |      0|  0|   61|           1|          54|
    |tmp_426_i_fu_513_p2              |     -    |      0|  0|   19|           5|          12|
    |sel_tmp15_fu_630_p2              |    and   |      0|  0|    2|           1|           1|
    |sel_tmp22_fu_648_p2              |    and   |      0|  0|    2|           1|           1|
    |sel_tmp2_fu_595_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp7_fu_612_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp9_fu_624_p2               |    and   |      0|  0|    2|           1|           1|
    |tmp_433_i_fu_567_p2              |   ashr   |      0|  0|  162|          54|          54|
    |exitcond_i_fu_386_p2             |   icmp   |      0|  0|    9|           2|           3|
    |icmp_fu_557_p2                   |   icmp   |      0|  0|   11|           7|           1|
    |tmp_421_i_fu_434_p2              |   icmp   |      0|  0|   29|          63|           1|
    |tmp_422_i_fu_398_p2              |   icmp   |      0|  0|    8|           2|           1|
    |tmp_424_i_fu_501_p2              |   icmp   |      0|  0|   13|          12|           5|
    |tmp_427_i_fu_531_p2              |   icmp   |      0|  0|   13|          12|           5|
    |tmp_429_i_fu_541_p2              |   icmp   |      0|  0|   13|          12|           6|
    |ap_block_state1                  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state5                  |    or    |      0|  0|    2|           1|           1|
    |or_cond3_fu_676_p2               |    or    |      0|  0|    2|           1|           1|
    |or_cond4_fu_690_p2               |    or    |      0|  0|    2|           1|           1|
    |or_cond_fu_662_p2                |    or    |      0|  0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_636_p2     |    or    |      0|  0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_601_p2      |    or    |      0|  0|    2|           1|           1|
    |man_V_6_fu_488_p3                |  select  |      0|  0|   54|           1|          54|
    |newSel15_fu_668_p3               |  select  |      0|  0|   32|           1|          32|
    |newSel16_fu_682_p3               |  select  |      0|  0|   32|           1|          32|
    |newSel17_fu_696_p3               |  select  |      0|  0|   32|           1|          32|
    |newSel_fu_654_p3                 |  select  |      0|  0|   32|           1|          32|
    |sh_amt_fu_519_p3                 |  select  |      0|  0|   12|           1|          12|
    |tmp_435_i_fu_577_p3              |  select  |      0|  0|    2|           1|           2|
    |tmp_436_i_fu_584_p2              |    shl   |      0|  0|   85|          32|          32|
    |sel_tmp1_fu_590_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp21_fu_642_p2              |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_fu_606_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp8_fu_618_p2               |    xor   |      0|  0|    2|           1|           2|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0|  701|         245|         416|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  33|          6|    1|          6|
    |ap_done                                     |   9|          2|    1|          2|
    |descriptors0_length_blk_n                   |   9|          2|    1|          2|
    |descriptors0_length_s_fu_176                |   9|          2|   32|         64|
    |descriptors0_val_val_address0               |  15|          3|   16|         48|
    |descriptors0_val_val_ce0                    |  15|          3|    1|          3|
    |descriptors0_val_val_we0                    |   9|          2|    1|          2|
    |descriptors1_length_blk_n                   |   9|          2|    1|          2|
    |descriptors1_length_s_fu_172                |   9|          2|   32|         64|
    |descriptors1_val_val_address0               |  15|          3|   16|         48|
    |descriptors1_val_val_ce0                    |  15|          3|    1|          3|
    |descriptors1_val_val_we0                    |   9|          2|    1|          2|
    |grp_detect_fu_268_keypoints_val_angle_V_q0  |  15|          3|   32|         96|
    |grp_detect_fu_268_keypoints_val_layer_q0    |  15|          3|    8|         24|
    |grp_detect_fu_268_keypoints_val_octave_q0   |  15|          3|    8|         24|
    |grp_detect_fu_268_keypoints_val_pt_x_q0     |  15|          3|   16|         48|
    |grp_detect_fu_268_keypoints_val_pt_y_q0     |  15|          3|   16|         48|
    |grp_detect_fu_268_keypoints_val_sigma_V_q0  |  15|          3|   32|         96|
    |grp_detect_fu_268_src_cols_read             |  15|          3|   32|         96|
    |grp_detect_fu_268_src_rows_read             |  15|          3|   32|         96|
    |grp_detect_fu_268_src_val_q0                |  15|          3|    8|         24|
    |i_i_reg_257                                 |   9|          2|    2|          4|
    |keypoints0_length_out_blk_n                 |   9|          2|    1|          2|
    |keypoints0_val_angle_V_ce0                  |   9|          2|    1|          2|
    |keypoints0_val_angle_V_we0                  |   9|          2|    1|          2|
    |keypoints0_val_layer_ce0                    |   9|          2|    1|          2|
    |keypoints0_val_layer_we0                    |   9|          2|    1|          2|
    |keypoints0_val_octave_ce0                   |   9|          2|    1|          2|
    |keypoints0_val_octave_we0                   |   9|          2|    1|          2|
    |keypoints0_val_pt_x_ce0                     |   9|          2|    1|          2|
    |keypoints0_val_pt_x_we0                     |   9|          2|    1|          2|
    |keypoints0_val_pt_y_ce0                     |   9|          2|    1|          2|
    |keypoints0_val_pt_y_we0                     |   9|          2|    1|          2|
    |keypoints0_val_sigma_V_ce0                  |   9|          2|    1|          2|
    |keypoints0_val_sigma_V_we0                  |   9|          2|    1|          2|
    |keypoints1_length_out_blk_n                 |   9|          2|    1|          2|
    |keypoints1_val_angle_V_ce0                  |   9|          2|    1|          2|
    |keypoints1_val_angle_V_we0                  |   9|          2|    1|          2|
    |keypoints1_val_layer_ce0                    |   9|          2|    1|          2|
    |keypoints1_val_layer_we0                    |   9|          2|    1|          2|
    |keypoints1_val_octave_ce0                   |   9|          2|    1|          2|
    |keypoints1_val_octave_we0                   |   9|          2|    1|          2|
    |keypoints1_val_pt_x_ce0                     |   9|          2|    1|          2|
    |keypoints1_val_pt_x_we0                     |   9|          2|    1|          2|
    |keypoints1_val_pt_y_ce0                     |   9|          2|    1|          2|
    |keypoints1_val_pt_y_we0                     |   9|          2|    1|          2|
    |keypoints1_val_sigma_V_ce0                  |   9|          2|    1|          2|
    |keypoints1_val_sigma_V_we0                  |   9|          2|    1|          2|
    |matches_length_blk_n                        |   9|          2|    1|          2|
    |matches_length_out_blk_n                    |   9|          2|    1|          2|
    |src0_cols_blk_n                             |   9|          2|    1|          2|
    |src0_rows_blk_n                             |   9|          2|    1|          2|
    |src0_val_ce0                                |   9|          2|    1|          2|
    |src1_cols_blk_n                             |   9|          2|    1|          2|
    |src1_rows_blk_n                             |   9|          2|    1|          2|
    |src1_val_ce0                                |   9|          2|    1|          2|
    |thresh_blk_n                                |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 615|        131|  325|        872|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |descriptors0_length_s_fu_176         |  32|   0|   32|          0|
    |descriptors1_length_s_fu_172         |  32|   0|   32|          0|
    |exp_tmp_V_reg_787                    |  11|   0|   11|          0|
    |grp_detect_fu_268_ap_start_reg       |   1|   0|    1|          0|
    |grp_match_511_s_fu_340_ap_start_reg  |   1|   0|    1|          0|
    |i_i_reg_257                          |   2|   0|    2|          0|
    |i_reg_772                            |   2|   0|    2|          0|
    |isneg_reg_781                        |   1|   0|    1|          0|
    |keypoints0_length_dc_2_fu_184        |  32|   0|   32|          0|
    |keypoints1_length_dc_2_fu_180        |  32|   0|   32|          0|
    |matches_length_read_reg_764          |   1|   0|    1|          0|
    |newSel17_reg_813                     |  32|   0|   32|          0|
    |src0_cols_read_reg_744               |  32|   0|   32|          0|
    |src0_rows_read_reg_739               |  32|   0|   32|          0|
    |src1_cols_read_reg_754               |  32|   0|   32|          0|
    |src1_rows_read_reg_749               |  32|   0|   32|          0|
    |thresh_read_reg_759                  |  32|   0|   32|          0|
    |tmp_1115_reg_792                     |  52|   0|   52|          0|
    |tmp_421_i_reg_797                    |   1|   0|    1|          0|
    |tmp_422_i_reg_777                    |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 399|   0|  399|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |         compute        | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |         compute        | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |         compute        | return value |
|ap_done                          | out |    1| ap_ctrl_hs |         compute        | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |         compute        | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |         compute        | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |         compute        | return value |
|src0_val_address0                | out |   16|  ap_memory |        src0_val        |     array    |
|src0_val_ce0                     | out |    1|  ap_memory |        src0_val        |     array    |
|src0_val_q0                      |  in |    8|  ap_memory |        src0_val        |     array    |
|src0_rows_dout                   |  in |   32|   ap_fifo  |        src0_rows       |    pointer   |
|src0_rows_empty_n                |  in |    1|   ap_fifo  |        src0_rows       |    pointer   |
|src0_rows_read                   | out |    1|   ap_fifo  |        src0_rows       |    pointer   |
|src0_cols_dout                   |  in |   32|   ap_fifo  |        src0_cols       |    pointer   |
|src0_cols_empty_n                |  in |    1|   ap_fifo  |        src0_cols       |    pointer   |
|src0_cols_read                   | out |    1|   ap_fifo  |        src0_cols       |    pointer   |
|src1_val_address0                | out |   16|  ap_memory |        src1_val        |     array    |
|src1_val_ce0                     | out |    1|  ap_memory |        src1_val        |     array    |
|src1_val_q0                      |  in |    8|  ap_memory |        src1_val        |     array    |
|src1_rows_dout                   |  in |   32|   ap_fifo  |        src1_rows       |    pointer   |
|src1_rows_empty_n                |  in |    1|   ap_fifo  |        src1_rows       |    pointer   |
|src1_rows_read                   | out |    1|   ap_fifo  |        src1_rows       |    pointer   |
|src1_cols_dout                   |  in |   32|   ap_fifo  |        src1_cols       |    pointer   |
|src1_cols_empty_n                |  in |    1|   ap_fifo  |        src1_cols       |    pointer   |
|src1_cols_read                   | out |    1|   ap_fifo  |        src1_cols       |    pointer   |
|thresh_dout                      |  in |   32|   ap_fifo  |         thresh         |    pointer   |
|thresh_empty_n                   |  in |    1|   ap_fifo  |         thresh         |    pointer   |
|thresh_read                      | out |    1|   ap_fifo  |         thresh         |    pointer   |
|keypoints0_val_pt_x_address0     | out |    9|  ap_memory |   keypoints0_val_pt_x  |     array    |
|keypoints0_val_pt_x_ce0          | out |    1|  ap_memory |   keypoints0_val_pt_x  |     array    |
|keypoints0_val_pt_x_we0          | out |    1|  ap_memory |   keypoints0_val_pt_x  |     array    |
|keypoints0_val_pt_x_d0           | out |   16|  ap_memory |   keypoints0_val_pt_x  |     array    |
|keypoints0_val_pt_x_q0           |  in |   16|  ap_memory |   keypoints0_val_pt_x  |     array    |
|keypoints0_val_pt_y_address0     | out |    9|  ap_memory |   keypoints0_val_pt_y  |     array    |
|keypoints0_val_pt_y_ce0          | out |    1|  ap_memory |   keypoints0_val_pt_y  |     array    |
|keypoints0_val_pt_y_we0          | out |    1|  ap_memory |   keypoints0_val_pt_y  |     array    |
|keypoints0_val_pt_y_d0           | out |   16|  ap_memory |   keypoints0_val_pt_y  |     array    |
|keypoints0_val_pt_y_q0           |  in |   16|  ap_memory |   keypoints0_val_pt_y  |     array    |
|keypoints0_val_angle_V_address0  | out |    9|  ap_memory | keypoints0_val_angle_V |     array    |
|keypoints0_val_angle_V_ce0       | out |    1|  ap_memory | keypoints0_val_angle_V |     array    |
|keypoints0_val_angle_V_we0       | out |    1|  ap_memory | keypoints0_val_angle_V |     array    |
|keypoints0_val_angle_V_d0        | out |   32|  ap_memory | keypoints0_val_angle_V |     array    |
|keypoints0_val_angle_V_q0        |  in |   32|  ap_memory | keypoints0_val_angle_V |     array    |
|keypoints0_val_sigma_V_address0  | out |    9|  ap_memory | keypoints0_val_sigma_V |     array    |
|keypoints0_val_sigma_V_ce0       | out |    1|  ap_memory | keypoints0_val_sigma_V |     array    |
|keypoints0_val_sigma_V_we0       | out |    1|  ap_memory | keypoints0_val_sigma_V |     array    |
|keypoints0_val_sigma_V_d0        | out |   32|  ap_memory | keypoints0_val_sigma_V |     array    |
|keypoints0_val_sigma_V_q0        |  in |   32|  ap_memory | keypoints0_val_sigma_V |     array    |
|keypoints0_val_octave_address0   | out |    9|  ap_memory |  keypoints0_val_octave |     array    |
|keypoints0_val_octave_ce0        | out |    1|  ap_memory |  keypoints0_val_octave |     array    |
|keypoints0_val_octave_we0        | out |    1|  ap_memory |  keypoints0_val_octave |     array    |
|keypoints0_val_octave_d0         | out |    8|  ap_memory |  keypoints0_val_octave |     array    |
|keypoints0_val_octave_q0         |  in |    8|  ap_memory |  keypoints0_val_octave |     array    |
|keypoints0_val_layer_address0    | out |    9|  ap_memory |  keypoints0_val_layer  |     array    |
|keypoints0_val_layer_ce0         | out |    1|  ap_memory |  keypoints0_val_layer  |     array    |
|keypoints0_val_layer_we0         | out |    1|  ap_memory |  keypoints0_val_layer  |     array    |
|keypoints0_val_layer_d0          | out |    8|  ap_memory |  keypoints0_val_layer  |     array    |
|keypoints0_val_layer_q0          |  in |    8|  ap_memory |  keypoints0_val_layer  |     array    |
|keypoints1_val_pt_x_address0     | out |    9|  ap_memory |   keypoints1_val_pt_x  |     array    |
|keypoints1_val_pt_x_ce0          | out |    1|  ap_memory |   keypoints1_val_pt_x  |     array    |
|keypoints1_val_pt_x_we0          | out |    1|  ap_memory |   keypoints1_val_pt_x  |     array    |
|keypoints1_val_pt_x_d0           | out |   16|  ap_memory |   keypoints1_val_pt_x  |     array    |
|keypoints1_val_pt_x_q0           |  in |   16|  ap_memory |   keypoints1_val_pt_x  |     array    |
|keypoints1_val_pt_y_address0     | out |    9|  ap_memory |   keypoints1_val_pt_y  |     array    |
|keypoints1_val_pt_y_ce0          | out |    1|  ap_memory |   keypoints1_val_pt_y  |     array    |
|keypoints1_val_pt_y_we0          | out |    1|  ap_memory |   keypoints1_val_pt_y  |     array    |
|keypoints1_val_pt_y_d0           | out |   16|  ap_memory |   keypoints1_val_pt_y  |     array    |
|keypoints1_val_pt_y_q0           |  in |   16|  ap_memory |   keypoints1_val_pt_y  |     array    |
|keypoints1_val_angle_V_address0  | out |    9|  ap_memory | keypoints1_val_angle_V |     array    |
|keypoints1_val_angle_V_ce0       | out |    1|  ap_memory | keypoints1_val_angle_V |     array    |
|keypoints1_val_angle_V_we0       | out |    1|  ap_memory | keypoints1_val_angle_V |     array    |
|keypoints1_val_angle_V_d0        | out |   32|  ap_memory | keypoints1_val_angle_V |     array    |
|keypoints1_val_angle_V_q0        |  in |   32|  ap_memory | keypoints1_val_angle_V |     array    |
|keypoints1_val_sigma_V_address0  | out |    9|  ap_memory | keypoints1_val_sigma_V |     array    |
|keypoints1_val_sigma_V_ce0       | out |    1|  ap_memory | keypoints1_val_sigma_V |     array    |
|keypoints1_val_sigma_V_we0       | out |    1|  ap_memory | keypoints1_val_sigma_V |     array    |
|keypoints1_val_sigma_V_d0        | out |   32|  ap_memory | keypoints1_val_sigma_V |     array    |
|keypoints1_val_sigma_V_q0        |  in |   32|  ap_memory | keypoints1_val_sigma_V |     array    |
|keypoints1_val_octave_address0   | out |    9|  ap_memory |  keypoints1_val_octave |     array    |
|keypoints1_val_octave_ce0        | out |    1|  ap_memory |  keypoints1_val_octave |     array    |
|keypoints1_val_octave_we0        | out |    1|  ap_memory |  keypoints1_val_octave |     array    |
|keypoints1_val_octave_d0         | out |    8|  ap_memory |  keypoints1_val_octave |     array    |
|keypoints1_val_octave_q0         |  in |    8|  ap_memory |  keypoints1_val_octave |     array    |
|keypoints1_val_layer_address0    | out |    9|  ap_memory |  keypoints1_val_layer  |     array    |
|keypoints1_val_layer_ce0         | out |    1|  ap_memory |  keypoints1_val_layer  |     array    |
|keypoints1_val_layer_we0         | out |    1|  ap_memory |  keypoints1_val_layer  |     array    |
|keypoints1_val_layer_d0          | out |    8|  ap_memory |  keypoints1_val_layer  |     array    |
|keypoints1_val_layer_q0          |  in |    8|  ap_memory |  keypoints1_val_layer  |     array    |
|descriptors0_val_val_address0    | out |   16|  ap_memory |  descriptors0_val_val  |     array    |
|descriptors0_val_val_ce0         | out |    1|  ap_memory |  descriptors0_val_val  |     array    |
|descriptors0_val_val_we0         | out |    1|  ap_memory |  descriptors0_val_val  |     array    |
|descriptors0_val_val_d0          | out |    8|  ap_memory |  descriptors0_val_val  |     array    |
|descriptors0_val_val_q0          |  in |    8|  ap_memory |  descriptors0_val_val  |     array    |
|descriptors0_length_dout         |  in |    1|   ap_fifo  |   descriptors0_length  |    pointer   |
|descriptors0_length_empty_n      |  in |    1|   ap_fifo  |   descriptors0_length  |    pointer   |
|descriptors0_length_read         | out |    1|   ap_fifo  |   descriptors0_length  |    pointer   |
|descriptors1_val_val_address0    | out |   16|  ap_memory |  descriptors1_val_val  |     array    |
|descriptors1_val_val_ce0         | out |    1|  ap_memory |  descriptors1_val_val  |     array    |
|descriptors1_val_val_we0         | out |    1|  ap_memory |  descriptors1_val_val  |     array    |
|descriptors1_val_val_d0          | out |    8|  ap_memory |  descriptors1_val_val  |     array    |
|descriptors1_val_val_q0          |  in |    8|  ap_memory |  descriptors1_val_val  |     array    |
|descriptors1_length_dout         |  in |    1|   ap_fifo  |   descriptors1_length  |    pointer   |
|descriptors1_length_empty_n      |  in |    1|   ap_fifo  |   descriptors1_length  |    pointer   |
|descriptors1_length_read         | out |    1|   ap_fifo  |   descriptors1_length  |    pointer   |
|matches_val_idx0_address0        | out |    9|  ap_memory |    matches_val_idx0    |     array    |
|matches_val_idx0_ce0             | out |    1|  ap_memory |    matches_val_idx0    |     array    |
|matches_val_idx0_we0             | out |    1|  ap_memory |    matches_val_idx0    |     array    |
|matches_val_idx0_d0              | out |   16|  ap_memory |    matches_val_idx0    |     array    |
|matches_val_idx1_address0        | out |    9|  ap_memory |    matches_val_idx1    |     array    |
|matches_val_idx1_ce0             | out |    1|  ap_memory |    matches_val_idx1    |     array    |
|matches_val_idx1_we0             | out |    1|  ap_memory |    matches_val_idx1    |     array    |
|matches_val_idx1_d0              | out |   16|  ap_memory |    matches_val_idx1    |     array    |
|matches_length_dout              |  in |    1|   ap_fifo  |     matches_length     |    pointer   |
|matches_length_empty_n           |  in |    1|   ap_fifo  |     matches_length     |    pointer   |
|matches_length_read              | out |    1|   ap_fifo  |     matches_length     |    pointer   |
|keypoints0_length_out_din        | out |   32|   ap_fifo  |  keypoints0_length_out |    pointer   |
|keypoints0_length_out_full_n     |  in |    1|   ap_fifo  |  keypoints0_length_out |    pointer   |
|keypoints0_length_out_write      | out |    1|   ap_fifo  |  keypoints0_length_out |    pointer   |
|keypoints1_length_out_din        | out |   32|   ap_fifo  |  keypoints1_length_out |    pointer   |
|keypoints1_length_out_full_n     |  in |    1|   ap_fifo  |  keypoints1_length_out |    pointer   |
|keypoints1_length_out_write      | out |    1|   ap_fifo  |  keypoints1_length_out |    pointer   |
|matches_length_out_din           | out |   32|   ap_fifo  |   matches_length_out   |    pointer   |
|matches_length_out_full_n        |  in |    1|   ap_fifo  |   matches_length_out   |    pointer   |
|matches_length_out_write         | out |    1|   ap_fifo  |   matches_length_out   |    pointer   |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i)
	3  / (!exitcond_i)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%descriptors1_length_s = alloca i32"   --->   Operation 6 'alloca' 'descriptors1_length_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%descriptors0_length_s = alloca i32"   --->   Operation 7 'alloca' 'descriptors0_length_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%keypoints1_length_dc_2 = alloca i32"   --->   Operation 8 'alloca' 'keypoints1_length_dc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%keypoints0_length_dc_2 = alloca i32"   --->   Operation 9 'alloca' 'keypoints0_length_dc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %matches_length, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %descriptors1_length, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %descriptors0_length, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %thresh, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.26ns)   --->   "%src0_rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src0_rows)"   --->   Operation 18 'read' 'src0_rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (2.26ns)   --->   "%src0_cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src0_cols)"   --->   Operation 19 'read' 'src0_cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (2.26ns)   --->   "%src1_rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src1_rows)"   --->   Operation 20 'read' 'src1_rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (2.26ns)   --->   "%src1_cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src1_cols)"   --->   Operation 21 'read' 'src1_cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (2.26ns)   --->   "%thresh_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %thresh)"   --->   Operation 22 'read' 'thresh_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (2.26ns)   --->   "%descriptors0_length_s_202 = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %descriptors0_length)"   --->   Operation 23 'read' 'descriptors0_length_s_202' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%extLd = zext i1 %descriptors0_length_s_202 to i32"   --->   Operation 24 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.26ns)   --->   "%descriptors1_length_s_203 = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %descriptors1_length)"   --->   Operation 25 'read' 'descriptors1_length_s_203' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%extLd1 = zext i1 %descriptors1_length_s_203 to i32"   --->   Operation 26 'zext' 'extLd1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.26ns)   --->   "%matches_length_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %matches_length)"   --->   Operation 27 'read' 'matches_length_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.97ns)   --->   "store i32 %extLd, i32* %descriptors0_length_s"   --->   Operation 28 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "store i32 %extLd1, i32* %descriptors1_length_s"   --->   Operation 29 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "br label %0" [./sift.h:761]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ 0, %entry ], [ %i, %.backedge ]"   --->   Operation 31 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.45ns)   --->   "%exitcond_i = icmp eq i2 %i_i, -2" [./sift.h:761]   --->   Operation 32 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 33 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.80ns)   --->   "%i = add i2 %i_i, 1" [./sift.h:761]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %_ifconv, label %1" [./sift.h:761]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.45ns)   --->   "%tmp_422_i = icmp eq i2 %i_i, 0" [./sift.h:762]   --->   Operation 36 'icmp' 'tmp_422_i' <Predicate = (!exitcond_i)> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_422_i, label %2, label %3" [./sift.h:762]   --->   Operation 37 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.97ns)   --->   "%call_ret11_i2 = call fastcc { i32, i32 } @detect([65536 x i8]* %src1_val, i32 %src1_rows_read, i32 %src1_cols_read, [511 x i16]* %keypoints1_val_pt_x, [511 x i16]* %keypoints1_val_pt_y, [511 x i32]* %keypoints1_val_angle_V, [511 x i32]* %keypoints1_val_sigma_V, [511 x i8]* %keypoints1_val_octave, [511 x i8]* %keypoints1_val_layer, [65408 x i8]* %descriptors1_val_val)" [./sift.h:766]   --->   Operation 38 'call' 'call_ret11_i2' <Predicate = (!exitcond_i & !tmp_422_i)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [2/2] (0.97ns)   --->   "%call_ret10_i3 = call fastcc { i32, i32 } @detect([65536 x i8]* %src0_val, i32 %src0_rows_read, i32 %src0_cols_read, [511 x i16]* %keypoints0_val_pt_x, [511 x i16]* %keypoints0_val_pt_y, [511 x i32]* %keypoints0_val_angle_V, [511 x i32]* %keypoints0_val_sigma_V, [511 x i8]* %keypoints0_val_octave, [511 x i8]* %keypoints0_val_layer, [65408 x i8]* %descriptors0_val_val)" [./sift.h:763]   --->   Operation 39 'call' 'call_ret10_i3' <Predicate = (!exitcond_i & tmp_422_i)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (2.65ns)   --->   "%d_assign = fpext float %thresh_read to double" [./sift.h:769]   --->   Operation 40 'fpext' 'd_assign' <Predicate = (exitcond_i)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./sift.h:769]   --->   Operation 41 'bitcast' 'ireg_V' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %ireg_V to i63" [./sift.h:769]   --->   Operation 42 'trunc' 'tmp' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./sift.h:769]   --->   Operation 43 'bitselect' 'isneg' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./sift.h:769]   --->   Operation 44 'partselect' 'exp_tmp_V' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1115 = trunc i64 %ireg_V to i52" [./sift.h:769]   --->   Operation 45 'trunc' 'tmp_1115' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.33ns)   --->   "%tmp_421_i = icmp eq i63 %tmp, 0" [./sift.h:769]   --->   Operation 46 'icmp' 'tmp_421_i' <Predicate = (exitcond_i)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%call_ret11_i2 = call fastcc { i32, i32 } @detect([65536 x i8]* %src1_val, i32 %src1_rows_read, i32 %src1_cols_read, [511 x i16]* %keypoints1_val_pt_x, [511 x i16]* %keypoints1_val_pt_y, [511 x i32]* %keypoints1_val_angle_V, [511 x i32]* %keypoints1_val_sigma_V, [511 x i8]* %keypoints1_val_octave, [511 x i8]* %keypoints1_val_layer, [65408 x i8]* %descriptors1_val_val)" [./sift.h:766]   --->   Operation 47 'call' 'call_ret11_i2' <Predicate = (!tmp_422_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%call_ret5_i = extractvalue { i32, i32 } %call_ret11_i2, 0" [./sift.h:766]   --->   Operation 48 'extractvalue' 'call_ret5_i' <Predicate = (!tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%keypoints1_length_dc = extractvalue { i32, i32 } %call_ret11_i2, 1" [./sift.h:766]   --->   Operation 49 'extractvalue' 'keypoints1_length_dc' <Predicate = (!tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "store i32 %keypoints1_length_dc, i32* %keypoints1_length_dc_2" [./sift.h:766]   --->   Operation 50 'store' <Predicate = (!tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "store i32 %call_ret5_i, i32* %descriptors1_length_s" [./sift.h:766]   --->   Operation 51 'store' <Predicate = (!tmp_422_i)> <Delay = 0.97>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 52 'br' <Predicate = (!tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%call_ret10_i3 = call fastcc { i32, i32 } @detect([65536 x i8]* %src0_val, i32 %src0_rows_read, i32 %src0_cols_read, [511 x i16]* %keypoints0_val_pt_x, [511 x i16]* %keypoints0_val_pt_y, [511 x i32]* %keypoints0_val_angle_V, [511 x i32]* %keypoints0_val_sigma_V, [511 x i8]* %keypoints0_val_octave, [511 x i8]* %keypoints0_val_layer, [65408 x i8]* %descriptors0_val_val)" [./sift.h:763]   --->   Operation 53 'call' 'call_ret10_i3' <Predicate = (tmp_422_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%call_ret4_i = extractvalue { i32, i32 } %call_ret10_i3, 0" [./sift.h:763]   --->   Operation 54 'extractvalue' 'call_ret4_i' <Predicate = (tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%keypoints0_length_dc = extractvalue { i32, i32 } %call_ret10_i3, 1" [./sift.h:763]   --->   Operation 55 'extractvalue' 'keypoints0_length_dc' <Predicate = (tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %keypoints0_length_dc, i32* %keypoints0_length_dc_2" [./sift.h:763]   --->   Operation 56 'store' <Predicate = (tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.97ns)   --->   "store i32 %call_ret4_i, i32* %descriptors0_length_s" [./sift.h:763]   --->   Operation 57 'store' <Predicate = (tmp_422_i)> <Delay = 0.97>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %.backedge" [./sift.h:764]   --->   Operation 58 'br' <Predicate = (tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 8.43>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%descriptors1_length_1 = load i32* %descriptors1_length_s" [./sift.h:769]   --->   Operation 60 'load' 'descriptors1_length_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%descriptors0_length_1 = load i32* %descriptors0_length_s" [./sift.h:769]   --->   Operation 61 'load' 'descriptors0_length_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_i = zext i11 %exp_tmp_V to i12" [./sift.h:769]   --->   Operation 62 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i_204 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1115)" [./sift.h:769]   --->   Operation 63 'bitconcatenate' 'tmp_i_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_i_204 to i54" [./sift.h:769]   --->   Operation 64 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.67ns)   --->   "%man_V_5 = sub i54 0, %p_Result_s" [./sift.h:769]   --->   Operation 65 'sub' 'man_V_5' <Predicate = (isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.53ns)   --->   "%man_V_6 = select i1 %isneg, i54 %man_V_5, i54 %p_Result_s" [./sift.h:769]   --->   Operation 66 'select' 'man_V_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_i" [./sift.h:769]   --->   Operation 67 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.11ns)   --->   "%tmp_424_i = icmp sgt i12 %F2, 16" [./sift.h:769]   --->   Operation 68 'icmp' 'tmp_424_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.26ns)   --->   "%tmp_425_i = add i12 -16, %F2" [./sift.h:769]   --->   Operation 69 'add' 'tmp_425_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.26ns)   --->   "%tmp_426_i = sub i12 16, %F2" [./sift.h:769]   --->   Operation 70 'sub' 'tmp_426_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_424_i, i12 %tmp_425_i, i12 %tmp_426_i" [./sift.h:769]   --->   Operation 71 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sh_amt_cast_i = sext i12 %sh_amt to i32" [./sift.h:769]   --->   Operation 72 'sext' 'sh_amt_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.11ns)   --->   "%tmp_427_i = icmp eq i12 %F2, 16" [./sift.h:769]   --->   Operation 73 'icmp' 'tmp_427_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1116 = trunc i54 %man_V_6 to i32" [./sift.h:769]   --->   Operation 74 'trunc' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.11ns)   --->   "%tmp_429_i = icmp ult i12 %sh_amt, 54" [./sift.h:769]   --->   Operation 75 'icmp' 'tmp_429_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1117 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./sift.h:769]   --->   Operation 76 'partselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.94ns)   --->   "%icmp = icmp eq i7 %tmp_1117, 0" [./sift.h:769]   --->   Operation 77 'icmp' 'icmp' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_432_i = zext i32 %sh_amt_cast_i to i54" [./sift.h:769]   --->   Operation 78 'zext' 'tmp_432_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_433_i = ashr i54 %man_V_6, %tmp_432_i" [./sift.h:769]   --->   Operation 79 'ashr' 'tmp_433_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_1118 = trunc i54 %tmp_433_i to i32" [./sift.h:769]   --->   Operation 80 'trunc' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node newSel15)   --->   "%tmp_435_i = select i1 %isneg, i32 -1, i32 0" [./sift.h:769]   --->   Operation 81 'select' 'tmp_435_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_436_i = shl i32 %tmp_1116, %sh_amt_cast_i" [./sift.h:769]   --->   Operation 82 'shl' 'tmp_436_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp1 = xor i1 %tmp_421_i, true" [./sift.h:769]   --->   Operation 83 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp2 = and i1 %tmp_427_i, %sel_tmp1" [./sift.h:769]   --->   Operation 84 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_421_i, %tmp_427_i" [./sift.h:769]   --->   Operation 85 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./sift.h:769]   --->   Operation 86 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_424_i, %sel_tmp6" [./sift.h:769]   --->   Operation 87 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_429_i, true" [./sift.h:769]   --->   Operation 88 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [./sift.h:769]   --->   Operation 89 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp15 = and i1 %sel_tmp7, %tmp_429_i" [./sift.h:769]   --->   Operation 90 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_424_i" [./sift.h:769]   --->   Operation 91 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21 = xor i1 %sel_tmp21_demorgan, true" [./sift.h:769]   --->   Operation 92 'xor' 'sel_tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp22 = and i1 %icmp, %sel_tmp21" [./sift.h:769]   --->   Operation 93 'and' 'sel_tmp22' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp22, i32 %tmp_436_i, i32 %tmp_1118" [./sift.h:769]   --->   Operation 94 'select' 'newSel' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp22, %sel_tmp15" [./sift.h:769]   --->   Operation 95 'or' 'or_cond' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel15 = select i1 %sel_tmp9, i32 %tmp_435_i, i32 %tmp_1116" [./sift.h:769]   --->   Operation 96 'select' 'newSel15' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%or_cond3 = or i1 %sel_tmp9, %sel_tmp2" [./sift.h:769]   --->   Operation 97 'or' 'or_cond3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node newSel17)   --->   "%newSel16 = select i1 %or_cond, i32 %newSel, i32 %newSel15" [./sift.h:769]   --->   Operation 98 'select' 'newSel16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond4 = or i1 %or_cond, %or_cond3" [./sift.h:769]   --->   Operation 99 'or' 'or_cond4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.45ns) (out node of the LUT)   --->   "%newSel17 = select i1 %or_cond4, i32 %newSel16, i32 0" [./sift.h:769]   --->   Operation 100 'select' 'newSel17' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [2/2] (1.31ns)   --->   "%call_ret_i1 = call fastcc i32 @"match<511>"([65408 x i8]* %descriptors0_val_val, i32 %descriptors0_length_1, [65408 x i8]* %descriptors1_val_val, i32 %descriptors1_length_1, i32 %newSel17, [511 x i16]* %matches_val_idx0, [511 x i16]* %matches_val_idx1, i1 %matches_length_read)" [./sift.h:769]   --->   Operation 101 'call' 'call_ret_i1' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 2.26>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%keypoints1_length_dc_1 = load i32* %keypoints1_length_dc_2"   --->   Operation 102 'load' 'keypoints1_length_dc_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%keypoints0_length_dc_1 = load i32* %keypoints0_length_dc_2"   --->   Operation 103 'load' 'keypoints0_length_dc_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/2] (0.00ns)   --->   "%call_ret_i1 = call fastcc i32 @"match<511>"([65408 x i8]* %descriptors0_val_val, i32 %descriptors0_length_1, [65408 x i8]* %descriptors1_val_val, i32 %descriptors1_length_1, i32 %newSel17, [511 x i16]* %matches_val_idx0, [511 x i16]* %matches_val_idx1, i1 %matches_length_read)" [./sift.h:769]   --->   Operation 104 'call' 'call_ret_i1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keypoints0_length_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %keypoints0_length_out, i32 %keypoints0_length_dc_1)"   --->   Operation 106 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keypoints1_length_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %keypoints1_length_out, i32 %keypoints1_length_dc_1)"   --->   Operation 108 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %matches_length_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %matches_length_out, i32 %call_ret_i1)" [./sift.h:769]   --->   Operation 110 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 111 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src0_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src0_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src0_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src1_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ thresh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ keypoints0_val_pt_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints0_val_pt_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints0_val_angle_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints0_val_sigma_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints0_val_octave]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints0_val_layer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints1_val_pt_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints1_val_pt_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints1_val_angle_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints1_val_sigma_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints1_val_octave]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ keypoints1_val_layer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ descriptors0_val_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ descriptors0_length]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ descriptors1_val_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ descriptors1_length]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matches_val_idx0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ matches_val_idx1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ matches_length]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ keypoints0_length_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ keypoints1_length_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matches_length_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mask_table1688]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table2684]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table1687]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ one_half_table2683]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table1686]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table2682]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table1685]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table2681]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
descriptors1_length_s     (alloca           ) [ 011110]
descriptors0_length_s     (alloca           ) [ 011110]
keypoints1_length_dc_2    (alloca           ) [ 001111]
keypoints0_length_dc_2    (alloca           ) [ 001111]
StgValue_10               (specinterface    ) [ 000000]
StgValue_11               (specinterface    ) [ 000000]
StgValue_12               (specinterface    ) [ 000000]
StgValue_13               (specinterface    ) [ 000000]
StgValue_14               (specinterface    ) [ 000000]
StgValue_15               (specinterface    ) [ 000000]
StgValue_16               (specinterface    ) [ 000000]
StgValue_17               (specinterface    ) [ 000000]
src0_rows_read            (read             ) [ 001100]
src0_cols_read            (read             ) [ 001100]
src1_rows_read            (read             ) [ 001100]
src1_cols_read            (read             ) [ 001100]
thresh_read               (read             ) [ 001100]
descriptors0_length_s_202 (read             ) [ 000000]
extLd                     (zext             ) [ 000000]
descriptors1_length_s_203 (read             ) [ 000000]
extLd1                    (zext             ) [ 000000]
matches_length_read       (read             ) [ 001111]
StgValue_28               (store            ) [ 000000]
StgValue_29               (store            ) [ 000000]
StgValue_30               (br               ) [ 011100]
i_i                       (phi              ) [ 001000]
exitcond_i                (icmp             ) [ 001100]
StgValue_33               (speclooptripcount) [ 000000]
i                         (add              ) [ 011100]
StgValue_35               (br               ) [ 000000]
tmp_422_i                 (icmp             ) [ 001100]
StgValue_37               (br               ) [ 000000]
d_assign                  (fpext            ) [ 000000]
ireg_V                    (bitcast          ) [ 000000]
tmp                       (trunc            ) [ 000000]
isneg                     (bitselect        ) [ 000010]
exp_tmp_V                 (partselect       ) [ 000010]
tmp_1115                  (trunc            ) [ 000010]
tmp_421_i                 (icmp             ) [ 000010]
call_ret11_i2             (call             ) [ 000000]
call_ret5_i               (extractvalue     ) [ 000000]
keypoints1_length_dc      (extractvalue     ) [ 000000]
StgValue_50               (store            ) [ 000000]
StgValue_51               (store            ) [ 000000]
StgValue_52               (br               ) [ 000000]
call_ret10_i3             (call             ) [ 000000]
call_ret4_i               (extractvalue     ) [ 000000]
keypoints0_length_dc      (extractvalue     ) [ 000000]
StgValue_56               (store            ) [ 000000]
StgValue_57               (store            ) [ 000000]
StgValue_58               (br               ) [ 000000]
StgValue_59               (br               ) [ 011100]
descriptors1_length_1     (load             ) [ 000001]
descriptors0_length_1     (load             ) [ 000001]
tmp_i                     (zext             ) [ 000000]
tmp_i_204                 (bitconcatenate   ) [ 000000]
p_Result_s                (zext             ) [ 000000]
man_V_5                   (sub              ) [ 000000]
man_V_6                   (select           ) [ 000000]
F2                        (sub              ) [ 000000]
tmp_424_i                 (icmp             ) [ 000000]
tmp_425_i                 (add              ) [ 000000]
tmp_426_i                 (sub              ) [ 000000]
sh_amt                    (select           ) [ 000000]
sh_amt_cast_i             (sext             ) [ 000000]
tmp_427_i                 (icmp             ) [ 000000]
tmp_1116                  (trunc            ) [ 000000]
tmp_429_i                 (icmp             ) [ 000000]
tmp_1117                  (partselect       ) [ 000000]
icmp                      (icmp             ) [ 000000]
tmp_432_i                 (zext             ) [ 000000]
tmp_433_i                 (ashr             ) [ 000000]
tmp_1118                  (trunc            ) [ 000000]
tmp_435_i                 (select           ) [ 000000]
tmp_436_i                 (shl              ) [ 000000]
sel_tmp1                  (xor              ) [ 000000]
sel_tmp2                  (and              ) [ 000000]
sel_tmp6_demorgan         (or               ) [ 000000]
sel_tmp6                  (xor              ) [ 000000]
sel_tmp7                  (and              ) [ 000000]
sel_tmp8                  (xor              ) [ 000000]
sel_tmp9                  (and              ) [ 000000]
sel_tmp15                 (and              ) [ 000000]
sel_tmp21_demorgan        (or               ) [ 000000]
sel_tmp21                 (xor              ) [ 000000]
sel_tmp22                 (and              ) [ 000000]
newSel                    (select           ) [ 000000]
or_cond                   (or               ) [ 000000]
newSel15                  (select           ) [ 000000]
or_cond3                  (or               ) [ 000000]
newSel16                  (select           ) [ 000000]
or_cond4                  (or               ) [ 000000]
newSel17                  (select           ) [ 000001]
keypoints1_length_dc_1    (load             ) [ 000000]
keypoints0_length_dc_1    (load             ) [ 000000]
call_ret_i1               (call             ) [ 000000]
StgValue_105              (specinterface    ) [ 000000]
StgValue_106              (write            ) [ 000000]
StgValue_107              (specinterface    ) [ 000000]
StgValue_108              (write            ) [ 000000]
StgValue_109              (specinterface    ) [ 000000]
StgValue_110              (write            ) [ 000000]
StgValue_111              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src0_rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src0_cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src1_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src1_rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src1_cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="thresh">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="keypoints0_val_pt_x">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints0_val_pt_x"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="keypoints0_val_pt_y">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints0_val_pt_y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="keypoints0_val_angle_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints0_val_angle_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="keypoints0_val_sigma_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints0_val_sigma_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="keypoints0_val_octave">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints0_val_octave"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="keypoints0_val_layer">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints0_val_layer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="keypoints1_val_pt_x">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints1_val_pt_x"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="keypoints1_val_pt_y">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints1_val_pt_y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="keypoints1_val_angle_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints1_val_angle_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="keypoints1_val_sigma_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints1_val_sigma_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="keypoints1_val_octave">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints1_val_octave"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="keypoints1_val_layer">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints1_val_layer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="descriptors0_val_val">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descriptors0_val_val"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="descriptors0_length">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descriptors0_length"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="descriptors1_val_val">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descriptors1_val_val"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="descriptors1_length">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descriptors1_length"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="matches_val_idx0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matches_val_idx0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="matches_val_idx1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matches_val_idx1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="matches_length">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matches_length"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="keypoints0_length_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints0_length_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="keypoints1_length_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keypoints1_length_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="matches_length_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matches_length_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="mask_table1688">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1688"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="one_half_table2684">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2684"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="mask_table1687">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1687"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="one_half_table2683">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2683"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="pow_reduce_anonymo_7">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="pow_reduce_anonymo_6">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="pow_reduce_anonymo_10">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="pow_reduce_anonymo_8">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="pow_reduce_anonymo_11">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="mask_table1686">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1686"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="one_half_table2682">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2682"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="mask_table1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="one_half_table2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="mask_table1685">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1685"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="one_half_table2681">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2681"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="second_order_float_2">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="second_order_float_3">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="second_order_float_s">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.floatP"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detect"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match<511>"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="descriptors1_length_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descriptors1_length_s/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="descriptors0_length_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descriptors0_length_s/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="keypoints1_length_dc_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="keypoints1_length_dc_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="keypoints0_length_dc_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="keypoints0_length_dc_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="src0_rows_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src0_rows_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="src0_cols_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src0_cols_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="src1_rows_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src1_rows_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="src1_cols_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src1_cols_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="thresh_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="thresh_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="descriptors0_length_s_202_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="descriptors0_length_s_202/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="descriptors1_length_s_203_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="descriptors1_length_s_203/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="matches_length_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matches_length_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="StgValue_106_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_106/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="StgValue_108_write_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_108/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="StgValue_110_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_110/5 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="1"/>
<pin id="259" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_i_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="2" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_detect_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="1"/>
<pin id="272" dir="0" index="3" bw="32" slack="1"/>
<pin id="273" dir="0" index="4" bw="16" slack="0"/>
<pin id="274" dir="0" index="5" bw="16" slack="0"/>
<pin id="275" dir="0" index="6" bw="32" slack="0"/>
<pin id="276" dir="0" index="7" bw="32" slack="0"/>
<pin id="277" dir="0" index="8" bw="8" slack="0"/>
<pin id="278" dir="0" index="9" bw="8" slack="0"/>
<pin id="279" dir="0" index="10" bw="8" slack="0"/>
<pin id="280" dir="0" index="11" bw="23" slack="0"/>
<pin id="281" dir="0" index="12" bw="24" slack="0"/>
<pin id="282" dir="0" index="13" bw="23" slack="0"/>
<pin id="283" dir="0" index="14" bw="24" slack="0"/>
<pin id="284" dir="0" index="15" bw="6" slack="0"/>
<pin id="285" dir="0" index="16" bw="56" slack="0"/>
<pin id="286" dir="0" index="17" bw="52" slack="0"/>
<pin id="287" dir="0" index="18" bw="49" slack="0"/>
<pin id="288" dir="0" index="19" bw="44" slack="0"/>
<pin id="289" dir="0" index="20" bw="27" slack="0"/>
<pin id="290" dir="0" index="21" bw="8" slack="0"/>
<pin id="291" dir="0" index="22" bw="23" slack="0"/>
<pin id="292" dir="0" index="23" bw="24" slack="0"/>
<pin id="293" dir="0" index="24" bw="23" slack="0"/>
<pin id="294" dir="0" index="25" bw="24" slack="0"/>
<pin id="295" dir="0" index="26" bw="23" slack="0"/>
<pin id="296" dir="0" index="27" bw="24" slack="0"/>
<pin id="297" dir="0" index="28" bw="100" slack="0"/>
<pin id="298" dir="0" index="29" bw="30" slack="0"/>
<pin id="299" dir="0" index="30" bw="23" slack="0"/>
<pin id="300" dir="0" index="31" bw="15" slack="0"/>
<pin id="301" dir="1" index="32" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret11_i2/2 call_ret10_i3/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_match_511_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="0" index="3" bw="8" slack="0"/>
<pin id="345" dir="0" index="4" bw="32" slack="0"/>
<pin id="346" dir="0" index="5" bw="32" slack="0"/>
<pin id="347" dir="0" index="6" bw="16" slack="0"/>
<pin id="348" dir="0" index="7" bw="16" slack="0"/>
<pin id="349" dir="0" index="8" bw="1" slack="2"/>
<pin id="350" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i1/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="d_assign_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="call_ret5_i/3 call_ret4_i/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="keypoints1_length_dc/3 keypoints0_length_dc/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="extLd_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="extLd1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="StgValue_28_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="StgValue_29_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="exitcond_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_422_i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_422_i/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="ireg_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="isneg_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="exp_tmp_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_1115_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1115/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_421_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="63" slack="0"/>
<pin id="436" dir="0" index="1" bw="63" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_421_i/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="StgValue_50_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="2"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="StgValue_51_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="2"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="StgValue_56_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="2"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="StgValue_57_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="2"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="descriptors1_length_1_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="2"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descriptors1_length_1/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="descriptors0_length_1_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descriptors0_length_1/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_i_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="1"/>
<pin id="470" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_i_204_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="53" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="52" slack="1"/>
<pin id="475" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_204/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_Result_s_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="53" slack="0"/>
<pin id="480" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="man_V_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="53" slack="0"/>
<pin id="485" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_5/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="man_V_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="54" slack="0"/>
<pin id="491" dir="0" index="2" bw="54" slack="0"/>
<pin id="492" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_6/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="F2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="0" index="1" bw="11" slack="0"/>
<pin id="498" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_424_i_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="0"/>
<pin id="503" dir="0" index="1" bw="12" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_424_i/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_425_i_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="0" index="1" bw="12" slack="0"/>
<pin id="510" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_425_i/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_426_i_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="0" index="1" bw="12" slack="0"/>
<pin id="516" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_426_i/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sh_amt_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="12" slack="0"/>
<pin id="522" dir="0" index="2" bw="12" slack="0"/>
<pin id="523" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sh_amt_cast_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast_i/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_427_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="0"/>
<pin id="533" dir="0" index="1" bw="12" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_427_i/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_1116_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="54" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1116/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_429_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="0"/>
<pin id="543" dir="0" index="1" bw="12" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_429_i/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_1117_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="0" index="1" bw="12" slack="0"/>
<pin id="550" dir="0" index="2" bw="4" slack="0"/>
<pin id="551" dir="0" index="3" bw="5" slack="0"/>
<pin id="552" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1117/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="0" index="1" bw="7" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_432_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="0"/>
<pin id="565" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_432_i/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_433_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="54" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_433_i/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_1118_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="54" slack="0"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1118/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_435_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_435_i/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_436_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="12" slack="0"/>
<pin id="587" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_436_i/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sel_tmp1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sel_tmp2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sel_tmp6_demorgan_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sel_tmp6_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sel_tmp7_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sel_tmp8_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sel_tmp9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sel_tmp15_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp15/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sel_tmp21_demorgan_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp21_demorgan/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sel_tmp21_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp21/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sel_tmp22_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp22/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="newSel_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="32" slack="0"/>
<pin id="658" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="or_cond_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="newSel15_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="0" index="2" bw="32" slack="0"/>
<pin id="672" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel15/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="or_cond3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="newSel16_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="0" index="2" bw="32" slack="0"/>
<pin id="686" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel16/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="or_cond4_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="newSel17_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="0" index="2" bw="32" slack="0"/>
<pin id="700" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel17/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="keypoints1_length_dc_1_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="3"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="keypoints1_length_dc_1/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="keypoints0_length_dc_1_load_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="3"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="keypoints0_length_dc_1/5 "/>
</bind>
</comp>

<comp id="713" class="1005" name="descriptors1_length_s_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="descriptors1_length_s "/>
</bind>
</comp>

<comp id="720" class="1005" name="descriptors0_length_s_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="descriptors0_length_s "/>
</bind>
</comp>

<comp id="727" class="1005" name="keypoints1_length_dc_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="2"/>
<pin id="729" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="keypoints1_length_dc_2 "/>
</bind>
</comp>

<comp id="733" class="1005" name="keypoints0_length_dc_2_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="2"/>
<pin id="735" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="keypoints0_length_dc_2 "/>
</bind>
</comp>

<comp id="739" class="1005" name="src0_rows_read_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src0_rows_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="src0_cols_read_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src0_cols_read "/>
</bind>
</comp>

<comp id="749" class="1005" name="src1_rows_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src1_rows_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="src1_cols_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src1_cols_read "/>
</bind>
</comp>

<comp id="759" class="1005" name="thresh_read_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="thresh_read "/>
</bind>
</comp>

<comp id="764" class="1005" name="matches_length_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="2"/>
<pin id="766" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="matches_length_read "/>
</bind>
</comp>

<comp id="772" class="1005" name="i_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="0"/>
<pin id="774" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_422_i_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_422_i "/>
</bind>
</comp>

<comp id="781" class="1005" name="isneg_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="787" class="1005" name="exp_tmp_V_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="1"/>
<pin id="789" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_1115_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="52" slack="1"/>
<pin id="794" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1115 "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_421_i_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_421_i "/>
</bind>
</comp>

<comp id="803" class="1005" name="descriptors1_length_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="descriptors1_length_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="descriptors0_length_1_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="descriptors0_length_1 "/>
</bind>
</comp>

<comp id="813" class="1005" name="newSel17_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSel17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="100" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="100" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="100" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="100" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="114" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="114" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="114" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="114" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="116" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="118" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="118" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="118" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="170" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="170" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="170" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="120" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="302"><net_src comp="130" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="303"><net_src comp="6" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="268" pin=5"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="268" pin=6"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="268" pin=7"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="268" pin=8"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="268" pin=9"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="268" pin=10"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="268" pin=11"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="268" pin=12"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="268" pin=13"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="268" pin=14"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="268" pin=15"/></net>

<net id="316"><net_src comp="68" pin="0"/><net_sink comp="268" pin=16"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="268" pin=17"/></net>

<net id="318"><net_src comp="72" pin="0"/><net_sink comp="268" pin=18"/></net>

<net id="319"><net_src comp="74" pin="0"/><net_sink comp="268" pin=19"/></net>

<net id="320"><net_src comp="76" pin="0"/><net_sink comp="268" pin=20"/></net>

<net id="321"><net_src comp="78" pin="0"/><net_sink comp="268" pin=21"/></net>

<net id="322"><net_src comp="80" pin="0"/><net_sink comp="268" pin=22"/></net>

<net id="323"><net_src comp="82" pin="0"/><net_sink comp="268" pin=23"/></net>

<net id="324"><net_src comp="84" pin="0"/><net_sink comp="268" pin=24"/></net>

<net id="325"><net_src comp="86" pin="0"/><net_sink comp="268" pin=25"/></net>

<net id="326"><net_src comp="88" pin="0"/><net_sink comp="268" pin=26"/></net>

<net id="327"><net_src comp="90" pin="0"/><net_sink comp="268" pin=27"/></net>

<net id="328"><net_src comp="92" pin="0"/><net_sink comp="268" pin=28"/></net>

<net id="329"><net_src comp="94" pin="0"/><net_sink comp="268" pin=29"/></net>

<net id="330"><net_src comp="96" pin="0"/><net_sink comp="268" pin=30"/></net>

<net id="331"><net_src comp="98" pin="0"/><net_sink comp="268" pin=31"/></net>

<net id="332"><net_src comp="0" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="334"><net_src comp="16" pin="0"/><net_sink comp="268" pin=5"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="268" pin=6"/></net>

<net id="336"><net_src comp="20" pin="0"/><net_sink comp="268" pin=7"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="268" pin=8"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="268" pin=9"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="268" pin=10"/></net>

<net id="351"><net_src comp="340" pin="9"/><net_sink comp="250" pin=2"/></net>

<net id="352"><net_src comp="168" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="340" pin=6"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="340" pin=7"/></net>

<net id="363"><net_src comp="268" pin="32"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="268" pin="32"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="218" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="224" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="368" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="372" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="261" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="122" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="261" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="128" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="261" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="120" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="357" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="132" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="404" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="134" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="426"><net_src comp="136" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="404" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="138" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="140" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="433"><net_src comp="404" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="408" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="142" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="364" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="360" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="364" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="360" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="476"><net_src comp="144" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="146" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="148" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="478" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="150" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="468" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="152" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="154" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="495" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="152" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="495" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="501" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="507" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="513" pin="2"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="495" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="152" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="488" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="519" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="156" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="158" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="519" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="160" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="162" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="561"><net_src comp="547" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="164" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="527" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="488" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="166" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="106" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="588"><net_src comp="537" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="527" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="146" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="531" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="531" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="146" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="501" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="541" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="146" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="612" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="612" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="541" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="601" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="501" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="146" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="557" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="584" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="573" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="648" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="630" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="624" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="577" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="537" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="624" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="595" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="662" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="654" pin="3"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="668" pin="3"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="662" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="676" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="682" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="106" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="704"><net_src comp="696" pin="3"/><net_sink comp="340" pin=5"/></net>

<net id="708"><net_src comp="705" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="712"><net_src comp="709" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="716"><net_src comp="172" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="723"><net_src comp="176" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="730"><net_src comp="180" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="736"><net_src comp="184" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="742"><net_src comp="188" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="747"><net_src comp="194" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="752"><net_src comp="200" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="757"><net_src comp="206" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="762"><net_src comp="212" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="767"><net_src comp="230" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="340" pin=8"/></net>

<net id="775"><net_src comp="392" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="780"><net_src comp="398" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="412" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="790"><net_src comp="420" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="795"><net_src comp="430" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="800"><net_src comp="434" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="806"><net_src comp="460" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="811"><net_src comp="464" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="816"><net_src comp="696" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="340" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: keypoints0_val_pt_x | {2 3 }
	Port: keypoints0_val_pt_y | {2 3 }
	Port: keypoints0_val_angle_V | {2 3 }
	Port: keypoints0_val_sigma_V | {2 3 }
	Port: keypoints0_val_octave | {2 3 }
	Port: keypoints0_val_layer | {2 3 }
	Port: keypoints1_val_pt_x | {2 3 }
	Port: keypoints1_val_pt_y | {2 3 }
	Port: keypoints1_val_angle_V | {2 3 }
	Port: keypoints1_val_sigma_V | {2 3 }
	Port: keypoints1_val_octave | {2 3 }
	Port: keypoints1_val_layer | {2 3 }
	Port: descriptors0_val_val | {2 3 }
	Port: descriptors1_val_val | {2 3 }
	Port: matches_val_idx0 | {4 5 }
	Port: matches_val_idx1 | {4 5 }
	Port: keypoints0_length_out | {5 }
	Port: keypoints1_length_out | {5 }
	Port: matches_length_out | {5 }
	Port: mask_table1688 | {}
	Port: one_half_table2684 | {}
	Port: mask_table1687 | {}
	Port: one_half_table2683 | {}
	Port: pow_reduce_anonymo_7 | {}
	Port: pow_reduce_anonymo_6 | {}
	Port: pow_reduce_anonymo_9 | {}
	Port: pow_reduce_anonymo_10 | {}
	Port: pow_reduce_anonymo_8 | {}
	Port: pow_reduce_anonymo_11 | {}
	Port: pow_reduce_anonymo | {}
	Port: mask_table1686 | {}
	Port: one_half_table2682 | {}
	Port: mask_table1 | {}
	Port: one_half_table2 | {}
	Port: mask_table1685 | {}
	Port: one_half_table2681 | {}
	Port: ref_4oPi_table_100_V | {}
	Port: second_order_float_2 | {}
	Port: second_order_float_3 | {}
	Port: second_order_float_s | {}
 - Input state : 
	Port: compute : src0_val | {2 3 }
	Port: compute : src0_rows | {1 }
	Port: compute : src0_cols | {1 }
	Port: compute : src1_val | {2 3 }
	Port: compute : src1_rows | {1 }
	Port: compute : src1_cols | {1 }
	Port: compute : thresh | {1 }
	Port: compute : keypoints0_val_pt_x | {2 3 }
	Port: compute : keypoints0_val_pt_y | {2 3 }
	Port: compute : keypoints0_val_angle_V | {2 3 }
	Port: compute : keypoints0_val_sigma_V | {2 3 }
	Port: compute : keypoints0_val_octave | {2 3 }
	Port: compute : keypoints0_val_layer | {2 3 }
	Port: compute : keypoints1_val_pt_x | {2 3 }
	Port: compute : keypoints1_val_pt_y | {2 3 }
	Port: compute : keypoints1_val_angle_V | {2 3 }
	Port: compute : keypoints1_val_sigma_V | {2 3 }
	Port: compute : keypoints1_val_octave | {2 3 }
	Port: compute : keypoints1_val_layer | {2 3 }
	Port: compute : descriptors0_val_val | {4 5 }
	Port: compute : descriptors0_length | {1 }
	Port: compute : descriptors1_val_val | {4 5 }
	Port: compute : descriptors1_length | {1 }
	Port: compute : matches_length | {1 }
	Port: compute : mask_table1688 | {2 3 }
	Port: compute : one_half_table2684 | {2 3 }
	Port: compute : mask_table1687 | {2 3 }
	Port: compute : one_half_table2683 | {2 3 }
	Port: compute : pow_reduce_anonymo_7 | {2 3 }
	Port: compute : pow_reduce_anonymo_6 | {2 3 }
	Port: compute : pow_reduce_anonymo_9 | {2 3 }
	Port: compute : pow_reduce_anonymo_10 | {2 3 }
	Port: compute : pow_reduce_anonymo_8 | {2 3 }
	Port: compute : pow_reduce_anonymo_11 | {2 3 }
	Port: compute : pow_reduce_anonymo | {2 3 }
	Port: compute : mask_table1686 | {2 3 }
	Port: compute : one_half_table2682 | {2 3 }
	Port: compute : mask_table1 | {2 3 }
	Port: compute : one_half_table2 | {2 3 }
	Port: compute : mask_table1685 | {2 3 }
	Port: compute : one_half_table2681 | {2 3 }
	Port: compute : ref_4oPi_table_100_V | {2 3 }
	Port: compute : second_order_float_2 | {2 3 }
	Port: compute : second_order_float_3 | {2 3 }
	Port: compute : second_order_float_s | {2 3 }
  - Chain level:
	State 1
		StgValue_28 : 1
		StgValue_29 : 1
	State 2
		exitcond_i : 1
		i : 1
		StgValue_35 : 2
		tmp_422_i : 1
		StgValue_37 : 2
		ireg_V : 1
		tmp : 2
		isneg : 2
		exp_tmp_V : 2
		tmp_1115 : 2
		tmp_421_i : 3
	State 3
		call_ret5_i : 1
		keypoints1_length_dc : 1
		StgValue_50 : 2
		StgValue_51 : 2
		call_ret4_i : 1
		keypoints0_length_dc : 1
		StgValue_56 : 2
		StgValue_57 : 2
	State 4
		p_Result_s : 1
		man_V_5 : 2
		man_V_6 : 3
		F2 : 1
		tmp_424_i : 2
		tmp_425_i : 2
		tmp_426_i : 2
		sh_amt : 3
		sh_amt_cast_i : 4
		tmp_427_i : 2
		tmp_1116 : 4
		tmp_429_i : 4
		tmp_1117 : 4
		icmp : 5
		tmp_432_i : 5
		tmp_433_i : 6
		tmp_1118 : 7
		tmp_436_i : 5
		sel_tmp2 : 3
		sel_tmp6_demorgan : 3
		sel_tmp6 : 3
		sel_tmp7 : 3
		sel_tmp8 : 5
		sel_tmp9 : 3
		sel_tmp15 : 3
		sel_tmp21_demorgan : 3
		sel_tmp21 : 3
		sel_tmp22 : 3
		newSel : 8
		or_cond : 3
		newSel15 : 3
		or_cond3 : 3
		newSel16 : 9
		or_cond4 : 3
		newSel17 : 10
		call_ret_i1 : 11
	State 5
		StgValue_106 : 1
		StgValue_108 : 1
		StgValue_110 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|   call   |           grp_detect_fu_268           |   1456  |   2303  | 319.048 |  194521 |  363460 |
|          |         grp_match_511_s_fu_340        |    0    |    8    |  15.773 |   1216  |   1094  |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|   fpext  |            d_assign_fu_357            |    0    |    0    |    0    |   100   |   134   |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |             man_V_6_fu_488            |    0    |    0    |    0    |    0    |    54   |
|          |             sh_amt_fu_519             |    0    |    0    |    0    |    0    |    12   |
|          |            tmp_435_i_fu_577           |    0    |    0    |    0    |    0    |    32   |
|  select  |             newSel_fu_654             |    0    |    0    |    0    |    0    |    32   |
|          |            newSel15_fu_668            |    0    |    0    |    0    |    0    |    32   |
|          |            newSel16_fu_682            |    0    |    0    |    0    |    0    |    32   |
|          |            newSel17_fu_696            |    0    |    0    |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|   ashr   |            tmp_433_i_fu_567           |    0    |    0    |    0    |    0    |   162   |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |             man_V_5_fu_482            |    0    |    0    |    0    |    0    |    60   |
|    sub   |               F2_fu_495               |    0    |    0    |    0    |    0    |    19   |
|          |            tmp_426_i_fu_513           |    0    |    0    |    0    |    0    |    19   |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |           exitcond_i_fu_386           |    0    |    0    |    0    |    0    |    8    |
|          |            tmp_422_i_fu_398           |    0    |    0    |    0    |    0    |    8    |
|          |            tmp_421_i_fu_434           |    0    |    0    |    0    |    0    |    29   |
|   icmp   |            tmp_424_i_fu_501           |    0    |    0    |    0    |    0    |    13   |
|          |            tmp_427_i_fu_531           |    0    |    0    |    0    |    0    |    13   |
|          |            tmp_429_i_fu_541           |    0    |    0    |    0    |    0    |    13   |
|          |              icmp_fu_557              |    0    |    0    |    0    |    0    |    11   |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|    shl   |            tmp_436_i_fu_584           |    0    |    0    |    0    |    0    |    85   |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|    add   |                i_fu_392               |    0    |    0    |    0    |    0    |    10   |
|          |            tmp_425_i_fu_507           |    0    |    0    |    0    |    0    |    19   |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |            sel_tmp2_fu_595            |    0    |    0    |    0    |    0    |    2    |
|          |            sel_tmp7_fu_612            |    0    |    0    |    0    |    0    |    2    |
|    and   |            sel_tmp9_fu_624            |    0    |    0    |    0    |    0    |    2    |
|          |            sel_tmp15_fu_630           |    0    |    0    |    0    |    0    |    2    |
|          |            sel_tmp22_fu_648           |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |        sel_tmp6_demorgan_fu_601       |    0    |    0    |    0    |    0    |    2    |
|          |       sel_tmp21_demorgan_fu_636       |    0    |    0    |    0    |    0    |    2    |
|    or    |             or_cond_fu_662            |    0    |    0    |    0    |    0    |    2    |
|          |            or_cond3_fu_676            |    0    |    0    |    0    |    0    |    2    |
|          |            or_cond4_fu_690            |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |            sel_tmp1_fu_590            |    0    |    0    |    0    |    0    |    2    |
|    xor   |            sel_tmp6_fu_606            |    0    |    0    |    0    |    0    |    2    |
|          |            sel_tmp8_fu_618            |    0    |    0    |    0    |    0    |    2    |
|          |            sel_tmp21_fu_642           |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |       src0_rows_read_read_fu_188      |    0    |    0    |    0    |    0    |    0    |
|          |       src0_cols_read_read_fu_194      |    0    |    0    |    0    |    0    |    0    |
|          |       src1_rows_read_read_fu_200      |    0    |    0    |    0    |    0    |    0    |
|   read   |       src1_cols_read_read_fu_206      |    0    |    0    |    0    |    0    |    0    |
|          |        thresh_read_read_fu_212        |    0    |    0    |    0    |    0    |    0    |
|          | descriptors0_length_s_202_read_fu_218 |    0    |    0    |    0    |    0    |    0    |
|          | descriptors1_length_s_203_read_fu_224 |    0    |    0    |    0    |    0    |    0    |
|          |    matches_length_read_read_fu_230    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |       StgValue_106_write_fu_236       |    0    |    0    |    0    |    0    |    0    |
|   write  |       StgValue_108_write_fu_243       |    0    |    0    |    0    |    0    |    0    |
|          |       StgValue_110_write_fu_250       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|extractvalue|               grp_fu_360              |    0    |    0    |    0    |    0    |    0    |
|          |               grp_fu_364              |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |              extLd_fu_368             |    0    |    0    |    0    |    0    |    0    |
|          |             extLd1_fu_372             |    0    |    0    |    0    |    0    |    0    |
|   zext   |              tmp_i_fu_468             |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_s_fu_478           |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_432_i_fu_563           |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |               tmp_fu_408              |    0    |    0    |    0    |    0    |    0    |
|   trunc  |            tmp_1115_fu_430            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_1116_fu_537            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_1118_fu_573            |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
| bitselect|              isneg_fu_412             |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|partselect|            exp_tmp_V_fu_420           |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_1117_fu_547            |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|            tmp_i_204_fu_471           |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|   sext   |          sh_amt_cast_i_fu_527         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                       |   1456  |   2311  | 334.821 |  195837 |  365411 |
|----------|---------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| descriptors0_length_1_reg_808|   32   |
| descriptors0_length_s_reg_720|   32   |
| descriptors1_length_1_reg_803|   32   |
| descriptors1_length_s_reg_713|   32   |
|       exp_tmp_V_reg_787      |   11   |
|          i_i_reg_257         |    2   |
|           i_reg_772          |    2   |
|         isneg_reg_781        |    1   |
|keypoints0_length_dc_2_reg_733|   32   |
|keypoints1_length_dc_2_reg_727|   32   |
|  matches_length_read_reg_764 |    1   |
|       newSel17_reg_813       |   32   |
|    src0_cols_read_reg_744    |   32   |
|    src0_rows_read_reg_739    |   32   |
|    src1_cols_read_reg_754    |   32   |
|    src1_rows_read_reg_749    |   32   |
|      thresh_read_reg_759     |   32   |
|       tmp_1115_reg_792       |   52   |
|       tmp_421_i_reg_797      |    1   |
|       tmp_422_i_reg_777      |    1   |
+------------------------------+--------+
|             Total            |   455  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_detect_fu_268   |  p1  |   2  |   8  |   16   ||    9    |
|    grp_detect_fu_268   |  p2  |   2  |  32  |   64   ||    9    |
|    grp_detect_fu_268   |  p3  |   2  |  32  |   64   ||    9    |
|    grp_detect_fu_268   |  p4  |   2  |  16  |   32   ||    9    |
|    grp_detect_fu_268   |  p5  |   2  |  16  |   32   ||    9    |
|    grp_detect_fu_268   |  p6  |   2  |  32  |   64   ||    9    |
|    grp_detect_fu_268   |  p7  |   2  |  32  |   64   ||    9    |
|    grp_detect_fu_268   |  p8  |   2  |   8  |   16   ||    9    |
|    grp_detect_fu_268   |  p9  |   2  |   8  |   16   ||    9    |
|    grp_detect_fu_268   |  p10 |   2  |   8  |   16   ||    9    |
| grp_match_511_s_fu_340 |  p2  |   2  |  32  |   64   ||    9    |
| grp_match_511_s_fu_340 |  p4  |   2  |  32  |   64   ||    9    |
| grp_match_511_s_fu_340 |  p5  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   576  ||  12.714 ||   117   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |  1456  |  2311  |   334  | 195837 | 365411 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   12   |    -   |   117  |
|  Register |    -   |    -   |    -   |   455  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1456  |  2311  |   347  | 196292 | 365528 |
+-----------+--------+--------+--------+--------+--------+
