Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Wed Apr 19 17:10:32 2017
| Host              : shirasu running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command           : report_timing -nworst 50 -file work/Ctrl_timing_synth.rpt
| Design            : ctrl
| Device            : 7v2000t-flg1925
| Speed File        : -1  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 r  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 r  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 r  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 f  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 f  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 f  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 r  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 r  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 r  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 f  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 f  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 f  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 r  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 r  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 r  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 f  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 f  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 f  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 r  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 r  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 r  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 f  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 f  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 f  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 r  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 r  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 r  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 f  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 f  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 f  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 r  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 r  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 r  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 f  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 f  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 f  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 r  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 r  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 r  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 f  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 f  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 f  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 r  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 r  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 r  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.640ns (36.820%)  route 4.530ns (63.180%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.455     3.379    row/n_0_r_min[4]_i_115
                         LUT6 (Prop_lut6_I0_O)        0.053     3.432 f  row/r_min[1]_i_141/O
                         net (fo=1, unplaced)         0.564     3.996    row/n_0_r_min[1]_i_141
                         LUT4 (Prop_lut4_I0_O)        0.053     4.049 f  row/r_min[1]_i_75/O
                         net (fo=1, unplaced)         0.000     4.049    row/n_0_r_min[1]_i_75
                         MUXF7 (Prop_muxf7_I1_O)      0.145     4.194 f  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 r  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 r  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 f  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 f  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 r  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 r  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 f  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 f  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 r  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 r  row/r_min[1]_i_74/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_74
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 r  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 f  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 f  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 r  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 r  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 f  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 f  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 f  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 f  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 r  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 r  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 r  row/r_min[1]_i_74/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_74
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_25
                         LUT6 (Prop_lut6_I1_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 r  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 f  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 f  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 r  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 r  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 f  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 f  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 r  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 r  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 f  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 f  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 r  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 r  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 r  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 r  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 r  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 r  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 r  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 r  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT6 (Prop_lut6_I4_O)        0.053     4.051 f  row/r_min[1]_i_72/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_72
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_24/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_24
                         LUT6 (Prop_lut6_I0_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.638ns (36.792%)  route 4.532ns (63.208%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[8]/Q
                         net (fo=942, unplaced)       0.490     2.771    row/Q[7]
                         LUT2 (Prop_lut2_I0_O)        0.153     2.924 f  row/r_min[4]_i_115/O
                         net (fo=184, unplaced)       0.576     3.500    row/n_0_r_min[4]_i_115
                         LUT4 (Prop_lut4_I0_O)        0.053     3.553 f  row/r_min[1]_i_43/O
                         net (fo=104, unplaced)       0.445     3.998    row/n_0_r_min[1]_i_43
                         LUT5 (Prop_lut5_I0_O)        0.053     4.051 f  row/r_min[1]_i_79/O
                         net (fo=1, unplaced)         0.000     4.051    row/n_0_r_min[1]_i_79
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.194 f  row/r_min_reg[1]_i_27/O
                         net (fo=1, unplaced)         0.343     4.537    row/n_0_r_min_reg[1]_i_27
                         LUT6 (Prop_lut6_I5_O)        0.150     4.687 f  row/r_min[1]_i_7/O
                         net (fo=2, unplaced)         0.000     4.687    row/n_0_r_min[1]_i_7
                         MUXF7 (Prop_muxf7_I0_O)      0.143     4.830 f  row/r_min_reg[1]_i_34/O
                         net (fo=1, unplaced)         0.339     5.169    row/n_0_r_min_reg[1]_i_34
                         LUT5 (Prop_lut5_I3_O)        0.150     5.319 f  row/r_min[1]_i_9/O
                         net (fo=1, unplaced)         0.340     5.659    row/n_0_r_min[1]_i_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.712 r  row/r_min[1]_i_3/O
                         net (fo=3, unplaced)         0.356     6.068    row/n_0_r_min[1]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.053     6.121 r  row/r_min[3]_i_7/O
                         net (fo=1, unplaced)         0.000     6.121    row/n_0_r_min[3]_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.445 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.445    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.503    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.723 r  row/r_min_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.503     7.226    row/n_6_r_min_reg[11]_i_5
                         LUT3 (Prop_lut3_I0_O)        0.169     7.395 r  row/r_min[9]_i_1/O
                         net (fo=3, unplaced)         0.260     7.655    row/funcabs_return[9]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.823 f  row/r_min[11]_i_8/O
                         net (fo=1, unplaced)         0.247     8.070    row/n_0_r_min[11]_i_8
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.299     8.369 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     8.609    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     8.762 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     9.155    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=4960, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.545    




