set_min_delay 30 -rise_from clk1 -fall_from core_clock -to pin* -rise_to port1 -probe -reset_path
