0.6
2017.2
Jun 15 2017
18:52:51
E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/alurev16_bit.v,1525779280,verilog,,,,alurev16_bit,,,,,,,,
E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/alurev16_bit_tb.v,1527161336,verilog,,,,alurev16_bit_tb,,,,,,,,
E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v,1527230952,verilog,,,,dkgGate;dpgGate;feyGate;fredGate;tofGate,,,,,,,,
E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/one_bit.v,1527241222,verilog,,,,one_bit_end;one_bit_mid;one_bit_start,,,,,,,,
E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/shifting_block.v,1527241297,verilog,,,,shifting_end;shifting_mid;shifting_start,,,,,,,,
