<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v</a>
defines: 
time_elapsed: 1.376s
ram usage: 41416 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpgx5302xx/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:25</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:25</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:25</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpgx5302xx/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpgx5302xx/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpgx5302xx/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v</a>, line:25, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:38
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:39
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (global_reg), line:39
           |vpiName:global_reg
           |vpiFullName:work@main.global_reg
         |vpiRhs:
         \_constant: , line:39
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
       |vpiStmt:
       \_task_call: (inc_glob), line:40
         |vpiName:inc_glob
         |vpiTask:
         \_task: (inc_glob), line:29
           |vpiName:inc_glob
           |vpiFullName:work@main.inc_glob
           |vpiIODecl:
           \_io_decl: (in_1), line:30, parent:inc_glob
             |vpiName:in_1
             |vpiDirection:1
             |vpiRange:
             \_range: , line:30
               |vpiLeftRange:
               \_constant: , line:30
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
               |vpiRightRange:
               \_constant: , line:30
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiIODecl:
           \_io_decl: (in_2), line:31, parent:inc_glob
             |vpiName:in_2
             |vpiDirection:1
             |vpiRange:
             \_range: , line:31
               |vpiLeftRange:
               \_constant: , line:31
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
               |vpiRightRange:
               \_constant: , line:31
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiStmt:
           \_begin: , line:32, parent:inc_glob
             |vpiFullName:work@main.inc_glob
             |vpiStmt:
             \_assignment: , line:33
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (global_reg), line:33
                 |vpiName:global_reg
                 |vpiFullName:work@main.inc_glob.global_reg
               |vpiRhs:
               \_operation: , line:33
                 |vpiOpType:24
                 |vpiOperand:
                 \_ref_obj: (in_1), line:33
                   |vpiName:in_1
                   |vpiFullName:work@main.inc_glob.in_1
                 |vpiOperand:
                 \_ref_obj: (in_2), line:33
                   |vpiName:in_2
                   |vpiFullName:work@main.inc_glob.in_2
         |vpiArgument:
         \_ref_obj: (global_reg), line:40
           |vpiName:global_reg
         |vpiArgument:
         \_ref_obj: (global_reg), line:40
           |vpiName:global_reg
       |vpiStmt:
       \_if_stmt: , line:42
         |vpiCondition:
         \_operation: , line:42
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (global_reg), line:42
             |vpiName:global_reg
             |vpiFullName:work@main.global_reg
           |vpiOperand:
           \_constant: , line:42
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiStmt:
         \_begin: , line:43
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:44
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:44
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - task didn&#39;t modify global_reg\n&#34;
               |vpiSize:42
               |STRING:&#34;FAILED - task didn&#39;t modify global_reg\n&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:45
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:48
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:48
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED\n&#34;
           |vpiSize:10
           |STRING:&#34;PASSED\n&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:49
         |vpiName:$finish
   |vpiTaskFunc:
   \_task: (inc_glob), line:29
   |vpiNet:
   \_logic_net: (global_reg), line:27
     |vpiName:global_reg
     |vpiFullName:work@main.global_reg
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v</a>, line:25
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiNet:
   \_logic_net: (global_reg), line:27, parent:work@main
     |vpiName:global_reg
     |vpiFullName:work@main.global_reg
     |vpiNetType:48
     |vpiRange:
     \_range: , line:27
       |vpiLeftRange:
       \_constant: , line:27
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:27
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \global_reg of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \global_reg of type 608
Object:  of type 7
Object: \inc_glob of type 60
Object:  of type 22
Object:  of type 39
Object: \global_reg of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \global_reg of type 36
Object: \inc_glob of type 59
Object:  of type 4
Object:  of type 3
Object: \global_reg of type 608
Object:  of type 39
Object: \in_1 of type 608
Object: \in_2 of type 608
Object: \in_1 of type 28
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in_2 of type 28
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \builtin of type 600
Generating RTLIL representation for module `\work_main&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2150390] str=&#39;\work_main&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:27</a>.0-27.0&gt; [0x21505f0] str=&#39;\global_reg&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:27</a>.0-27.0&gt; [0x2150920]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:27</a>.0-27.0&gt; [0x2150e60] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:27</a>.0-27.0&gt; [0x2151170] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2151330]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:38</a>.0-38.0&gt; [0x2151450]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:39</a>.0-39.0&gt; [0x21515d0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:39</a>.0-39.0&gt; [0x2151980] str=&#39;\global_reg&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:39</a>.0-39.0&gt; [0x2151e20] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:40</a>.0-40.0&gt; [0x2151ce0] str=&#39;\inc_glob&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:42</a>.0-42.0&gt; [0x2151fe0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2152100]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:42</a>.0-42.0&gt; [0x2152220]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21523a0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21524c0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:42</a>.0-42.0&gt; [0x2152790] str=&#39;\global_reg&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:42</a>.0-42.0&gt; [0x2152c20] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2152ae0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2152de0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2153950]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:43</a>.0-43.0&gt; [0x2152f00]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:44</a>.0-44.0&gt; [0x2153040] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:44</a>.0-44.0&gt; [0x21536d0] str=&#39;&#34;FAILED - task didn&#39;t modify global_reg\n&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000000101101001000000111010001100001011100110110101100100000011001000110100101100100011011100010011101110100001000000110110101101111011001000110100101100110011110010010000001100111011011000110111101100010011000010110110001011111011100100110010101100111010111000110111000100010&#39;(336) range=[335:0] int=1734110754
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:45</a>.0-45.0&gt; [0x21533a0] str=&#39;\$finish&#39;
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:48</a>.0-48.0&gt; [0x2153a70] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:48</a>.0-48.0&gt; [0x2153d70] str=&#39;&#34;PASSED\n&#34;&#39; bits=&#39;00100010010100000100000101010011010100110100010101000100010111000110111000100010&#39;(80) range=[79:0] int=1146908194
          AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:49</a>.0-49.0&gt; [0x2153b90] str=&#39;\$finish&#39;
      AST_TASK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:29</a>.0-29.0&gt; [0x2165360] str=&#39;\inc_glob&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:32</a>.0-32.0&gt; [0x2165520]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:33</a>.0-33.0&gt; [0x2165640]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:33</a>.0-33.0&gt; [0x21658c0] str=&#39;\global_reg&#39;
            AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:33</a>.0-33.0&gt; [0x2165b00]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:33</a>.0-33.0&gt; [0x2165c80] str=&#39;\in_1&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:33</a>.0-33.0&gt; [0x2165e80] str=&#39;\in_2&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:30</a>.0-30.0&gt; [0x2166020] str=&#39;\in_1&#39; input
          AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:30</a>.0-30.0&gt; [0x2166140]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:30</a>.0-30.0&gt; [0x2166440] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:30</a>.0-30.0&gt; [0x2166600] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:31</a>.0-31.0&gt; [0x21662c0] str=&#39;\in_2&#39; input
          AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:31</a>.0-31.0&gt; [0x21667c0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:31</a>.0-31.0&gt; [0x2166ac0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:31</a>.0-31.0&gt; [0x2166c80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task2.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task2.v:45</a>: ERROR: Can&#39;t resolve function name `\$finish&#39;.

</pre>
</body>