<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL: hal_lld.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">4.0.5</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__lld_8c_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">hal_lld.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hal__lld_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2015 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    STM32F4xx/hal_lld.c</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   STM32F4xx/STM32F2xx HAL subsystem low level driver source.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @addtogroup HAL</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="hal_8h.html">hal.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Driver local definitions.                                                 */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* Driver exported variables.                                                */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * @brief   CMSIS system core clock variable.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * @note    It is declared in system_stm32f4xx.h.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaa3cd3e43291e81e795d642b79b6088e6">   39</a></span>&#160;uint32_t <a class="code" href="group___h_a_l.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Driver local variables and types.                                         */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Driver local functions.                                                   */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * @brief   Initializes the backup domain.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * @note    WARNING! Changing clock source impossible without resetting</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *          of the whole BKP domain.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">   54</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="comment">/* Backup domain access enabled and left open.*/</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  PWR-&gt;CR |= PWR_CR_DBP;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="comment">/* Reset BKP domain if different clock source selected.*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordflow">if</span> ((RCC-&gt;BDCR &amp; <a class="code" href="group___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>) != <a class="code" href="group___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>) {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">/* Backup domain reset.*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    RCC-&gt;BDCR = RCC_BDCR_BDRST;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    RCC-&gt;BDCR = 0;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  }</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if STM32_LSE_ENABLED</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#if defined(STM32_LSE_BYPASS)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">/* LSE Bypass.*/</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  RCC-&gt;BDCR |= RCC_BDCR_LSEON | RCC_BDCR_LSEBYP;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">/* No LSE Bypass.*/</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  RCC-&gt;BDCR |= RCC_BDCR_LSEON;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;BDCR &amp; RCC_BDCR_LSERDY) == 0)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    ;                                       <span class="comment">/* Waits until LSE is stable.   */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if HAL_USE_RTC</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">/* If the backup domain hasn&#39;t been initialized yet then proceed with</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">     initialization.*/</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">if</span> ((RCC-&gt;BDCR &amp; RCC_BDCR_RTCEN) == 0) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">/* Selects clock source.*/</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    RCC-&gt;BDCR |= <a class="code" href="group___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">/* RTC clock enabled.*/</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    RCC-&gt;BDCR |= RCC_BDCR_RTCEN;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_USE_RTC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#if STM32_BKPRAM_ENABLE</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga84908a40e204ae41f9c60bf23c78ad62">rccEnableBKPSRAM</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  PWR-&gt;CSR |= PWR_CSR_BRE;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">while</span> ((PWR-&gt;CSR &amp; PWR_CSR_BRR) == 0)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    ;                                <span class="comment">/* Waits until the regulator is stable */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  PWR-&gt;CSR &amp;= ~PWR_CSR_BRE;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_BKPRAM_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;}</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* Driver interrupt handlers.                                                */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Driver exported functions.                                                */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * @brief   Low level HAL driver initialization.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">  114</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">/* Reset of all peripherals. AHB3 is not reseted because it could have</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">     been initialized in the board initialization file (board.c).*/</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga8df359ee65f922b632e93d056f00187b">rccResetAHB1</a>(~0);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga3c55cb56707dd9de6a70fe619723c0ae">rccResetAHB2</a>(~0);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(~RCC_APB1RSTR_PWRRST);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(~0);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">/* PWR clock enabled.*/</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#gaf04440822c1098fc73a0a656b21436f2">rccEnablePWRInterface</a>(FALSE);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">/* Initializes the backup domain.*/</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init</a>();</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#if defined(STM32_DMA_REQUIRED)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a>();</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">/* Programmable voltage detector enable.*/</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#if STM32_PVD_ENABLE</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  PWR-&gt;CR |= PWR_CR_PVDE | (<a class="code" href="group___h_a_l.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a> &amp; <a class="code" href="group___h_a_l.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_PVD_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * @brief   STM32F2xx clocks and PLL initialization.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * @note    All the involved constants come from the file @p board.h.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * @note    This function should be invoked just after the system reset.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">  146</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#if !STM32_NO_INIT</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">/* PWR clock enable.*/</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  RCC-&gt;APB1ENR = RCC_APB1ENR_PWREN;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">/* PWR initialization.*/</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#if defined(STM32F4XX) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  PWR-&gt;CR = STM32_VOS;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  PWR-&gt;CR = 0;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">/* HSI setup, it enforces the reset situation in order to handle possible</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">     problems with JTAG probes and re-initializations.*/</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  RCC-&gt;CR |= RCC_CR_HSION;                  <span class="comment">/* Make sure HSI is ON.         */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSIRDY))</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    ;                                       <span class="comment">/* Wait until HSI is stable.    */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">/* HSI is selected as new source without touching the other fields in</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">     CFGR. Clearing the register has to be postponed after HSI is the</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">     new source.*/</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  RCC-&gt;CFGR &amp;= ~RCC_CFGR_SW;                <span class="comment">/* Reset SW */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  RCC-&gt;CFGR |= RCC_CFGR_SWS_HSI;            <span class="comment">/* Select HSI as internal*/</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    ;                                       <span class="comment">/* Wait until HSI is selected.  */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">/* Registers finally cleared to reset values.*/</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  RCC-&gt;CR &amp;= RCC_CR_HSITRIM | RCC_CR_HSION; <span class="comment">/* CR Reset value.              */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  RCC-&gt;CFGR = 0;                            <span class="comment">/* CFGR reset value.            */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#if STM32_HSE_ENABLED</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">/* HSE activation.*/</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#if defined(STM32_HSE_BYPASS)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">/* HSE Bypass.*/</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  RCC-&gt;CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">/* No HSE Bypass.*/</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  RCC-&gt;CR |= RCC_CR_HSEON;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CR &amp; RCC_CR_HSERDY) == 0)</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    ;                           <span class="comment">/* Waits until HSE is stable.               */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#if STM32_LSI_ENABLED</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">/* LSI activation.*/</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  RCC-&gt;CSR |= RCC_CSR_LSION;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CSR &amp; RCC_CSR_LSIRDY) == 0)</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    ;                           <span class="comment">/* Waits until LSI is stable.               */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#if STM32_ACTIVATE_PLL</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">/* PLL activation.*/</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  RCC-&gt;PLLCFGR = <a class="code" href="group___h_a_l.html#ga26c62d05f62b04754eb986ca83d63e7c">STM32_PLLQ</a> | <a class="code" href="group___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a> | <a class="code" href="group___h_a_l.html#ga1946fac37c10bb94e6daa17dc4e6138e">STM32_PLLP</a> | <a class="code" href="group___h_a_l.html#ga63169967f5d9bffe007dc92f6148da96">STM32_PLLN</a> |</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                 <a class="code" href="group___h_a_l.html#ga97c9f16468ea7467b0911bdb042b142f">STM32_PLLM</a>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  RCC-&gt;CR |= RCC_CR_PLLON;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">/* Synchronization with voltage regulator stabilization.*/</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#if defined(STM32F4XX)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">while</span> ((PWR-&gt;CSR &amp; PWR_CSR_VOSRDY) == 0)</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    ;                           <span class="comment">/* Waits until power regulator is stable.   */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#if STM32_OVERDRIVE_REQUIRED</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">/* Overdrive activation performed after activating the PLL in order to save</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">     time as recommended in RM in &quot;Entering Over-drive mode&quot; paragraph.*/</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  PWR-&gt;CR |= PWR_CR_ODEN;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">while</span> (!(PWR-&gt;CSR &amp; PWR_CSR_ODRDY))</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      ;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  PWR-&gt;CR |= PWR_CR_ODSWEN;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">while</span> (!(PWR-&gt;CSR &amp; PWR_CSR_ODSWRDY))</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      ;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_OVERDRIVE_REQUIRED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32F4XX) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">/* Waiting for PLL lock.*/</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLLRDY))</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    ;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_OVERDRIVE_REQUIRED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#if STM32_ACTIVATE_PLLI2S</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">/* PLLI2S activation.*/</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  RCC-&gt;PLLI2SCFGR = <a class="code" href="group___h_a_l.html#gaaade70a783a8516086a8211a94393a84">STM32_PLLI2SR</a> | <a class="code" href="group___h_a_l.html#ga45edcd61a04651439c284de848bfa809">STM32_PLLI2SN</a>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  RCC-&gt;CR |= RCC_CR_PLLI2SON;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">/* Waiting for PLL lock.*/</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLLI2SRDY))</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    ;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#if STM32_ACTIVATE_PLLSAI</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="comment">/* PLLSAI activation.*/</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  RCC-&gt;PLLSAICFGR = <a class="code" href="group___h_a_l.html#ga01f74236e61505d7965975ba00f4cf90">STM32_PLLSAIN</a> | <a class="code" href="group___h_a_l.html#gaf6677bb6942189263c5b626218ec9119">STM32_PLLSAIR</a> | <a class="code" href="group___h_a_l.html#gad6b08353dfb4dfbbe7e083c89ad02a66">STM32_PLLSAIQ</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  RCC-&gt;DCKCFGR = (RCC-&gt;DCKCFGR &amp; ~RCC_DCKCFGR_PLLSAIDIVR) | STM32_PLLSAIR_POST;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  RCC-&gt;CR |= RCC_CR_PLLSAION;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">/* Waiting for PLL lock.*/</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLLSAIRDY))</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    ;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">/* Other clock-related settings (dividers, MCO etc).*/</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  RCC-&gt;CFGR = <a class="code" href="group___h_a_l.html#ga7625378f7bf7e1a50a58739742839619">STM32_MCO2PRE</a> | <a class="code" href="group___h_a_l.html#gada1164056ea271b26c923140f69ace87">STM32_MCO2SEL</a> | <a class="code" href="group___h_a_l.html#gaeadb80a063dd3d4975ca3947a18ff995">STM32_MCO1PRE</a> | <a class="code" href="group___h_a_l.html#ga66f4dea2ca69a6afdc2a05593ddb4999">STM32_MCO1SEL</a> |</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;              <a class="code" href="group___h_a_l.html#ga54203015c2973969adee1dd719010d3a">STM32_I2SSRC</a> | <a class="code" href="group___h_a_l.html#gab8144c2af57de000f8c94863e2caa9a0">STM32_RTCPRE</a> | <a class="code" href="group___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a> | <a class="code" href="group___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a> |</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;              <a class="code" href="group___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="comment">/* Flash setup.*/</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#if defined(STM32_USE_REVISION_A_FIX)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">/* Some old revisions of F4x MCUs randomly crashes with compiler</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">     optimizations enabled AND flash caches enabled. */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">if</span> ((DBGMCU-&gt;IDCODE == 0x20006411) &amp;&amp; (SCB-&gt;CPUID == 0x410FC241))</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    FLASH-&gt;ACR = FLASH_ACR_PRFTEN | <a class="code" href="group___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    FLASH-&gt;ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                 FLASH_ACR_DCEN | <a class="code" href="group___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  FLASH-&gt;ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;               FLASH_ACR_DCEN | <a class="code" href="group___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">/* Switching to the configured clock source if it is different from HSI.*/</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#if (STM32_SW != STM32_SW_HSI)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  RCC-&gt;CFGR |= <a class="code" href="group___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>;        <span class="comment">/* Switches on the selected clock source.   */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != (<a class="code" href="group___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a> &lt;&lt; 2))</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    ;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_NO_INIT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">/* SYSCFG clock enabled here because it is a multi-functional unit shared</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">     among multiple drivers.*/</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_SYSCFGEN, TRUE);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;}</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="group___h_a_l_html_ga5f9c3734d5d06c9ccd5214af5c78c4f8"><div class="ttname"><a href="group___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a></div><div class="ttdeci">#define STM32_PPRE1</div><div class="ttdoc">APB1 prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00611">hal_lld.h:611</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga3670f3886d02bb3010016bbf0db0db83"><div class="ttname"><a href="group___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a></div><div class="ttdeci">#define STM32_PPRE2</div><div class="ttdoc">APB2 prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00618">hal_lld.h:618</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga811cfbd049f0ab00976def9593849d32"><div class="ttname"><a href="group___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a></div><div class="ttdeci">#define STM32_PLLSRC</div><div class="ttdoc">Clock source for the PLLs. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00504">hal_lld.h:504</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga07d5821e5a06754e2ce920c97890d06f"><div class="ttname"><a href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a></div><div class="ttdeci">void hal_lld_init(void)</div><div class="ttdoc">Low level HAL driver initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00114">hal_lld.c:114</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_gaec39939b8fca24f2cb80110309bcde33"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a></div><div class="ttdeci">#define rccEnableAPB2(mask, lp)</div><div class="ttdoc">Enables the clock of one or more peripheral on the APB2 bus. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00101">stm32_rcc.h:101</a></div></div>
<div class="ttc" id="group___h_a_l_html_gaeadb80a063dd3d4975ca3947a18ff995"><div class="ttname"><a href="group___h_a_l.html#gaeadb80a063dd3d4975ca3947a18ff995">STM32_MCO1PRE</a></div><div class="ttdeci">#define STM32_MCO1PRE</div><div class="ttdoc">MCO1 prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00648">hal_lld.h:648</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga7625378f7bf7e1a50a58739742839619"><div class="ttname"><a href="group___h_a_l.html#ga7625378f7bf7e1a50a58739742839619">STM32_MCO2PRE</a></div><div class="ttdeci">#define STM32_MCO2PRE</div><div class="ttdoc">MCO2 prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00664">hal_lld.h:664</a></div></div>
<div class="ttc" id="group___h_a_l_html_gaaade70a783a8516086a8211a94393a84"><div class="ttname"><a href="group___h_a_l.html#gaaade70a783a8516086a8211a94393a84">STM32_PLLI2SR</a></div><div class="ttdeci">#define STM32_PLLI2SR</div><div class="ttdoc">STM32_PLLI2SR field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01304">hal_lld.h:1304</a></div></div>
<div class="ttc" id="hal_8h_html"><div class="ttname"><a href="hal_8h.html">hal.h</a></div><div class="ttdoc">HAL subsystem header. </div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga84908a40e204ae41f9c60bf23c78ad62"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga84908a40e204ae41f9c60bf23c78ad62">rccEnableBKPSRAM</a></div><div class="ttdeci">#define rccEnableBKPSRAM(lp)</div><div class="ttdoc">Enables the BKPSRAM peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00430">stm32_rcc.h:430</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga01f74236e61505d7965975ba00f4cf90"><div class="ttname"><a href="group___h_a_l.html#ga01f74236e61505d7965975ba00f4cf90">STM32_PLLSAIN</a></div><div class="ttdeci">#define STM32_PLLSAIN</div><div class="ttdoc">STM32_PLLSAIN field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01319">hal_lld.h:1319</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga63169967f5d9bffe007dc92f6148da96"><div class="ttname"><a href="group___h_a_l.html#ga63169967f5d9bffe007dc92f6148da96">STM32_PLLN</a></div><div class="ttdeci">#define STM32_PLLN</div><div class="ttdoc">STM32_PLLN field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01076">hal_lld.h:1076</a></div></div>
<div class="ttc" id="group___h_a_l_html_gada1164056ea271b26c923140f69ace87"><div class="ttname"><a href="group___h_a_l.html#gada1164056ea271b26c923140f69ace87">STM32_MCO2SEL</a></div><div class="ttdeci">#define STM32_MCO2SEL</div><div class="ttdoc">MCO2 clock source value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00656">hal_lld.h:656</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga66f4dea2ca69a6afdc2a05593ddb4999"><div class="ttname"><a href="group___h_a_l.html#ga66f4dea2ca69a6afdc2a05593ddb4999">STM32_MCO1SEL</a></div><div class="ttdeci">#define STM32_MCO1SEL</div><div class="ttdoc">MCO1 clock source value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00640">hal_lld.h:640</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga3c55cb56707dd9de6a70fe619723c0ae"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga3c55cb56707dd9de6a70fe619723c0ae">rccResetAHB2</a></div><div class="ttdeci">#define rccResetAHB2(mask)</div><div class="ttdoc">Resets one or more peripheral on the AHB2 bus. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00208">stm32_rcc.h:208</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga54203015c2973969adee1dd719010d3a"><div class="ttname"><a href="group___h_a_l.html#ga54203015c2973969adee1dd719010d3a">STM32_I2SSRC</a></div><div class="ttdeci">#define STM32_I2SSRC</div><div class="ttdoc">I2S clock source. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00671">hal_lld.h:671</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga945eb1f70822303bd0191ef633e5eaca"><div class="ttname"><a href="group___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a></div><div class="ttdeci">#define STM32_RTCSEL</div><div class="ttdoc">RTC clock source. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00625">hal_lld.h:625</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga29204b81c265dd6e124fbcf12a2c8d6f"><div class="ttname"><a href="group___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a></div><div class="ttdeci">#define STM32_SW</div><div class="ttdoc">Main clock source selection. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00492">hal_lld.h:492</a></div></div>
<div class="ttc" id="group___h_a_l_html_gafd2e1233f00f5b0b087ae661e7bc60c0"><div class="ttname"><a href="group___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a></div><div class="ttdeci">#define STM32_RTCSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00406">hal_lld.h:406</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga7c20e7cc2204e118a5c21c5fa04a510a"><div class="ttname"><a href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init</a></div><div class="ttdeci">static void hal_lld_backup_domain_init(void)</div><div class="ttdoc">Initializes the backup domain. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00054">hal_lld.c:54</a></div></div>
<div class="ttc" id="group___h_a_l_html_gaf6677bb6942189263c5b626218ec9119"><div class="ttname"><a href="group___h_a_l.html#gaf6677bb6942189263c5b626218ec9119">STM32_PLLSAIR</a></div><div class="ttdeci">#define STM32_PLLSAIR</div><div class="ttdoc">STM32_PLLSAIR field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01339">hal_lld.h:1339</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga918128f20df10ac68bd73605007bccf1"><div class="ttname"><a href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></div><div class="ttdeci">#define STM32_HCLK</div><div class="ttdoc">AHB frequency. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01201">hal_lld.h:1201</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga8df359ee65f922b632e93d056f00187b"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga8df359ee65f922b632e93d056f00187b">rccResetAHB1</a></div><div class="ttdeci">#define rccResetAHB1(mask)</div><div class="ttdoc">Resets one or more peripheral on the AHB1 bus. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00168">stm32_rcc.h:168</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga8a3fb7f63420c5a83de6149a13d6abff"><div class="ttname"><a href="group___h_a_l.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a></div><div class="ttdeci">#define STM32_PLS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00303">hal_lld.h:303</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga9952955eccb552dd5d2bb86383345296"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a></div><div class="ttdeci">#define rccResetAPB1(mask)</div><div class="ttdoc">Resets one or more peripheral on the APB1 bus. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00088">stm32_rcc.h:88</a></div></div>
<div class="ttc" id="group___h_a_l_html_gacdc37c6e05255d6485d9dfe06cdf82f5"><div class="ttname"><a href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a></div><div class="ttdeci">void stm32_clock_init(void)</div><div class="ttdoc">STM32F2xx clocks and PLL initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00146">hal_lld.c:146</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga035ea0d8259c0f89306c6a7d344705f2"><div class="ttname"><a href="group___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a></div><div class="ttdeci">#define STM32_HPRE</div><div class="ttdoc">AHB prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00604">hal_lld.h:604</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga26c62d05f62b04754eb986ca83d63e7c"><div class="ttname"><a href="group___h_a_l.html#ga26c62d05f62b04754eb986ca83d63e7c">STM32_PLLQ</a></div><div class="ttdeci">#define STM32_PLLQ</div><div class="ttdoc">STM32_PLLQ field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01101">hal_lld.h:1101</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga7cd2fdf2327264051656ade6037427ed"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a></div><div class="ttdeci">#define rccResetAPB2(mask)</div><div class="ttdoc">Resets one or more peripheral on the APB2 bus. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00128">stm32_rcc.h:128</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2efa21dedda1992b5cb10ca9335d17f2"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a></div><div class="ttdeci">void dmaInit(void)</div><div class="ttdoc">STM32 DMA helper initialization. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00409">stm32_dma.c:409</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_gaf04440822c1098fc73a0a656b21436f2"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#gaf04440822c1098fc73a0a656b21436f2">rccEnablePWRInterface</a></div><div class="ttdeci">#define rccEnablePWRInterface(lp)</div><div class="ttdoc">Enables the PWR interface clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00453">stm32_rcc.h:453</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga45edcd61a04651439c284de848bfa809"><div class="ttname"><a href="group___h_a_l.html#ga45edcd61a04651439c284de848bfa809">STM32_PLLI2SN</a></div><div class="ttdeci">#define STM32_PLLI2SN</div><div class="ttdoc">STM32_PLLI2SN field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01294">hal_lld.h:1294</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga59b3885d4e2a3f63cfeb9ae58b6da563"><div class="ttname"><a href="group___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a></div><div class="ttdeci">#define STM32_FLASHBITS</div><div class="ttdoc">Flash settings. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01493">hal_lld.h:1493</a></div></div>
<div class="ttc" id="group___h_a_l_html_gab8144c2af57de000f8c94863e2caa9a0"><div class="ttname"><a href="group___h_a_l.html#gab8144c2af57de000f8c94863e2caa9a0">STM32_RTCPRE</a></div><div class="ttdeci">#define STM32_RTCPRE</div><div class="ttdoc">RTC HSE divider setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01431">hal_lld.h:1431</a></div></div>
<div class="ttc" id="group___h_a_l_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___h_a_l.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdoc">CMSIS system core clock variable. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00039">hal_lld.c:39</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga6f4f9c19c6b1a1c3694278a542e3c60d"><div class="ttname"><a href="group___h_a_l.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a></div><div class="ttdeci">#define STM32_PLS</div><div class="ttdoc">Sets voltage level for programmable voltage detector. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00439">hal_lld.h:439</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga97c9f16468ea7467b0911bdb042b142f"><div class="ttname"><a href="group___h_a_l.html#ga97c9f16468ea7467b0911bdb042b142f">STM32_PLLM</a></div><div class="ttdeci">#define STM32_PLLM</div><div class="ttdoc">STM32_PLLM field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01032">hal_lld.h:1032</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga1946fac37c10bb94e6daa17dc4e6138e"><div class="ttname"><a href="group___h_a_l.html#ga1946fac37c10bb94e6daa17dc4e6138e">STM32_PLLP</a></div><div class="ttdeci">#define STM32_PLLP</div><div class="ttdoc">STM32_PLLP field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01085">hal_lld.h:1085</a></div></div>
<div class="ttc" id="group___h_a_l_html_gad6b08353dfb4dfbbe7e083c89ad02a66"><div class="ttname"><a href="group___h_a_l.html#gad6b08353dfb4dfbbe7e083c89ad02a66">STM32_PLLSAIQ</a></div><div class="ttdeci">#define STM32_PLLSAIQ</div><div class="ttdoc">STM32_PLLSAIQ field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l01329">hal_lld.h:1329</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_fcf8a3f15c8d5f50174806c5588fa2b9.html">sylvain</a></li><li class="navelem"><a class="el" href="dir_5ddfe5efd067633154511b6e294dc018.html">Documents</a></li><li class="navelem"><a class="el" href="dir_4170d7d592d1eecce4f2e2d8848e1673.html">SE</a></li><li class="navelem"><a class="el" href="dir_540fb538977cb42ea665d14592400a5b.html">SE302</a></li><li class="navelem"><a class="el" href="dir_1a1b6853fa51368d9888da06dd45452a.html">sylvain-le-roux</a></li><li class="navelem"><a class="el" href="dir_54e824ecef2f914ab36b90e497197daa.html">ChibiOS_16.1.5</a></li><li class="navelem"><a class="el" href="dir_23c3e7e2dbd1af1d0eb18131fe6d5066.html">os</a></li><li class="navelem"><a class="el" href="dir_052a3bf391a4269b3b709fe29e2196e3.html">hal</a></li><li class="navelem"><a class="el" href="dir_e659076929392eddd36683c65c451fa2.html">ports</a></li><li class="navelem"><a class="el" href="dir_20892380b55c3fe3ebf18a17807aa465.html">STM32</a></li><li class="navelem"><a class="el" href="dir_aba18dd45ad01151c31ea45cf69865ff.html">STM32F4xx</a></li><li class="navelem"><a class="el" href="hal__lld_8c.html">hal_lld.c</a></li>
    <li class="footer">Generated on Thu Nov 3 2016 09:43:52 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
