package:
  name: common_verification
  authors:
    - "Andreas Kurth <akurth@iis.ee.ethz.ch>"

sources:
  # Files in this package are meant for simulation only.
  # Verilator does not support features commonly used in simulation (eg: rand conditioning)
  - target: any(simulation, verilator)
    files:
    - src/clk_rst_gen.sv
    - src/sim_timeout.sv
    - src/stream_watchdog.sv
    - src/signal_highlighter.sv

  - target: simulation
    files:
    # Source files grouped in levels. Files in level 0 have no dependencies on files in this
    # package. Files in level 1 only depend on files in level 0, files in level 2 on files in
    # levels 1 and 0, etc. Files within a level are ordered alphabetically.
    # Level 0
    - src/rand_id_queue.sv
    - src/rand_stream_mst.sv
    - src/rand_synch_holdable_driver.sv
    - src/rand_verif_pkg.sv
    # Level 1
    - src/rand_synch_driver.sv
    # Level 2
    - src/rand_stream_slv.sv

  - target: test
    files:
    - test/tb_clk_rst_gen.sv
