#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001947e3b2b70 .scope module, "BarrelShifter_TestBench" "BarrelShifter_TestBench" 2 37;
 .timescale 0 0;
v000001947e410330_0 .var "data", 3 0;
v000001947e411730_0 .net "data_out", 3 0, L_000001947e419b90;  1 drivers
v000001947e410a10_0 .var "shift_amt", 0 0;
v000001947e410510_0 .var "shift_dir", 0 0;
S_000001947e3797a0 .scope module, "barrel_shifter" "bit4_BarrelShifter" 2 41, 2 26 0, S_000001947e3b2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "shift_dir";
    .port_info 2 /INPUT 1 "shift_amt";
    .port_info 3 /OUTPUT 4 "data_out";
v000001947e411a50_0 .net *"_ivl_1", 0 0, L_000001947e415080;  1 drivers
v000001947e410290_0 .net *"_ivl_13", 0 0, L_000001947e418f10;  1 drivers
v000001947e410c90_0 .net *"_ivl_15", 0 0, L_000001947e417570;  1 drivers
v000001947e410970_0 .net *"_ivl_17", 0 0, L_000001947e417110;  1 drivers
v000001947e410d30_0 .net *"_ivl_19", 0 0, L_000001947e417e30;  1 drivers
v000001947e410470_0 .net *"_ivl_25", 0 0, L_000001947e419550;  1 drivers
v000001947e411190_0 .net *"_ivl_27", 0 0, L_000001947e4177f0;  1 drivers
v000001947e410e70_0 .net *"_ivl_29", 0 0, L_000001947e417890;  1 drivers
v000001947e4117d0_0 .net *"_ivl_3", 0 0, L_000001947e414c20;  1 drivers
v000001947e4114b0_0 .net *"_ivl_31", 0 0, L_000001947e419690;  1 drivers
v000001947e4103d0_0 .net *"_ivl_37", 0 0, L_000001947e41a8b0;  1 drivers
v000001947e410f10_0 .net *"_ivl_39", 0 0, L_000001947e419eb0;  1 drivers
v000001947e411410_0 .net *"_ivl_41", 0 0, L_000001947e419cd0;  1 drivers
v000001947e410fb0_0 .net *"_ivl_43", 0 0, L_000001947e41aa90;  1 drivers
v000001947e411050_0 .net *"_ivl_5", 0 0, L_000001947e4154e0;  1 drivers
v000001947e411cd0_0 .net *"_ivl_7", 0 0, L_000001947e414f40;  1 drivers
v000001947e4115f0_0 .net "data", 3 0, v000001947e410330_0;  1 drivers
v000001947e411230_0 .net "data_out", 3 0, L_000001947e419b90;  alias, 1 drivers
v000001947e4112d0_0 .net "shift_amt", 0 0, v000001947e410a10_0;  1 drivers
v000001947e411690_0 .net "shift_dir", 0 0, v000001947e410510_0;  1 drivers
L_000001947e415080 .part v000001947e410330_0, 2, 1;
L_000001947e414c20 .part v000001947e410330_0, 1, 1;
L_000001947e4154e0 .part v000001947e410330_0, 2, 1;
L_000001947e414f40 .part v000001947e410330_0, 3, 1;
L_000001947e414fe0 .concat [ 1 1 1 1], L_000001947e414f40, L_000001947e4154e0, L_000001947e414c20, L_000001947e415080;
L_000001947e418f10 .part v000001947e410330_0, 3, 1;
L_000001947e417570 .part v000001947e410330_0, 2, 1;
L_000001947e417110 .part v000001947e410330_0, 3, 1;
L_000001947e417e30 .part v000001947e410330_0, 0, 1;
L_000001947e4176b0 .concat [ 1 1 1 1], L_000001947e417e30, L_000001947e417110, L_000001947e417570, L_000001947e418f10;
L_000001947e419550 .part v000001947e410330_0, 0, 1;
L_000001947e4177f0 .part v000001947e410330_0, 3, 1;
L_000001947e417890 .part v000001947e410330_0, 0, 1;
L_000001947e419690 .part v000001947e410330_0, 1, 1;
L_000001947e4171b0 .concat [ 1 1 1 1], L_000001947e419690, L_000001947e417890, L_000001947e4177f0, L_000001947e419550;
L_000001947e41a8b0 .part v000001947e410330_0, 1, 1;
L_000001947e419eb0 .part v000001947e410330_0, 0, 1;
L_000001947e419cd0 .part v000001947e410330_0, 1, 1;
L_000001947e41aa90 .part v000001947e410330_0, 2, 1;
L_000001947e41ad10 .concat [ 1 1 1 1], L_000001947e41aa90, L_000001947e419cd0, L_000001947e419eb0, L_000001947e41a8b0;
L_000001947e419b90 .concat8 [ 1 1 1 1], L_000001947e4129f0, L_000001947e412670, L_000001947e41c3c0, L_000001947e41c350;
S_000001947e379930 .scope module, "mux4" "Multiplexer_4to1" 2 31, 2 14 0, S_000001947e3797a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "s1";
    .port_info 2 /INPUT 1 "s0";
    .port_info 3 /OUTPUT 1 "y";
L_000001947e412c90 .functor NOT 1, v000001947e410510_0, C4<0>, C4<0>, C4<0>;
L_000001947e412910 .functor NOT 1, v000001947e410a10_0, C4<0>, C4<0>, C4<0>;
v000001947e4074a0_0 .net *"_ivl_1", 0 0, L_000001947e4106f0;  1 drivers
v000001947e407360_0 .net *"_ivl_13", 0 0, L_000001947e4156c0;  1 drivers
v000001947e408260_0 .net *"_ivl_19", 0 0, L_000001947e415260;  1 drivers
v000001947e406be0_0 .net *"_ivl_26", 0 0, L_000001947e414720;  1 drivers
v000001947e4077c0_0 .net *"_ivl_28", 0 0, L_000001947e4153a0;  1 drivers
v000001947e4083a0_0 .net *"_ivl_30", 0 0, L_000001947e415c60;  1 drivers
v000001947e408300_0 .net *"_ivl_32", 0 0, L_000001947e4147c0;  1 drivers
v000001947e406c80_0 .net *"_ivl_7", 0 0, L_000001947e4100b0;  1 drivers
v000001947e407f40_0 .net "data", 3 0, L_000001947e414fe0;  1 drivers
v000001947e408580_0 .net "data_out", 3 0, L_000001947e414b80;  1 drivers
v000001947e4079a0_0 .net "not_s0", 0 0, L_000001947e412910;  1 drivers
v000001947e407b80_0 .net "not_s1", 0 0, L_000001947e412c90;  1 drivers
v000001947e407c20_0 .net "s0", 0 0, v000001947e410a10_0;  alias, 1 drivers
v000001947e408440_0 .net "s1", 0 0, v000001947e410510_0;  alias, 1 drivers
v000001947e408620_0 .net "y", 0 0, L_000001947e4129f0;  1 drivers
L_000001947e4106f0 .part L_000001947e414fe0, 0, 1;
L_000001947e411d70 .concat [ 1 1 1 0], L_000001947e4106f0, L_000001947e412910, L_000001947e412c90;
L_000001947e4100b0 .part L_000001947e414fe0, 1, 1;
L_000001947e4101f0 .concat [ 1 1 1 0], L_000001947e4100b0, v000001947e410a10_0, L_000001947e412c90;
L_000001947e4156c0 .part L_000001947e414fe0, 2, 1;
L_000001947e414ae0 .concat [ 1 1 1 0], L_000001947e4156c0, L_000001947e412910, v000001947e410510_0;
L_000001947e415260 .part L_000001947e414fe0, 3, 1;
L_000001947e4142c0 .concat [ 1 1 1 0], L_000001947e415260, v000001947e410a10_0, v000001947e410510_0;
L_000001947e414b80 .concat8 [ 1 1 1 1], L_000001947e412590, L_000001947e412280, L_000001947e4120c0, L_000001947e412210;
L_000001947e414720 .part L_000001947e414b80, 0, 1;
L_000001947e4153a0 .part L_000001947e414b80, 1, 1;
L_000001947e415c60 .part L_000001947e414b80, 2, 1;
L_000001947e4147c0 .part L_000001947e414b80, 3, 1;
L_000001947e415d00 .concat [ 1 1 1 1], L_000001947e4147c0, L_000001947e415c60, L_000001947e4153a0, L_000001947e414720;
S_000001947e3758a0 .scope module, "gate1" "AND_3bit" 2 19, 2 1 0, S_000001947e379930;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412130 .functor AND 1, L_000001947e411870, L_000001947e411af0, C4<1>, C4<1>;
L_000001947e412590 .functor AND 1, L_000001947e412130, L_000001947e411b90, C4<1>, C4<1>;
v000001947e3a6e50_0 .net *"_ivl_1", 0 0, L_000001947e411870;  1 drivers
v000001947e3a6090_0 .net *"_ivl_3", 0 0, L_000001947e411af0;  1 drivers
v000001947e3a7530_0 .net *"_ivl_5", 0 0, L_000001947e411b90;  1 drivers
v000001947e3a7710_0 .net "a", 2 0, L_000001947e411d70;  1 drivers
v000001947e3a5cd0_0 .net "w1", 0 0, L_000001947e412130;  1 drivers
v000001947e3a75d0_0 .net "y", 0 0, L_000001947e412590;  1 drivers
L_000001947e411870 .part L_000001947e411d70, 0, 1;
L_000001947e411af0 .part L_000001947e411d70, 1, 1;
L_000001947e411b90 .part L_000001947e411d70, 2, 1;
S_000001947e375a30 .scope module, "gate2" "AND_3bit" 2 20, 2 1 0, S_000001947e379930;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e4123d0 .functor AND 1, L_000001947e411e10, L_000001947e411eb0, C4<1>, C4<1>;
L_000001947e412280 .functor AND 1, L_000001947e4123d0, L_000001947e411f50, C4<1>, C4<1>;
v000001947e3a6ef0_0 .net *"_ivl_1", 0 0, L_000001947e411e10;  1 drivers
v000001947e3a6130_0 .net *"_ivl_3", 0 0, L_000001947e411eb0;  1 drivers
v000001947e3a5af0_0 .net *"_ivl_5", 0 0, L_000001947e411f50;  1 drivers
v000001947e3a77b0_0 .net "a", 2 0, L_000001947e4101f0;  1 drivers
v000001947e3a78f0_0 .net "w1", 0 0, L_000001947e4123d0;  1 drivers
v000001947e3a6f90_0 .net "y", 0 0, L_000001947e412280;  1 drivers
L_000001947e411e10 .part L_000001947e4101f0, 0, 1;
L_000001947e411eb0 .part L_000001947e4101f0, 1, 1;
L_000001947e411f50 .part L_000001947e4101f0, 2, 1;
S_000001947e37e9e0 .scope module, "gate3" "AND_3bit" 2 21, 2 1 0, S_000001947e379930;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412e50 .functor AND 1, L_000001947e4105b0, L_000001947e410650, C4<1>, C4<1>;
L_000001947e4120c0 .functor AND 1, L_000001947e412e50, L_000001947e410790, C4<1>, C4<1>;
v000001947e3a6950_0 .net *"_ivl_1", 0 0, L_000001947e4105b0;  1 drivers
v000001947e3a6270_0 .net *"_ivl_3", 0 0, L_000001947e410650;  1 drivers
v000001947e3a6450_0 .net *"_ivl_5", 0 0, L_000001947e410790;  1 drivers
v000001947e3a64f0_0 .net "a", 2 0, L_000001947e414ae0;  1 drivers
v000001947e3a7030_0 .net "w1", 0 0, L_000001947e412e50;  1 drivers
v000001947e3a70d0_0 .net "y", 0 0, L_000001947e4120c0;  1 drivers
L_000001947e4105b0 .part L_000001947e414ae0, 0, 1;
L_000001947e410650 .part L_000001947e414ae0, 1, 1;
L_000001947e410790 .part L_000001947e414ae0, 2, 1;
S_000001947e37eb70 .scope module, "gate4" "AND_3bit" 2 22, 2 1 0, S_000001947e379930;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412830 .functor AND 1, L_000001947e414ea0, L_000001947e414180, C4<1>, C4<1>;
L_000001947e412210 .functor AND 1, L_000001947e412830, L_000001947e414220, C4<1>, C4<1>;
v000001947e3a6630_0 .net *"_ivl_1", 0 0, L_000001947e414ea0;  1 drivers
v000001947e3a66d0_0 .net *"_ivl_3", 0 0, L_000001947e414180;  1 drivers
v000001947e3a7170_0 .net *"_ivl_5", 0 0, L_000001947e414220;  1 drivers
v000001947e399a40_0 .net "a", 2 0, L_000001947e4142c0;  1 drivers
v000001947e398c80_0 .net "w1", 0 0, L_000001947e412830;  1 drivers
v000001947e38e3b0_0 .net "y", 0 0, L_000001947e412210;  1 drivers
L_000001947e414ea0 .part L_000001947e4142c0, 0, 1;
L_000001947e414180 .part L_000001947e4142c0, 1, 1;
L_000001947e414220 .part L_000001947e4142c0, 2, 1;
S_000001947e342ae0 .scope module, "gate5" "OR_4bit" 2 23, 2 7 0, S_000001947e379930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412440 .functor OR 1, L_000001947e4151c0, L_000001947e414360, C4<0>, C4<0>;
L_000001947e412bb0 .functor OR 1, L_000001947e415800, L_000001947e415440, C4<0>, C4<0>;
L_000001947e4129f0 .functor OR 1, L_000001947e412440, L_000001947e412bb0, C4<0>, C4<0>;
v000001947e38f030_0 .net *"_ivl_1", 0 0, L_000001947e4151c0;  1 drivers
v000001947e407e00_0 .net *"_ivl_3", 0 0, L_000001947e414360;  1 drivers
v000001947e408120_0 .net *"_ivl_5", 0 0, L_000001947e415800;  1 drivers
v000001947e407d60_0 .net *"_ivl_7", 0 0, L_000001947e415440;  1 drivers
v000001947e406b40_0 .net "a", 3 0, L_000001947e415d00;  1 drivers
v000001947e407fe0_0 .net "w1", 0 0, L_000001947e412440;  1 drivers
v000001947e4084e0_0 .net "w2", 0 0, L_000001947e412bb0;  1 drivers
v000001947e407180_0 .net "y", 0 0, L_000001947e4129f0;  alias, 1 drivers
L_000001947e4151c0 .part L_000001947e415d00, 0, 1;
L_000001947e414360 .part L_000001947e415d00, 1, 1;
L_000001947e415800 .part L_000001947e415d00, 2, 1;
L_000001947e415440 .part L_000001947e415d00, 3, 1;
S_000001947e342c70 .scope module, "mux5" "Multiplexer_4to1" 2 32, 2 14 0, S_000001947e3797a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "s1";
    .port_info 2 /INPUT 1 "s0";
    .port_info 3 /OUTPUT 1 "y";
L_000001947e412de0 .functor NOT 1, v000001947e410510_0, C4<0>, C4<0>, C4<0>;
L_000001947e4122f0 .functor NOT 1, v000001947e410a10_0, C4<0>, C4<0>, C4<0>;
v000001947e40a5a0_0 .net *"_ivl_1", 0 0, L_000001947e4144a0;  1 drivers
v000001947e40be00_0 .net *"_ivl_13", 0 0, L_000001947e415ee0;  1 drivers
v000001947e40b680_0 .net *"_ivl_19", 0 0, L_000001947e415a80;  1 drivers
v000001947e40a640_0 .net *"_ivl_26", 0 0, L_000001947e415e40;  1 drivers
v000001947e40a820_0 .net *"_ivl_28", 0 0, L_000001947e415f80;  1 drivers
v000001947e40a6e0_0 .net *"_ivl_30", 0 0, L_000001947e4140e0;  1 drivers
v000001947e40aa00_0 .net *"_ivl_32", 0 0, L_000001947e418e70;  1 drivers
v000001947e40b220_0 .net *"_ivl_7", 0 0, L_000001947e415120;  1 drivers
v000001947e40b900_0 .net "data", 3 0, L_000001947e4176b0;  1 drivers
v000001947e40b720_0 .net "data_out", 3 0, L_000001947e4159e0;  1 drivers
v000001947e40b360_0 .net "not_s0", 0 0, L_000001947e4122f0;  1 drivers
v000001947e40bc20_0 .net "not_s1", 0 0, L_000001947e412de0;  1 drivers
v000001947e40bfe0_0 .net "s0", 0 0, v000001947e410a10_0;  alias, 1 drivers
v000001947e40a500_0 .net "s1", 0 0, v000001947e410510_0;  alias, 1 drivers
v000001947e40ba40_0 .net "y", 0 0, L_000001947e412670;  1 drivers
L_000001947e4144a0 .part L_000001947e4176b0, 0, 1;
L_000001947e4149a0 .concat [ 1 1 1 0], L_000001947e4144a0, L_000001947e4122f0, L_000001947e412de0;
L_000001947e415120 .part L_000001947e4176b0, 1, 1;
L_000001947e4158a0 .concat [ 1 1 1 0], L_000001947e415120, v000001947e410a10_0, L_000001947e412de0;
L_000001947e415ee0 .part L_000001947e4176b0, 2, 1;
L_000001947e414d60 .concat [ 1 1 1 0], L_000001947e415ee0, L_000001947e4122f0, v000001947e410510_0;
L_000001947e415a80 .part L_000001947e4176b0, 3, 1;
L_000001947e414e00 .concat [ 1 1 1 0], L_000001947e415a80, v000001947e410a10_0, v000001947e410510_0;
L_000001947e4159e0 .concat8 [ 1 1 1 1], L_000001947e4124b0, L_000001947e412a60, L_000001947e4121a0, L_000001947e412fa0;
L_000001947e415e40 .part L_000001947e4159e0, 0, 1;
L_000001947e415f80 .part L_000001947e4159e0, 1, 1;
L_000001947e4140e0 .part L_000001947e4159e0, 2, 1;
L_000001947e418e70 .part L_000001947e4159e0, 3, 1;
L_000001947e4186f0 .concat [ 1 1 1 1], L_000001947e418e70, L_000001947e4140e0, L_000001947e415f80, L_000001947e415e40;
S_000001947e342e00 .scope module, "gate1" "AND_3bit" 2 19, 2 1 0, S_000001947e342c70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412ec0 .functor AND 1, L_000001947e4145e0, L_000001947e415bc0, C4<1>, C4<1>;
L_000001947e4124b0 .functor AND 1, L_000001947e412ec0, L_000001947e414400, C4<1>, C4<1>;
v000001947e407a40_0 .net *"_ivl_1", 0 0, L_000001947e4145e0;  1 drivers
v000001947e407400_0 .net *"_ivl_3", 0 0, L_000001947e415bc0;  1 drivers
v000001947e407540_0 .net *"_ivl_5", 0 0, L_000001947e414400;  1 drivers
v000001947e4086c0_0 .net "a", 2 0, L_000001947e4149a0;  1 drivers
v000001947e408760_0 .net "w1", 0 0, L_000001947e412ec0;  1 drivers
v000001947e4075e0_0 .net "y", 0 0, L_000001947e4124b0;  1 drivers
L_000001947e4145e0 .part L_000001947e4149a0, 0, 1;
L_000001947e415bc0 .part L_000001947e4149a0, 1, 1;
L_000001947e414400 .part L_000001947e4149a0, 2, 1;
S_000001947e408920 .scope module, "gate2" "AND_3bit" 2 20, 2 1 0, S_000001947e342c70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412600 .functor AND 1, L_000001947e415da0, L_000001947e414540, C4<1>, C4<1>;
L_000001947e412a60 .functor AND 1, L_000001947e412600, L_000001947e414cc0, C4<1>, C4<1>;
v000001947e408800_0 .net *"_ivl_1", 0 0, L_000001947e415da0;  1 drivers
v000001947e407ea0_0 .net *"_ivl_3", 0 0, L_000001947e414540;  1 drivers
v000001947e4072c0_0 .net *"_ivl_5", 0 0, L_000001947e414cc0;  1 drivers
v000001947e406d20_0 .net "a", 2 0, L_000001947e4158a0;  1 drivers
v000001947e406960_0 .net "w1", 0 0, L_000001947e412600;  1 drivers
v000001947e406a00_0 .net "y", 0 0, L_000001947e412a60;  1 drivers
L_000001947e415da0 .part L_000001947e4158a0, 0, 1;
L_000001947e414540 .part L_000001947e4158a0, 1, 1;
L_000001947e414cc0 .part L_000001947e4158a0, 2, 1;
S_000001947e409ec0 .scope module, "gate3" "AND_3bit" 2 21, 2 1 0, S_000001947e342c70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412520 .functor AND 1, L_000001947e415760, L_000001947e414900, C4<1>, C4<1>;
L_000001947e4121a0 .functor AND 1, L_000001947e412520, L_000001947e415580, C4<1>, C4<1>;
v000001947e407680_0 .net *"_ivl_1", 0 0, L_000001947e415760;  1 drivers
v000001947e407ae0_0 .net *"_ivl_3", 0 0, L_000001947e414900;  1 drivers
v000001947e406dc0_0 .net *"_ivl_5", 0 0, L_000001947e415580;  1 drivers
v000001947e406e60_0 .net "a", 2 0, L_000001947e414d60;  1 drivers
v000001947e407220_0 .net "w1", 0 0, L_000001947e412520;  1 drivers
v000001947e406aa0_0 .net "y", 0 0, L_000001947e4121a0;  1 drivers
L_000001947e415760 .part L_000001947e414d60, 0, 1;
L_000001947e414900 .part L_000001947e414d60, 1, 1;
L_000001947e415580 .part L_000001947e414d60, 2, 1;
S_000001947e40a050 .scope module, "gate4" "AND_3bit" 2 22, 2 1 0, S_000001947e342c70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e4128a0 .functor AND 1, L_000001947e415940, L_000001947e414680, C4<1>, C4<1>;
L_000001947e412fa0 .functor AND 1, L_000001947e4128a0, L_000001947e414860, C4<1>, C4<1>;
v000001947e406f00_0 .net *"_ivl_1", 0 0, L_000001947e415940;  1 drivers
v000001947e407720_0 .net *"_ivl_3", 0 0, L_000001947e414680;  1 drivers
v000001947e407860_0 .net *"_ivl_5", 0 0, L_000001947e414860;  1 drivers
v000001947e407cc0_0 .net "a", 2 0, L_000001947e414e00;  1 drivers
v000001947e406fa0_0 .net "w1", 0 0, L_000001947e4128a0;  1 drivers
v000001947e4070e0_0 .net "y", 0 0, L_000001947e412fa0;  1 drivers
L_000001947e415940 .part L_000001947e414e00, 0, 1;
L_000001947e414680 .part L_000001947e414e00, 1, 1;
L_000001947e414860 .part L_000001947e414e00, 2, 1;
S_000001947e40a1e0 .scope module, "gate5" "OR_4bit" 2 23, 2 7 0, S_000001947e342c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412360 .functor OR 1, L_000001947e414a40, L_000001947e415300, C4<0>, C4<0>;
L_000001947e412f30 .functor OR 1, L_000001947e415620, L_000001947e415b20, C4<0>, C4<0>;
L_000001947e412670 .functor OR 1, L_000001947e412360, L_000001947e412f30, C4<0>, C4<0>;
v000001947e407040_0 .net *"_ivl_1", 0 0, L_000001947e414a40;  1 drivers
v000001947e407900_0 .net *"_ivl_3", 0 0, L_000001947e415300;  1 drivers
v000001947e4081c0_0 .net *"_ivl_5", 0 0, L_000001947e415620;  1 drivers
v000001947e408080_0 .net *"_ivl_7", 0 0, L_000001947e415b20;  1 drivers
v000001947e40adc0_0 .net "a", 3 0, L_000001947e4186f0;  1 drivers
v000001947e40b9a0_0 .net "w1", 0 0, L_000001947e412360;  1 drivers
v000001947e40a3c0_0 .net "w2", 0 0, L_000001947e412f30;  1 drivers
v000001947e40a460_0 .net "y", 0 0, L_000001947e412670;  alias, 1 drivers
L_000001947e414a40 .part L_000001947e4186f0, 0, 1;
L_000001947e415300 .part L_000001947e4186f0, 1, 1;
L_000001947e415620 .part L_000001947e4186f0, 2, 1;
L_000001947e415b20 .part L_000001947e4186f0, 3, 1;
S_000001947e40c380 .scope module, "mux6" "Multiplexer_4to1" 2 33, 2 14 0, S_000001947e3797a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "s1";
    .port_info 2 /INPUT 1 "s0";
    .port_info 3 /OUTPUT 1 "y";
L_000001947e412c20 .functor NOT 1, v000001947e410510_0, C4<0>, C4<0>, C4<0>;
L_000001947e4126e0 .functor NOT 1, v000001947e410a10_0, C4<0>, C4<0>, C4<0>;
v000001947e40eb50_0 .net *"_ivl_1", 0 0, L_000001947e419050;  1 drivers
v000001947e40d930_0 .net *"_ivl_13", 0 0, L_000001947e417f70;  1 drivers
v000001947e40f190_0 .net *"_ivl_19", 0 0, L_000001947e418bf0;  1 drivers
v000001947e40f230_0 .net *"_ivl_26", 0 0, L_000001947e4183d0;  1 drivers
v000001947e40df70_0 .net *"_ivl_28", 0 0, L_000001947e417b10;  1 drivers
v000001947e40e970_0 .net *"_ivl_30", 0 0, L_000001947e418830;  1 drivers
v000001947e40ed30_0 .net *"_ivl_32", 0 0, L_000001947e418fb0;  1 drivers
v000001947e40ec90_0 .net *"_ivl_7", 0 0, L_000001947e419370;  1 drivers
v000001947e40f0f0_0 .net "data", 3 0, L_000001947e4171b0;  1 drivers
v000001947e40e010_0 .net "data_out", 3 0, L_000001947e4195f0;  1 drivers
v000001947e40f410_0 .net "not_s0", 0 0, L_000001947e4126e0;  1 drivers
v000001947e40ef10_0 .net "not_s1", 0 0, L_000001947e412c20;  1 drivers
v000001947e40f4b0_0 .net "s0", 0 0, v000001947e410a10_0;  alias, 1 drivers
v000001947e40e0b0_0 .net "s1", 0 0, v000001947e410510_0;  alias, 1 drivers
v000001947e40e5b0_0 .net "y", 0 0, L_000001947e41c3c0;  1 drivers
L_000001947e419050 .part L_000001947e4171b0, 0, 1;
L_000001947e418790 .concat [ 1 1 1 0], L_000001947e419050, L_000001947e4126e0, L_000001947e412c20;
L_000001947e419370 .part L_000001947e4171b0, 1, 1;
L_000001947e4194b0 .concat [ 1 1 1 0], L_000001947e419370, v000001947e410a10_0, L_000001947e412c20;
L_000001947e417f70 .part L_000001947e4171b0, 2, 1;
L_000001947e4192d0 .concat [ 1 1 1 0], L_000001947e417f70, L_000001947e4126e0, v000001947e410510_0;
L_000001947e418bf0 .part L_000001947e4171b0, 3, 1;
L_000001947e417430 .concat [ 1 1 1 0], L_000001947e418bf0, v000001947e410a10_0, v000001947e410510_0;
L_000001947e4195f0 .concat8 [ 1 1 1 1], L_000001947e412d70, L_000001947e412750, L_000001947e412980, L_000001947e41cdd0;
L_000001947e4183d0 .part L_000001947e4195f0, 0, 1;
L_000001947e417b10 .part L_000001947e4195f0, 1, 1;
L_000001947e418830 .part L_000001947e4195f0, 2, 1;
L_000001947e418fb0 .part L_000001947e4195f0, 3, 1;
L_000001947e417610 .concat [ 1 1 1 1], L_000001947e418fb0, L_000001947e418830, L_000001947e417b10, L_000001947e4183d0;
S_000001947e40c510 .scope module, "gate1" "AND_3bit" 2 19, 2 1 0, S_000001947e40c380;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412d00 .functor AND 1, L_000001947e417d90, L_000001947e4188d0, C4<1>, C4<1>;
L_000001947e412d70 .functor AND 1, L_000001947e412d00, L_000001947e417750, C4<1>, C4<1>;
v000001947e40bb80_0 .net *"_ivl_1", 0 0, L_000001947e417d90;  1 drivers
v000001947e40b7c0_0 .net *"_ivl_3", 0 0, L_000001947e4188d0;  1 drivers
v000001947e40b2c0_0 .net *"_ivl_5", 0 0, L_000001947e417750;  1 drivers
v000001947e40bae0_0 .net "a", 2 0, L_000001947e418790;  1 drivers
v000001947e40b540_0 .net "w1", 0 0, L_000001947e412d00;  1 drivers
v000001947e40c080_0 .net "y", 0 0, L_000001947e412d70;  1 drivers
L_000001947e417d90 .part L_000001947e418790, 0, 1;
L_000001947e4188d0 .part L_000001947e418790, 1, 1;
L_000001947e417750 .part L_000001947e418790, 2, 1;
S_000001947e40c6a0 .scope module, "gate2" "AND_3bit" 2 20, 2 1 0, S_000001947e40c380;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412ad0 .functor AND 1, L_000001947e418b50, L_000001947e418a10, C4<1>, C4<1>;
L_000001947e412750 .functor AND 1, L_000001947e412ad0, L_000001947e4179d0, C4<1>, C4<1>;
v000001947e40bea0_0 .net *"_ivl_1", 0 0, L_000001947e418b50;  1 drivers
v000001947e40ab40_0 .net *"_ivl_3", 0 0, L_000001947e418a10;  1 drivers
v000001947e40bf40_0 .net *"_ivl_5", 0 0, L_000001947e4179d0;  1 drivers
v000001947e40b4a0_0 .net "a", 2 0, L_000001947e4194b0;  1 drivers
v000001947e40bcc0_0 .net "w1", 0 0, L_000001947e412ad0;  1 drivers
v000001947e40c120_0 .net "y", 0 0, L_000001947e412750;  1 drivers
L_000001947e418b50 .part L_000001947e4194b0, 0, 1;
L_000001947e418a10 .part L_000001947e4194b0, 1, 1;
L_000001947e4179d0 .part L_000001947e4194b0, 2, 1;
S_000001947e40d370 .scope module, "gate3" "AND_3bit" 2 21, 2 1 0, S_000001947e40c380;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e4127c0 .functor AND 1, L_000001947e419190, L_000001947e417cf0, C4<1>, C4<1>;
L_000001947e412980 .functor AND 1, L_000001947e4127c0, L_000001947e418290, C4<1>, C4<1>;
v000001947e40ae60_0 .net *"_ivl_1", 0 0, L_000001947e419190;  1 drivers
v000001947e40bd60_0 .net *"_ivl_3", 0 0, L_000001947e417cf0;  1 drivers
v000001947e40c1c0_0 .net *"_ivl_5", 0 0, L_000001947e418290;  1 drivers
v000001947e40c260_0 .net "a", 2 0, L_000001947e4192d0;  1 drivers
v000001947e40ac80_0 .net "w1", 0 0, L_000001947e4127c0;  1 drivers
v000001947e40a780_0 .net "y", 0 0, L_000001947e412980;  1 drivers
L_000001947e419190 .part L_000001947e4192d0, 0, 1;
L_000001947e417cf0 .part L_000001947e4192d0, 1, 1;
L_000001947e418290 .part L_000001947e4192d0, 2, 1;
S_000001947e40d500 .scope module, "gate4" "AND_3bit" 2 22, 2 1 0, S_000001947e40c380;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e412b40 .functor AND 1, L_000001947e419410, L_000001947e4190f0, C4<1>, C4<1>;
L_000001947e41cdd0 .functor AND 1, L_000001947e412b40, L_000001947e418970, C4<1>, C4<1>;
v000001947e40a8c0_0 .net *"_ivl_1", 0 0, L_000001947e419410;  1 drivers
v000001947e40b860_0 .net *"_ivl_3", 0 0, L_000001947e4190f0;  1 drivers
v000001947e40b5e0_0 .net *"_ivl_5", 0 0, L_000001947e418970;  1 drivers
v000001947e40b400_0 .net "a", 2 0, L_000001947e417430;  1 drivers
v000001947e40afa0_0 .net "w1", 0 0, L_000001947e412b40;  1 drivers
v000001947e40aaa0_0 .net "y", 0 0, L_000001947e41cdd0;  1 drivers
L_000001947e419410 .part L_000001947e417430, 0, 1;
L_000001947e4190f0 .part L_000001947e417430, 1, 1;
L_000001947e418970 .part L_000001947e417430, 2, 1;
S_000001947e40ca10 .scope module, "gate5" "OR_4bit" 2 23, 2 7 0, S_000001947e40c380;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e41ccf0 .functor OR 1, L_000001947e417ed0, L_000001947e419230, C4<0>, C4<0>;
L_000001947e41c200 .functor OR 1, L_000001947e417a70, L_000001947e418510, C4<0>, C4<0>;
L_000001947e41c3c0 .functor OR 1, L_000001947e41ccf0, L_000001947e41c200, C4<0>, C4<0>;
v000001947e40af00_0 .net *"_ivl_1", 0 0, L_000001947e417ed0;  1 drivers
v000001947e40a960_0 .net *"_ivl_3", 0 0, L_000001947e419230;  1 drivers
v000001947e40b0e0_0 .net *"_ivl_5", 0 0, L_000001947e417a70;  1 drivers
v000001947e40abe0_0 .net *"_ivl_7", 0 0, L_000001947e418510;  1 drivers
v000001947e40ad20_0 .net "a", 3 0, L_000001947e417610;  1 drivers
v000001947e40b040_0 .net "w1", 0 0, L_000001947e41ccf0;  1 drivers
v000001947e40b180_0 .net "w2", 0 0, L_000001947e41c200;  1 drivers
v000001947e40e510_0 .net "y", 0 0, L_000001947e41c3c0;  alias, 1 drivers
L_000001947e417ed0 .part L_000001947e417610, 0, 1;
L_000001947e419230 .part L_000001947e417610, 1, 1;
L_000001947e417a70 .part L_000001947e417610, 2, 1;
L_000001947e418510 .part L_000001947e417610, 3, 1;
S_000001947e40cd30 .scope module, "mux7" "Multiplexer_4to1" 2 34, 2 14 0, S_000001947e3797a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "s1";
    .port_info 2 /INPUT 1 "s0";
    .port_info 3 /OUTPUT 1 "y";
L_000001947e41c7b0 .functor NOT 1, v000001947e410510_0, C4<0>, C4<0>, C4<0>;
L_000001947e41c190 .functor NOT 1, v000001947e410a10_0, C4<0>, C4<0>, C4<0>;
v000001947e40e330_0 .net *"_ivl_1", 0 0, L_000001947e4197d0;  1 drivers
v000001947e40e3d0_0 .net *"_ivl_13", 0 0, L_000001947e417c50;  1 drivers
v000001947e410ab0_0 .net *"_ivl_19", 0 0, L_000001947e418470;  1 drivers
v000001947e411550_0 .net *"_ivl_26", 0 0, L_000001947e41a310;  1 drivers
v000001947e411910_0 .net *"_ivl_28", 0 0, L_000001947e4199b0;  1 drivers
v000001947e410830_0 .net *"_ivl_30", 0 0, L_000001947e41a590;  1 drivers
v000001947e411c30_0 .net *"_ivl_32", 0 0, L_000001947e419a50;  1 drivers
v000001947e411370_0 .net *"_ivl_7", 0 0, L_000001947e418c90;  1 drivers
v000001947e4108d0_0 .net "data", 3 0, L_000001947e41ad10;  1 drivers
v000001947e410150_0 .net "data_out", 3 0, L_000001947e4185b0;  1 drivers
v000001947e410b50_0 .net "not_s0", 0 0, L_000001947e41c190;  1 drivers
v000001947e410bf0_0 .net "not_s1", 0 0, L_000001947e41c7b0;  1 drivers
v000001947e4110f0_0 .net "s0", 0 0, v000001947e410a10_0;  alias, 1 drivers
v000001947e410dd0_0 .net "s1", 0 0, v000001947e410510_0;  alias, 1 drivers
v000001947e4119b0_0 .net "y", 0 0, L_000001947e41c350;  1 drivers
L_000001947e4197d0 .part L_000001947e41ad10, 0, 1;
L_000001947e417930 .concat [ 1 1 1 0], L_000001947e4197d0, L_000001947e41c190, L_000001947e41c7b0;
L_000001947e418c90 .part L_000001947e41ad10, 1, 1;
L_000001947e417250 .concat [ 1 1 1 0], L_000001947e418c90, v000001947e410a10_0, L_000001947e41c7b0;
L_000001947e417c50 .part L_000001947e41ad10, 2, 1;
L_000001947e4180b0 .concat [ 1 1 1 0], L_000001947e417c50, L_000001947e41c190, v000001947e410510_0;
L_000001947e418470 .part L_000001947e41ad10, 3, 1;
L_000001947e418dd0 .concat [ 1 1 1 0], L_000001947e418470, v000001947e410a10_0, v000001947e410510_0;
L_000001947e4185b0 .concat8 [ 1 1 1 1], L_000001947e41c5f0, L_000001947e41c270, L_000001947e41c970, L_000001947e41cf90;
L_000001947e41a310 .part L_000001947e4185b0, 0, 1;
L_000001947e4199b0 .part L_000001947e4185b0, 1, 1;
L_000001947e41a590 .part L_000001947e4185b0, 2, 1;
L_000001947e419a50 .part L_000001947e4185b0, 3, 1;
L_000001947e419af0 .concat [ 1 1 1 1], L_000001947e419a50, L_000001947e41a590, L_000001947e4199b0, L_000001947e41a310;
S_000001947e40d690 .scope module, "gate1" "AND_3bit" 2 19, 2 1 0, S_000001947e40cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e41c120 .functor AND 1, L_000001947e4174d0, L_000001947e418ab0, C4<1>, C4<1>;
L_000001947e41c5f0 .functor AND 1, L_000001947e41c120, L_000001947e419730, C4<1>, C4<1>;
v000001947e40db10_0 .net *"_ivl_1", 0 0, L_000001947e4174d0;  1 drivers
v000001947e40e150_0 .net *"_ivl_3", 0 0, L_000001947e418ab0;  1 drivers
v000001947e40e830_0 .net *"_ivl_5", 0 0, L_000001947e419730;  1 drivers
v000001947e40de30_0 .net "a", 2 0, L_000001947e417930;  1 drivers
v000001947e40ebf0_0 .net "w1", 0 0, L_000001947e41c120;  1 drivers
v000001947e40dc50_0 .net "y", 0 0, L_000001947e41c5f0;  1 drivers
L_000001947e4174d0 .part L_000001947e417930, 0, 1;
L_000001947e418ab0 .part L_000001947e417930, 1, 1;
L_000001947e419730 .part L_000001947e417930, 2, 1;
S_000001947e40cba0 .scope module, "gate2" "AND_3bit" 2 20, 2 1 0, S_000001947e40cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e41ce40 .functor AND 1, L_000001947e418010, L_000001947e419870, C4<1>, C4<1>;
L_000001947e41c270 .functor AND 1, L_000001947e41ce40, L_000001947e417bb0, C4<1>, C4<1>;
v000001947e40e8d0_0 .net *"_ivl_1", 0 0, L_000001947e418010;  1 drivers
v000001947e40f2d0_0 .net *"_ivl_3", 0 0, L_000001947e419870;  1 drivers
v000001947e40d9d0_0 .net *"_ivl_5", 0 0, L_000001947e417bb0;  1 drivers
v000001947e40e650_0 .net "a", 2 0, L_000001947e417250;  1 drivers
v000001947e40edd0_0 .net "w1", 0 0, L_000001947e41ce40;  1 drivers
v000001947e40e6f0_0 .net "y", 0 0, L_000001947e41c270;  1 drivers
L_000001947e418010 .part L_000001947e417250, 0, 1;
L_000001947e419870 .part L_000001947e417250, 1, 1;
L_000001947e417bb0 .part L_000001947e417250, 2, 1;
S_000001947e40cec0 .scope module, "gate3" "AND_3bit" 2 21, 2 1 0, S_000001947e40cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e41c820 .functor AND 1, L_000001947e4172f0, L_000001947e418d30, C4<1>, C4<1>;
L_000001947e41c970 .functor AND 1, L_000001947e41c820, L_000001947e417390, C4<1>, C4<1>;
v000001947e40e790_0 .net *"_ivl_1", 0 0, L_000001947e4172f0;  1 drivers
v000001947e40da70_0 .net *"_ivl_3", 0 0, L_000001947e418d30;  1 drivers
v000001947e40d890_0 .net *"_ivl_5", 0 0, L_000001947e417390;  1 drivers
v000001947e40e470_0 .net "a", 2 0, L_000001947e4180b0;  1 drivers
v000001947e40dcf0_0 .net "w1", 0 0, L_000001947e41c820;  1 drivers
v000001947e40f370_0 .net "y", 0 0, L_000001947e41c970;  1 drivers
L_000001947e4172f0 .part L_000001947e4180b0, 0, 1;
L_000001947e418d30 .part L_000001947e4180b0, 1, 1;
L_000001947e417390 .part L_000001947e4180b0, 2, 1;
S_000001947e40d050 .scope module, "gate4" "AND_3bit" 2 22, 2 1 0, S_000001947e40cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e41c580 .functor AND 1, L_000001947e418150, L_000001947e4181f0, C4<1>, C4<1>;
L_000001947e41cf90 .functor AND 1, L_000001947e41c580, L_000001947e418330, C4<1>, C4<1>;
v000001947e40ea10_0 .net *"_ivl_1", 0 0, L_000001947e418150;  1 drivers
v000001947e40dbb0_0 .net *"_ivl_3", 0 0, L_000001947e4181f0;  1 drivers
v000001947e40f550_0 .net *"_ivl_5", 0 0, L_000001947e418330;  1 drivers
v000001947e40dd90_0 .net "a", 2 0, L_000001947e418dd0;  1 drivers
v000001947e40efb0_0 .net "w1", 0 0, L_000001947e41c580;  1 drivers
v000001947e40eab0_0 .net "y", 0 0, L_000001947e41cf90;  1 drivers
L_000001947e418150 .part L_000001947e418dd0, 0, 1;
L_000001947e4181f0 .part L_000001947e418dd0, 1, 1;
L_000001947e418330 .part L_000001947e418dd0, 2, 1;
S_000001947e40c880 .scope module, "gate5" "OR_4bit" 2 23, 2 7 0, S_000001947e40cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001947e41c2e0 .functor OR 1, L_000001947e418650, L_000001947e419c30, C4<0>, C4<0>;
L_000001947e41c6d0 .functor OR 1, L_000001947e419f50, L_000001947e41ac70, C4<0>, C4<0>;
L_000001947e41c350 .functor OR 1, L_000001947e41c2e0, L_000001947e41c6d0, C4<0>, C4<0>;
v000001947e40f5f0_0 .net *"_ivl_1", 0 0, L_000001947e418650;  1 drivers
v000001947e40ded0_0 .net *"_ivl_3", 0 0, L_000001947e419c30;  1 drivers
v000001947e40f730_0 .net *"_ivl_5", 0 0, L_000001947e419f50;  1 drivers
v000001947e40ee70_0 .net *"_ivl_7", 0 0, L_000001947e41ac70;  1 drivers
v000001947e40f050_0 .net "a", 3 0, L_000001947e419af0;  1 drivers
v000001947e40e1f0_0 .net "w1", 0 0, L_000001947e41c2e0;  1 drivers
v000001947e40e290_0 .net "w2", 0 0, L_000001947e41c6d0;  1 drivers
v000001947e40f690_0 .net "y", 0 0, L_000001947e41c350;  alias, 1 drivers
L_000001947e418650 .part L_000001947e419af0, 0, 1;
L_000001947e419c30 .part L_000001947e419af0, 1, 1;
L_000001947e419f50 .part L_000001947e419af0, 2, 1;
L_000001947e41ac70 .part L_000001947e419af0, 3, 1;
    .scope S_000001947e3b2b70;
T_0 ;
    %vpi_call 2 43 "$dumpfile", "bit4_BarrelShifter.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001947e3b2b70 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001947e410330_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947e410510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947e410a10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001947e410330_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947e410510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947e410a10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001947e410330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947e410510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947e410a10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001947e410330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947e410510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947e410a10_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "4-bit_Barrel_Shifter.v";
