multiline_comment|/*&n; * BRIEF MODULE DESCRIPTION&n; *&t;Au1xxx processor specific IRQ tables&n; *&n; * Copyright 2004 Embedded Edge, LLC&n; *&t;dan@embeddededge.com&n; *&n; *  This program is free software; you can redistribute&t; it and/or modify it&n; *  under  the terms of&t; the GNU General  Public License as published by the&n; *  Free Software Foundation;  either version 2 of the&t;License, or (at your&n; *  option) any later version.&n; *&n; *  THIS  SOFTWARE  IS PROVIDED&t;  ``AS&t;IS&squot;&squot; AND   ANY&t;EXPRESS OR IMPLIED&n; *  WARRANTIES,&t;  INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN&n; *  NO&t;EVENT  SHALL   THE AUTHOR  BE&t; LIABLE FOR ANY&t;  DIRECT, INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT&n; *  NOT LIMITED&t;  TO, PROCUREMENT OF  SUBSTITUTE GOODS&t;OR SERVICES; LOSS OF&n; *  USE, DATA,&t;OR PROFITS; OR&t;BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON&n; *  ANY THEORY OF LIABILITY, WHETHER IN&t; CONTRACT, STRICT LIABILITY, OR TORT&n; *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF&n; *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the  GNU General Public License along&n; *  with this program; if not, write  to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; */
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/timex.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/random.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/bitops.h&gt;
macro_line|#include &lt;asm/bootinfo.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/mipsregs.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/mach-au1x00/au1000.h&gt;
multiline_comment|/* The IC0 interrupt table.  This is processor, rather than&n; * board dependent, so no reason to keep this info in the board&n; * dependent files.&n; *&n; * Careful if you change match 2 request!&n; * The interrupt handler is called directly from the low level dispatch code.&n; */
DECL|variable|au1xxx_ic0_map
id|au1xxx_irq_map_t
id|au1xxx_ic0_map
(braket
)braket
op_assign
(brace
macro_line|#if defined(CONFIG_SOC_AU1000)
(brace
id|AU1000_UART0_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_UART1_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_UART2_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_UART3_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_SSI0_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_SSI1_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|1
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|2
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|3
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|4
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|5
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|6
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|7
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_MATCH0_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_MATCH1_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_MATCH2_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|1
)brace
comma
(brace
id|AU1000_RTC_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_RTC_MATCH0_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_RTC_MATCH1_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_RTC_MATCH2_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_IRDA_TX_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_IRDA_RX_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_USB_DEV_REQ_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_USB_DEV_SUS_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_USB_HOST_INT
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_ACSYNC_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_MAC0_DMA_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_MAC1_DMA_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_AC97C_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
macro_line|#elif defined(CONFIG_SOC_AU1500)
(brace
id|AU1500_UART0_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_PCI_INTA
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_PCI_INTB
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1500_UART3_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_PCI_INTC
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_PCI_INTD
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|1
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|2
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|3
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|4
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|5
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|6
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|7
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_MATCH0_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_MATCH1_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_MATCH2_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|1
)brace
comma
(brace
id|AU1000_RTC_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_RTC_MATCH0_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_RTC_MATCH1_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_RTC_MATCH2_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_USB_DEV_REQ_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_USB_DEV_SUS_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_USB_HOST_INT
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_ACSYNC_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1500_MAC0_DMA_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1500_MAC1_DMA_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_AC97C_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
macro_line|#elif defined(CONFIG_SOC_AU1100)
(brace
id|AU1100_UART0_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1100_UART1_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1100_SD_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1100_UART3_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_SSI0_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_SSI1_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|1
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|2
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|3
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|4
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|5
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|6
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_DMA_INT_BASE
op_plus
l_int|7
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_MATCH0_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_MATCH1_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_TOY_MATCH2_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|1
)brace
comma
(brace
id|AU1000_RTC_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_RTC_MATCH0_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_RTC_MATCH1_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_RTC_MATCH2_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_IRDA_TX_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_IRDA_RX_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_USB_DEV_REQ_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_USB_DEV_SUS_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1000_USB_HOST_INT
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_ACSYNC_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1100_MAC0_DMA_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
multiline_comment|/*{ AU1000_GPIO215_208_INT, INTC_INT_HIGH_LEVEL, 0},*/
(brace
id|AU1100_LCD_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1000_AC97C_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
macro_line|#elif defined(CONFIG_SOC_AU1550)
(brace
id|AU1550_UART0_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_PCI_INTA
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_PCI_INTB
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_DDMA_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_CRYPTO_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_PCI_INTC
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_PCI_INTD
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_PCI_RST_INT
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_UART1_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_UART3_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_PSC0_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_PSC1_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_PSC2_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_PSC3_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_TOY_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1550_TOY_MATCH0_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1550_TOY_MATCH1_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1550_TOY_MATCH2_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|1
)brace
comma
(brace
id|AU1550_RTC_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1550_RTC_MATCH0_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1550_RTC_MATCH1_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1550_RTC_MATCH2_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1550_NAND_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1550_USB_DEV_REQ_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_USB_DEV_SUS_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1550_USB_HOST_INT
comma
id|INTC_INT_LOW_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_MAC0_DMA_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1550_MAC1_DMA_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
macro_line|#elif defined(CONFIG_SOC_AU1200)
(brace
id|AU1200_UART0_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_SWT_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1200_SD_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_DDMA_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_MAE_BE_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_UART1_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_MAE_FE_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_PSC0_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_PSC1_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_AES_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_CAMERA_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_TOY_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1200_TOY_MATCH0_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1200_TOY_MATCH1_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1200_TOY_MATCH2_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|1
)brace
comma
(brace
id|AU1200_RTC_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1200_RTC_MATCH0_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1200_RTC_MATCH1_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1200_RTC_MATCH2_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1200_NAND_INT
comma
id|INTC_INT_RISE_EDGE
comma
l_int|0
)brace
comma
(brace
id|AU1200_USB_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_LCD_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
(brace
id|AU1200_MAE_BOTH_INT
comma
id|INTC_INT_HIGH_LEVEL
comma
l_int|0
)brace
comma
macro_line|#else
macro_line|#error &quot;Error: Unknown Alchemy SOC&quot;
macro_line|#endif
)brace
suffix:semicolon
DECL|variable|au1xxx_ic0_nr_irqs
r_int
id|au1xxx_ic0_nr_irqs
op_assign
r_sizeof
(paren
id|au1xxx_ic0_map
)paren
op_div
r_sizeof
(paren
id|au1xxx_irq_map_t
)paren
suffix:semicolon
eof
