{
	"PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"DESIGN_NAME": "manchester_baby",
	"VERILOG_FILES": [
        "dir::logisim/hdl/base/logisimTickGenerator.v",
        "dir::logisim/hdl/base/LogisimClockComponent.v",
        "dir::logisim/hdl/gates/AND_GATE.v",
        "dir::logisim/hdl/gates/OR_GATE_BUS_5_INPUTS.v",
        "dir::logisim/hdl/gates/OR_GATE_3_INPUTS.v",
        "dir::logisim/hdl/gates/OR_GATE.v",
        "dir::logisim/hdl/gates/OR_GATE_BUS.v",
        "dir::logisim/hdl/circuit/main.v",
        "dir::logisim/hdl/toplevel/logisimTopLevelShell.v",
        "dir::logisim/hdl/plexers/Decoder_8.v",
        "dir::logisim/hdl/plexers/Multiplexer_bus_2.v",
        "dir::logisim/hdl/arith/Adder.v",
        "dir::logisim/hdl/arith/Comparator.v",
        "dir::logisim/hdl/arith/Subtractor.v",
        "dir::logisim/hdl/memory/REGISTER_FLIP_FLOP.v",
        "dir::logisim/hdl/memory/LogisimCounter.v",
        "dir::logisim/hdl/memory/S_R_FLIPFLOP.v",
        "dir::src/manchester_baby.v"
	],
	"DESIGN_IS_CORE": 0,
	"CLOCK_PORT": "clock",
	"CLOCK_PERIOD": 25,
	"_commentFP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"FP_SIZING": "relative",
	"FP_CORE_UTIL": 40,
	"PL_BASIC_PLACEMENT": 0,
	"MAX_FANOUT_CONSTRAINT": 4,
	"RT_MAX_LAYER": "Metal4",
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
	"RUN_HEURISTIC_DIODE_INSERTION": 1,
	"RUN_CVC": 1,
	"QUIT_ON_LINTER_ERRORS": 0
}