Our demo uses the PYNQ framework. We have included the relevant files under the Demo folder to run the jupyter notebook if interested.

Demo: Run the jupyter notebook with the relevant bitstream and hardware handoff file in the proper folders. Also comes with weights and biases csv and inputs csv.

HLS: Contains our Vitis files for the HLS IP.

RTL: Contains the Verilog/SystemVerilog files used for the RTL IP. Also includes the relevant testbench for the module in each of the folders.
