==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.2
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z010clg225-2'
@I [HLS-10] Analyzing design file 'sad.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-3' (sad.cpp:32) in function 'sad' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-3.1' (sad.cpp:35) in function 'sad' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.2' (sad.cpp:41) in function 'sad' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.3' (sad.cpp:54) in function 'sad' completely.
@W [XFORM-104] Completely partitioning array 'ref_points.V' (sad.cpp:16) accessed through non-constant indices on dimension 1 (sad.cpp:24), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
@I [XFORM-101] Partitioning array 'ref_points.V' (sad.cpp:16) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'datamem.V' (sad.cpp:13) in dimension 1 completely.
@W [XFORM-104] Completely partitioning array 'sumtree.V' (sad.cpp:14) accessed through non-constant indices on dimension 1 (sad.cpp:28), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
@I [XFORM-101] Partitioning array 'sumtree.V' (sad.cpp:14) in dimension 1 completely.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'sad'... converting 2 basic blocks.
@I [XFORM-11] Balancing expressions in function 'sad' (sad.cpp:6)...127 expression(s) balanced.
@I [HLS-111] Elapsed time: 23.519 seconds; current memory usage: 57.2 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'sad' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'sad' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 7.469 seconds; current memory usage: 63.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'sad' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.902 seconds; current memory usage: 64.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sad' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'sad/max_points_V' to 'ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'sad/ref_points_in_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'sad/datain_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'sad/sumout_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'sad' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'sad/max_points_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'sad'.
@I [HLS-111] Elapsed time: 3.227 seconds; current memory usage: 67.8 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'sad'.
@I [WVHDL-304] Generating RTL VHDL for 'sad'.
@I [WVLOG-307] Generating RTL Verilog for 'sad'.
@I [HLS-112] Total elapsed time: 40.977 seconds; peak memory usage: 67.8 MB.
