structur gate decomposit depthoptim technolog map lutbas fpga design paper studi structur gate decomposit gener simpl gate network depthoptim technolog map use kinput lookupt klut show 1 structur gate decomposit kbound network result optim map depth smaller equal origin network regardless decomposit method use 2 problem structur gate decomposit depthoptim technolog map nphard kunbound network k3 remain nphard kbound network k5 base result propos two new structur gate decomposit algorithm name dogma dogmam combin leveldriven nodepack techniqu use flowmap network flowbas label techniqu use chortl depthoptim technolog map experiment result show 1 among five structur gate decompost algorithm dogmam result best map solut 2 compar speedupan algebra algorithm to boolean approach dogmam complet decomposit test benchmark short time speedup to fail sever case howev speedup result smallest depth area follow technolog map step b introduct field programm gate array fpga wide use circuit design implement system prototyp advantag short design cycl low nonrecur engin cost import class fpga use lookupt lut basic logic element kinput lut klut consist 2 k sram cell store truth tabl arbitrari boolean function k variabl connect lut network lutbas fpga use implement circuit design short time logic synthesi lutbas fpga transform network logic gate function equival lut network process usual divid two task logic optim technolog map logic optim extract common subfunct reduc circuit size andor resynthes critic path reduc circuit delay technolog map consist two subtask gate decomposit lut map gate decomposit larg gate decompos gate k input kbound result kbound network map onto ie cover klut lut map step separ optim map task artifici lut synthesi algorithm eg lapp94 wuea95 decompos collaps network lut network directli object task includ area delay minim routabl maxim combin comprehens survey gate decomposit lut map logic synthesi algorithm lutbas fpga found codi96 delay lut network measur number level depth network unit delay model number algorithm propos past delayori lut map classifi two class first class algorithm chortl frrv91b dagmap chcd92 flowmap codi94a perform lut map without logic resynthesi among algorithm chortl guarante depthoptim technolog map simpleg tree network flowmap guarante depthoptim lut map gener kbound network follow flowmap flowmapr codi94b cutmap cohw95 reduc map area flowmapd codi94c edgemap yawo94 minim delay accur net delay model anoth class lut map algorithm mispgadelay musb91 techmapd sath93 flowsyn codi93 alto hujs96 collaps critic path follow delayori logic resynthesi due resynthesi class algorithm could obtain map depth smaller optim depth comput flowmap usual longer comput time gate decomposit may affect significantli network depth obtain algorithm first lut map class exampl network figur 1a kbound network node v decompos shown figur 1b map algorithm result depth 3 larger node v decompos way shown figur 1c map solut depth 2 obtain addit kbound network decompos map depth could reduc figur 2a show 3bound network produc 3level map solut five lut everi shade squar repres lut figur node v decompos flowmap produc 2level network four lut figur 2b two exampl demonstr gate decomposit affect depth obtain lut map algorithm classifi gate decomposit method structur algebra boolean approach structur gate decomposit appli simpl gate eg gate gate xor gate complex gate need transform simpl gate eg via andor decomposit structur decomposit techdecomp algorithm si sesl92 dmig algorithm wa89 chcd92 chortl famili map algorithm frrc90 frrv91a frrv91b perform structur gate decomposit algebra gate decomposit approach network b c figur 1 impact gate decomposit map depth initi network b decomposit result map depth 3 c decomposit result map depth 2 decomposit b decomposit figur gate decomposit kbound network initi kbound network map depth 3 b decompos network map depth 2 usual partial collaps gate repres sumofproduct sop form common logic subfunct extract algebra divis ru89 de94 speedup algorithm si sesl92 algebra approach collaps critic path follow network resynthesi delay minim boolean gate decomposit approach logic gate decompos via function oper shannon expans ifthenels ite decomposit andor decomposit common boolean gate decomposit oper recent function decomposit techniqu as59 cu61 roka62 use number lut network synthesi algorithm lapp94 wuea95 lewe96 algorithm network complet collaps whenev possibl output repres function network input directli output function decompos compos kinput subfunct implement use k lut option lut map step may follow improv synthesi result fgsyn algorithm lapp94 boolmapd algorithm lewe96 take approach delayori lut network synthesi gener speak algebra approach boolean approach effect area delay minim technolog map structur approach usual faster hybrid approach algebra decomposit follow structur decomposit use mani logic synthesi approach paper studi structur gate decomposit delay minim gener network follow motiv first shown gate decompos affect map depth comput flowmap good gate decomposit step allow map algorithm obtain smallest map depth second structur gate decomposit allow arbitrari group gate input optim object algebra boolean approach advantag third structur gate decomposit comput effici import factor map larg design estim map delay area nowaday ic process technolog advanc 025 milliong fpga becom realiti structur gate decomposit algorithm employ technolog map approach along technolog trend sever delayori structur gate decomposit algorithm propos past techdecomp algorithm sesl92 decompos simpl gate balanc fanin tree minim number level local dmig algorithm wa89 chcd92 base huffman code algorithm guarante minimum depth decompos network howev map depth might minimum network figur 1b actual decompos use dmig result suboptim map depth chortl algorithm frrv91b employ bin pack heurist achiev depth minim optim tree paper go one step shall develop structur gate decomposit algorithm depthoptim technolog map gener network rest paper organ follow section 2 defin terminolog present gener properti formul structur gate decomposit problem section 3 address npcomplet problem section 4 present two new algorithm name dogma dogma structur gate decomposit experiment result present section 5 section 6 conclud paper preliminari version work publish dac96 cohw96 without proof theorem consid singleg decomposit 2 problem formul 21 definit preliminari combin boolean network n repres direct acycl graph node v v repres logic gate direct edg uv e repres connect output node u input node v node v simpl gate v implement one follow function xor invers primari input pi node indegre zero node intern node among design primari output po node v predecessor node u direct path v u n depth node v number edg longest path pi v pi depth zero depth network largest depth node network let input v fanout v repres set fanin set fanout node v respect given subgraph h n let input h denot set distinct node outsid h suppli input node h fanin cone c v root v connect subnetwork consist v predecessor node v root node c v denot root k lut input size node v kbound input v k otherwis v k unbound network n kbound contain kbound node given kbound network n set subnetwork klut map solut n c1 everi l l fanin cone n input l k c2 everi l input l contain pi root node subnetwork c3 everi l root l either po belong input l j l j c4 everi po v n map solut duplic free l l j l l j implement everi subnetwork use klut obtain klut network function equival n map area map depth lut count ie depth klut network implement respect given kbound network n let k n repres set klut network implement map solut n minimum map depth n denot mmd n minimum network depth klut network k n let n v repres largest fanin cone root v n minimum map depth node v n denot mmd n v mmd n v map depth pi 0 given kbound network n flowmap algorithm codi94a comput mmd n v everi node v n polynomi time cut n v partit x v x v n v x v fanin cone root v x v n v x v cutset cut denot n x v x v defin input x cut kfeasibl n x v x k height cut denot height x v x v v flowmap comput minheight kfeasibl cut fanin cone node v obtain mmd n v follow two lemma minimum map depth gener network lemma 1 state monoton properti minimum map depth lemma 2 give way comput mmd n v kbound network let node v v mmd n u mmd n v everi fanin u input v kbound network node v v let exist kfeasibl cut height p 1 n v otherwis mmd n 22 properti structur gate decomposit simpl gate allow arbitrari group fanin decomposit howev group result gate size decomposit affect significantli depth area final map solut subsect shall show best map result obtain complet decompos network let node v simpl gate network n let input v 3 given structur gate decomposit algorithm decomposit step v node v choos two fanin u 1 u 2 v ii remov edg introduc node w three edg reconnect u 1 u 2 v v simpl gate v alway appli node w gate type node v subnetwork n n decomposit step v defin w e v v v n n v n network complet decompos becom 2bound figur 3a n contain node u 1 v input abu 2 cd figur 3b show v n one decomposit step v subnetwork complet decompos figur 3c follow theorem theorem 1 let kbound network node v v simpl gate input v 3 k n k v n structur gate decomposit algorithm c b b c b c u 2 b c e figur 3 decomposit node v decomposit b v n one decomposit step v c complet decomposit v proof let w node introduc v let arbitrari map solut n claim v l 1 v l 2 v l map solut v n first n v n set pi po figur 3 clear l v l set input well output node result satisfi condit c1 c4 map solut v n klut implement l also implement v l henc klut network implement also implement therefor k n k v n howev map solut v n map solut n w root node subnetwork due w n exist least one map solut v n result k n k v n corollari 11 let kbound network node v v simpl gate input v 3 mmd v n mmd n structur gate decomposit algorithm proof sinc k n k v n decomposit algorithm definit mmd v n mmd n note theorem 1 corollari 11 hold long decomposit step v structur algebra boolean carri regardless v simpl gate howev algebra function decomposit complex gate may alway possibl sinc set possibl function equival klut network expand whenev simpl gate decompos theorem 1 alway benefici decompos simpleg network 2 bound network lut map algorithm exploit larger map solut space experiment result report codi94a confirm conclus experi input network first transform simpl gate network decompos structur 5 bound 4bound 3bound 2bound network lut map result map depth decreas monoton along decreas gate size decomposit interest contrast come result report leew96 network first collaps complet decompos function 5bound 4bound 3bound network lut map best map solut term area depth mostli 5bound network two experi show import differ structur function decomposit logic signal preserv structur decomposit new gate synthes function decomposit leew96 5bound 4bound 3bound network contain total differ set intern gate synthes independ three function decomposit process fact accord corollari 11 5bound network leew96 decompos lut map even smaller map depth could obtain experi follow lemma specifi condit structur gate decomposit caus map depth reduct kbound network node v v simpl gate input v 3 assum node u 1 figur 4a let v decomposit step merg u 1 u 2 intermedi node w see figur 4b mmd n mmd v n proof assum mmd n next assur pmmd v n w mmd v n v accord corollari 11 mmd v n v mmd n figur 4b show mmd v n mmd n suppos case mmd v n mmd n exist map solut n depth smaller mmd n let x repres output node kfeasibl subnetwork l first would map solut n collaps w v mmd v n would smaller mmd n next must exist x call node x depthreduc node two case depth reduc node x w input l find anoth node x j input l wont depthreduc node continu trace depthreduc node toward pi trace howev wont reach pi sinc pi depth 0 certain depth second case must happen ii w input l n x l l cut fanin cone n x v n see figur 4c move node v l n x l obtain anoth k feasibl cut height p n x see figur 4d sinc w fanoutfre w v map depth p impli mmd v n result x depthreduc node contradict prove mmd v n mmd n lemma 4 let kbound network node v v simpl gate input v 3 mmd n v n structur gate decomposit algorithm proof sinc intermedi node w depth node v lemma true accord lemma 3 b c figur 4 v b v c w input l v move l 23 integr versu twostep technolog map gate decomposit lut map perform two differ way integr map approach input network decompos cover lut simultan twostep map approach input network decompos kbound network lut map perform exampl chortl integr map approach flowmap fit twostep map approach separ gate decomposit lut map restrict gener sinc integr approach allow inform gate decomposit lut map decis twostep approach advantag may appear minimum map depth integr map approach smaller minimum map depth twostep map approach howev show case structur gate decomposit theorem 2 given kbound network n structur gate decomposit allow minimum map depth integr map approach equal minimum map depth twostep map approach proof given arbitrari kbound network n assum integr approach result optim depth mmd n map solut n n map solut kbound network n decompos structur n depthoptim mapper eg flowmap take n input gener map solut n sinc n depthoptim respect n mmd nmmd n n depth optim respect n result mmd n mmd n therefor mmd n mmd n map algorithm present section 4 consid hybrid approach one hand depth minim achiev structur gate decomposit dogma dogmam return network topolog minimum map depth hand lut map solut comput depthoptim lut map area minim second object result depth area optim separ two step technolog map therefor consid algorithm hybrid approach 24 sgdk ksgdk problem paper studi structur gate decomposit kbound kunbound simpleg network 2bound network lut map algorithm eg flowmap obtain smallest map depth formul follow two problem structur gate decomposit klut map sgdk given simpleg k unbound network n decompos n 2bound network n 2 mmd n 2 2bound decompos network n 2 n structur gate decomposit kbound network klut map ksgdk given simpleg kbound network n k decompos n k 2bound network n 2 2bound decompos network n 2 n k 3 complex sgdk ksgdk problem shall show follow result 1 sgdk problem nphard k 3 2 k sgdk problem nphard k 5 shall present construct npcomplet reduct lemma theorem proof theorem proof lemma found appendix result base polynomialtim transform 3sat problem decis version sgdk ksgdk problem 3sat problem wellknown npcomplet problem gajo79 defin follow problem 3satisfi 3sat instanc set boolean variabl collect claus claus disjunct 3 liter variabl ii claus contain one x x variabl x question truth assign variabl x c shall transform arbitrari instanc 3sat instanc sgdk polynomi time idea relat truth assign variabl 3sat decis gate decomposit sgdk sinc determin truth assign difficult decis gate decomposit also difficult defin decis version sgdk problem follow problem structur gate decomposit klut map sgdkd instanc constant k 3 depth bound b simpleg kunbound network n question way structur decompos n 2bound network n 2 depthoptim klut map solut n 2 depth b given instanc f 3sat n variabl x 1 x 2 x n claus c c 2 c construct kunbound network n f correspond instanc f follow first variabl x construct subnetwork n consist follow node two output node denot x x node two denot 1 pi node denot v respect node connect shown figur 5 node w 2 k 1 pi fanin node 4 fanin w 1 pi everi intern node k pi fanin note welldefin k 3 kbound next claus c j 3 liter l j 3 construct subnetwork n c j consist follow node one output node denot c j b three liter node denot l j 2k5 root complet 2level kari tree pi node leav k 2 intern node r j k2 root complet 3 level kari tree pi node leav connect shown figur 6a output node c j intern node fanin n c j note n c j welldefin k 3 howev output node c j kbound k pi k pi k1 pi k1 pi k pi k pi k3 k2 figur 5 construct network n r j3 k2 l j r j3 k2 l j b figur 6 construct network n c j claus c j b exact 2k node depth 2 appear mmd l j 2 final connect subnetwork n c j subnetwork n follow form network n f let liter l j k liter claus c j l j x variabl connect node x n singl fanin node l j k n c j similarli l j connect node x n singl fanin node l j k n c j note everi liter node exactli one fanin fanin node call variabl node correspond liter node network n primari output node c 1 c illustr construct n f exampl assum network n f shown figur 7 claus fanin node l 1 3 n c 1 respect variabl node node l 1 1 follow lemma lemma 5 3sat instanc f satisfi n f decompos n mmd n theorem 3 sgdk problem nphard k 3 proof transform instanc f 3sat network n f take k 3 n time sgdkd problem solv polynomi time set solv 3sat polynomi time sgdkd problem nphard given decompos network n f take polynomi time comput map depth verifi whether b eg flowmap sgdkd problem npcomplet sinc n welldefin forl 1l 1 3 l 1l 2l 2l 2l 3l 3l 3 figur 7 network n f sgdkd problem npcomplet k 3 henc sgdk problem nphard k 3 show complex ksgdk problem construct reduct must everi node kbound note n c j kbound previou construct given instanc f 3sat n variabl x 1 x 2 x n claus c c 2 c construct correspond kbound network n k f follow variabl x construct subnetwork n shown figur 5 howev claus c j construct subnetwork n k c consist one output node denot c j b three liter node denot l j k5 root complet 2level kari tree pi node leav subnetwork n k c j shown figur 8a note n k c j well defin kbound k 5 connect subnetwork n accord formula f obtain network n k f follow lemma lemma 6 3sat instanc f satisfi n k f decompos n k f mmd n k theorem 4 ksgdk problem nphard k 5 proof subnetwork n kbound 4 subnetwork n k c j kbound 5 base similar argument proof theorem 3 easi see ksgdk problem nphard k 5 4 gate decomposit algorithm depthoptim map section combin node pack techniqu chortl minheight kfeasibl cut techniqu flowmap structur gate decomposit simpleg network object minim depth final map solut propos two algorithm first algorithm decompos logic gate independ previou approach second algorithm decompos multipl gate simultan exploit common fanin advantag multig b l jl jl j3 c j2 l j k5 k5 figur 8 construct kbound subnetwork n k c j claus c j decomposit seen one exampl node b f figur 9 primari input node u v figur 9a decompos independ might obtain network figur 9b best map solut case 3level network 6 lut howev node u v decompos togeth exploit common fanin c shown figur 9c 2level network 4 lut obtain depth area reduc map solut b c e f x b b c e f x c b c e f x figur 9 multig decomposit initi network b singl gate decomposit result c multig decomposit result shade node lut output 41 singl gate decomposit present singl gate decomposit algorithm dogma depthoptim gate decomposit map subsect given simpleg network n dogma decompos node topolog order pi po node v dogma shall decompos label v number l v mmd n v v n v denot decompos network set fanin label q input v denot q call stratum depth q kfeasibl cut height q 1 exist everi node q kfeasibl cut height q 1 exist set b node cut exist node creat input b dogma group input v strata accord label process stratum two step 1 start stratum q smallest depth dogma partit q minimum number subset exist kfeasibl cut height q 1 subset node process similar pack object bin bin size k size node also call object size mincut height q 1 set node pack one bin overal size larger k bin call minheight kfeasibl bin correspond partit subset q note overal cut size node set could smaller sum individu cut size 2 partit q subset minheight kfeasibl bin intermedi node also call bin node w creat bin b input w b label l w creat w input b w label l b buffer node put set q 1 note bin b contain 2 node bin node w need decompos howev accord lemma 4 matter w decompos minimum map depth network chang dogma arbitrarili decompos w unbalanc tree dogma repeat step 1 2 stratum q 1 strata process last bin node correspond node v note buffer node introduc pack process remov decomposit complet determin exist kfeasibl cut height q 1 bin b q node comput maxflow flow network construct follow codi94a creat sink node input b ii creat sourc node fanout pi n iii assign everi edg n infinit flow capac iv replac everi node u n except subgraph v u infinit flow capac l otherwis unit flow capac assign v final comput maxflow construct flow network amount flow f correspond mincut size flow network f k exist mincut height q 1 bin b node illustr dogma 3 output node v figur 10a decomposit among five fanin v bcd label l result bcd ae accord dogma bc pack one bin sinc k feasibl cut height 1 exist anoth bin total two minimum minheight kfeasibl bin bin node f g label l f buffer node h label l creat two bin respect see figur 10b dogma proce stratum depth 3 two kfeasibl cut height 2 found ah ie respect bin node j k label l node n label l creat two bin respect node n pack bin correspond v see figur 10c final node g h n remov node v complet decompos label l follow problem need solv dogma c e c e c e b c figur decomposit gate v dogma algorithm decomposit b b c pack f g c h e pack j k minheight kfeasibl bin pack problem given stratum q depth q pack node q minimum number minheight kfeasibl bin studi develop three heurist solv problem firstfitdecreas ffd bestfitdecreas bfd two heurist bin pack problem hosa78 ffd heurist sort object list object decreas size index bin 123 remov object list order put first bin accommod initi condit bin object bfd heurist ffd heurist bfd put object bin leav smallest empti space minheight kfeasibl bin pack problem propos two mincut base heurist mcffd mcbfd analog ffd bfd except everi object node whose size defin size mincut height q 1 set node pack kfeasibl bin long combin cut size larger k third heurist call maximalsharingdecreas mcmsd encourag share pack ie size mincut pack node smaller sum individu mincut size pack produc maximum share consid bestfit pack mc msd call mcbfd pack result experiment result tabl 1 show littl differ three heurist map result dogma follow cutmap mcnc benchmark indic number bin obtain three heurist case could due small bin size experi choos mcffd effici ffd heurist also use chortl pack node bin howev mcffd pack node accord size minheight kfeasibl cut better perform reconverg fanout gener network one decid local whether set node pack one bin exampl obviou node e figur 10b pack one bin mcffd heurist employ maxflow comput decid pack feasibl correctli time complex dogma comput follow everi node v input network creat input v 2 node total input v creat minheight kfeasibl cut comput time complex k e codi94a k lut input size carri input v 2 time worst case node v mcffd heurist let max maxim fanin size node n time complex dogma k max e 2 reduc time complex minheight cut comput k construct partial flow network certain depth e p edg set partial flow network let e pmax repres edg set largest partial flow network construct decomposit time complex dogma reduc k max bin pack heurist dogma mcffd mcbfd mcmsd circuit count 5 rot 7 267 7 267 7 267 toolarg 5 c6288 22 724 22 724 22 724 de 5 965 5 965 5 965 total 171 7674 171 7674 171 7677 tabl 1 comparison pack heurist mcffd mcbfd mcmsd dogma 42 multipl gate decomposit present multipl gate decomposit algorithm name dogmam illustr procedur network shown figur 11a 3 dogmam outlin figur 12 call stratum node local stratum union local strata depth q call global stratum depth q depth q node v decomposit input v 2 ie yet complet decompos input v interset global stratum depth q start depth node gate type also decomposit decompos simultan figur 11a node b h label 1 node x z decomposit 1 local stratum depth 1 abc node x bcde f node e f gh node z respect global stratum depth 1 abcd f gh e b c g h f x z c e b c g h f z b e b c g h f z e b c g h f z figur multipl gate decomposit initi network b one c two complet decompos network initi buffer creat pi suppli input rest network pi label 0 buffer label 1 figur 11a node b h buffer pi buffer gray region repres global strata depth 1 2 figur 11ac respect gate decomposit proce follow 1 depth q gate type f node decomposit collect set g q f global stratum depth q denot q comput union local strata depth q node g q f figur xyz abcd f gh base g q f q formul global stratum bin pack gsbp problem formal defin later solv gsbp problem achiev node g q f local stratum depth q pack minheight kfeasibl bin ii minimum number minheight kfeasibl bin total second object achiev pack common fanin node g q f intermedi node also call bin node creat bin figur 11b node b c e f g h pack bin node j k respect 2 possibl node g q f decompos complet eg node x z figur local strata node pack eg node figur 11b g q f q updat new instanc gsbp problem q valu formul solv process iter global stratum depth q minim pack bin result network chang figur 11b l vy id jx solv gsbp problem updat g 1 f 1 node pack bin node node complet decompos label l 2 process iter updat g 1 v x pack possibl figur 11c 3 buffer node creat label q everi fanin global strata q decomposit process iter step 1 2 network 2bound figur 11d buffer node n creat node x node z pack bin decomposit node v complet two point worth mention first dogma node decompos fanin decompos label dogmam howev node could undergo decomposit even though fanin label exampl node v figur 11b decomposit v g 1 f fanin label yet second depth q gate type f multipl instanc gsbp problem might solv order pack local strata minim number bin exampl two instanc gsbp problem solv local stratum node minim pack figur 11a c experi found solv three instanc gsbp problem suffici q valu global stratum bin pack gsbp problem formal defin follow global stratum bin pack gsbp problem given set g q f node gate type f decomposit global stratum q depth q contain fanin node g q pack fanin q set bin node g q local stratum depth q pack min height kfeasibl bin ii minimum number minheight kfeasibl bin total solv gsbp problem build matrix row correspond node g q column correspond fanin rectangl subset row column denot pair rc indic row column subset entri 1 c correspond bin fanin r correspond set node share fanin c solut gsbp problem rectangl cover subject kfeasibl cut height q 1 exist fanin column set c matrix represent similar cubeliter matrix use solv cube extract problem procedur dogmam n k n input network k lut input size initi n 2bound 4 incq 5 gate function type f u label 8 solv gsbp g q f q k problem 9 minheight kfeasibl bin b creat gsbp creat bin node w label w n updat fanin node g q f 12 new bin node creat 13 node u q 14 creat buffer node b label b return n figur multipl gate decomposit algorithm ru89 de94 howev algorithm cube extract appli directli c everi rectangl rc must satisfi kfeasibl cut constraint use mcffd pack heurist comput rectangl cover gsbp problem follow first comput fanout factor cut size j mincut height q 1 b c e f x a00 z b c e f x b00 z figur 13 ffd bin pack heurist gsbp problem initi b first run bin pack everi fanin u j q weight fanin j sort fanin accord weight follow mcffd bin pack heurist pack fanin bin start fanin largest weight strategi group fanin larg cut size obtain minimum number bin group fanin larg fanout size exploit common fanin set fanin pack one bin c kfeasibl cut height q 1 exist fanin c ii largest rectangl satisfi r r min ie least r min node g q f share fanin r min userspecifi paramet perform mcffd pack heurist obtain set rectangl rectangl rc satisfi c c min anoth userspecifi paramet save cover 0s mcffd pack procedur repeat contain 0s rectangl cover obtain set c rectangl correspond bin implement set first pass mcffd pack procedur decreas valu 1 subsequ iter decreas valu guarante termin procedur demonstr mcffd pack heurist network figur 11a solv gsbp problem initi matrix shown figur 13a row correspond node xyz column correspond fanin abcd f gh weight fanin fanout size ie number 1s column sinc everi fanin pi buffer whose cut size 1 fanin sort order bce f adgh accord weight node b c pack first bin correspond rectangl r 1 bc although 3 feasibl cut height 0 node bce cant pack one bin rectangl r r 2 result node e put separ bin pack node f correspond rectangl r 2 e f two rectangl cover 0s figur 13b reset r anoth run mcffd pack heurist three bin obtain one bin contain two fanin total three bin node creat network figur 11a decompos network figur 11b origin rug ckt gate fanin ckt gate fanin circuit size 3 3 time size 3 3 z4ml count 111 14 0 14 79 22 20 9symml 153 34 8 204 96 28 35 cordic 73 11 8 13 36 22 28 i3 70 0 6 22 78 0 26 alu2 210 17 53 299 172 19 16 alu4 416 13 47 220 374 16 9 rot 494 21 39 171 392 21 18 dalu 1939 10 4 30 595 42 7 toolarg 1038 0 100 70 137 21 35 de total 18824 16 26 3174 13007 16 12 tabl optim use rug script 5 experiment result implement dogma dogmam c languag incorpor rasp logic synthesi system fpga copd96 prepar two set benchmark experi first set c origin consist 24 origin multilevel mcnc benchmark contain larg percentag 2unbound gate ie 3 input perform rug script si sesl92 technolog independ optim obtain second set c rug benchmark set benchmark transform simpleg network use andor decomposit tabl 2 show circuit size fanin distribut two set simpleg network benchmark set c origin contain 18824 simpl gate 42 2unbound benchmark set c rug contain 13007 simpl gate 28 2unbound clearli circuit size fanin size reduc perform rug script total runtim less 6 minut compar dogma dogmam three structur gate decomposit algorithm well dogmam algebra boolean decomposit approach experi three structur gate decomposit algorithm use comparison techdecomp algorithm sesl92 dmig algorithm wa89 chcd92 implement chortl algorithm frrv91b gate decomposit algorithm cutmap cohw95 employ obtain depthoptim map solut comparison across structur algebra boolean gate decomposit employ dogmam speedup si sesl92 to packag ecll96 perform decomposit respect cutmap employ perform lut map except to sinc produc lut network directli object gate decomposit lut map experi minim map depth cutmap also minim map area second object experi perform sun ultra2 workstat 256m memori first demonstr impact gate decomposit depth area technolog map accord theorem 1 map solut space expand regardless gate decomposit algorithm use use techdecomp decompos benchmark c rug 5 bound network subsequ 2bound network follow lut map obtain map solut size 5bound network increas substanti compar 5 unbound network c rug howev percentag 2unbound gate employ cutmap cohw95 dfmap codi94b produc depthoptim duplic free 5bound cutmap dfmap ckt gate fanin 5bound 2bound 5bound 2bound circuit size 3 3 count 79 22 20 5 31 5 31 9symml 131 24 28 7 90 6 105 alu4 434 21 9 rot toolarg 219 de total 16007 ratio 100 100 084 101 100 100 102 084 tabl 3 comparison result 5bound 2bound network areaoptim map solut respect tabl 3 see optim map depth cutmap optim duplicationfre map area dfmap reduc 16 5 bound network decompos 2bound network result confirm result state theorem 1 structur gate decomposit algorithm techdecomp dmig chortl dogma dogmam circuit ts ts ts ts ts z4ml 4 count 5 9symml 5 dalu 9 507 37 9 513 43 9 507 120 9 506 1758 9 497 199 toolarg 7 4867 263 7 4700 2974 6 3913 1376 6 3867 4569 6 2124 16807 c6288 22 728 45 22 728 51 22 728 859 22 728 8549 22 728 426 de 5 total ratio 111 150 003 105 148 012 106 141 012 101 139 069 100 100 100 tabl 4 comparison result use techdecomp dmig chortl dogma dogmam gate decomposit follow cutmap circuit c origin next compar five structur gate decomposit algorithm techdecomp dmig chortl dogma dogmam benchmark c origin c rug use cutmap map engin depth area map solut well runtim compar algorithm includ cutmap time two set benchmark present tabl 4 5 respect compar dogmam see four algorithm result 11 larger map depth 50 larger map area benchmark set c origin 16 larger map depth 10 larger map area benchmark set c rug differ map depth obtain dogmam dmig dogma margin differ map area signific regard runtim dogmam runtim compar dogma runtim 8 33 time slower runtim three algorithm howev dogmam runtim order magnitud time spent perform rug script cutmap structur gate decomposit algorithm techdecomp dmig chortl dogma dogmam circuit ts ts ts ts ts count 5 cordic 5 rot 9 270 10 7 259 11 8 265 25 7 267 62 7 261 54 toolarg 6 162 04 5 161 06 5 185 11 5 c6288 22 727 43 22 690 49 22 690 194 22 724 7692 22 723 1920 de 6 1087 45 5 1058 53 6 1127 144 5 965 490 5 969 2085 total 196 7857 320 176 7773 428 182 7836 1034 171 7689 11309 169 7144 9190 ratio 116 110 003 104 109 tabl 5 comparison result use techdecomp dmig chortl dogma dogmam gate decomposit follow cutmap circuit c rug compar tabl 4 5 see map area c rug 30 50 smaller c orgin map depth c rug 1 7 larger c origin show rug script perform logic optim base algebra divis effect area minim effect depth minim benefit result area reduct signific decreas runtim decomposit algorithm benchmark rug dogmam result 10 smaller area compar four algorithm comparison show dogmam exploit common fanin area minim addit rug script final employ dogmam speedup to comparison across structur algebra boolean gate decomposit approach configur to delayori synthesi mediumeffort mode perform singleoutput toss multioutput tosm function decomposit input circuit to prepar follow first tri collaps benchmark c rug flat logic network within 30 minut cpu time could done use reducedepth depth command provid to collaps benchmark network smallest depth 2 alloc minut cpu time depth start among benchmark collaps rot c880 depth 2 c432 c2670 c5315 c7552 depth 3 c3540 i10 depth 4 c6288 depth 6 remain benchmark complet collaps tabl 6 collect map result dogma tosm subtotal1 subtotal2 subtotal3 total map result benchmark speedup toss tosm succeed respect ratio measur rel perform approach respect dogmam cutmap time ts report comput time second tabl 6 see dogmam cutmap abl map benchmark 23 minut speedup fail map benchmark 2 hour compar dogmam take 5 hour 98 consum technolog map gate decomposit lut map algorithm dogmam speedup tostum medium effort cutmap singleoutput multipleoutput circuit ts ts ts ts count 5 31 10 3 52 122 2 42 84 3 38 247 rot 7 261 132 6 251 711 7 404 1175 8 291 6120 toolarg 5 149 75 5 112 243 9 324 4650 8 168 13954 c6288 22 723 2130 de 5 969 2639 4 704 15868 subtotal2 139 6266 11033 139 11294 157926 ratio 100 100 100 087 094 1760 100 180 1431 101 111 2983 tabl 6 map result result structur dogmam algebra speedup boolean to gate decomposit approach c rug speedup map 23 benchmark includ de obtain significantli better result 13 smaller map depth 6 smaller map area result c432 show largest contrast perform speedup effici dogmam speedup result map depth 8 2 hour dogmam result map depth 11 66 second toss tosm return map solut alloc cpu time 3 8 benchmark respect compar two approach toss obtain smaller map depth count9sym lalu2alu4 t481 tosm obtain smaller map area 9symml cordic x1 alu2 t481 worth note to extrem success 9symml t481 result indic function decomposit base map approach requir longer comput time obtain good result especi circuit medium larg size overal experi conclud dogmam obtain best map result among five structur gate decomposit algorithm comparison much effici term runtim 17 time faster respect compar algebra decomposit algorithm speedup function decomposit approach to howev speedup obtain best result among compar approach 6 conclus paper present indepth studi structur gate decomposit depthoptim technolog map lutbas fpga design show structur gate decomposit kbound network result smaller depth klut map solut regardless decomposit algorithm use therefor alway benefici decompos circuit 2bound network depth minim structur decomposit appli prove structur gate decomposit problem depthoptim technolog map nphard kunbound network lut input size k 3 remain nphard kbound network k 5 propos two new algorithm name dogma dogmam combin leveldriven node pack techniqu chortl network flow base label techniqu flowmap structur gate decomposit dogmam decompos multipl gate simultan exploit common fanin follow experiment result observ first optim map depth optim duplicationfre map area reduc 16 5bound network decompos structur 2bound network second appli rug script technolog independ logic optim technolog map result 40 50 area reduct margin increas depth significantli reduc runtim structur decomposit algorithm third dogmam result smallest map depth map area among five structur gate decomposit algorithm comparison final compar three algorithm dogmam speedup to take structur algebra boolean function gate decomposit approach respect dogmam decompos test benchmark short time speedup to fail obtain result benchmark howev speedup result 13 smaller depth 6 smaller area final map solut compar dogmam acknowledg author grate mr legl professor antreich group institut electron design autom technic univers munich germani provid us to logic synthesi packag author would like acknowledg support nsf young investig nyi award mip9357582 grant xilinx quickturn lucent technolog california micro program softwar donat synopsi r decomposit switch function dagmap graphbas fpga technolog map delay optim beyond combinatori limit depth minim lutbas fpga design flowmap optim technolog map algorithm delay optim lookupt base fpga design areadepth tradeoff lutbas fpga technolog map nomin delay minim lutbas fpga technolog map combin logic synthesi lut base field programm gate array simultan depth area minim lutbas fpga map structur gate decomposit depthoptim technolog map lutbas fpga design rasp gener logic synthesi system srambas fpga gener tree circuit synthesi optim digit circuit tos22 technolog orient synthesi user manual chortl technolog map program lookup tabl base field programm gate array chortlecrf fast technolog map lookup tabl base fpga technolog map lookup tablebas fpga perform comput intract guid theori np complet fundament comput algorithm iter areaperform tradeoff algorithm lutbas fpga technolog map fpga synthesi use function decomposit performancedirect technolog map lutbas fpga role decomposit cover play boolean approach performancedirect technolog map lutbas fpga design perform direct synthesi tabl look programm gate array minim boolean graph logic synthesi vlsi design perform direct technolog map lookup tabl base fpga si system sequenti circuit synthesi algorithm multilevel logic optim function multipleoutput decomposit theori implicit algorithm edgemap optim perform driven technolog map iter lut base fpga design tr chortlecrf fast technolog map lookup tablebas fpga algorithm multilevel logic optim perform direct technolog map lookup tabl base fpga edgemap simultan depth area minim lutbas fpga map nomin delay minim lutbas fpga technolog map function multipleoutput decomposit combin logic synthesi lut base field programm gate array boolean approach performancedirect technolog map lutbas fpga design iter areaperform tradeoff algorithm lutbas fpga technolog map beyond combinatori limit depth minim lutbas fpga design gener tree circuit synthesi optim digit circuit comput intract dagmap fpga synthesi use function decomposit performancedirect technologymap lutbas fpga role decomposit cover play