

================================================================
== Vitis HLS Report for 'check_icmp_checksum'
================================================================
* Date:           Tue Jul 19 05:59:18 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.984 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%cics_writeLastOne_load = load i1 %cics_writeLastOne" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:66]   --->   Operation 4 'load' 'cics_writeLastOne_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cics_prevWord_keep_V_load = load i8 %cics_prevWord_keep_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 5 'load' 'cics_prevWord_keep_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %cics_writeLastOne_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:66]   --->   Operation 6 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cics_computeCs_load = load i1 %cics_computeCs" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:70]   --->   Operation 7 'load' 'cics_computeCs_load' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %cics_computeCs_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:70]   --->   Operation 8 'br' 'br_ln70' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %dataIn_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 9 'nbreadreq' 'tmp_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln102 = br i1 %tmp_i, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:102]   --->   Operation 10 'br' 'br_ln102' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load)> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (1.16ns)   --->   "%dataIn_internal_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %dataIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'read' 'dataIn_internal_read' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%currWord_data_V_2 = trunc i128 %dataIn_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'trunc' 'currWord_data_V_2' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 64, i32 71" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'partselect' 'currWord_keep_V' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dataIn_internal_read, i32 64" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:62]   --->   Operation 14 'bitselect' 'tmp_13' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dataIn_internal_read, i32 72" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'bitselect' 'currWord_last_V' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %currWord_keep_V, i8 %cics_prevWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:159]   --->   Operation 16 'store' 'store_ln159' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln163 = store i1 1, i1 %cics_writeLastOne" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:163]   --->   Operation 17 'store' 'store_ln163' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln164 = store i1 1, i1 %cics_computeCs" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:164]   --->   Operation 18 'store' 'store_ln164' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln165 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:165]   --->   Operation 19 'br' 'br_ln165' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cics_state_load = load i2 %cics_state"   --->   Operation 20 'load' 'cics_state_load' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "%switch_ln71 = switch i2 %cics_state_load, void, i2 3, void, i2 1, void, i2 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:71]   --->   Operation 21 'switch' 'switch_ln71' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load)> <Delay = 0.65>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln97 = store i1 0, i1 %cics_computeCs" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:97]   --->   Operation 22 'store' 'store_ln97' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln98 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:98]   --->   Operation 23 'br' 'br_ln98' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.43ns)   --->   "%add_ln691_6 = add i2 %cics_state_load, i2 1"   --->   Operation 24 'add' 'add_ln691_6' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln691 = store i2 %add_ln691_6, i2 %cics_state"   --->   Operation 25 'store' 'store_ln691' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln101 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:101]   --->   Operation 26 'br' 'br_ln101' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln68 = store i1 0, i1 %cics_writeLastOne" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:68]   --->   Operation 27 'store' 'store_ln68' <Predicate = (cics_writeLastOne_load)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln69 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:69]   --->   Operation 28 'br' 'br_ln69' <Predicate = (cics_writeLastOne_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%cics_prevWord_last_V_load = load i1 %cics_prevWord_last_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 29 'load' 'cics_prevWord_last_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cics_sums_V_1_load = load i16 %cics_sums_V_1"   --->   Operation 30 'load' 'cics_sums_V_1_load' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i16 %cics_sums_V_1_load"   --->   Operation 31 'zext' 'zext_ln691' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_s = load i17 %cics_sums_V_3"   --->   Operation 32 'load' 'p_Val2_s' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cics_sums_V_load = load i16 %cics_sums_V"   --->   Operation 33 'load' 'cics_sums_V_load' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i16 %cics_sums_V_load"   --->   Operation 34 'zext' 'zext_ln691_1' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%cics_sums_V_2_load = load i16 %cics_sums_V_2"   --->   Operation 35 'load' 'cics_sums_V_2_load' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln760 = zext i16 %cics_sums_V_2_load"   --->   Operation 36 'zext' 'zext_ln760' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%icmpType_V_load = load i8 %icmpType_V"   --->   Operation 37 'load' 'icmpType_V_load' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%icmpCode_V_load = load i8 %icmpCode_V"   --->   Operation 38 'load' 'icmpCode_V_load' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cics_wordCount_V_load = load i16 %cics_wordCount_V"   --->   Operation 39 'load' 'cics_wordCount_V_load' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.65ns)   --->   "%switch_ln104 = switch i16 %cics_wordCount_V_load, void, i16 0, void, i16 1, void, i16 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:104]   --->   Operation 40 'switch' 'switch_ln104' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.65>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln674_6 = trunc i128 %dataIn_internal_read"   --->   Operation 41 'trunc' 'trunc_ln674_6' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_31_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 32, i32 39"   --->   Operation 42 'partselect' 'p_Result_31_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln120 = store i8 %p_Result_31_i, i8 %icmpType_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:120]   --->   Operation 43 'store' 'store_ln120' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_32_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 40, i32 47"   --->   Operation 44 'partselect' 'p_Result_32_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln121 = store i8 %p_Result_32_i, i8 %icmpCode_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:121]   --->   Operation 45 'store' 'store_ln121' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_33_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %dataIn_internal_read, i32 48, i32 63"   --->   Operation 46 'partselect' 'p_Result_33_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_31_i, i8 %p_Result_32_i"   --->   Operation 47 'bitconcatenate' 'p_Result_25' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln691_2 = zext i16 %p_Result_25"   --->   Operation 48 'zext' 'zext_ln691_2' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%add_ln691_3 = add i17 %zext_ln691, i17 %zext_ln691_2"   --->   Operation 49 'add' 'add_ln691_3' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_3, i32 16"   --->   Operation 50 'bitselect' 'tmp_15' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1497_7 = zext i1 %tmp_15"   --->   Operation 51 'zext' 'zext_ln1497_7' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_17 = add i16 %p_Result_25, i16 %zext_ln1497_7"   --->   Operation 52 'add' 'add_ln213_17' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 53 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_4 = add i16 %add_ln213_17, i16 %cics_sums_V_1_load"   --->   Operation 53 'add' 'add_ln213_4' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 54 [1/1] (0.45ns)   --->   "%store_ln133 = store i16 %add_ln213_4, i16 %cics_sums_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:133]   --->   Operation 54 'store' 'store_ln133' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.45>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_35_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 56, i32 63"   --->   Operation 55 'partselect' 'p_Result_35_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_36_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 48, i32 55"   --->   Operation 56 'partselect' 'p_Result_36_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_36_i, i8 %p_Result_35_i"   --->   Operation 57 'bitconcatenate' 'p_Result_26' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln691_3 = zext i16 %p_Result_26"   --->   Operation 58 'zext' 'zext_ln691_3' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln691_4 = add i17 %zext_ln691_1, i17 %zext_ln691_3"   --->   Operation 59 'add' 'add_ln691_4' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_4, i32 16"   --->   Operation 60 'bitselect' 'tmp_16' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1497_8 = zext i1 %tmp_16"   --->   Operation 61 'zext' 'zext_ln1497_8' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_18 = add i16 %p_Result_26, i16 %zext_ln1497_8"   --->   Operation 62 'add' 'add_ln213_18' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 63 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_5 = add i16 %add_ln213_18, i16 %cics_sums_V_load"   --->   Operation 63 'add' 'add_ln213_5' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 64 [1/1] (0.45ns)   --->   "%store_ln133 = store i16 %add_ln213_5, i16 %cics_sums_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:133]   --->   Operation 64 'store' 'store_ln133' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.45>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln115 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:115]   --->   Operation 65 'br' 'br_ln115' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 1)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.51ns)   --->   "%store_ln106 = store i17 0, i17 %cics_sums_V_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:106]   --->   Operation 66 'store' 'store_ln106' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 0)> <Delay = 0.51>
ST_2 : Operation 67 [1/1] (0.45ns)   --->   "%store_ln107 = store i16 0, i16 %cics_sums_V_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:107]   --->   Operation 67 'store' 'store_ln107' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 0)> <Delay = 0.45>
ST_2 : Operation 68 [1/1] (0.45ns)   --->   "%store_ln108 = store i16 0, i16 %cics_sums_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:108]   --->   Operation 68 'store' 'store_ln108' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 0)> <Delay = 0.45>
ST_2 : Operation 69 [1/1] (0.45ns)   --->   "%store_ln109 = store i16 0, i16 %cics_sums_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:109]   --->   Operation 69 'store' 'store_ln109' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 0)> <Delay = 0.45>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln110 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:110]   --->   Operation 70 'br' 'br_ln110' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 0)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_27_i = partselect i2 @_ssdm_op_PartSelect.i2.i128.i32.i32, i128 %dataIn_internal_read, i32 64, i32 65"   --->   Operation 71 'partselect' 'p_Result_27_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.34ns)   --->   "%icmp_ln870_3 = icmp_eq  i2 %p_Result_27_i, i2 3"   --->   Operation 72 'icmp' 'icmp_ln870_3' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln870_3, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:142]   --->   Operation 73 'br' 'br_ln142' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_13, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:148]   --->   Operation 74 'br' 'br_ln148' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln674_8 = trunc i128 %dataIn_internal_read"   --->   Operation 75 'trunc' 'trunc_ln674_8' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674_8, i8 0"   --->   Operation 76 'bitconcatenate' 'p_Result_29' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln691_5 = zext i16 %p_Result_29"   --->   Operation 77 'zext' 'zext_ln691_5' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln691_3 = trunc i17 %p_Val2_s"   --->   Operation 78 'trunc' 'trunc_ln691_3' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.79ns)   --->   "%add_ln691_7 = add i17 %p_Val2_s, i17 %zext_ln691_5"   --->   Operation 79 'add' 'add_ln691_7' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_7, i32 16"   --->   Operation 80 'bitselect' 'tmp_18' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1497_10 = zext i1 %tmp_18"   --->   Operation 81 'zext' 'zext_ln1497_10' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_20 = add i16 %p_Result_29, i16 %zext_ln1497_10"   --->   Operation 82 'add' 'add_ln213_20' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 83 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_7 = add i16 %add_ln213_20, i16 %trunc_ln691_3"   --->   Operation 83 'add' 'add_ln213_7' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i16 %add_ln213_7" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:152]   --->   Operation 84 'zext' 'zext_ln152' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.51ns)   --->   "%store_ln152 = store i17 %zext_ln152, i17 %cics_sums_V_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:152]   --->   Operation 85 'store' 'store_ln152' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.51>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln153 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:153]   --->   Operation 86 'br' 'br_ln153' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_3 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_39_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 8, i32 15"   --->   Operation 87 'partselect' 'p_Result_39_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln674_7 = trunc i128 %dataIn_internal_read"   --->   Operation 88 'trunc' 'trunc_ln674_7' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674_7, i8 %p_Result_39_i"   --->   Operation 89 'bitconcatenate' 'p_Result_28' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln691_4 = zext i16 %p_Result_28"   --->   Operation 90 'zext' 'zext_ln691_4' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln691_2 = trunc i17 %p_Val2_s"   --->   Operation 91 'trunc' 'trunc_ln691_2' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.79ns)   --->   "%add_ln691_5 = add i17 %p_Val2_s, i17 %zext_ln691_4"   --->   Operation 92 'add' 'add_ln691_5' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_5, i32 16"   --->   Operation 93 'bitselect' 'tmp_17' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1497_9 = zext i1 %tmp_17"   --->   Operation 94 'zext' 'zext_ln1497_9' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_19 = add i16 %p_Result_28, i16 %zext_ln1497_9"   --->   Operation 95 'add' 'add_ln213_19' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 96 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_6 = add i16 %add_ln213_19, i16 %trunc_ln691_2"   --->   Operation 96 'add' 'add_ln213_6' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i16 %add_ln213_6" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:146]   --->   Operation 97 'zext' 'zext_ln146' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.51ns)   --->   "%store_ln146 = store i17 %zext_ln146, i17 %cics_sums_V_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:146]   --->   Operation 98 'store' 'store_ln146' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.51>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln147 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:147]   --->   Operation 99 'br' 'br_ln147' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_44_i = partselect i2 @_ssdm_op_PartSelect.i2.i128.i32.i32, i128 %dataIn_internal_read, i32 66, i32 67"   --->   Operation 100 'partselect' 'p_Result_44_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.34ns)   --->   "%icmp_ln870_4 = icmp_eq  i2 %p_Result_44_i, i2 3"   --->   Operation 101 'icmp' 'icmp_ln870_4' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln870_4, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:142]   --->   Operation 102 'br' 'br_ln142' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dataIn_internal_read, i32 66"   --->   Operation 103 'bitselect' 'tmp_20' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_20, void %._crit_edge4.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:148]   --->   Operation 104 'br' 'br_ln148' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_48_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 16, i32 23"   --->   Operation 105 'partselect' 'p_Result_48_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_48_i, i8 0"   --->   Operation 106 'bitconcatenate' 'p_Result_30' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln691_7 = zext i16 %p_Result_30"   --->   Operation 107 'zext' 'zext_ln691_7' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.78ns)   --->   "%add_ln691_9 = add i17 %zext_ln760, i17 %zext_ln691_7"   --->   Operation 108 'add' 'add_ln691_9' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4 & tmp_20)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_9, i32 16"   --->   Operation 109 'bitselect' 'tmp_21' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1497_12 = zext i1 %tmp_21"   --->   Operation 110 'zext' 'zext_ln1497_12' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_22 = add i16 %p_Result_30, i16 %zext_ln1497_12"   --->   Operation 111 'add' 'add_ln213_22' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4 & tmp_20)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 112 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_9 = add i16 %add_ln213_22, i16 %cics_sums_V_2_load"   --->   Operation 112 'add' 'add_ln213_9' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4 & tmp_20)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 113 [1/1] (0.45ns)   --->   "%store_ln152 = store i16 %add_ln213_9, i16 %cics_sums_V_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:152]   --->   Operation 113 'store' 'store_ln152' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4 & tmp_20)> <Delay = 0.45>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln153 = br void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:153]   --->   Operation 114 'br' 'br_ln153' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_4 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_45_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 24, i32 31"   --->   Operation 115 'partselect' 'p_Result_45_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_46_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 16, i32 23"   --->   Operation 116 'partselect' 'p_Result_46_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_46_i, i8 %p_Result_45_i"   --->   Operation 117 'bitconcatenate' 'p_Result_31' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln691_6 = zext i16 %p_Result_31"   --->   Operation 118 'zext' 'zext_ln691_6' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.78ns)   --->   "%add_ln691_8 = add i17 %zext_ln760, i17 %zext_ln691_6"   --->   Operation 119 'add' 'add_ln691_8' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_8, i32 16"   --->   Operation 120 'bitselect' 'tmp_19' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1497_11 = zext i1 %tmp_19"   --->   Operation 121 'zext' 'zext_ln1497_11' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_21 = add i16 %p_Result_31, i16 %zext_ln1497_11"   --->   Operation 122 'add' 'add_ln213_21' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 123 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_8 = add i16 %add_ln213_21, i16 %cics_sums_V_2_load"   --->   Operation 123 'add' 'add_ln213_8' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 124 [1/1] (0.45ns)   --->   "%store_ln146 = store i16 %add_ln213_8, i16 %cics_sums_V_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:146]   --->   Operation 124 'store' 'store_ln146' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.45>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln147 = br void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:147]   --->   Operation 125 'br' 'br_ln147' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_4)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_50_i = partselect i2 @_ssdm_op_PartSelect.i2.i128.i32.i32, i128 %dataIn_internal_read, i32 68, i32 69"   --->   Operation 126 'partselect' 'p_Result_50_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.34ns)   --->   "%icmp_ln870_5 = icmp_eq  i2 %p_Result_50_i, i2 3"   --->   Operation 127 'icmp' 'icmp_ln870_5' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln870_5, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:142]   --->   Operation 128 'br' 'br_ln142' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dataIn_internal_read, i32 68"   --->   Operation 129 'bitselect' 'tmp_23' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_23, void %._crit_edge5.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:148]   --->   Operation 130 'br' 'br_ln148' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_54_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 32, i32 39"   --->   Operation 131 'partselect' 'p_Result_54_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5 & tmp_23)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_54_i, i8 0"   --->   Operation 132 'bitconcatenate' 'p_Result_32' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5 & tmp_23)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln691_9 = zext i16 %p_Result_32"   --->   Operation 133 'zext' 'zext_ln691_9' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5 & tmp_23)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.78ns)   --->   "%add_ln691_11 = add i17 %zext_ln691, i17 %zext_ln691_9"   --->   Operation 134 'add' 'add_ln691_11' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5 & tmp_23)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_11, i32 16"   --->   Operation 135 'bitselect' 'tmp_24' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5 & tmp_23)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1497_14 = zext i1 %tmp_24"   --->   Operation 136 'zext' 'zext_ln1497_14' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5 & tmp_23)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_24 = add i16 %p_Result_32, i16 %zext_ln1497_14"   --->   Operation 137 'add' 'add_ln213_24' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5 & tmp_23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 138 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_11 = add i16 %add_ln213_24, i16 %cics_sums_V_1_load"   --->   Operation 138 'add' 'add_ln213_11' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5 & tmp_23)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 139 [1/1] (0.45ns)   --->   "%store_ln152 = store i16 %add_ln213_11, i16 %cics_sums_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:152]   --->   Operation 139 'store' 'store_ln152' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5 & tmp_23)> <Delay = 0.45>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln153 = br void %._crit_edge5.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:153]   --->   Operation 140 'br' 'br_ln153' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_5 & tmp_23)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_51_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 40, i32 47"   --->   Operation 141 'partselect' 'p_Result_51_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_52_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 32, i32 39"   --->   Operation 142 'partselect' 'p_Result_52_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_52_i, i8 %p_Result_51_i"   --->   Operation 143 'bitconcatenate' 'p_Result_33' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln691_8 = zext i16 %p_Result_33"   --->   Operation 144 'zext' 'zext_ln691_8' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.78ns)   --->   "%add_ln691_10 = add i17 %zext_ln691, i17 %zext_ln691_8"   --->   Operation 145 'add' 'add_ln691_10' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_10, i32 16"   --->   Operation 146 'bitselect' 'tmp_22' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1497_13 = zext i1 %tmp_22"   --->   Operation 147 'zext' 'zext_ln1497_13' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_23 = add i16 %p_Result_33, i16 %zext_ln1497_13"   --->   Operation 148 'add' 'add_ln213_23' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 149 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_10 = add i16 %add_ln213_23, i16 %cics_sums_V_1_load"   --->   Operation 149 'add' 'add_ln213_10' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 150 [1/1] (0.45ns)   --->   "%store_ln146 = store i16 %add_ln213_10, i16 %cics_sums_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:146]   --->   Operation 150 'store' 'store_ln146' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.45>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln147 = br void %._crit_edge5.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:147]   --->   Operation 151 'br' 'br_ln147' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_5)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_56_i = partselect i2 @_ssdm_op_PartSelect.i2.i128.i32.i32, i128 %dataIn_internal_read, i32 70, i32 71"   --->   Operation 152 'partselect' 'p_Result_56_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.34ns)   --->   "%icmp_ln870_6 = icmp_eq  i2 %p_Result_56_i, i2 3"   --->   Operation 153 'icmp' 'icmp_ln870_6' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln870_6, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:142]   --->   Operation 154 'br' 'br_ln142' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dataIn_internal_read, i32 70"   --->   Operation 155 'bitselect' 'tmp_26' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_26, void %._crit_edge6.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:148]   --->   Operation 156 'br' 'br_ln148' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_60_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 48, i32 55"   --->   Operation 157 'partselect' 'p_Result_60_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6 & tmp_26)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_60_i, i8 0"   --->   Operation 158 'bitconcatenate' 'p_Result_34' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6 & tmp_26)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln691_11 = zext i16 %p_Result_34"   --->   Operation 159 'zext' 'zext_ln691_11' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6 & tmp_26)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.78ns)   --->   "%add_ln691_13 = add i17 %zext_ln691_1, i17 %zext_ln691_11"   --->   Operation 160 'add' 'add_ln691_13' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6 & tmp_26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_13, i32 16"   --->   Operation 161 'bitselect' 'tmp_27' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6 & tmp_26)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1497_16 = zext i1 %tmp_27"   --->   Operation 162 'zext' 'zext_ln1497_16' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6 & tmp_26)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_26 = add i16 %p_Result_34, i16 %zext_ln1497_16"   --->   Operation 163 'add' 'add_ln213_26' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6 & tmp_26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 164 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_13 = add i16 %add_ln213_26, i16 %cics_sums_V_load"   --->   Operation 164 'add' 'add_ln213_13' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6 & tmp_26)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 165 [1/1] (0.45ns)   --->   "%store_ln152 = store i16 %add_ln213_13, i16 %cics_sums_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:152]   --->   Operation 165 'store' 'store_ln152' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6 & tmp_26)> <Delay = 0.45>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln153 = br void %._crit_edge6.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:153]   --->   Operation 166 'br' 'br_ln153' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & !icmp_ln870_6 & tmp_26)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_57_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 56, i32 63"   --->   Operation 167 'partselect' 'p_Result_57_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_58_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %dataIn_internal_read, i32 48, i32 55"   --->   Operation 168 'partselect' 'p_Result_58_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_35 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_58_i, i8 %p_Result_57_i"   --->   Operation 169 'bitconcatenate' 'p_Result_35' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln691_10 = zext i16 %p_Result_35"   --->   Operation 170 'zext' 'zext_ln691_10' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.78ns)   --->   "%add_ln691_12 = add i17 %zext_ln691_1, i17 %zext_ln691_10"   --->   Operation 171 'add' 'add_ln691_12' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_12, i32 16"   --->   Operation 172 'bitselect' 'tmp_25' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1497_15 = zext i1 %tmp_25"   --->   Operation 173 'zext' 'zext_ln1497_15' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_25 = add i16 %p_Result_35, i16 %zext_ln1497_15"   --->   Operation 174 'add' 'add_ln213_25' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 175 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_12 = add i16 %add_ln213_25, i16 %cics_sums_V_load"   --->   Operation 175 'add' 'add_ln213_12' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 176 [1/1] (0.45ns)   --->   "%store_ln146 = store i16 %add_ln213_12, i16 %cics_sums_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:146]   --->   Operation 176 'store' 'store_ln146' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.45>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln147 = br void %._crit_edge6.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:147]   --->   Operation 177 'br' 'br_ln147' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2 & icmp_ln870_6)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.38ns)   --->   "%br_ln157 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:157]   --->   Operation 178 'br' 'br_ln157' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.38>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln159 = store i1 %currWord_last_V, i1 %cics_prevWord_last_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:159]   --->   Operation 179 'store' 'store_ln159' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.78ns)   --->   "%add_ln691_14 = add i16 %cics_wordCount_V_load, i16 1"   --->   Operation 180 'add' 'add_ln691_14' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.38ns)   --->   "%br_ln161 = br i1 %currWord_last_V, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:161]   --->   Operation 181 'br' 'br_ln161' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.38>
ST_2 : Operation 182 [1/1] (0.28ns)   --->   "%r_3 = xor i17 %p_Val2_s, i17 131071"   --->   Operation 182 'xor' 'r_3' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.51ns)   --->   "%store_ln86 = store i17 %r_3, i17 %cics_sums_V_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:86]   --->   Operation 183 'store' 'store_ln86' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 2)> <Delay = 0.51>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln691_1 = trunc i17 %p_Val2_s"   --->   Operation 184 'trunc' 'trunc_ln691_1' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.79ns)   --->   "%add_ln691_2 = add i17 %p_Val2_s, i17 %zext_ln760"   --->   Operation 185 'add' 'add_ln691_2' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_2, i32 16"   --->   Operation 186 'bitselect' 'tmp_11' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1497_5 = zext i1 %tmp_11"   --->   Operation 187 'zext' 'zext_ln1497_5' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_16 = add i16 %trunc_ln691_1, i16 %zext_ln1497_5"   --->   Operation 188 'add' 'add_ln213_16' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 189 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_3 = add i16 %add_ln213_16, i16 %cics_sums_V_2_load"   --->   Operation 189 'add' 'add_ln213_3' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i16 %add_ln213_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:81]   --->   Operation 190 'zext' 'zext_ln81' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.51ns)   --->   "%store_ln81 = store i17 %zext_ln81, i17 %cics_sums_V_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:81]   --->   Operation 191 'store' 'store_ln81' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.51>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i17 %p_Val2_s"   --->   Operation 192 'trunc' 'trunc_ln674' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.67ns)   --->   "%icmp_ln870 = icmp_eq  i16 %trunc_ln674, i16 0"   --->   Operation 193 'icmp' 'icmp_ln870' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.58ns)   --->   "%icmp_ln870_1 = icmp_eq  i8 %icmpType_V_load, i8 8"   --->   Operation 194 'icmp' 'icmp_ln870_1' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.58ns)   --->   "%icmp_ln870_2 = icmp_eq  i8 %icmpCode_V_load, i8 0"   --->   Operation 195 'icmp' 'icmp_ln870_2' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln91_1)   --->   "%and_ln91 = and i1 %icmp_ln870_1, i1 %icmp_ln870_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:91]   --->   Operation 196 'and' 'and_ln91' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln91_1 = and i1 %and_ln91, i1 %icmp_ln870" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:91]   --->   Operation 197 'and' 'and_ln91_1' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %and_ln91_1, void %.critedge.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:91]   --->   Operation 198 'br' 'br_ln91' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i17 %p_Val2_s"   --->   Operation 199 'trunc' 'trunc_ln691' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.79ns)   --->   "%add_ln691 = add i17 %p_Val2_s, i17 %zext_ln691"   --->   Operation 200 'add' 'add_ln691' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691, i32 16"   --->   Operation 201 'bitselect' 'tmp' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i1 %tmp"   --->   Operation 202 'zext' 'zext_ln1497' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_14 = add i16 %trunc_ln691, i16 %zext_ln1497"   --->   Operation 203 'add' 'add_ln213_14' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 204 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213 = add i16 %add_ln213_14, i16 %cics_sums_V_1_load"   --->   Operation 204 'add' 'add_ln213' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i16 %add_ln213" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:74]   --->   Operation 205 'zext' 'zext_ln74' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.51ns)   --->   "%store_ln74 = store i17 %zext_ln74, i17 %cics_sums_V_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:74]   --->   Operation 206 'store' 'store_ln74' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.51>
ST_2 : Operation 207 [1/1] (0.78ns)   --->   "%add_ln691_1 = add i17 %zext_ln760, i17 %zext_ln691_1"   --->   Operation 207 'add' 'add_ln691_1' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_1, i32 16"   --->   Operation 208 'bitselect' 'tmp_10' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1497_4 = zext i1 %tmp_10"   --->   Operation 209 'zext' 'zext_ln1497_4' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_15 = add i16 %cics_sums_V_load, i16 %zext_ln1497_4"   --->   Operation 210 'add' 'add_ln213_15' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 211 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_2 = add i16 %add_ln213_15, i16 %cics_sums_V_2_load"   --->   Operation 211 'add' 'add_ln213_2' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 212 [1/1] (0.45ns)   --->   "%store_ln76 = store i16 %add_ln213_2, i16 %cics_sums_V_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:76]   --->   Operation 212 'store' 'store_ln76' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.45>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%cics_wordCount_V_flag_0_i = phi i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 0, void"   --->   Operation 213 'phi' 'cics_wordCount_V_flag_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%cics_wordCount_V_new_0_i = phi i16 0, void, i16 0, void, i16 0, void, i16 %add_ln691_14, void, i16 0, void"   --->   Operation 214 'phi' 'cics_wordCount_V_new_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %cics_wordCount_V_flag_0_i, void %check_icmp_checksum.exit, void %mergeST.i"   --->   Operation 215 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln691 = store i16 %cics_wordCount_V_new_0_i, i16 %cics_wordCount_V"   --->   Operation 216 'store' 'store_ln691' <Predicate = (cics_wordCount_V_flag_0_i)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %check_icmp_checksum.exit"   --->   Operation 217 'br' 'br_ln0' <Predicate = (cics_wordCount_V_flag_0_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %packageBuffer1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %packageBuffer1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %packageBuffer1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %packageBuffer1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:43]   --->   Operation 230 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%p_Val2_13 = load i64 %cics_prevWord_data_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'load' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%icmpChecksum_V_load = load i17 %icmpChecksum_V"   --->   Operation 232 'load' 'icmpChecksum_V_load' <Predicate = (!cics_writeLastOne_load)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln674_5 = trunc i64 %p_Val2_13"   --->   Operation 233 'trunc' 'trunc_ln674_5' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_33_i"   --->   Operation 234 'bitconcatenate' 'p_Result_s' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.45ns)   --->   "%store_ln844 = store i17 %p_Result_s, i17 %icmpChecksum_V"   --->   Operation 235 'store' 'store_ln844' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.45>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32, i1 1, i32 %trunc_ln674_6, i32 %trunc_ln674_5" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 236 'bitconcatenate' 'or_ln' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i65 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 237 'sext' 'sext_ln174' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln174_6 = zext i72 %sext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 238 'zext' 'zext_ln174_6' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %packageBuffer1, i128 %zext_ln174_6" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 239 'write' 'write_ln174' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_37_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_13, i32 32, i32 63"   --->   Operation 240 'partselect' 'p_Result_37_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_33_i = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 0, i32 %p_Result_37_i"   --->   Operation 241 'bitconcatenate' 'tmp_33_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_27 = partset i64 @_ssdm_op_PartSet.i64.i64.i40.i32.i32, i64 %currWord_data_V_2, i40 %tmp_33_i, i32 0, i32 39"   --->   Operation 242 'partset' 'p_Result_27' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.38ns)   --->   "%br_ln137 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:137]   --->   Operation 243 'br' 'br_ln137' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 2)> <Delay = 0.38>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_31_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %cics_prevWord_last_V_load, i8 %cics_prevWord_keep_V_load, i64 %p_Val2_13" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 244 'bitconcatenate' 'tmp_31_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln174_5 = zext i73 %tmp_31_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 245 'zext' 'zext_ln174_5' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %packageBuffer1, i128 %zext_ln174_5" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 246 'write' 'write_ln174' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load == 1)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_34_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %cics_prevWord_last_V_load, i8 %cics_prevWord_keep_V_load, i64 %p_Val2_13" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 247 'bitconcatenate' 'tmp_34_i' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln174_7 = zext i73 %tmp_34_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 248 'zext' 'zext_ln174_7' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %packageBuffer1, i128 %zext_ln174_7" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 249 'write' 'write_ln174' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i & cics_wordCount_V_load != 0 & cics_wordCount_V_load != 1 & cics_wordCount_V_load != 2)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%currWord_data_V_1 = phi i64 %currWord_data_V_2, void %._crit_edge6.i, i64 %p_Result_27, void, i64 %currWord_data_V_2, void, i64 %currWord_data_V_2, void"   --->   Operation 250 'phi' 'currWord_data_V_1' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln159 = store i64 %currWord_data_V_1, i64 %cics_prevWord_data_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:159]   --->   Operation 251 'store' 'store_ln159' <Predicate = (!cics_writeLastOne_load & !cics_computeCs_load & tmp_i)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.28ns)   --->   "%r_4 = xor i17 %icmpChecksum_V_load, i17 131071"   --->   Operation 252 'xor' 'r_4' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.45ns)   --->   "%store_ln87 = store i17 %r_4, i17 %icmpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:87]   --->   Operation 253 'store' 'store_ln87' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 2)> <Delay = 0.45>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln88 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:88]   --->   Operation 254 'br' 'br_ln88' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 2)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i17 %icmpChecksum_V_load"   --->   Operation 255 'trunc' 'trunc_ln692' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.79ns)   --->   "%add_ln692 = add i17 %icmpChecksum_V_load, i17 131064"   --->   Operation 256 'add' 'add_ln692' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1497 = add i16 %trunc_ln692, i16 65528"   --->   Operation 257 'add' 'add_ln1497' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln692, i32 16"   --->   Operation 258 'bitselect' 'tmp_12' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1497_6 = zext i1 %tmp_12"   --->   Operation 259 'zext' 'zext_ln1497_6' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sub_ln213 = sub i16 %add_ln1497, i16 %zext_ln1497_6"   --->   Operation 260 'sub' 'sub_ln213' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i16 %sub_ln213" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:83]   --->   Operation 261 'zext' 'zext_ln83' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.45ns)   --->   "%store_ln83 = store i17 %zext_ln83, i17 %icmpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:83]   --->   Operation 262 'store' 'store_ln83' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.45>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln84 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:84]   --->   Operation 263 'br' 'br_ln84' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %validFifo, i1 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 264 'write' 'write_ln174' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3 & !and_ln91_1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 265 'br' 'br_ln0' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3 & !and_ln91_1)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %validFifo, i1 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 266 'write' 'write_ln174' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3 & and_ln91_1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i17 %icmpChecksum_V_load"   --->   Operation 267 'trunc' 'trunc_ln208' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3 & and_ln91_1)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %checksumStreams_V_V_0, i16 %trunc_ln208" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 268 'write' 'write_ln174' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3 & and_ln91_1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln94 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:94]   --->   Operation 269 'br' 'br_ln94' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 3 & and_ln91_1)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.28ns)   --->   "%r = xor i17 %icmpChecksum_V_load, i17 131071"   --->   Operation 270 'xor' 'r' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.45ns)   --->   "%store_ln77 = store i17 %r, i17 %icmpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:77]   --->   Operation 271 'store' 'store_ln77' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.45>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln78 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:78]   --->   Operation 272 'br' 'br_ln78' <Predicate = (!cics_writeLastOne_load & cics_computeCs_load & cics_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_30_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %cics_prevWord_last_V_load, i8 %cics_prevWord_keep_V_load, i64 %p_Val2_13" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 273 'bitconcatenate' 'tmp_30_i' <Predicate = (cics_writeLastOne_load)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i73 %tmp_30_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 274 'zext' 'zext_ln174' <Predicate = (cics_writeLastOne_load)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %packageBuffer1, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 275 'write' 'write_ln174' <Predicate = (cics_writeLastOne_load)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 276 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'dataIn_internal' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [61]  (1.17 ns)
	blocking operation 0.668 ns on control path)

 <State 2>: 1.98ns
The critical path consists of the following:
	'load' operation ('cics_sums_V_1_load') on static variable 'cics_sums_V_1' [46]  (0 ns)
	'add' operation ('add_ln691') [302]  (0.791 ns)
	'add' operation ('add_ln213_14') [305]  (0 ns)
	'add' operation ('add_ln213') [306]  (0.675 ns)
	'store' operation ('store_ln74', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:74) of variable 'zext_ln74', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:74 on static variable 'cics_sums_V_3' [308]  (0.518 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'load' operation ('icmpChecksum_V_load') on static variable 'icmpChecksum_V' [53]  (0 ns)
	'add' operation ('add_ln692') [273]  (0.791 ns)
	'sub' operation ('sub_ln213') [277]  (0.675 ns)
	'store' operation ('store_ln83', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:83) of variable 'zext_ln83', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:83 on static variable 'icmpChecksum_V' [279]  (0.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
