// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_layer1_label8_p (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        filter_0_i_i,
        output_V_address0,
        output_V_ce0,
        output_V_we0,
        output_V_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state15 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [3:0] filter_0_i_i;
output  [12:0] output_V_address0;
output   output_V_ce0;
output   output_V_we0;
output  [23:0] output_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg output_V_ce0;
reg output_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] conv_layer1_weights_31_address0;
reg    conv_layer1_weights_31_ce0;
wire   [18:0] conv_layer1_weights_31_q0;
wire   [2:0] conv_layer1_weights_29_address0;
reg    conv_layer1_weights_29_ce0;
wire   [18:0] conv_layer1_weights_29_q0;
wire   [2:0] conv_layer1_weights_27_address0;
reg    conv_layer1_weights_27_ce0;
wire   [18:0] conv_layer1_weights_27_q0;
wire   [2:0] conv_layer1_weights_25_address0;
reg    conv_layer1_weights_25_ce0;
wire   [18:0] conv_layer1_weights_25_q0;
wire   [2:0] conv_layer1_weights_23_address0;
reg    conv_layer1_weights_23_ce0;
wire   [18:0] conv_layer1_weights_23_q0;
wire   [2:0] conv_layer1_weights_21_address0;
reg    conv_layer1_weights_21_ce0;
wire   [18:0] conv_layer1_weights_21_q0;
wire   [2:0] conv_layer1_weights_19_address0;
reg    conv_layer1_weights_19_ce0;
wire   [18:0] conv_layer1_weights_19_q0;
wire   [2:0] conv_layer1_weights_17_address0;
reg    conv_layer1_weights_17_ce0;
wire   [18:0] conv_layer1_weights_17_q0;
wire   [2:0] conv_layer1_weights_15_address0;
reg    conv_layer1_weights_15_ce0;
wire   [18:0] conv_layer1_weights_15_q0;
wire   [2:0] conv_layer1_weights_13_address0;
reg    conv_layer1_weights_13_ce0;
wire   [18:0] conv_layer1_weights_13_q0;
wire   [2:0] conv_layer1_weights_11_address0;
reg    conv_layer1_weights_11_ce0;
wire   [18:0] conv_layer1_weights_11_q0;
wire   [2:0] conv_layer1_weights_9_address0;
reg    conv_layer1_weights_9_ce0;
wire   [18:0] conv_layer1_weights_9_q0;
wire   [2:0] conv_layer1_weights_7_address0;
reg    conv_layer1_weights_7_ce0;
wire   [18:0] conv_layer1_weights_7_q0;
wire   [2:0] conv_layer1_weights_5_address0;
reg    conv_layer1_weights_5_ce0;
wire   [18:0] conv_layer1_weights_5_q0;
wire   [2:0] conv_layer1_weights_3_address0;
reg    conv_layer1_weights_3_ce0;
wire   [18:0] conv_layer1_weights_3_q0;
wire   [2:0] conv_layer1_weights_1_address0;
reg    conv_layer1_weights_1_ce0;
wire   [18:0] conv_layer1_weights_1_q0;
wire   [2:0] conv_layer1_bias_V_address0;
reg    conv_layer1_bias_V_ce0;
wire   [20:0] conv_layer1_bias_V_q0;
wire   [9:0] image_V_0_address0;
reg    image_V_0_ce0;
wire   [19:0] image_V_0_q0;
wire   [9:0] image_V_0_address1;
reg    image_V_0_ce1;
wire   [19:0] image_V_0_q1;
wire   [9:0] image_V_0_address2;
reg    image_V_0_ce2;
wire   [19:0] image_V_0_q2;
wire   [9:0] image_V_0_address3;
reg    image_V_0_ce3;
wire   [19:0] image_V_0_q3;
wire   [9:0] image_V_0_address4;
reg    image_V_0_ce4;
wire   [19:0] image_V_0_q4;
wire   [9:0] image_V_0_address5;
reg    image_V_0_ce5;
wire   [19:0] image_V_0_q5;
wire   [9:0] image_V_0_address6;
reg    image_V_0_ce6;
wire   [19:0] image_V_0_q6;
wire   [9:0] image_V_0_address7;
reg    image_V_0_ce7;
wire   [19:0] image_V_0_q7;
wire   [9:0] image_V_0_address8;
reg    image_V_0_ce8;
wire   [19:0] image_V_0_q8;
wire   [9:0] image_V_0_address9;
reg    image_V_0_ce9;
wire   [19:0] image_V_0_q9;
wire   [9:0] image_V_0_address10;
reg    image_V_0_ce10;
wire   [19:0] image_V_0_q10;
wire   [9:0] image_V_0_address11;
reg    image_V_0_ce11;
wire   [19:0] image_V_0_q11;
wire   [9:0] image_V_0_address12;
reg    image_V_0_ce12;
wire   [19:0] image_V_0_q12;
wire   [9:0] image_V_0_address13;
reg    image_V_0_ce13;
wire   [19:0] image_V_0_q13;
wire   [9:0] image_V_0_address14;
reg    image_V_0_ce14;
wire   [19:0] image_V_0_q14;
wire   [9:0] image_V_0_address15;
reg    image_V_0_ce15;
wire   [19:0] image_V_0_q15;
reg   [9:0] indvar_flatten_i_reg_515;
reg   [4:0] i_0_i_i_i_i_reg_526;
reg   [4:0] ap_reg_pp0_iter1_i_0_i_i_i_i_reg_526;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] ap_reg_pp0_iter2_i_0_i_i_i_i_reg_526;
reg   [4:0] j_0_i_i_i_i_reg_538;
wire   [2:0] tmp_fu_549_p1;
reg   [2:0] tmp_reg_1528;
reg    ap_block_state1;
wire  signed [38:0] tmp_84_i_0_cast_i_ca_fu_574_p1;
reg  signed [38:0] tmp_84_i_0_cast_i_ca_reg_1618;
wire    ap_CS_fsm_state2;
wire  signed [38:0] tmp_84_i_0_1_cast_i_s_fu_578_p1;
reg  signed [38:0] tmp_84_i_0_1_cast_i_s_reg_1623;
wire  signed [38:0] tmp_84_i_0_2_cast_i_s_fu_582_p1;
reg  signed [38:0] tmp_84_i_0_2_cast_i_s_reg_1628;
wire  signed [38:0] tmp_84_i_0_3_cast_i_s_fu_586_p1;
reg  signed [38:0] tmp_84_i_0_3_cast_i_s_reg_1633;
wire  signed [38:0] tmp_84_i_1_cast_i_ca_fu_590_p1;
reg  signed [38:0] tmp_84_i_1_cast_i_ca_reg_1638;
wire  signed [38:0] tmp_84_i_1_1_cast_i_s_fu_594_p1;
reg  signed [38:0] tmp_84_i_1_1_cast_i_s_reg_1643;
wire  signed [38:0] tmp_84_i_1_2_cast_i_s_fu_598_p1;
reg  signed [38:0] tmp_84_i_1_2_cast_i_s_reg_1648;
wire  signed [38:0] tmp_84_i_1_3_cast_i_s_fu_602_p1;
reg  signed [38:0] tmp_84_i_1_3_cast_i_s_reg_1653;
wire  signed [38:0] tmp_84_i_2_cast_i_ca_fu_606_p1;
reg  signed [38:0] tmp_84_i_2_cast_i_ca_reg_1658;
wire  signed [38:0] tmp_84_i_2_1_cast_i_s_fu_610_p1;
reg  signed [38:0] tmp_84_i_2_1_cast_i_s_reg_1663;
wire  signed [38:0] tmp_84_i_2_2_cast_i_s_fu_614_p1;
reg  signed [38:0] tmp_84_i_2_2_cast_i_s_reg_1668;
wire  signed [38:0] tmp_84_i_2_3_cast_i_s_fu_618_p1;
reg  signed [38:0] tmp_84_i_2_3_cast_i_s_reg_1673;
wire  signed [38:0] tmp_84_i_3_cast_i_ca_fu_622_p1;
reg  signed [38:0] tmp_84_i_3_cast_i_ca_reg_1678;
wire  signed [38:0] tmp_84_i_3_1_cast_i_s_fu_626_p1;
reg  signed [38:0] tmp_84_i_3_1_cast_i_s_reg_1683;
wire  signed [38:0] tmp_84_i_3_2_cast_i_s_fu_630_p1;
reg  signed [38:0] tmp_84_i_3_2_cast_i_s_reg_1688;
wire  signed [38:0] tmp_84_i_3_3_cast_i_s_fu_634_p1;
reg  signed [38:0] tmp_84_i_3_3_cast_i_s_reg_1693;
wire  signed [23:0] p_Val2_cast_i_i_fu_638_p1;
reg  signed [23:0] p_Val2_cast_i_i_reg_1698;
wire  signed [22:0] tmp_i_fu_642_p1;
reg  signed [22:0] tmp_i_reg_1703;
wire   [0:0] exitcond_flatten_i_fu_646_p2;
reg   [0:0] exitcond_flatten_i_reg_1708;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten_i_reg_1708;
reg   [0:0] ap_reg_pp0_iter2_exitcond_flatten_i_reg_1708;
reg   [0:0] ap_reg_pp0_iter3_exitcond_flatten_i_reg_1708;
reg   [0:0] ap_reg_pp0_iter4_exitcond_flatten_i_reg_1708;
reg   [0:0] ap_reg_pp0_iter5_exitcond_flatten_i_reg_1708;
reg   [0:0] ap_reg_pp0_iter6_exitcond_flatten_i_reg_1708;
reg   [0:0] ap_reg_pp0_iter7_exitcond_flatten_i_reg_1708;
reg   [0:0] ap_reg_pp0_iter8_exitcond_flatten_i_reg_1708;
reg   [0:0] ap_reg_pp0_iter9_exitcond_flatten_i_reg_1708;
reg   [0:0] ap_reg_pp0_iter10_exitcond_flatten_i_reg_1708;
wire   [9:0] indvar_flatten_next_s_fu_652_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond52_i_i_i9_i_fu_658_p2;
reg   [0:0] exitcond52_i_i_i9_i_reg_1717;
reg   [0:0] ap_reg_pp0_iter1_exitcond52_i_i_i9_i_reg_1717;
reg   [0:0] ap_reg_pp0_iter2_exitcond52_i_i_i9_i_reg_1717;
wire   [4:0] j_0_i_i_i_mid2_i_fu_664_p3;
reg   [4:0] j_0_i_i_i_mid2_i_reg_1724;
reg   [4:0] ap_reg_pp0_iter1_j_0_i_i_i_mid2_i_reg_1724;
reg   [4:0] ap_reg_pp0_iter2_j_0_i_i_i_mid2_i_reg_1724;
reg   [4:0] ap_reg_pp0_iter3_j_0_i_i_i_mid2_i_reg_1724;
reg   [4:0] ap_reg_pp0_iter4_j_0_i_i_i_mid2_i_reg_1724;
reg   [4:0] ap_reg_pp0_iter5_j_0_i_i_i_mid2_i_reg_1724;
reg   [4:0] ap_reg_pp0_iter6_j_0_i_i_i_mid2_i_reg_1724;
reg   [4:0] ap_reg_pp0_iter7_j_0_i_i_i_mid2_i_reg_1724;
reg   [4:0] ap_reg_pp0_iter8_j_0_i_i_i_mid2_i_reg_1724;
reg   [4:0] ap_reg_pp0_iter9_j_0_i_i_i_mid2_i_reg_1724;
reg   [4:0] ap_reg_pp0_iter10_j_0_i_i_i_mid2_i_reg_1724;
wire   [4:0] i2_i_fu_672_p2;
reg   [4:0] i2_i_reg_1733;
wire   [4:0] tmp_i_i_mid2_v_i_fu_678_p3;
reg   [4:0] tmp_i_i_mid2_v_i_reg_1738;
reg   [4:0] ap_reg_pp0_iter1_tmp_i_i_mid2_v_i_reg_1738;
reg   [4:0] ap_reg_pp0_iter2_tmp_i_i_mid2_v_i_reg_1738;
reg   [4:0] ap_reg_pp0_iter3_tmp_i_i_mid2_v_i_reg_1738;
reg   [4:0] ap_reg_pp0_iter4_tmp_i_i_mid2_v_i_reg_1738;
reg   [4:0] ap_reg_pp0_iter5_tmp_i_i_mid2_v_i_reg_1738;
reg   [4:0] ap_reg_pp0_iter6_tmp_i_i_mid2_v_i_reg_1738;
reg   [4:0] ap_reg_pp0_iter7_tmp_i_i_mid2_v_i_reg_1738;
reg   [4:0] ap_reg_pp0_iter8_tmp_i_i_mid2_v_i_reg_1738;
reg   [4:0] ap_reg_pp0_iter9_tmp_i_i_mid2_v_i_reg_1738;
reg   [4:0] ap_reg_pp0_iter10_tmp_i_i_mid2_v_i_reg_1738;
wire   [4:0] j_fu_699_p2;
reg   [4:0] j_reg_1750;
reg   [4:0] ap_reg_pp0_iter1_j_reg_1750;
reg   [4:0] ap_reg_pp0_iter2_j_reg_1750;
reg   [4:0] ap_reg_pp0_iter3_j_reg_1750;
reg   [4:0] ap_reg_pp0_iter4_j_reg_1750;
reg   [4:0] ap_reg_pp0_iter5_j_reg_1750;
wire   [4:0] tmp_80_i_0_2_i_i_fu_718_p2;
reg   [4:0] tmp_80_i_0_2_i_i_reg_1763;
reg   [4:0] ap_reg_pp0_iter1_tmp_80_i_0_2_i_i_reg_1763;
reg   [4:0] ap_reg_pp0_iter2_tmp_80_i_0_2_i_i_reg_1763;
reg   [4:0] ap_reg_pp0_iter3_tmp_80_i_0_2_i_i_reg_1763;
reg   [4:0] ap_reg_pp0_iter4_tmp_80_i_0_2_i_i_reg_1763;
reg   [4:0] ap_reg_pp0_iter5_tmp_80_i_0_2_i_i_reg_1763;
wire   [4:0] p_v_i_fu_743_p3;
reg   [4:0] p_v_i_reg_1775;
reg   [4:0] ap_reg_pp0_iter2_p_v_i_reg_1775;
reg   [19:0] image_V_0_load_reg_1787;
reg    ap_enable_reg_pp0_iter1;
reg   [19:0] image_V_0_load_1_reg_1792;
reg   [19:0] image_V_0_load_2_reg_1797;
wire   [4:0] tmp_80_i_0_3_i_i_fu_761_p2;
reg   [4:0] tmp_80_i_0_3_i_i_reg_1802;
reg   [4:0] ap_reg_pp0_iter2_tmp_80_i_0_3_i_i_reg_1802;
reg   [4:0] ap_reg_pp0_iter3_tmp_80_i_0_3_i_i_reg_1802;
reg   [4:0] ap_reg_pp0_iter4_tmp_80_i_0_3_i_i_reg_1802;
reg   [4:0] ap_reg_pp0_iter5_tmp_80_i_0_3_i_i_reg_1802;
reg   [4:0] ap_reg_pp0_iter6_tmp_80_i_0_3_i_i_reg_1802;
reg   [18:0] tmp_88_reg_1814;
wire  signed [38:0] p_Val2_24_i_0_1_i_s_fu_1444_p2;
reg  signed [38:0] p_Val2_24_i_0_1_i_s_reg_1824;
wire  signed [38:0] p_Val2_24_i_0_2_i_s_fu_1449_p2;
reg  signed [38:0] p_Val2_24_i_0_2_i_s_reg_1834;
reg   [19:0] image_V_0_load_3_reg_1839;
reg    ap_enable_reg_pp0_iter2;
reg   [19:0] image_V_0_load_4_reg_1844;
wire   [4:0] tmp_78_i_2_i_mid2_v_1_fu_825_p2;
reg   [4:0] tmp_78_i_2_i_mid2_v_1_reg_1849;
reg   [4:0] ap_reg_pp0_iter4_tmp_78_i_2_i_mid2_v_1_reg_1849;
wire   [4:0] tmp_78_i_3_i_mid2_v_1_fu_838_p2;
reg   [4:0] tmp_78_i_3_i_mid2_v_1_reg_1856;
reg   [4:0] ap_reg_pp0_iter4_tmp_78_i_3_i_mid2_v_1_reg_1856;
reg   [4:0] ap_reg_pp0_iter5_tmp_78_i_3_i_mid2_v_1_reg_1856;
reg   [4:0] ap_reg_pp0_iter6_tmp_78_i_3_i_mid2_v_1_reg_1856;
wire  signed [38:0] p_Val2_24_i_0_3_i_s_fu_1454_p2;
reg  signed [38:0] p_Val2_24_i_0_3_i_s_reg_1874;
reg   [23:0] tmp_371_i_reg_1879;
wire  signed [38:0] p_Val2_24_i_1_i_i_fu_1459_p2;
reg  signed [38:0] p_Val2_24_i_1_i_i_reg_1884;
reg   [19:0] image_V_0_load_5_reg_1889;
reg    ap_enable_reg_pp0_iter3;
reg   [19:0] image_V_0_load_6_reg_1894;
wire  signed [38:0] p_Val2_24_i_1_1_i_s_fu_1464_p2;
reg  signed [38:0] p_Val2_24_i_1_1_i_s_reg_1909;
reg   [23:0] tmp_373_i_reg_1914;
wire  signed [38:0] p_Val2_24_i_1_2_i_s_fu_1469_p2;
reg  signed [38:0] p_Val2_24_i_1_2_i_s_reg_1919;
reg   [19:0] image_V_0_load_7_reg_1924;
reg    ap_enable_reg_pp0_iter4;
reg   [19:0] image_V_0_load_8_reg_1929;
wire  signed [38:0] p_Val2_24_i_1_3_i_s_fu_1474_p2;
reg  signed [38:0] p_Val2_24_i_1_3_i_s_reg_1944;
reg   [23:0] tmp_375_i_reg_1949;
wire  signed [38:0] p_Val2_24_i_2_i_i_fu_1479_p2;
reg  signed [38:0] p_Val2_24_i_2_i_i_reg_1954;
reg   [19:0] image_V_0_load_9_reg_1959;
reg    ap_enable_reg_pp0_iter5;
reg   [19:0] image_V_0_load_10_reg_1964;
wire  signed [38:0] p_Val2_24_i_2_1_i_s_fu_1484_p2;
reg  signed [38:0] p_Val2_24_i_2_1_i_s_reg_1979;
reg   [23:0] tmp_377_i_reg_1984;
wire  signed [38:0] p_Val2_24_i_2_2_i_s_fu_1489_p2;
reg  signed [38:0] p_Val2_24_i_2_2_i_s_reg_1989;
reg   [19:0] image_V_0_load_11_reg_1994;
reg    ap_enable_reg_pp0_iter6;
reg   [19:0] image_V_0_load_12_reg_1999;
wire  signed [38:0] p_Val2_24_i_2_3_i_s_fu_1494_p2;
reg  signed [38:0] p_Val2_24_i_2_3_i_s_reg_2009;
reg   [23:0] tmp_379_i_reg_2014;
wire  signed [38:0] p_Val2_24_i_3_i_i_fu_1499_p2;
reg  signed [38:0] p_Val2_24_i_3_i_i_reg_2019;
reg   [19:0] image_V_0_load_13_reg_2024;
reg    ap_enable_reg_pp0_iter7;
reg   [19:0] image_V_0_load_14_reg_2029;
wire  signed [38:0] p_Val2_24_i_3_1_i_s_fu_1504_p2;
reg  signed [38:0] p_Val2_24_i_3_1_i_s_reg_2034;
reg   [23:0] tmp_381_i_reg_2039;
wire  signed [38:0] p_Val2_24_i_3_2_i_s_fu_1509_p2;
reg  signed [38:0] p_Val2_24_i_3_2_i_s_reg_2044;
reg   [19:0] image_V_0_load_15_reg_2049;
reg    ap_enable_reg_pp0_iter8;
wire  signed [38:0] p_Val2_24_i_3_3_i_s_fu_1514_p2;
reg  signed [38:0] p_Val2_24_i_3_3_i_s_reg_2054;
reg   [23:0] tmp_383_i_reg_2059;
wire   [0:0] tmp_i1_i_fu_1399_p2;
reg   [0:0] tmp_i1_i_reg_2064;
wire   [22:0] a_V_cast_i_i_fu_1405_p2;
reg   [22:0] a_V_cast_i_i_reg_2069;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg   [4:0] ap_phi_mux_i_0_i_i_i_i_phi_fu_530_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_j_0_i_i_i_i_phi_fu_542_p4;
wire   [63:0] tmp_i_i_fu_553_p1;
wire   [63:0] tmp_345_i_fu_694_p1;
wire   [63:0] tmp_351_i_fu_713_p1;
wire   [63:0] tmp_358_i_fu_732_p1;
wire   [63:0] tmp_346_i_fu_756_p1;
wire   [63:0] tmp_365_i_fu_773_p1;
wire   [63:0] tmp_352_i_fu_796_p1;
wire   [63:0] tmp_359_i_fu_810_p1;
wire   [63:0] tmp_348_i_fu_851_p1;
wire   [63:0] tmp_366_i_fu_909_p1;
wire   [63:0] tmp_354_i_fu_936_p1;
wire   [63:0] tmp_361_i_fu_947_p1;
wire   [63:0] tmp_350_i_fu_1017_p1;
wire   [63:0] tmp_368_i_fu_1028_p1;
wire   [63:0] tmp_356_i_fu_1098_p1;
wire   [63:0] tmp_363_i_fu_1109_p1;
wire   [63:0] tmp_370_i_fu_1179_p1;
wire   [63:0] tmp_344_i_fu_1422_p1;
wire   [9:0] tmp_86_fu_686_p3;
wire   [9:0] tmp_89_fu_705_p3;
wire   [9:0] tmp_92_fu_724_p3;
wire   [4:0] i_mid1_i_fu_737_p2;
wire   [9:0] tmp_87_fu_749_p3;
wire   [9:0] tmp_94_fu_766_p3;
wire  signed [38:0] p_Val2_24_i_0_i_i_fu_1438_p2;
wire   [9:0] tmp_90_fu_790_p3;
wire   [9:0] tmp_93_fu_804_p3;
wire   [4:0] tmp_78_i_2_i_mid2_v_s_fu_818_p3;
wire   [4:0] tmp_78_i_3_i_mid2_v_s_fu_831_p3;
wire   [9:0] tmp_347_i_fu_844_p3;
wire   [38:0] tmp_91_fu_859_p3;
wire  signed [43:0] p_Val2_24_i_0_1_i_1_fu_856_p1;
wire  signed [43:0] tmp_86_i_0_1_i_i_fu_866_p1;
wire   [43:0] p_Val2_25_i_0_1_i_s_fu_870_p2;
wire   [23:0] tmp_364_i_fu_879_p4;
wire  signed [43:0] p_Val2_24_i_0_2_i_1_fu_876_p1;
wire   [43:0] tmp_86_i_0_2_i_i_fu_889_p3;
wire   [9:0] tmp_95_fu_903_p3;
wire   [43:0] p_Val2_25_i_0_2_i_s_fu_897_p2;
wire   [9:0] tmp_353_i_fu_930_p3;
wire   [9:0] tmp_360_i_fu_941_p3;
wire  signed [43:0] p_Val2_24_i_0_3_i_1_fu_952_p1;
wire   [43:0] tmp_86_i_0_3_i_i_fu_955_p3;
wire   [43:0] p_Val2_25_i_0_3_i_s_fu_962_p2;
wire   [23:0] tmp_372_i_fu_971_p4;
wire  signed [43:0] p_Val2_24_i_1_i_ca_fu_968_p1;
wire   [43:0] tmp_86_i_1_i_i_fu_981_p3;
wire   [43:0] p_Val2_25_i_1_i_i_fu_989_p2;
wire   [9:0] tmp_349_i_fu_1011_p3;
wire   [9:0] tmp_367_i_fu_1022_p3;
wire  signed [43:0] p_Val2_24_i_1_1_i_1_fu_1033_p1;
wire   [43:0] tmp_86_i_1_1_i_i_fu_1036_p3;
wire   [43:0] p_Val2_25_i_1_1_i_s_fu_1043_p2;
wire   [23:0] tmp_374_i_fu_1052_p4;
wire  signed [43:0] p_Val2_24_i_1_2_i_1_fu_1049_p1;
wire   [43:0] tmp_86_i_1_2_i_i_fu_1062_p3;
wire   [43:0] p_Val2_25_i_1_2_i_s_fu_1070_p2;
wire   [9:0] tmp_355_i_fu_1092_p3;
wire   [9:0] tmp_362_i_fu_1103_p3;
wire  signed [43:0] p_Val2_24_i_1_3_i_1_fu_1114_p1;
wire   [43:0] tmp_86_i_1_3_i_i_fu_1117_p3;
wire   [43:0] p_Val2_25_i_1_3_i_s_fu_1124_p2;
wire   [23:0] tmp_376_i_fu_1133_p4;
wire  signed [43:0] p_Val2_24_i_2_i_ca_fu_1130_p1;
wire   [43:0] tmp_86_i_2_i_i_fu_1143_p3;
wire   [43:0] p_Val2_25_i_2_i_i_fu_1151_p2;
wire   [9:0] tmp_369_i_fu_1173_p3;
wire  signed [43:0] p_Val2_24_i_2_1_i_1_fu_1184_p1;
wire   [43:0] tmp_86_i_2_1_i_i_fu_1187_p3;
wire   [43:0] p_Val2_25_i_2_1_i_s_fu_1194_p2;
wire   [23:0] tmp_378_i_fu_1203_p4;
wire  signed [43:0] p_Val2_24_i_2_2_i_1_fu_1200_p1;
wire   [43:0] tmp_86_i_2_2_i_i_fu_1213_p3;
wire   [43:0] p_Val2_25_i_2_2_i_s_fu_1221_p2;
wire  signed [43:0] p_Val2_24_i_2_3_i_1_fu_1243_p1;
wire   [43:0] tmp_86_i_2_3_i_i_fu_1246_p3;
wire   [43:0] p_Val2_25_i_2_3_i_s_fu_1253_p2;
wire   [23:0] tmp_380_i_fu_1262_p4;
wire  signed [43:0] p_Val2_24_i_3_i_ca_fu_1259_p1;
wire   [43:0] tmp_86_i_3_i_i_fu_1272_p3;
wire   [43:0] p_Val2_25_i_3_i_i_fu_1280_p2;
wire  signed [43:0] p_Val2_24_i_3_1_i_1_fu_1302_p1;
wire   [43:0] tmp_86_i_3_1_i_i_fu_1305_p3;
wire   [43:0] p_Val2_25_i_3_1_i_s_fu_1312_p2;
wire   [23:0] tmp_382_i_fu_1321_p4;
wire  signed [43:0] p_Val2_24_i_3_2_i_1_fu_1318_p1;
wire   [43:0] tmp_86_i_3_2_i_i_fu_1331_p3;
wire   [43:0] p_Val2_25_i_3_2_i_s_fu_1339_p2;
wire  signed [43:0] p_Val2_24_i_3_3_i_1_fu_1358_p1;
wire   [43:0] tmp_86_i_3_3_i_i_fu_1361_p3;
wire   [43:0] p_Val2_25_i_3_3_i_s_fu_1368_p2;
wire   [23:0] sum_V_i_3_3_i_i_fu_1374_p4;
wire   [23:0] p_Val2_22_i_i_i_fu_1394_p2;
wire   [22:0] tmp_1_i_fu_1384_p4;
wire   [9:0] grp_fu_1519_p3;
wire   [12:0] tmp_85_fu_1416_p3;
wire   [22:0] agg_result_V_i_i_fu_1427_p3;
wire  signed [18:0] p_Val2_24_i_0_i_i_fu_1438_p0;
wire   [19:0] p_Val2_24_i_0_i_i_fu_1438_p1;
wire  signed [18:0] p_Val2_24_i_0_1_i_s_fu_1444_p0;
wire   [19:0] p_Val2_24_i_0_1_i_s_fu_1444_p1;
wire  signed [18:0] p_Val2_24_i_0_2_i_s_fu_1449_p0;
wire   [19:0] p_Val2_24_i_0_2_i_s_fu_1449_p1;
wire  signed [18:0] p_Val2_24_i_0_3_i_s_fu_1454_p0;
wire   [19:0] p_Val2_24_i_0_3_i_s_fu_1454_p1;
wire  signed [18:0] p_Val2_24_i_1_i_i_fu_1459_p0;
wire   [19:0] p_Val2_24_i_1_i_i_fu_1459_p1;
wire  signed [18:0] p_Val2_24_i_1_1_i_s_fu_1464_p0;
wire   [19:0] p_Val2_24_i_1_1_i_s_fu_1464_p1;
wire  signed [18:0] p_Val2_24_i_1_2_i_s_fu_1469_p0;
wire   [19:0] p_Val2_24_i_1_2_i_s_fu_1469_p1;
wire  signed [18:0] p_Val2_24_i_1_3_i_s_fu_1474_p0;
wire   [19:0] p_Val2_24_i_1_3_i_s_fu_1474_p1;
wire  signed [18:0] p_Val2_24_i_2_i_i_fu_1479_p0;
wire   [19:0] p_Val2_24_i_2_i_i_fu_1479_p1;
wire  signed [18:0] p_Val2_24_i_2_1_i_s_fu_1484_p0;
wire   [19:0] p_Val2_24_i_2_1_i_s_fu_1484_p1;
wire  signed [18:0] p_Val2_24_i_2_2_i_s_fu_1489_p0;
wire   [19:0] p_Val2_24_i_2_2_i_s_fu_1489_p1;
wire  signed [18:0] p_Val2_24_i_2_3_i_s_fu_1494_p0;
wire   [19:0] p_Val2_24_i_2_3_i_s_fu_1494_p1;
wire  signed [18:0] p_Val2_24_i_3_i_i_fu_1499_p0;
wire   [19:0] p_Val2_24_i_3_i_i_fu_1499_p1;
wire  signed [18:0] p_Val2_24_i_3_1_i_s_fu_1504_p0;
wire   [19:0] p_Val2_24_i_3_1_i_s_fu_1504_p1;
wire  signed [18:0] p_Val2_24_i_3_2_i_s_fu_1509_p0;
wire   [19:0] p_Val2_24_i_3_2_i_s_fu_1509_p1;
wire  signed [18:0] p_Val2_24_i_3_3_i_s_fu_1514_p0;
wire   [19:0] p_Val2_24_i_3_3_i_s_fu_1514_p1;
wire   [4:0] grp_fu_1519_p0;
wire   [5:0] grp_fu_1519_p1;
wire   [4:0] grp_fu_1519_p2;
wire    ap_CS_fsm_state15;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_1519_p00;
wire   [9:0] grp_fu_1519_p20;
wire   [38:0] p_Val2_24_i_0_1_i_s_fu_1444_p10;
wire   [38:0] p_Val2_24_i_0_2_i_s_fu_1449_p10;
wire   [38:0] p_Val2_24_i_0_3_i_s_fu_1454_p10;
wire   [38:0] p_Val2_24_i_0_i_i_fu_1438_p10;
wire   [38:0] p_Val2_24_i_1_1_i_s_fu_1464_p10;
wire   [38:0] p_Val2_24_i_1_2_i_s_fu_1469_p10;
wire   [38:0] p_Val2_24_i_1_3_i_s_fu_1474_p10;
wire   [38:0] p_Val2_24_i_1_i_i_fu_1459_p10;
wire   [38:0] p_Val2_24_i_2_1_i_s_fu_1484_p10;
wire   [38:0] p_Val2_24_i_2_2_i_s_fu_1489_p10;
wire   [38:0] p_Val2_24_i_2_3_i_s_fu_1494_p10;
wire   [38:0] p_Val2_24_i_2_i_i_fu_1479_p10;
wire   [38:0] p_Val2_24_i_3_1_i_s_fu_1504_p10;
wire   [38:0] p_Val2_24_i_3_2_i_s_fu_1509_p10;
wire   [38:0] p_Val2_24_i_3_3_i_s_fu_1514_p10;
wire   [38:0] p_Val2_24_i_3_i_i_fu_1499_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
end

conv_layer1_labelbkb #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_31_address0),
    .ce0(conv_layer1_weights_31_ce0),
    .q0(conv_layer1_weights_31_q0)
);

conv_layer1_labelcud #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_29_address0),
    .ce0(conv_layer1_weights_29_ce0),
    .q0(conv_layer1_weights_29_q0)
);

conv_layer1_labeldEe #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_27_address0),
    .ce0(conv_layer1_weights_27_ce0),
    .q0(conv_layer1_weights_27_q0)
);

conv_layer1_labeleOg #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_25_address0),
    .ce0(conv_layer1_weights_25_ce0),
    .q0(conv_layer1_weights_25_q0)
);

conv_layer1_labelfYi #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_23_address0),
    .ce0(conv_layer1_weights_23_ce0),
    .q0(conv_layer1_weights_23_q0)
);

conv_layer1_labelg8j #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_21_address0),
    .ce0(conv_layer1_weights_21_ce0),
    .q0(conv_layer1_weights_21_q0)
);

conv_layer1_labelhbi #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_19_address0),
    .ce0(conv_layer1_weights_19_ce0),
    .q0(conv_layer1_weights_19_q0)
);

conv_layer1_labelibs #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_17_address0),
    .ce0(conv_layer1_weights_17_ce0),
    .q0(conv_layer1_weights_17_q0)
);

conv_layer1_labeljbC #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_15_address0),
    .ce0(conv_layer1_weights_15_ce0),
    .q0(conv_layer1_weights_15_q0)
);

conv_layer1_labelkbM #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_13_address0),
    .ce0(conv_layer1_weights_13_ce0),
    .q0(conv_layer1_weights_13_q0)
);

conv_layer1_labellbW #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_11_address0),
    .ce0(conv_layer1_weights_11_ce0),
    .q0(conv_layer1_weights_11_q0)
);

conv_layer1_labelmb6 #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_9_address0),
    .ce0(conv_layer1_weights_9_ce0),
    .q0(conv_layer1_weights_9_q0)
);

conv_layer1_labelncg #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_7_address0),
    .ce0(conv_layer1_weights_7_ce0),
    .q0(conv_layer1_weights_7_q0)
);

conv_layer1_labelocq #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_5_address0),
    .ce0(conv_layer1_weights_5_ce0),
    .q0(conv_layer1_weights_5_q0)
);

conv_layer1_labelpcA #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_3_address0),
    .ce0(conv_layer1_weights_3_ce0),
    .q0(conv_layer1_weights_3_q0)
);

conv_layer1_labelqcK #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_weights_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_weights_1_address0),
    .ce0(conv_layer1_weights_1_ce0),
    .q0(conv_layer1_weights_1_q0)
);

conv_layer1_labelrcU #(
    .DataWidth( 21 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_layer1_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer1_bias_V_address0),
    .ce0(conv_layer1_bias_V_ce0),
    .q0(conv_layer1_bias_V_q0)
);

conv_layer1_labelsc4 #(
    .DataWidth( 20 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
image_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(image_V_0_address0),
    .ce0(image_V_0_ce0),
    .q0(image_V_0_q0),
    .address1(image_V_0_address1),
    .ce1(image_V_0_ce1),
    .q1(image_V_0_q1),
    .address2(image_V_0_address2),
    .ce2(image_V_0_ce2),
    .q2(image_V_0_q2),
    .address3(image_V_0_address3),
    .ce3(image_V_0_ce3),
    .q3(image_V_0_q3),
    .address4(image_V_0_address4),
    .ce4(image_V_0_ce4),
    .q4(image_V_0_q4),
    .address5(image_V_0_address5),
    .ce5(image_V_0_ce5),
    .q5(image_V_0_q5),
    .address6(image_V_0_address6),
    .ce6(image_V_0_ce6),
    .q6(image_V_0_q6),
    .address7(image_V_0_address7),
    .ce7(image_V_0_ce7),
    .q7(image_V_0_q7),
    .address8(image_V_0_address8),
    .ce8(image_V_0_ce8),
    .q8(image_V_0_q8),
    .address9(image_V_0_address9),
    .ce9(image_V_0_ce9),
    .q9(image_V_0_q9),
    .address10(image_V_0_address10),
    .ce10(image_V_0_ce10),
    .q10(image_V_0_q10),
    .address11(image_V_0_address11),
    .ce11(image_V_0_ce11),
    .q11(image_V_0_q11),
    .address12(image_V_0_address12),
    .ce12(image_V_0_ce12),
    .q12(image_V_0_q12),
    .address13(image_V_0_address13),
    .ce13(image_V_0_ce13),
    .q13(image_V_0_q13),
    .address14(image_V_0_address14),
    .ce14(image_V_0_ce14),
    .q14(image_V_0_q14),
    .address15(image_V_0_address15),
    .ce15(image_V_0_ce15),
    .q15(image_V_0_q15)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U1(
    .din0(p_Val2_24_i_0_i_i_fu_1438_p0),
    .din1(p_Val2_24_i_0_i_i_fu_1438_p1),
    .dout(p_Val2_24_i_0_i_i_fu_1438_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U2(
    .din0(p_Val2_24_i_0_1_i_s_fu_1444_p0),
    .din1(p_Val2_24_i_0_1_i_s_fu_1444_p1),
    .dout(p_Val2_24_i_0_1_i_s_fu_1444_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U3(
    .din0(p_Val2_24_i_0_2_i_s_fu_1449_p0),
    .din1(p_Val2_24_i_0_2_i_s_fu_1449_p1),
    .dout(p_Val2_24_i_0_2_i_s_fu_1449_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U4(
    .din0(p_Val2_24_i_0_3_i_s_fu_1454_p0),
    .din1(p_Val2_24_i_0_3_i_s_fu_1454_p1),
    .dout(p_Val2_24_i_0_3_i_s_fu_1454_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U5(
    .din0(p_Val2_24_i_1_i_i_fu_1459_p0),
    .din1(p_Val2_24_i_1_i_i_fu_1459_p1),
    .dout(p_Val2_24_i_1_i_i_fu_1459_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U6(
    .din0(p_Val2_24_i_1_1_i_s_fu_1464_p0),
    .din1(p_Val2_24_i_1_1_i_s_fu_1464_p1),
    .dout(p_Val2_24_i_1_1_i_s_fu_1464_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U7(
    .din0(p_Val2_24_i_1_2_i_s_fu_1469_p0),
    .din1(p_Val2_24_i_1_2_i_s_fu_1469_p1),
    .dout(p_Val2_24_i_1_2_i_s_fu_1469_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U8(
    .din0(p_Val2_24_i_1_3_i_s_fu_1474_p0),
    .din1(p_Val2_24_i_1_3_i_s_fu_1474_p1),
    .dout(p_Val2_24_i_1_3_i_s_fu_1474_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U9(
    .din0(p_Val2_24_i_2_i_i_fu_1479_p0),
    .din1(p_Val2_24_i_2_i_i_fu_1479_p1),
    .dout(p_Val2_24_i_2_i_i_fu_1479_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U10(
    .din0(p_Val2_24_i_2_1_i_s_fu_1484_p0),
    .din1(p_Val2_24_i_2_1_i_s_fu_1484_p1),
    .dout(p_Val2_24_i_2_1_i_s_fu_1484_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U11(
    .din0(p_Val2_24_i_2_2_i_s_fu_1489_p0),
    .din1(p_Val2_24_i_2_2_i_s_fu_1489_p1),
    .dout(p_Val2_24_i_2_2_i_s_fu_1489_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U12(
    .din0(p_Val2_24_i_2_3_i_s_fu_1494_p0),
    .din1(p_Val2_24_i_2_3_i_s_fu_1494_p1),
    .dout(p_Val2_24_i_2_3_i_s_fu_1494_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U13(
    .din0(p_Val2_24_i_3_i_i_fu_1499_p0),
    .din1(p_Val2_24_i_3_i_i_fu_1499_p1),
    .dout(p_Val2_24_i_3_i_i_fu_1499_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U14(
    .din0(p_Val2_24_i_3_1_i_s_fu_1504_p0),
    .din1(p_Val2_24_i_3_1_i_s_fu_1504_p1),
    .dout(p_Val2_24_i_3_1_i_s_fu_1504_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U15(
    .din0(p_Val2_24_i_3_2_i_s_fu_1509_p0),
    .din1(p_Val2_24_i_3_2_i_s_fu_1509_p1),
    .dout(p_Val2_24_i_3_2_i_s_fu_1509_p2)
);

nnet_mul_mul_19s_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
nnet_mul_mul_19s_tde_U16(
    .din0(p_Val2_24_i_3_3_i_s_fu_1514_p0),
    .din1(p_Val2_24_i_3_3_i_s_fu_1514_p1),
    .dout(p_Val2_24_i_3_3_i_s_fu_1514_p2)
);

nnet_mac_muladd_5udo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
nnet_mac_muladd_5udo_U17(
    .din0(grp_fu_1519_p0),
    .din1(grp_fu_1519_p1),
    .din2(grp_fu_1519_p2),
    .dout(grp_fu_1519_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_i_i_i_i_reg_526 <= tmp_i_i_mid2_v_i_reg_1738;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        i_0_i_i_i_i_reg_526 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_i_fu_646_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_i_reg_515 <= indvar_flatten_next_s_fu_652_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_i_reg_515 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_0_i_i_i_i_reg_538 <= j_reg_1750;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        j_0_i_i_i_i_reg_538 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter9_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_cast_i_i_reg_2069 <= a_V_cast_i_i_fu_1405_p2;
        tmp_i1_i_reg_2064 <= tmp_i1_i_fu_1399_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter10_exitcond_flatten_i_reg_1708 <= ap_reg_pp0_iter9_exitcond_flatten_i_reg_1708;
        ap_reg_pp0_iter10_j_0_i_i_i_mid2_i_reg_1724 <= ap_reg_pp0_iter9_j_0_i_i_i_mid2_i_reg_1724;
        ap_reg_pp0_iter10_tmp_i_i_mid2_v_i_reg_1738 <= ap_reg_pp0_iter9_tmp_i_i_mid2_v_i_reg_1738;
        ap_reg_pp0_iter2_exitcond52_i_i_i9_i_reg_1717 <= ap_reg_pp0_iter1_exitcond52_i_i_i9_i_reg_1717;
        ap_reg_pp0_iter2_exitcond_flatten_i_reg_1708 <= ap_reg_pp0_iter1_exitcond_flatten_i_reg_1708;
        ap_reg_pp0_iter2_i_0_i_i_i_i_reg_526 <= ap_reg_pp0_iter1_i_0_i_i_i_i_reg_526;
        ap_reg_pp0_iter2_j_0_i_i_i_mid2_i_reg_1724 <= ap_reg_pp0_iter1_j_0_i_i_i_mid2_i_reg_1724;
        ap_reg_pp0_iter2_j_reg_1750 <= ap_reg_pp0_iter1_j_reg_1750;
        ap_reg_pp0_iter2_p_v_i_reg_1775 <= p_v_i_reg_1775;
        ap_reg_pp0_iter2_tmp_80_i_0_2_i_i_reg_1763 <= ap_reg_pp0_iter1_tmp_80_i_0_2_i_i_reg_1763;
        ap_reg_pp0_iter2_tmp_80_i_0_3_i_i_reg_1802 <= tmp_80_i_0_3_i_i_reg_1802;
        ap_reg_pp0_iter2_tmp_i_i_mid2_v_i_reg_1738 <= ap_reg_pp0_iter1_tmp_i_i_mid2_v_i_reg_1738;
        ap_reg_pp0_iter3_exitcond_flatten_i_reg_1708 <= ap_reg_pp0_iter2_exitcond_flatten_i_reg_1708;
        ap_reg_pp0_iter3_j_0_i_i_i_mid2_i_reg_1724 <= ap_reg_pp0_iter2_j_0_i_i_i_mid2_i_reg_1724;
        ap_reg_pp0_iter3_j_reg_1750 <= ap_reg_pp0_iter2_j_reg_1750;
        ap_reg_pp0_iter3_tmp_80_i_0_2_i_i_reg_1763 <= ap_reg_pp0_iter2_tmp_80_i_0_2_i_i_reg_1763;
        ap_reg_pp0_iter3_tmp_80_i_0_3_i_i_reg_1802 <= ap_reg_pp0_iter2_tmp_80_i_0_3_i_i_reg_1802;
        ap_reg_pp0_iter3_tmp_i_i_mid2_v_i_reg_1738 <= ap_reg_pp0_iter2_tmp_i_i_mid2_v_i_reg_1738;
        ap_reg_pp0_iter4_exitcond_flatten_i_reg_1708 <= ap_reg_pp0_iter3_exitcond_flatten_i_reg_1708;
        ap_reg_pp0_iter4_j_0_i_i_i_mid2_i_reg_1724 <= ap_reg_pp0_iter3_j_0_i_i_i_mid2_i_reg_1724;
        ap_reg_pp0_iter4_j_reg_1750 <= ap_reg_pp0_iter3_j_reg_1750;
        ap_reg_pp0_iter4_tmp_78_i_2_i_mid2_v_1_reg_1849 <= tmp_78_i_2_i_mid2_v_1_reg_1849;
        ap_reg_pp0_iter4_tmp_78_i_3_i_mid2_v_1_reg_1856 <= tmp_78_i_3_i_mid2_v_1_reg_1856;
        ap_reg_pp0_iter4_tmp_80_i_0_2_i_i_reg_1763 <= ap_reg_pp0_iter3_tmp_80_i_0_2_i_i_reg_1763;
        ap_reg_pp0_iter4_tmp_80_i_0_3_i_i_reg_1802 <= ap_reg_pp0_iter3_tmp_80_i_0_3_i_i_reg_1802;
        ap_reg_pp0_iter4_tmp_i_i_mid2_v_i_reg_1738 <= ap_reg_pp0_iter3_tmp_i_i_mid2_v_i_reg_1738;
        ap_reg_pp0_iter5_exitcond_flatten_i_reg_1708 <= ap_reg_pp0_iter4_exitcond_flatten_i_reg_1708;
        ap_reg_pp0_iter5_j_0_i_i_i_mid2_i_reg_1724 <= ap_reg_pp0_iter4_j_0_i_i_i_mid2_i_reg_1724;
        ap_reg_pp0_iter5_j_reg_1750 <= ap_reg_pp0_iter4_j_reg_1750;
        ap_reg_pp0_iter5_tmp_78_i_3_i_mid2_v_1_reg_1856 <= ap_reg_pp0_iter4_tmp_78_i_3_i_mid2_v_1_reg_1856;
        ap_reg_pp0_iter5_tmp_80_i_0_2_i_i_reg_1763 <= ap_reg_pp0_iter4_tmp_80_i_0_2_i_i_reg_1763;
        ap_reg_pp0_iter5_tmp_80_i_0_3_i_i_reg_1802 <= ap_reg_pp0_iter4_tmp_80_i_0_3_i_i_reg_1802;
        ap_reg_pp0_iter5_tmp_i_i_mid2_v_i_reg_1738 <= ap_reg_pp0_iter4_tmp_i_i_mid2_v_i_reg_1738;
        ap_reg_pp0_iter6_exitcond_flatten_i_reg_1708 <= ap_reg_pp0_iter5_exitcond_flatten_i_reg_1708;
        ap_reg_pp0_iter6_j_0_i_i_i_mid2_i_reg_1724 <= ap_reg_pp0_iter5_j_0_i_i_i_mid2_i_reg_1724;
        ap_reg_pp0_iter6_tmp_78_i_3_i_mid2_v_1_reg_1856 <= ap_reg_pp0_iter5_tmp_78_i_3_i_mid2_v_1_reg_1856;
        ap_reg_pp0_iter6_tmp_80_i_0_3_i_i_reg_1802 <= ap_reg_pp0_iter5_tmp_80_i_0_3_i_i_reg_1802;
        ap_reg_pp0_iter6_tmp_i_i_mid2_v_i_reg_1738 <= ap_reg_pp0_iter5_tmp_i_i_mid2_v_i_reg_1738;
        ap_reg_pp0_iter7_exitcond_flatten_i_reg_1708 <= ap_reg_pp0_iter6_exitcond_flatten_i_reg_1708;
        ap_reg_pp0_iter7_j_0_i_i_i_mid2_i_reg_1724 <= ap_reg_pp0_iter6_j_0_i_i_i_mid2_i_reg_1724;
        ap_reg_pp0_iter7_tmp_i_i_mid2_v_i_reg_1738 <= ap_reg_pp0_iter6_tmp_i_i_mid2_v_i_reg_1738;
        ap_reg_pp0_iter8_exitcond_flatten_i_reg_1708 <= ap_reg_pp0_iter7_exitcond_flatten_i_reg_1708;
        ap_reg_pp0_iter8_j_0_i_i_i_mid2_i_reg_1724 <= ap_reg_pp0_iter7_j_0_i_i_i_mid2_i_reg_1724;
        ap_reg_pp0_iter8_tmp_i_i_mid2_v_i_reg_1738 <= ap_reg_pp0_iter7_tmp_i_i_mid2_v_i_reg_1738;
        ap_reg_pp0_iter9_exitcond_flatten_i_reg_1708 <= ap_reg_pp0_iter8_exitcond_flatten_i_reg_1708;
        ap_reg_pp0_iter9_j_0_i_i_i_mid2_i_reg_1724 <= ap_reg_pp0_iter8_j_0_i_i_i_mid2_i_reg_1724;
        ap_reg_pp0_iter9_tmp_i_i_mid2_v_i_reg_1738 <= ap_reg_pp0_iter8_tmp_i_i_mid2_v_i_reg_1738;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond52_i_i_i9_i_reg_1717 <= exitcond52_i_i_i9_i_reg_1717;
        ap_reg_pp0_iter1_exitcond_flatten_i_reg_1708 <= exitcond_flatten_i_reg_1708;
        ap_reg_pp0_iter1_i_0_i_i_i_i_reg_526 <= i_0_i_i_i_i_reg_526;
        ap_reg_pp0_iter1_j_0_i_i_i_mid2_i_reg_1724 <= j_0_i_i_i_mid2_i_reg_1724;
        ap_reg_pp0_iter1_j_reg_1750 <= j_reg_1750;
        ap_reg_pp0_iter1_tmp_80_i_0_2_i_i_reg_1763 <= tmp_80_i_0_2_i_i_reg_1763;
        ap_reg_pp0_iter1_tmp_i_i_mid2_v_i_reg_1738 <= tmp_i_i_mid2_v_i_reg_1738;
        exitcond_flatten_i_reg_1708 <= exitcond_flatten_i_fu_646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_i_fu_646_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond52_i_i_i9_i_reg_1717 <= exitcond52_i_i_i9_i_fu_658_p2;
        i2_i_reg_1733 <= i2_i_fu_672_p2;
        j_0_i_i_i_mid2_i_reg_1724 <= j_0_i_i_i_mid2_i_fu_664_p3;
        tmp_80_i_0_2_i_i_reg_1763 <= tmp_80_i_0_2_i_i_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        image_V_0_load_10_reg_1964 <= image_V_0_q10;
        image_V_0_load_9_reg_1959 <= image_V_0_q9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter5_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        image_V_0_load_11_reg_1994 <= image_V_0_q11;
        image_V_0_load_12_reg_1999 <= image_V_0_q12;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter6_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        image_V_0_load_13_reg_2024 <= image_V_0_q13;
        image_V_0_load_14_reg_2029 <= image_V_0_q14;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter7_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        image_V_0_load_15_reg_2049 <= image_V_0_q15;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        image_V_0_load_1_reg_1792 <= image_V_0_q1;
        image_V_0_load_2_reg_1797 <= image_V_0_q2;
        image_V_0_load_reg_1787 <= image_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        image_V_0_load_3_reg_1839 <= image_V_0_q3;
        image_V_0_load_4_reg_1844 <= image_V_0_q4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        image_V_0_load_5_reg_1889 <= image_V_0_q5;
        image_V_0_load_6_reg_1894 <= image_V_0_q6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        image_V_0_load_7_reg_1924 <= image_V_0_q7;
        image_V_0_load_8_reg_1929 <= image_V_0_q8;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_i_fu_646_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_1750 <= j_fu_699_p2;
        tmp_i_i_mid2_v_i_reg_1738 <= tmp_i_i_mid2_v_i_fu_678_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_24_i_0_1_i_s_reg_1824 <= p_Val2_24_i_0_1_i_s_fu_1444_p2;
        p_Val2_24_i_0_2_i_s_reg_1834 <= p_Val2_24_i_0_2_i_s_fu_1449_p2;
        tmp_88_reg_1814 <= {{p_Val2_24_i_0_i_i_fu_1438_p2[38:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_24_i_0_3_i_s_reg_1874 <= p_Val2_24_i_0_3_i_s_fu_1454_p2;
        p_Val2_24_i_1_i_i_reg_1884 <= p_Val2_24_i_1_i_i_fu_1459_p2;
        tmp_371_i_reg_1879 <= {{p_Val2_25_i_0_2_i_s_fu_897_p2[43:20]}};
        tmp_78_i_2_i_mid2_v_1_reg_1849 <= tmp_78_i_2_i_mid2_v_1_fu_825_p2;
        tmp_78_i_3_i_mid2_v_1_reg_1856 <= tmp_78_i_3_i_mid2_v_1_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_24_i_1_1_i_s_reg_1909 <= p_Val2_24_i_1_1_i_s_fu_1464_p2;
        p_Val2_24_i_1_2_i_s_reg_1919 <= p_Val2_24_i_1_2_i_s_fu_1469_p2;
        tmp_373_i_reg_1914 <= {{p_Val2_25_i_1_i_i_fu_989_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_24_i_1_3_i_s_reg_1944 <= p_Val2_24_i_1_3_i_s_fu_1474_p2;
        p_Val2_24_i_2_i_i_reg_1954 <= p_Val2_24_i_2_i_i_fu_1479_p2;
        tmp_375_i_reg_1949 <= {{p_Val2_25_i_1_2_i_s_fu_1070_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter5_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_24_i_2_1_i_s_reg_1979 <= p_Val2_24_i_2_1_i_s_fu_1484_p2;
        p_Val2_24_i_2_2_i_s_reg_1989 <= p_Val2_24_i_2_2_i_s_fu_1489_p2;
        tmp_377_i_reg_1984 <= {{p_Val2_25_i_2_i_i_fu_1151_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter6_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_24_i_2_3_i_s_reg_2009 <= p_Val2_24_i_2_3_i_s_fu_1494_p2;
        p_Val2_24_i_3_i_i_reg_2019 <= p_Val2_24_i_3_i_i_fu_1499_p2;
        tmp_379_i_reg_2014 <= {{p_Val2_25_i_2_2_i_s_fu_1221_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter7_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_24_i_3_1_i_s_reg_2034 <= p_Val2_24_i_3_1_i_s_fu_1504_p2;
        p_Val2_24_i_3_2_i_s_reg_2044 <= p_Val2_24_i_3_2_i_s_fu_1509_p2;
        tmp_381_i_reg_2039 <= {{p_Val2_25_i_3_i_i_fu_1280_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter8_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_24_i_3_3_i_s_reg_2054 <= p_Val2_24_i_3_3_i_s_fu_1514_p2;
        tmp_383_i_reg_2059 <= {{p_Val2_25_i_3_2_i_s_fu_1339_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Val2_cast_i_i_reg_1698 <= p_Val2_cast_i_i_fu_638_p1;
        tmp_84_i_0_1_cast_i_s_reg_1623 <= tmp_84_i_0_1_cast_i_s_fu_578_p1;
        tmp_84_i_0_2_cast_i_s_reg_1628 <= tmp_84_i_0_2_cast_i_s_fu_582_p1;
        tmp_84_i_0_3_cast_i_s_reg_1633 <= tmp_84_i_0_3_cast_i_s_fu_586_p1;
        tmp_84_i_0_cast_i_ca_reg_1618 <= tmp_84_i_0_cast_i_ca_fu_574_p1;
        tmp_84_i_1_1_cast_i_s_reg_1643 <= tmp_84_i_1_1_cast_i_s_fu_594_p1;
        tmp_84_i_1_2_cast_i_s_reg_1648 <= tmp_84_i_1_2_cast_i_s_fu_598_p1;
        tmp_84_i_1_3_cast_i_s_reg_1653 <= tmp_84_i_1_3_cast_i_s_fu_602_p1;
        tmp_84_i_1_cast_i_ca_reg_1638 <= tmp_84_i_1_cast_i_ca_fu_590_p1;
        tmp_84_i_2_1_cast_i_s_reg_1663 <= tmp_84_i_2_1_cast_i_s_fu_610_p1;
        tmp_84_i_2_2_cast_i_s_reg_1668 <= tmp_84_i_2_2_cast_i_s_fu_614_p1;
        tmp_84_i_2_3_cast_i_s_reg_1673 <= tmp_84_i_2_3_cast_i_s_fu_618_p1;
        tmp_84_i_2_cast_i_ca_reg_1658 <= tmp_84_i_2_cast_i_ca_fu_606_p1;
        tmp_84_i_3_1_cast_i_s_reg_1683 <= tmp_84_i_3_1_cast_i_s_fu_626_p1;
        tmp_84_i_3_2_cast_i_s_reg_1688 <= tmp_84_i_3_2_cast_i_s_fu_630_p1;
        tmp_84_i_3_3_cast_i_s_reg_1693 <= tmp_84_i_3_3_cast_i_s_fu_634_p1;
        tmp_84_i_3_cast_i_ca_reg_1678 <= tmp_84_i_3_cast_i_ca_fu_622_p1;
        tmp_i_reg_1703 <= tmp_i_fu_642_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_v_i_reg_1775 <= p_v_i_fu_743_p3;
        tmp_80_i_0_3_i_i_reg_1802 <= tmp_80_i_0_3_i_i_fu_761_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_reg_1528 <= tmp_fu_549_p1;
    end
end

always @ (*) begin
    if ((exitcond_flatten_i_fu_646_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten_i_reg_1708 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_0_i_i_i_i_phi_fu_530_p4 = tmp_i_i_mid2_v_i_reg_1738;
    end else begin
        ap_phi_mux_i_0_i_i_i_i_phi_fu_530_p4 = i_0_i_i_i_i_reg_526;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten_i_reg_1708 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_0_i_i_i_i_phi_fu_542_p4 = j_reg_1750;
    end else begin
        ap_phi_mux_j_0_i_i_i_i_phi_fu_542_p4 = j_0_i_i_i_i_reg_538;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_bias_V_ce0 = 1'b1;
    end else begin
        conv_layer1_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_11_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_13_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_15_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_17_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_19_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_1_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_21_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_23_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_25_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_27_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_29_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_31_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_3_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_5_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_7_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_layer1_weights_9_ce0 = 1'b1;
    end else begin
        conv_layer1_weights_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        image_V_0_ce0 = 1'b1;
    end else begin
        image_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        image_V_0_ce1 = 1'b1;
    end else begin
        image_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        image_V_0_ce10 = 1'b1;
    end else begin
        image_V_0_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        image_V_0_ce11 = 1'b1;
    end else begin
        image_V_0_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        image_V_0_ce12 = 1'b1;
    end else begin
        image_V_0_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        image_V_0_ce13 = 1'b1;
    end else begin
        image_V_0_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        image_V_0_ce14 = 1'b1;
    end else begin
        image_V_0_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        image_V_0_ce15 = 1'b1;
    end else begin
        image_V_0_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        image_V_0_ce2 = 1'b1;
    end else begin
        image_V_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        image_V_0_ce3 = 1'b1;
    end else begin
        image_V_0_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        image_V_0_ce4 = 1'b1;
    end else begin
        image_V_0_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        image_V_0_ce5 = 1'b1;
    end else begin
        image_V_0_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        image_V_0_ce6 = 1'b1;
    end else begin
        image_V_0_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        image_V_0_ce7 = 1'b1;
    end else begin
        image_V_0_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        image_V_0_ce8 = 1'b1;
    end else begin
        image_V_0_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        image_V_0_ce9 = 1'b1;
    end else begin
        image_V_0_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter10_exitcond_flatten_i_reg_1708 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_i_fu_646_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_i_fu_646_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_V_cast_i_i_fu_1405_p2 = ($signed(tmp_1_i_fu_1384_p4) + $signed(tmp_i_reg_1703));

assign agg_result_V_i_i_fu_1427_p3 = ((tmp_i1_i_reg_2064[0:0] === 1'b1) ? a_V_cast_i_i_reg_2069 : 23'd0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign conv_layer1_bias_V_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_11_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_13_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_15_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_17_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_19_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_1_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_21_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_23_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_25_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_27_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_29_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_31_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_3_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_5_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_7_address0 = tmp_i_i_fu_553_p1;

assign conv_layer1_weights_9_address0 = tmp_i_i_fu_553_p1;

assign exitcond52_i_i_i9_i_fu_658_p2 = ((ap_phi_mux_j_0_i_i_i_i_phi_fu_542_p4 == 5'd29) ? 1'b1 : 1'b0);

assign exitcond_flatten_i_fu_646_p2 = ((indvar_flatten_i_reg_515 == 10'd841) ? 1'b1 : 1'b0);

assign grp_fu_1519_p0 = grp_fu_1519_p00;

assign grp_fu_1519_p00 = ap_reg_pp0_iter10_tmp_i_i_mid2_v_i_reg_1738;

assign grp_fu_1519_p1 = 10'd29;

assign grp_fu_1519_p2 = grp_fu_1519_p20;

assign grp_fu_1519_p20 = ap_reg_pp0_iter10_j_0_i_i_i_mid2_i_reg_1724;

assign i2_i_fu_672_p2 = (ap_phi_mux_i_0_i_i_i_i_phi_fu_530_p4 + 5'd1);

assign i_mid1_i_fu_737_p2 = (i_0_i_i_i_i_reg_526 + 5'd2);

assign image_V_0_address0 = tmp_345_i_fu_694_p1;

assign image_V_0_address1 = tmp_351_i_fu_713_p1;

assign image_V_0_address10 = tmp_361_i_fu_947_p1;

assign image_V_0_address11 = tmp_368_i_fu_1028_p1;

assign image_V_0_address12 = tmp_350_i_fu_1017_p1;

assign image_V_0_address13 = tmp_356_i_fu_1098_p1;

assign image_V_0_address14 = tmp_363_i_fu_1109_p1;

assign image_V_0_address15 = tmp_370_i_fu_1179_p1;

assign image_V_0_address2 = tmp_358_i_fu_732_p1;

assign image_V_0_address3 = tmp_365_i_fu_773_p1;

assign image_V_0_address4 = tmp_346_i_fu_756_p1;

assign image_V_0_address5 = tmp_352_i_fu_796_p1;

assign image_V_0_address6 = tmp_359_i_fu_810_p1;

assign image_V_0_address7 = tmp_366_i_fu_909_p1;

assign image_V_0_address8 = tmp_348_i_fu_851_p1;

assign image_V_0_address9 = tmp_354_i_fu_936_p1;

assign indvar_flatten_next_s_fu_652_p2 = (indvar_flatten_i_reg_515 + 10'd1);

assign j_0_i_i_i_mid2_i_fu_664_p3 = ((exitcond52_i_i_i9_i_fu_658_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j_0_i_i_i_i_phi_fu_542_p4);

assign j_fu_699_p2 = (j_0_i_i_i_mid2_i_fu_664_p3 + 5'd1);

assign output_V_address0 = tmp_344_i_fu_1422_p1;

assign output_V_d0 = agg_result_V_i_i_fu_1427_p3;

assign p_Val2_22_i_i_i_fu_1394_p2 = ($signed(p_Val2_cast_i_i_reg_1698) + $signed(sum_V_i_3_3_i_i_fu_1374_p4));

assign p_Val2_24_i_0_1_i_1_fu_856_p1 = p_Val2_24_i_0_1_i_s_reg_1824;

assign p_Val2_24_i_0_1_i_s_fu_1444_p0 = tmp_84_i_0_1_cast_i_s_reg_1623;

assign p_Val2_24_i_0_1_i_s_fu_1444_p1 = p_Val2_24_i_0_1_i_s_fu_1444_p10;

assign p_Val2_24_i_0_1_i_s_fu_1444_p10 = image_V_0_load_1_reg_1792;

assign p_Val2_24_i_0_2_i_1_fu_876_p1 = p_Val2_24_i_0_2_i_s_reg_1834;

assign p_Val2_24_i_0_2_i_s_fu_1449_p0 = tmp_84_i_0_2_cast_i_s_reg_1628;

assign p_Val2_24_i_0_2_i_s_fu_1449_p1 = p_Val2_24_i_0_2_i_s_fu_1449_p10;

assign p_Val2_24_i_0_2_i_s_fu_1449_p10 = image_V_0_load_2_reg_1797;

assign p_Val2_24_i_0_3_i_1_fu_952_p1 = p_Val2_24_i_0_3_i_s_reg_1874;

assign p_Val2_24_i_0_3_i_s_fu_1454_p0 = tmp_84_i_0_3_cast_i_s_reg_1633;

assign p_Val2_24_i_0_3_i_s_fu_1454_p1 = p_Val2_24_i_0_3_i_s_fu_1454_p10;

assign p_Val2_24_i_0_3_i_s_fu_1454_p10 = image_V_0_load_3_reg_1839;

assign p_Val2_24_i_0_i_i_fu_1438_p0 = tmp_84_i_0_cast_i_ca_reg_1618;

assign p_Val2_24_i_0_i_i_fu_1438_p1 = p_Val2_24_i_0_i_i_fu_1438_p10;

assign p_Val2_24_i_0_i_i_fu_1438_p10 = image_V_0_load_reg_1787;

assign p_Val2_24_i_1_1_i_1_fu_1033_p1 = p_Val2_24_i_1_1_i_s_reg_1909;

assign p_Val2_24_i_1_1_i_s_fu_1464_p0 = tmp_84_i_1_1_cast_i_s_reg_1643;

assign p_Val2_24_i_1_1_i_s_fu_1464_p1 = p_Val2_24_i_1_1_i_s_fu_1464_p10;

assign p_Val2_24_i_1_1_i_s_fu_1464_p10 = image_V_0_load_5_reg_1889;

assign p_Val2_24_i_1_2_i_1_fu_1049_p1 = p_Val2_24_i_1_2_i_s_reg_1919;

assign p_Val2_24_i_1_2_i_s_fu_1469_p0 = tmp_84_i_1_2_cast_i_s_reg_1648;

assign p_Val2_24_i_1_2_i_s_fu_1469_p1 = p_Val2_24_i_1_2_i_s_fu_1469_p10;

assign p_Val2_24_i_1_2_i_s_fu_1469_p10 = image_V_0_load_6_reg_1894;

assign p_Val2_24_i_1_3_i_1_fu_1114_p1 = p_Val2_24_i_1_3_i_s_reg_1944;

assign p_Val2_24_i_1_3_i_s_fu_1474_p0 = tmp_84_i_1_3_cast_i_s_reg_1653;

assign p_Val2_24_i_1_3_i_s_fu_1474_p1 = p_Val2_24_i_1_3_i_s_fu_1474_p10;

assign p_Val2_24_i_1_3_i_s_fu_1474_p10 = image_V_0_load_7_reg_1924;

assign p_Val2_24_i_1_i_ca_fu_968_p1 = p_Val2_24_i_1_i_i_reg_1884;

assign p_Val2_24_i_1_i_i_fu_1459_p0 = tmp_84_i_1_cast_i_ca_reg_1638;

assign p_Val2_24_i_1_i_i_fu_1459_p1 = p_Val2_24_i_1_i_i_fu_1459_p10;

assign p_Val2_24_i_1_i_i_fu_1459_p10 = image_V_0_load_4_reg_1844;

assign p_Val2_24_i_2_1_i_1_fu_1184_p1 = p_Val2_24_i_2_1_i_s_reg_1979;

assign p_Val2_24_i_2_1_i_s_fu_1484_p0 = tmp_84_i_2_1_cast_i_s_reg_1663;

assign p_Val2_24_i_2_1_i_s_fu_1484_p1 = p_Val2_24_i_2_1_i_s_fu_1484_p10;

assign p_Val2_24_i_2_1_i_s_fu_1484_p10 = image_V_0_load_9_reg_1959;

assign p_Val2_24_i_2_2_i_1_fu_1200_p1 = p_Val2_24_i_2_2_i_s_reg_1989;

assign p_Val2_24_i_2_2_i_s_fu_1489_p0 = tmp_84_i_2_2_cast_i_s_reg_1668;

assign p_Val2_24_i_2_2_i_s_fu_1489_p1 = p_Val2_24_i_2_2_i_s_fu_1489_p10;

assign p_Val2_24_i_2_2_i_s_fu_1489_p10 = image_V_0_load_10_reg_1964;

assign p_Val2_24_i_2_3_i_1_fu_1243_p1 = p_Val2_24_i_2_3_i_s_reg_2009;

assign p_Val2_24_i_2_3_i_s_fu_1494_p0 = tmp_84_i_2_3_cast_i_s_reg_1673;

assign p_Val2_24_i_2_3_i_s_fu_1494_p1 = p_Val2_24_i_2_3_i_s_fu_1494_p10;

assign p_Val2_24_i_2_3_i_s_fu_1494_p10 = image_V_0_load_11_reg_1994;

assign p_Val2_24_i_2_i_ca_fu_1130_p1 = p_Val2_24_i_2_i_i_reg_1954;

assign p_Val2_24_i_2_i_i_fu_1479_p0 = tmp_84_i_2_cast_i_ca_reg_1658;

assign p_Val2_24_i_2_i_i_fu_1479_p1 = p_Val2_24_i_2_i_i_fu_1479_p10;

assign p_Val2_24_i_2_i_i_fu_1479_p10 = image_V_0_load_8_reg_1929;

assign p_Val2_24_i_3_1_i_1_fu_1302_p1 = p_Val2_24_i_3_1_i_s_reg_2034;

assign p_Val2_24_i_3_1_i_s_fu_1504_p0 = tmp_84_i_3_1_cast_i_s_reg_1683;

assign p_Val2_24_i_3_1_i_s_fu_1504_p1 = p_Val2_24_i_3_1_i_s_fu_1504_p10;

assign p_Val2_24_i_3_1_i_s_fu_1504_p10 = image_V_0_load_13_reg_2024;

assign p_Val2_24_i_3_2_i_1_fu_1318_p1 = p_Val2_24_i_3_2_i_s_reg_2044;

assign p_Val2_24_i_3_2_i_s_fu_1509_p0 = tmp_84_i_3_2_cast_i_s_reg_1688;

assign p_Val2_24_i_3_2_i_s_fu_1509_p1 = p_Val2_24_i_3_2_i_s_fu_1509_p10;

assign p_Val2_24_i_3_2_i_s_fu_1509_p10 = image_V_0_load_14_reg_2029;

assign p_Val2_24_i_3_3_i_1_fu_1358_p1 = p_Val2_24_i_3_3_i_s_reg_2054;

assign p_Val2_24_i_3_3_i_s_fu_1514_p0 = tmp_84_i_3_3_cast_i_s_reg_1693;

assign p_Val2_24_i_3_3_i_s_fu_1514_p1 = p_Val2_24_i_3_3_i_s_fu_1514_p10;

assign p_Val2_24_i_3_3_i_s_fu_1514_p10 = image_V_0_load_15_reg_2049;

assign p_Val2_24_i_3_i_ca_fu_1259_p1 = p_Val2_24_i_3_i_i_reg_2019;

assign p_Val2_24_i_3_i_i_fu_1499_p0 = tmp_84_i_3_cast_i_ca_reg_1678;

assign p_Val2_24_i_3_i_i_fu_1499_p1 = p_Val2_24_i_3_i_i_fu_1499_p10;

assign p_Val2_24_i_3_i_i_fu_1499_p10 = image_V_0_load_12_reg_1999;

assign p_Val2_25_i_0_1_i_s_fu_870_p2 = ($signed(p_Val2_24_i_0_1_i_1_fu_856_p1) + $signed(tmp_86_i_0_1_i_i_fu_866_p1));

assign p_Val2_25_i_0_2_i_s_fu_897_p2 = ($signed(p_Val2_24_i_0_2_i_1_fu_876_p1) + $signed(tmp_86_i_0_2_i_i_fu_889_p3));

assign p_Val2_25_i_0_3_i_s_fu_962_p2 = ($signed(p_Val2_24_i_0_3_i_1_fu_952_p1) + $signed(tmp_86_i_0_3_i_i_fu_955_p3));

assign p_Val2_25_i_1_1_i_s_fu_1043_p2 = ($signed(p_Val2_24_i_1_1_i_1_fu_1033_p1) + $signed(tmp_86_i_1_1_i_i_fu_1036_p3));

assign p_Val2_25_i_1_2_i_s_fu_1070_p2 = ($signed(p_Val2_24_i_1_2_i_1_fu_1049_p1) + $signed(tmp_86_i_1_2_i_i_fu_1062_p3));

assign p_Val2_25_i_1_3_i_s_fu_1124_p2 = ($signed(p_Val2_24_i_1_3_i_1_fu_1114_p1) + $signed(tmp_86_i_1_3_i_i_fu_1117_p3));

assign p_Val2_25_i_1_i_i_fu_989_p2 = ($signed(p_Val2_24_i_1_i_ca_fu_968_p1) + $signed(tmp_86_i_1_i_i_fu_981_p3));

assign p_Val2_25_i_2_1_i_s_fu_1194_p2 = ($signed(p_Val2_24_i_2_1_i_1_fu_1184_p1) + $signed(tmp_86_i_2_1_i_i_fu_1187_p3));

assign p_Val2_25_i_2_2_i_s_fu_1221_p2 = ($signed(p_Val2_24_i_2_2_i_1_fu_1200_p1) + $signed(tmp_86_i_2_2_i_i_fu_1213_p3));

assign p_Val2_25_i_2_3_i_s_fu_1253_p2 = ($signed(p_Val2_24_i_2_3_i_1_fu_1243_p1) + $signed(tmp_86_i_2_3_i_i_fu_1246_p3));

assign p_Val2_25_i_2_i_i_fu_1151_p2 = ($signed(p_Val2_24_i_2_i_ca_fu_1130_p1) + $signed(tmp_86_i_2_i_i_fu_1143_p3));

assign p_Val2_25_i_3_1_i_s_fu_1312_p2 = ($signed(p_Val2_24_i_3_1_i_1_fu_1302_p1) + $signed(tmp_86_i_3_1_i_i_fu_1305_p3));

assign p_Val2_25_i_3_2_i_s_fu_1339_p2 = ($signed(p_Val2_24_i_3_2_i_1_fu_1318_p1) + $signed(tmp_86_i_3_2_i_i_fu_1331_p3));

assign p_Val2_25_i_3_3_i_s_fu_1368_p2 = ($signed(p_Val2_24_i_3_3_i_1_fu_1358_p1) + $signed(tmp_86_i_3_3_i_i_fu_1361_p3));

assign p_Val2_25_i_3_i_i_fu_1280_p2 = ($signed(p_Val2_24_i_3_i_ca_fu_1259_p1) + $signed(tmp_86_i_3_i_i_fu_1272_p3));

assign p_Val2_cast_i_i_fu_638_p1 = $signed(conv_layer1_bias_V_q0);

assign p_v_i_fu_743_p3 = ((exitcond52_i_i_i9_i_reg_1717[0:0] === 1'b1) ? i_mid1_i_fu_737_p2 : i2_i_reg_1733);

assign sum_V_i_3_3_i_i_fu_1374_p4 = {{p_Val2_25_i_3_3_i_s_fu_1368_p2[43:20]}};

assign tmp_1_i_fu_1384_p4 = {{p_Val2_25_i_3_3_i_s_fu_1368_p2[42:20]}};

assign tmp_344_i_fu_1422_p1 = tmp_85_fu_1416_p3;

assign tmp_345_i_fu_694_p1 = tmp_86_fu_686_p3;

assign tmp_346_i_fu_756_p1 = tmp_87_fu_749_p3;

assign tmp_347_i_fu_844_p3 = {{tmp_78_i_2_i_mid2_v_1_fu_825_p2}, {ap_reg_pp0_iter2_j_0_i_i_i_mid2_i_reg_1724}};

assign tmp_348_i_fu_851_p1 = tmp_347_i_fu_844_p3;

assign tmp_349_i_fu_1011_p3 = {{ap_reg_pp0_iter4_tmp_78_i_3_i_mid2_v_1_reg_1856}, {ap_reg_pp0_iter4_j_0_i_i_i_mid2_i_reg_1724}};

assign tmp_350_i_fu_1017_p1 = tmp_349_i_fu_1011_p3;

assign tmp_351_i_fu_713_p1 = tmp_89_fu_705_p3;

assign tmp_352_i_fu_796_p1 = tmp_90_fu_790_p3;

assign tmp_353_i_fu_930_p3 = {{tmp_78_i_2_i_mid2_v_1_reg_1849}, {ap_reg_pp0_iter3_j_reg_1750}};

assign tmp_354_i_fu_936_p1 = tmp_353_i_fu_930_p3;

assign tmp_355_i_fu_1092_p3 = {{ap_reg_pp0_iter5_tmp_78_i_3_i_mid2_v_1_reg_1856}, {ap_reg_pp0_iter5_j_reg_1750}};

assign tmp_356_i_fu_1098_p1 = tmp_355_i_fu_1092_p3;

assign tmp_358_i_fu_732_p1 = tmp_92_fu_724_p3;

assign tmp_359_i_fu_810_p1 = tmp_93_fu_804_p3;

assign tmp_360_i_fu_941_p3 = {{tmp_78_i_2_i_mid2_v_1_reg_1849}, {ap_reg_pp0_iter3_tmp_80_i_0_2_i_i_reg_1763}};

assign tmp_361_i_fu_947_p1 = tmp_360_i_fu_941_p3;

assign tmp_362_i_fu_1103_p3 = {{ap_reg_pp0_iter5_tmp_78_i_3_i_mid2_v_1_reg_1856}, {ap_reg_pp0_iter5_tmp_80_i_0_2_i_i_reg_1763}};

assign tmp_363_i_fu_1109_p1 = tmp_362_i_fu_1103_p3;

assign tmp_364_i_fu_879_p4 = {{p_Val2_25_i_0_1_i_s_fu_870_p2[43:20]}};

assign tmp_365_i_fu_773_p1 = tmp_94_fu_766_p3;

assign tmp_366_i_fu_909_p1 = tmp_95_fu_903_p3;

assign tmp_367_i_fu_1022_p3 = {{ap_reg_pp0_iter4_tmp_78_i_2_i_mid2_v_1_reg_1849}, {ap_reg_pp0_iter4_tmp_80_i_0_3_i_i_reg_1802}};

assign tmp_368_i_fu_1028_p1 = tmp_367_i_fu_1022_p3;

assign tmp_369_i_fu_1173_p3 = {{ap_reg_pp0_iter6_tmp_78_i_3_i_mid2_v_1_reg_1856}, {ap_reg_pp0_iter6_tmp_80_i_0_3_i_i_reg_1802}};

assign tmp_370_i_fu_1179_p1 = tmp_369_i_fu_1173_p3;

assign tmp_372_i_fu_971_p4 = {{p_Val2_25_i_0_3_i_s_fu_962_p2[43:20]}};

assign tmp_374_i_fu_1052_p4 = {{p_Val2_25_i_1_1_i_s_fu_1043_p2[43:20]}};

assign tmp_376_i_fu_1133_p4 = {{p_Val2_25_i_1_3_i_s_fu_1124_p2[43:20]}};

assign tmp_378_i_fu_1203_p4 = {{p_Val2_25_i_2_1_i_s_fu_1194_p2[43:20]}};

assign tmp_380_i_fu_1262_p4 = {{p_Val2_25_i_2_3_i_s_fu_1253_p2[43:20]}};

assign tmp_382_i_fu_1321_p4 = {{p_Val2_25_i_3_1_i_s_fu_1312_p2[43:20]}};

assign tmp_78_i_2_i_mid2_v_1_fu_825_p2 = (ap_reg_pp0_iter2_i_0_i_i_i_i_reg_526 + tmp_78_i_2_i_mid2_v_s_fu_818_p3);

assign tmp_78_i_2_i_mid2_v_s_fu_818_p3 = ((ap_reg_pp0_iter2_exitcond52_i_i_i9_i_reg_1717[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign tmp_78_i_3_i_mid2_v_1_fu_838_p2 = (ap_reg_pp0_iter2_i_0_i_i_i_i_reg_526 + tmp_78_i_3_i_mid2_v_s_fu_831_p3);

assign tmp_78_i_3_i_mid2_v_s_fu_831_p3 = ((ap_reg_pp0_iter2_exitcond52_i_i_i9_i_reg_1717[0:0] === 1'b1) ? 5'd4 : 5'd3);

assign tmp_80_i_0_2_i_i_fu_718_p2 = (j_0_i_i_i_mid2_i_fu_664_p3 + 5'd2);

assign tmp_80_i_0_3_i_i_fu_761_p2 = (j_0_i_i_i_mid2_i_reg_1724 + 5'd3);

assign tmp_84_i_0_1_cast_i_s_fu_578_p1 = $signed(conv_layer1_weights_29_q0);

assign tmp_84_i_0_2_cast_i_s_fu_582_p1 = $signed(conv_layer1_weights_27_q0);

assign tmp_84_i_0_3_cast_i_s_fu_586_p1 = $signed(conv_layer1_weights_25_q0);

assign tmp_84_i_0_cast_i_ca_fu_574_p1 = $signed(conv_layer1_weights_31_q0);

assign tmp_84_i_1_1_cast_i_s_fu_594_p1 = $signed(conv_layer1_weights_21_q0);

assign tmp_84_i_1_2_cast_i_s_fu_598_p1 = $signed(conv_layer1_weights_19_q0);

assign tmp_84_i_1_3_cast_i_s_fu_602_p1 = $signed(conv_layer1_weights_17_q0);

assign tmp_84_i_1_cast_i_ca_fu_590_p1 = $signed(conv_layer1_weights_23_q0);

assign tmp_84_i_2_1_cast_i_s_fu_610_p1 = $signed(conv_layer1_weights_13_q0);

assign tmp_84_i_2_2_cast_i_s_fu_614_p1 = $signed(conv_layer1_weights_11_q0);

assign tmp_84_i_2_3_cast_i_s_fu_618_p1 = $signed(conv_layer1_weights_9_q0);

assign tmp_84_i_2_cast_i_ca_fu_606_p1 = $signed(conv_layer1_weights_15_q0);

assign tmp_84_i_3_1_cast_i_s_fu_626_p1 = $signed(conv_layer1_weights_5_q0);

assign tmp_84_i_3_2_cast_i_s_fu_630_p1 = $signed(conv_layer1_weights_3_q0);

assign tmp_84_i_3_3_cast_i_s_fu_634_p1 = $signed(conv_layer1_weights_1_q0);

assign tmp_84_i_3_cast_i_ca_fu_622_p1 = $signed(conv_layer1_weights_7_q0);

assign tmp_85_fu_1416_p3 = {{grp_fu_1519_p3}, {tmp_reg_1528}};

assign tmp_86_fu_686_p3 = {{tmp_i_i_mid2_v_i_fu_678_p3}, {j_0_i_i_i_mid2_i_fu_664_p3}};

assign tmp_86_i_0_1_i_i_fu_866_p1 = $signed(tmp_91_fu_859_p3);

assign tmp_86_i_0_2_i_i_fu_889_p3 = {{tmp_364_i_fu_879_p4}, {20'd0}};

assign tmp_86_i_0_3_i_i_fu_955_p3 = {{tmp_371_i_reg_1879}, {20'd0}};

assign tmp_86_i_1_1_i_i_fu_1036_p3 = {{tmp_373_i_reg_1914}, {20'd0}};

assign tmp_86_i_1_2_i_i_fu_1062_p3 = {{tmp_374_i_fu_1052_p4}, {20'd0}};

assign tmp_86_i_1_3_i_i_fu_1117_p3 = {{tmp_375_i_reg_1949}, {20'd0}};

assign tmp_86_i_1_i_i_fu_981_p3 = {{tmp_372_i_fu_971_p4}, {20'd0}};

assign tmp_86_i_2_1_i_i_fu_1187_p3 = {{tmp_377_i_reg_1984}, {20'd0}};

assign tmp_86_i_2_2_i_i_fu_1213_p3 = {{tmp_378_i_fu_1203_p4}, {20'd0}};

assign tmp_86_i_2_3_i_i_fu_1246_p3 = {{tmp_379_i_reg_2014}, {20'd0}};

assign tmp_86_i_2_i_i_fu_1143_p3 = {{tmp_376_i_fu_1133_p4}, {20'd0}};

assign tmp_86_i_3_1_i_i_fu_1305_p3 = {{tmp_381_i_reg_2039}, {20'd0}};

assign tmp_86_i_3_2_i_i_fu_1331_p3 = {{tmp_382_i_fu_1321_p4}, {20'd0}};

assign tmp_86_i_3_3_i_i_fu_1361_p3 = {{tmp_383_i_reg_2059}, {20'd0}};

assign tmp_86_i_3_i_i_fu_1272_p3 = {{tmp_380_i_fu_1262_p4}, {20'd0}};

assign tmp_87_fu_749_p3 = {{p_v_i_fu_743_p3}, {j_0_i_i_i_mid2_i_reg_1724}};

assign tmp_89_fu_705_p3 = {{tmp_i_i_mid2_v_i_fu_678_p3}, {j_fu_699_p2}};

assign tmp_90_fu_790_p3 = {{p_v_i_reg_1775}, {ap_reg_pp0_iter1_j_reg_1750}};

assign tmp_91_fu_859_p3 = {{tmp_88_reg_1814}, {20'd0}};

assign tmp_92_fu_724_p3 = {{tmp_i_i_mid2_v_i_fu_678_p3}, {tmp_80_i_0_2_i_i_fu_718_p2}};

assign tmp_93_fu_804_p3 = {{p_v_i_reg_1775}, {ap_reg_pp0_iter1_tmp_80_i_0_2_i_i_reg_1763}};

assign tmp_94_fu_766_p3 = {{tmp_i_i_mid2_v_i_reg_1738}, {tmp_80_i_0_3_i_i_fu_761_p2}};

assign tmp_95_fu_903_p3 = {{ap_reg_pp0_iter2_p_v_i_reg_1775}, {ap_reg_pp0_iter2_tmp_80_i_0_3_i_i_reg_1802}};

assign tmp_fu_549_p1 = filter_0_i_i[2:0];

assign tmp_i1_i_fu_1399_p2 = (($signed(p_Val2_22_i_i_i_fu_1394_p2) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign tmp_i_fu_642_p1 = $signed(conv_layer1_bias_V_q0);

assign tmp_i_i_fu_553_p1 = tmp_fu_549_p1;

assign tmp_i_i_mid2_v_i_fu_678_p3 = ((exitcond52_i_i_i9_i_fu_658_p2[0:0] === 1'b1) ? i2_i_fu_672_p2 : ap_phi_mux_i_0_i_i_i_i_phi_fu_530_p4);

endmodule //conv_layer1_label8_p
