--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" 
TS_sys_clk_pin         * 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 520551 paths analyzed, 33546 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.443ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD TIMEGRP    
     "pll_module_0_pll_module_0_CLKOUT1_BUF"         
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9864 paths analyzed, 1179 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.830ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP 
"fddbgrp_0"         TS_pll_module_0_pll_module_0_CLKOUT1_BUF;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.027ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP 
"fddbgrp_0"         TS_pll_module_0_pll_module_0_CLKOUT1_BUF;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 120 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.839ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP         
"clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP 
"clk_600_0000MHzPLL0_nobuf"         TS_sys_clk_pin * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP 
"pll_module_0_CLKOUT3"         
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51398 paths analyzed, 3146 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.129ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP 
"pll_module_0_CLKOUT0"         
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD TIMEGRP    
     "pll_module_0_pll_module_0_CLKOUT2_BUF"         
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 119 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.077ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       582082|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.443ns|     10.154ns|            0|            0|       520551|        61531|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      9.830ns|      3.839ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      3.027ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      3.839ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT3      |     13.333ns|      9.129ns|          N/A|            0|            0|        51398|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.077ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   12.443|         |         |         |
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 582083 paths, 0 nets, and 40117 connections

Design statistics:
   Minimum period:  12.443ns   (Maximum frequency:  80.366MHz)
   Maximum path delay from/to any node:   3.839ns


Analysis completed Thu May 23 17:01:29 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 460 MB



