====================================================================================================
Lint Progress Report
Questa Lint  Version 2021.1 4558100 win64 28-Jan-2021

Timestamp            : Thu Aug  7 18:07:50 2025
Description          : Reports real-time progress of the design checks and provides checks summary 
               For intermediate results, please refer lint.rpt

Stage 1 (Pre Design Elaboration)  : Completed   ########## 100%[4 checks]
Stage 2 (Design Elaboration)      : Completed   ########## 100%[66 checks]
Stage 3 (Post Design Elaboration) : Completed   ########## 100%[17 checks]
Stage 4 (Design Synthesis)        : Completed   ########## 100%[1 checks]
Stage 5 (Post Design Synthesis)   : Completed   ########## 100%[15 checks]
                     
Total Progress : 100% [103/103 checks]
====================================================================================================


Stage 1 of 5 (4 checks completed)
----------------------------------
  sensitivity_list_signal_repeated               gen_label_duplicate                            var_read_not_set                             
  violations_suppressed                        
Stage 2 of 5 (66 checks completed)
-----------------------------------
  assign_width_overflow                          concurrent_block_with_duplicate_assign         seq_block_has_duplicate_assign               
  assign_with_multi_arith_operations             assigns_mixed_in_always_block                  assign_chain                                 
  task_has_event_and_output                      task_has_event_and_input                       line_char_large                              
  while_loop_iteration_limit                     string_has_control_char                        func_expr_input_size_mismatch                
  part_select_illegal                            condition_const                                conversion_to_stdlogicvector_invalid         
  condition_has_assign                           condition_is_multi_bit                         synopsys_attribute                           
  index_x_z                                      logical_not_on_multi_bit                       logical_operator_on_multi_bit                
  data_type_std_ulogic                           inst_param_width_overflow                      parameter_count_large                        
  signal_assign_in_multi_initial                 multi_ports_in_single_line                     process_exceeds_line_limit                   
  reference_event_without_edge                   always_exceeds_line_limit                      data_event_has_edge                          
  process_signal_assign_large                    always_signal_assign_large                     enum_decl_invalid                            
  std_logic_vector_without_range                 inout_port_exists                              always_without_event                         
  if_stmt_shares_arithmetic_operator             signal_with_negative_value                     tristate_not_at_top_level                    
  gen_loop_index_not_int                         gen_inst_label_duplicate                       module_with_duplicate_ports                  
  module_with_null_port                          reset_set_with_both_polarity                   reset_set_non_const_assign                   
  flop_output_in_initial                         async_reset_active_high                        sync_read_as_async                           
  bus_bit_as_clk                                 clock_in_wait_stmt                             port_conn_is_expression                      
  clk_port_conn_complex                          reset_port_connection_static                   parameter_name_duplicate                     
  inst_port_width_mismatch                       delay_in_non_flop_expr                         shared_variable_in_multi_process             
  bus_bits_in_multi_seq_blocks                   process_var_assign_disorder                    var_read_before_set                          
  case_with_memory_output                        if_with_memory_output                          memory_not_set                               
  memory_redefined                               package_excluded                               library_excluded                             
Stage 3 of 5 (17 checks completed)
-----------------------------------
  casez_has_x                                    loop_index_in_multi_always_blocks              sensitivity_list_edge_multi_bit              
  sensitivity_list_operator_unexpected           sensitivity_list_var_modified                  input_port_set                               
  loop_var_not_in_condition                      loop_var_not_in_init                           assigns_mixed                                
  synth_pragma_prefix_missing                    comment_has_control_char                       pragma_coverage_off_nested                   
  pragma_translate_on_nested                     pragma_translate_off_nested                    unsynth_dc_shell_script                      
  comment_not_in_english                         synth_pragma_prefix_invalid                  
Stage 4 of 5 (1 checks completed)
----------------------------------
  multi_driven_signal                          
Stage 5 of 5 (15 checks completed)
-----------------------------------
  mux_select_const                               flop_async_reset_const                         flop_redundant                               
  blackbox_input_conn_inconsistent               blackbox_output_control_signal                 long_combinational_path                      
  flop_with_inverted_clock                       clock_signal_as_non_clock                      re_entrant_output                            
  combo_loop_with_latch                          inferred_blackbox                              user_blackbox                                
  unresolved_module                              empty_module                                   module_has_blackbox_instance                 