INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/a_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/and16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/andg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/d_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/dmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/full_adder16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/is_equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/load.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/mux16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/mux16_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/neg_register16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_register16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/not16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/notg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/org.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module org
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/register16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/xorg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
