[cpu]
fpga = false
speed_real = false
clock_period = 10
clock_start = false
modifications = true

[memory]
elwro_modules = 1
mega_modules = 0
hardwired_segments = 2

[fpga]
device = /dev/ttyUSB0
speed = 1000000

[log]
enabled = false

[io]
channel_0 = iotester
channel_1 = iotester
channel_2 = iotester
channel_3 = iotester
channel_4 = iotester
channel_5 = iotester
channel_6 = iotester
channel_7 = iotester
channel_8 = iotester
channel_9 = iotester
channel_10 = iotester
channel_11 = iotester
channel_12 = iotester
channel_13 = iotester
channel_14 = iotester
channel_15 = iotester
