/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2017 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_TPC2_CFG_H_
#define ASIC_REG_TPC2_CFG_H_

/*
 *****************************************
 *   TPC2_CFG (Prototype: TPC)
 *****************************************
 */

#define mmTPC2_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xE86400
/* TPC2_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW */
#define TPC2_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xE86404
/* TPC2_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH */
#define TPC2_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC2_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xE86408
/* TPC2_CFG_KERNEL_TENSOR_0_PADDING_VALUE */
#define TPC2_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xE8640C
/* TPC2_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG */
#define TPC2_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC2_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC2_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC2_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC2_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC2_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xE86410
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_0_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xE86414
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xE86418
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xE8641C
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_1_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xE86420
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xE86424
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xE86428
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_2_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xE8642C
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xE86430
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xE86434
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_3_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xE86438
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xE8643C
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xE86440
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_4_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xE86444
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xE86448
/* TPC2_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xE8644C
/* TPC2_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW */
#define TPC2_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xE86450
/* TPC2_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH */
#define TPC2_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC2_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xE86454
/* TPC2_CFG_KERNEL_TENSOR_1_PADDING_VALUE */
#define TPC2_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xE86458
/* TPC2_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG */
#define TPC2_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC2_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC2_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC2_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC2_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC2_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xE8645C
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_0_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xE86460
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xE86464
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xE86468
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_1_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xE8646C
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xE86470
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xE86474
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_2_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xE86478
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xE8647C
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xE86480
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_3_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xE86484
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xE86488
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xE8648C
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_4_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xE86490
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xE86494
/* TPC2_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xE86498
/* TPC2_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW */
#define TPC2_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xE8649C
/* TPC2_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH */
#define TPC2_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC2_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xE864A0
/* TPC2_CFG_KERNEL_TENSOR_2_PADDING_VALUE */
#define TPC2_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xE864A4
/* TPC2_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG */
#define TPC2_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC2_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC2_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC2_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC2_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC2_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xE864A8
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_0_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xE864AC
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xE864B0
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xE864B4
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_1_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xE864B8
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xE864BC
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xE864C0
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_2_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xE864C4
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xE864C8
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xE864CC
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_3_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xE864D0
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xE864D4
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xE864D8
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_4_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xE864DC
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xE864E0
/* TPC2_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xE864E4
/* TPC2_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW */
#define TPC2_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xE864E8
/* TPC2_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH */
#define TPC2_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC2_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xE864EC
/* TPC2_CFG_KERNEL_TENSOR_3_PADDING_VALUE */
#define TPC2_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xE864F0
/* TPC2_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG */
#define TPC2_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC2_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC2_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC2_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC2_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC2_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xE864F4
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_0_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xE864F8
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xE864FC
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xE86500
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_1_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xE86504
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xE86508
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xE8650C
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_2_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xE86510
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xE86514
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xE86518
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_3_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xE8651C
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xE86520
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xE86524
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_4_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xE86528
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xE8652C
/* TPC2_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xE86530
/* TPC2_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW */
#define TPC2_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xE86534
/* TPC2_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH */
#define TPC2_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC2_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xE86538
/* TPC2_CFG_KERNEL_TENSOR_4_PADDING_VALUE */
#define TPC2_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xE8653C
/* TPC2_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG */
#define TPC2_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC2_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC2_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC2_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC2_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC2_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xE86540
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_0_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xE86544
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xE86548
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xE8654C
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_1_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xE86550
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xE86554
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xE86558
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_2_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xE8655C
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xE86560
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xE86564
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_3_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xE86568
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xE8656C
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xE86570
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_4_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xE86574
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xE86578
/* TPC2_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xE8657C
/* TPC2_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW */
#define TPC2_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xE86580
/* TPC2_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH */
#define TPC2_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC2_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xE86584
/* TPC2_CFG_KERNEL_TENSOR_5_PADDING_VALUE */
#define TPC2_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xE86588
/* TPC2_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG */
#define TPC2_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC2_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC2_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC2_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC2_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC2_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xE8658C
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_0_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xE86590
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xE86594
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xE86598
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_1_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xE8659C
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xE865A0
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xE865A4
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_2_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xE865A8
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xE865AC
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xE865B0
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_3_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xE865B4
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xE865B8
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xE865BC
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_4_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xE865C0
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xE865C4
/* TPC2_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xE865C8
/* TPC2_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW */
#define TPC2_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xE865CC
/* TPC2_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH */
#define TPC2_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC2_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xE865D0
/* TPC2_CFG_KERNEL_TENSOR_6_PADDING_VALUE */
#define TPC2_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xE865D4
/* TPC2_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG */
#define TPC2_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC2_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC2_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC2_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC2_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC2_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xE865D8
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_0_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xE865DC
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xE865E0
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xE865E4
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_1_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xE865E8
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xE865EC
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xE865F0
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_2_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xE865F4
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xE865F8
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xE865FC
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_3_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xE86600
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xE86604
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xE86608
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_4_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xE8660C
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xE86610
/* TPC2_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xE86614
/* TPC2_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW */
#define TPC2_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xE86618
/* TPC2_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH */
#define TPC2_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC2_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xE8661C
/* TPC2_CFG_KERNEL_TENSOR_7_PADDING_VALUE */
#define TPC2_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_SHIFT               0
#define TPC2_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xE86620
/* TPC2_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG */
#define TPC2_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC2_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC2_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC2_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC2_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC2_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xE86624
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_0_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xE86628
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xE8662C
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xE86630
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_1_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xE86634
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xE86638
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xE8663C
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_2_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xE86640
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xE86644
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xE86648
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_3_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xE8664C
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xE86650
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xE86654
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_4_SIZE */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_SHIFT                  0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xE86658
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_SHIFT                0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xE8665C
/* TPC2_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC2_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xE86660
/* TPC2_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW */
#define TPC2_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_SHIFT              0
#define TPC2_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_MASK               0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xE86664
/* TPC2_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH */
#define TPC2_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT             0
#define TPC2_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_MASK              0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TID_BASE_DIM_0                             0xE86668
/* TPC2_CFG_KERNEL_TID_BASE_DIM_0 */
#define TPC2_CFG_KERNEL_TID_BASE_DIM_0_V_SHIFT                       0
#define TPC2_CFG_KERNEL_TID_BASE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TID_SIZE_DIM_0                             0xE8666C
/* TPC2_CFG_KERNEL_TID_SIZE_DIM_0 */
#define TPC2_CFG_KERNEL_TID_SIZE_DIM_0_V_SHIFT                       0
#define TPC2_CFG_KERNEL_TID_SIZE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TID_BASE_DIM_1                             0xE86670
/* TPC2_CFG_KERNEL_TID_BASE_DIM_1 */
#define TPC2_CFG_KERNEL_TID_BASE_DIM_1_V_SHIFT                       0
#define TPC2_CFG_KERNEL_TID_BASE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TID_SIZE_DIM_1                             0xE86674
/* TPC2_CFG_KERNEL_TID_SIZE_DIM_1 */
#define TPC2_CFG_KERNEL_TID_SIZE_DIM_1_V_SHIFT                       0
#define TPC2_CFG_KERNEL_TID_SIZE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TID_BASE_DIM_2                             0xE86678
/* TPC2_CFG_KERNEL_TID_BASE_DIM_2 */
#define TPC2_CFG_KERNEL_TID_BASE_DIM_2_V_SHIFT                       0
#define TPC2_CFG_KERNEL_TID_BASE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TID_SIZE_DIM_2                             0xE8667C
/* TPC2_CFG_KERNEL_TID_SIZE_DIM_2 */
#define TPC2_CFG_KERNEL_TID_SIZE_DIM_2_V_SHIFT                       0
#define TPC2_CFG_KERNEL_TID_SIZE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TID_BASE_DIM_3                             0xE86680
/* TPC2_CFG_KERNEL_TID_BASE_DIM_3 */
#define TPC2_CFG_KERNEL_TID_BASE_DIM_3_V_SHIFT                       0
#define TPC2_CFG_KERNEL_TID_BASE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TID_SIZE_DIM_3                             0xE86684
/* TPC2_CFG_KERNEL_TID_SIZE_DIM_3 */
#define TPC2_CFG_KERNEL_TID_SIZE_DIM_3_V_SHIFT                       0
#define TPC2_CFG_KERNEL_TID_SIZE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TID_BASE_DIM_4                             0xE86688
/* TPC2_CFG_KERNEL_TID_BASE_DIM_4 */
#define TPC2_CFG_KERNEL_TID_BASE_DIM_4_V_SHIFT                       0
#define TPC2_CFG_KERNEL_TID_BASE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_TID_SIZE_DIM_4                             0xE8668C
/* TPC2_CFG_KERNEL_TID_SIZE_DIM_4 */
#define TPC2_CFG_KERNEL_TID_SIZE_DIM_4_V_SHIFT                       0
#define TPC2_CFG_KERNEL_TID_SIZE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_SRF_0                                      0xE86690

#define mmTPC2_CFG_KERNEL_SRF_1                                      0xE86694

#define mmTPC2_CFG_KERNEL_SRF_2                                      0xE86698

#define mmTPC2_CFG_KERNEL_SRF_3                                      0xE8669C

#define mmTPC2_CFG_KERNEL_SRF_4                                      0xE866A0

#define mmTPC2_CFG_KERNEL_SRF_5                                      0xE866A4

#define mmTPC2_CFG_KERNEL_SRF_6                                      0xE866A8

#define mmTPC2_CFG_KERNEL_SRF_7                                      0xE866AC

#define mmTPC2_CFG_KERNEL_SRF_8                                      0xE866B0

#define mmTPC2_CFG_KERNEL_SRF_9                                      0xE866B4

#define mmTPC2_CFG_KERNEL_SRF_10                                     0xE866B8

#define mmTPC2_CFG_KERNEL_SRF_11                                     0xE866BC

#define mmTPC2_CFG_KERNEL_SRF_12                                     0xE866C0

#define mmTPC2_CFG_KERNEL_SRF_13                                     0xE866C4

#define mmTPC2_CFG_KERNEL_SRF_14                                     0xE866C8

#define mmTPC2_CFG_KERNEL_SRF_15                                     0xE866CC

#define mmTPC2_CFG_KERNEL_SRF_16                                     0xE866D0

#define mmTPC2_CFG_KERNEL_SRF_17                                     0xE866D4

#define mmTPC2_CFG_KERNEL_SRF_18                                     0xE866D8

#define mmTPC2_CFG_KERNEL_SRF_19                                     0xE866DC

#define mmTPC2_CFG_KERNEL_SRF_20                                     0xE866E0

#define mmTPC2_CFG_KERNEL_SRF_21                                     0xE866E4

#define mmTPC2_CFG_KERNEL_SRF_22                                     0xE866E8

#define mmTPC2_CFG_KERNEL_SRF_23                                     0xE866EC

#define mmTPC2_CFG_KERNEL_SRF_24                                     0xE866F0

#define mmTPC2_CFG_KERNEL_SRF_25                                     0xE866F4

#define mmTPC2_CFG_KERNEL_SRF_26                                     0xE866F8

#define mmTPC2_CFG_KERNEL_SRF_27                                     0xE866FC

#define mmTPC2_CFG_KERNEL_SRF_28                                     0xE86700

#define mmTPC2_CFG_KERNEL_SRF_29                                     0xE86704

#define mmTPC2_CFG_KERNEL_SRF_30                                     0xE86708

#define mmTPC2_CFG_KERNEL_SRF_31                                     0xE8670C
/* TPC2_CFG_KERNEL_SRF */
#define TPC2_CFG_KERNEL_SRF_V_SHIFT                                  0
#define TPC2_CFG_KERNEL_SRF_V_MASK                                   0xFFFFFFFF

#define mmTPC2_CFG_KERNEL_KERNEL_CONFIG                              0xE86710
/* TPC2_CFG_KERNEL_KERNEL_CONFIG */
#define TPC2_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_SHIFT                0
#define TPC2_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_MASK                 0x1
#define TPC2_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT             1
#define TPC2_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_MASK              0x2
#define TPC2_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT           8
#define TPC2_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_MASK            0x3F00

#define mmTPC2_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xE86714
/* TPC2_CFG_KERNEL_SYNC_OBJECT_MESSAGE */
#define TPC2_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT     0
#define TPC2_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK      0xFFFF
#define TPC2_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT  16
#define TPC2_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK   0x7FFF0000
#define TPC2_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT       31
#define TPC2_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK        0x80000000

#define mmTPC2_CFG_RESERVED_DESC_END                                 0xE86738
/* TPC2_CFG_RESERVED_DESC_END */
#define TPC2_CFG_RESERVED_DESC_END_V_SHIFT                           0
#define TPC2_CFG_RESERVED_DESC_END_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_ROUND_CSR                                         0xE867FC
/* TPC2_CFG_ROUND_CSR */
#define TPC2_CFG_ROUND_CSR_MODE_SHIFT                                0
#define TPC2_CFG_ROUND_CSR_MODE_MASK                                 0x7

#define mmTPC2_CFG_TBUF_BASE_ADDR_LOW                                0xE86800
/* TPC2_CFG_TBUF_BASE_ADDR_LOW */
#define TPC2_CFG_TBUF_BASE_ADDR_LOW_V_SHIFT                          0
#define TPC2_CFG_TBUF_BASE_ADDR_LOW_V_MASK                           0xFFFFFFFF

#define mmTPC2_CFG_TBUF_BASE_ADDR_HIGH                               0xE86804
/* TPC2_CFG_TBUF_BASE_ADDR_HIGH */
#define TPC2_CFG_TBUF_BASE_ADDR_HIGH_V_SHIFT                         0
#define TPC2_CFG_TBUF_BASE_ADDR_HIGH_V_MASK                          0xFFFFFFFF

#define mmTPC2_CFG_SEMAPHORE                                         0xE86808
/* TPC2_CFG_SEMAPHORE */
#define TPC2_CFG_SEMAPHORE_V_SHIFT                                   0
#define TPC2_CFG_SEMAPHORE_V_MASK                                    0xFFFFFFFF

#define mmTPC2_CFG_VFLAGS                                            0xE8680C
/* TPC2_CFG_VFLAGS */
#define TPC2_CFG_VFLAGS_V_SHIFT                                      0
#define TPC2_CFG_VFLAGS_V_MASK                                       0xF

#define mmTPC2_CFG_SFLAGS                                            0xE86810
/* TPC2_CFG_SFLAGS */
#define TPC2_CFG_SFLAGS_V_SHIFT                                      0
#define TPC2_CFG_SFLAGS_V_MASK                                       0xF

#define mmTPC2_CFG_LFSR_POLYNOM                                      0xE86818
/* TPC2_CFG_LFSR_POLYNOM */
#define TPC2_CFG_LFSR_POLYNOM_V_SHIFT                                0
#define TPC2_CFG_LFSR_POLYNOM_V_MASK                                 0xFFFFFFFF

#define mmTPC2_CFG_STATUS                                            0xE8681C
/* TPC2_CFG_STATUS */
#define TPC2_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT                      1
#define TPC2_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK                       0x2
#define TPC2_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT                      2
#define TPC2_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK                       0x4
#define TPC2_CFG_STATUS_IQ_EMPTY_SHIFT                               3
#define TPC2_CFG_STATUS_IQ_EMPTY_MASK                                0x8
#define TPC2_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_SHIFT                4
#define TPC2_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK                 0x10

#define mmTPC2_CFG_CFG_BASE_ADDRESS_HIGH                             0xE86820
/* TPC2_CFG_CFG_BASE_ADDRESS_HIGH */
#define TPC2_CFG_CFG_BASE_ADDRESS_HIGH_V_SHIFT                       0
#define TPC2_CFG_CFG_BASE_ADDRESS_HIGH_V_MASK                        0xFFFFFFFF

#define mmTPC2_CFG_CFG_SUBTRACT_VALUE                                0xE86824
/* TPC2_CFG_CFG_SUBTRACT_VALUE */
#define TPC2_CFG_CFG_SUBTRACT_VALUE_V_SHIFT                          0
#define TPC2_CFG_CFG_SUBTRACT_VALUE_V_MASK                           0xFFFFFFFF

#define mmTPC2_CFG_SM_BASE_ADDRESS_LOW                               0xE86828
/* TPC2_CFG_SM_BASE_ADDRESS_LOW */
#define TPC2_CFG_SM_BASE_ADDRESS_LOW_V_SHIFT                         0
#define TPC2_CFG_SM_BASE_ADDRESS_LOW_V_MASK                          0xFFFFFFFF

#define mmTPC2_CFG_SM_BASE_ADDRESS_HIGH                              0xE8682C
/* TPC2_CFG_SM_BASE_ADDRESS_HIGH */
#define TPC2_CFG_SM_BASE_ADDRESS_HIGH_V_SHIFT                        0
#define TPC2_CFG_SM_BASE_ADDRESS_HIGH_V_MASK                         0xFFFFFFFF

#define mmTPC2_CFG_TPC_CMD                                           0xE86830
/* TPC2_CFG_TPC_CMD */
#define TPC2_CFG_TPC_CMD_ICACHE_INVALIDATE_SHIFT                     0
#define TPC2_CFG_TPC_CMD_ICACHE_INVALIDATE_MASK                      0x1
#define TPC2_CFG_TPC_CMD_DCACHE_INVALIDATE_SHIFT                     1
#define TPC2_CFG_TPC_CMD_DCACHE_INVALIDATE_MASK                      0x2
#define TPC2_CFG_TPC_CMD_LCACHE_INVALIDATE_SHIFT                     2
#define TPC2_CFG_TPC_CMD_LCACHE_INVALIDATE_MASK                      0x4
#define TPC2_CFG_TPC_CMD_TCACHE_INVALIDATE_SHIFT                     3
#define TPC2_CFG_TPC_CMD_TCACHE_INVALIDATE_MASK                      0x8
#define TPC2_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT                  4
#define TPC2_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_MASK                   0x10
#define TPC2_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT                  5
#define TPC2_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_MASK                   0x20
#define TPC2_CFG_TPC_CMD_QMAN_STOP_SHIFT                             6
#define TPC2_CFG_TPC_CMD_QMAN_STOP_MASK                              0x40

#define mmTPC2_CFG_TPC_EXECUTE                                       0xE86838
/* TPC2_CFG_TPC_EXECUTE */
#define TPC2_CFG_TPC_EXECUTE_V_SHIFT                                 0
#define TPC2_CFG_TPC_EXECUTE_V_MASK                                  0x1

#define mmTPC2_CFG_TPC_STALL                                         0xE8683C
/* TPC2_CFG_TPC_STALL */
#define TPC2_CFG_TPC_STALL_V_SHIFT                                   0
#define TPC2_CFG_TPC_STALL_V_MASK                                    0x1

#define mmTPC2_CFG_ICACHE_BASE_ADDERESS_LOW                          0xE86840
/* TPC2_CFG_ICACHE_BASE_ADDERESS_LOW */
#define TPC2_CFG_ICACHE_BASE_ADDERESS_LOW_V_SHIFT                    0
#define TPC2_CFG_ICACHE_BASE_ADDERESS_LOW_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xE86844
/* TPC2_CFG_ICACHE_BASE_ADDERESS_HIGH */
#define TPC2_CFG_ICACHE_BASE_ADDERESS_HIGH_V_SHIFT                   0
#define TPC2_CFG_ICACHE_BASE_ADDERESS_HIGH_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_MSS_CONFIG                                        0xE86854
/* TPC2_CFG_MSS_CONFIG */
#define TPC2_CFG_MSS_CONFIG_AWCACHE_SHIFT                            0
#define TPC2_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF
#define TPC2_CFG_MSS_CONFIG_ARCACHE_SHIFT                            4
#define TPC2_CFG_MSS_CONFIG_ARCACHE_MASK                             0xF0
#define TPC2_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT              8
#define TPC2_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK               0x300
#define TPC2_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT                   10
#define TPC2_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK                    0x400

#define mmTPC2_CFG_TPC_INTR_CAUSE                                    0xE86858
/* TPC2_CFG_TPC_INTR_CAUSE */
#define TPC2_CFG_TPC_INTR_CAUSE_CAUSE_SHIFT                          0
#define TPC2_CFG_TPC_INTR_CAUSE_CAUSE_MASK                           0xFFFFFFFF

#define mmTPC2_CFG_TPC_INTR_MASK                                     0xE8685C
/* TPC2_CFG_TPC_INTR_MASK */
#define TPC2_CFG_TPC_INTR_MASK_MASK_SHIFT                            0
#define TPC2_CFG_TPC_INTR_MASK_MASK_MASK                             0xFFFFFFFF

#define mmTPC2_CFG_TSB_CONFIG                                        0xE86860
/* TPC2_CFG_TSB_CONFIG */
#define TPC2_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_SHIFT                 0
#define TPC2_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_MASK                  0x1F
#define TPC2_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_SHIFT                  5
#define TPC2_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_MASK                   0x3E0
#define TPC2_CFG_TSB_CONFIG_MAX_OUTSTANDING_SHIFT                    10
#define TPC2_CFG_TSB_CONFIG_MAX_OUTSTANDING_MASK                     0xFFC00
#define TPC2_CFG_TSB_CONFIG_MAX_SIZE_SHIFT                           20
#define TPC2_CFG_TSB_CONFIG_MAX_SIZE_MASK                            0x3FF00000

#define mmTPC2_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xE86A00
/* TPC2_CFG_QM_TENSOR_0_BASE_ADDR_LOW */
#define TPC2_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xE86A04
/* TPC2_CFG_QM_TENSOR_0_BASE_ADDR_HIGH */
#define TPC2_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC2_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_PADDING_VALUE                         0xE86A08
/* TPC2_CFG_QM_TENSOR_0_PADDING_VALUE */
#define TPC2_CFG_QM_TENSOR_0_PADDING_VALUE_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_0_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xE86A0C
/* TPC2_CFG_QM_TENSOR_0_TENSOR_CONFIG */
#define TPC2_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC2_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC2_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC2_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC2_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC2_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC2_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xE86A10
/* TPC2_CFG_QM_TENSOR_0_DIM_0_SIZE */
#define TPC2_CFG_QM_TENSOR_0_DIM_0_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_0_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xE86A14
/* TPC2_CFG_QM_TENSOR_0_DIM_0_STRIDE */
#define TPC2_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xE86A18
/* TPC2_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xE86A1C
/* TPC2_CFG_QM_TENSOR_0_DIM_1_SIZE */
#define TPC2_CFG_QM_TENSOR_0_DIM_1_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_0_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xE86A20
/* TPC2_CFG_QM_TENSOR_0_DIM_1_STRIDE */
#define TPC2_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xE86A24
/* TPC2_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xE86A28
/* TPC2_CFG_QM_TENSOR_0_DIM_2_SIZE */
#define TPC2_CFG_QM_TENSOR_0_DIM_2_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_0_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xE86A2C
/* TPC2_CFG_QM_TENSOR_0_DIM_2_STRIDE */
#define TPC2_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xE86A30
/* TPC2_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xE86A34
/* TPC2_CFG_QM_TENSOR_0_DIM_3_SIZE */
#define TPC2_CFG_QM_TENSOR_0_DIM_3_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_0_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xE86A38
/* TPC2_CFG_QM_TENSOR_0_DIM_3_STRIDE */
#define TPC2_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xE86A3C
/* TPC2_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xE86A40
/* TPC2_CFG_QM_TENSOR_0_DIM_4_SIZE */
#define TPC2_CFG_QM_TENSOR_0_DIM_4_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_0_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xE86A44
/* TPC2_CFG_QM_TENSOR_0_DIM_4_STRIDE */
#define TPC2_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xE86A48
/* TPC2_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xE86A4C
/* TPC2_CFG_QM_TENSOR_1_BASE_ADDR_LOW */
#define TPC2_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xE86A50
/* TPC2_CFG_QM_TENSOR_1_BASE_ADDR_HIGH */
#define TPC2_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC2_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_PADDING_VALUE                         0xE86A54
/* TPC2_CFG_QM_TENSOR_1_PADDING_VALUE */
#define TPC2_CFG_QM_TENSOR_1_PADDING_VALUE_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_1_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xE86A58
/* TPC2_CFG_QM_TENSOR_1_TENSOR_CONFIG */
#define TPC2_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC2_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC2_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC2_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC2_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC2_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC2_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xE86A5C
/* TPC2_CFG_QM_TENSOR_1_DIM_0_SIZE */
#define TPC2_CFG_QM_TENSOR_1_DIM_0_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_1_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xE86A60
/* TPC2_CFG_QM_TENSOR_1_DIM_0_STRIDE */
#define TPC2_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xE86A64
/* TPC2_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xE86A68
/* TPC2_CFG_QM_TENSOR_1_DIM_1_SIZE */
#define TPC2_CFG_QM_TENSOR_1_DIM_1_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_1_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xE86A6C
/* TPC2_CFG_QM_TENSOR_1_DIM_1_STRIDE */
#define TPC2_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xE86A70
/* TPC2_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xE86A74
/* TPC2_CFG_QM_TENSOR_1_DIM_2_SIZE */
#define TPC2_CFG_QM_TENSOR_1_DIM_2_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_1_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xE86A78
/* TPC2_CFG_QM_TENSOR_1_DIM_2_STRIDE */
#define TPC2_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xE86A7C
/* TPC2_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xE86A80
/* TPC2_CFG_QM_TENSOR_1_DIM_3_SIZE */
#define TPC2_CFG_QM_TENSOR_1_DIM_3_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_1_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xE86A84
/* TPC2_CFG_QM_TENSOR_1_DIM_3_STRIDE */
#define TPC2_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xE86A88
/* TPC2_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xE86A8C
/* TPC2_CFG_QM_TENSOR_1_DIM_4_SIZE */
#define TPC2_CFG_QM_TENSOR_1_DIM_4_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_1_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xE86A90
/* TPC2_CFG_QM_TENSOR_1_DIM_4_STRIDE */
#define TPC2_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xE86A94
/* TPC2_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xE86A98
/* TPC2_CFG_QM_TENSOR_2_BASE_ADDR_LOW */
#define TPC2_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xE86A9C
/* TPC2_CFG_QM_TENSOR_2_BASE_ADDR_HIGH */
#define TPC2_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC2_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_PADDING_VALUE                         0xE86AA0
/* TPC2_CFG_QM_TENSOR_2_PADDING_VALUE */
#define TPC2_CFG_QM_TENSOR_2_PADDING_VALUE_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_2_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xE86AA4
/* TPC2_CFG_QM_TENSOR_2_TENSOR_CONFIG */
#define TPC2_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC2_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC2_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC2_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC2_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC2_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC2_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xE86AA8
/* TPC2_CFG_QM_TENSOR_2_DIM_0_SIZE */
#define TPC2_CFG_QM_TENSOR_2_DIM_0_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_2_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xE86AAC
/* TPC2_CFG_QM_TENSOR_2_DIM_0_STRIDE */
#define TPC2_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xE86AB0
/* TPC2_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xE86AB4
/* TPC2_CFG_QM_TENSOR_2_DIM_1_SIZE */
#define TPC2_CFG_QM_TENSOR_2_DIM_1_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_2_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xE86AB8
/* TPC2_CFG_QM_TENSOR_2_DIM_1_STRIDE */
#define TPC2_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xE86ABC
/* TPC2_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xE86AC0
/* TPC2_CFG_QM_TENSOR_2_DIM_2_SIZE */
#define TPC2_CFG_QM_TENSOR_2_DIM_2_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_2_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xE86AC4
/* TPC2_CFG_QM_TENSOR_2_DIM_2_STRIDE */
#define TPC2_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xE86AC8
/* TPC2_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xE86ACC
/* TPC2_CFG_QM_TENSOR_2_DIM_3_SIZE */
#define TPC2_CFG_QM_TENSOR_2_DIM_3_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_2_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xE86AD0
/* TPC2_CFG_QM_TENSOR_2_DIM_3_STRIDE */
#define TPC2_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xE86AD4
/* TPC2_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xE86AD8
/* TPC2_CFG_QM_TENSOR_2_DIM_4_SIZE */
#define TPC2_CFG_QM_TENSOR_2_DIM_4_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_2_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xE86ADC
/* TPC2_CFG_QM_TENSOR_2_DIM_4_STRIDE */
#define TPC2_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xE86AE0
/* TPC2_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xE86AE4
/* TPC2_CFG_QM_TENSOR_3_BASE_ADDR_LOW */
#define TPC2_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xE86AE8
/* TPC2_CFG_QM_TENSOR_3_BASE_ADDR_HIGH */
#define TPC2_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC2_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_PADDING_VALUE                         0xE86AEC
/* TPC2_CFG_QM_TENSOR_3_PADDING_VALUE */
#define TPC2_CFG_QM_TENSOR_3_PADDING_VALUE_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_3_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xE86AF0
/* TPC2_CFG_QM_TENSOR_3_TENSOR_CONFIG */
#define TPC2_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC2_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC2_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC2_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC2_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC2_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC2_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xE86AF4
/* TPC2_CFG_QM_TENSOR_3_DIM_0_SIZE */
#define TPC2_CFG_QM_TENSOR_3_DIM_0_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_3_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xE86AF8
/* TPC2_CFG_QM_TENSOR_3_DIM_0_STRIDE */
#define TPC2_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xE86AFC
/* TPC2_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xE86B00
/* TPC2_CFG_QM_TENSOR_3_DIM_1_SIZE */
#define TPC2_CFG_QM_TENSOR_3_DIM_1_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_3_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xE86B04
/* TPC2_CFG_QM_TENSOR_3_DIM_1_STRIDE */
#define TPC2_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xE86B08
/* TPC2_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xE86B0C
/* TPC2_CFG_QM_TENSOR_3_DIM_2_SIZE */
#define TPC2_CFG_QM_TENSOR_3_DIM_2_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_3_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xE86B10
/* TPC2_CFG_QM_TENSOR_3_DIM_2_STRIDE */
#define TPC2_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xE86B14
/* TPC2_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xE86B18
/* TPC2_CFG_QM_TENSOR_3_DIM_3_SIZE */
#define TPC2_CFG_QM_TENSOR_3_DIM_3_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_3_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xE86B1C
/* TPC2_CFG_QM_TENSOR_3_DIM_3_STRIDE */
#define TPC2_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xE86B20
/* TPC2_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xE86B24
/* TPC2_CFG_QM_TENSOR_3_DIM_4_SIZE */
#define TPC2_CFG_QM_TENSOR_3_DIM_4_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_3_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xE86B28
/* TPC2_CFG_QM_TENSOR_3_DIM_4_STRIDE */
#define TPC2_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xE86B2C
/* TPC2_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xE86B30
/* TPC2_CFG_QM_TENSOR_4_BASE_ADDR_LOW */
#define TPC2_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xE86B34
/* TPC2_CFG_QM_TENSOR_4_BASE_ADDR_HIGH */
#define TPC2_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC2_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_PADDING_VALUE                         0xE86B38
/* TPC2_CFG_QM_TENSOR_4_PADDING_VALUE */
#define TPC2_CFG_QM_TENSOR_4_PADDING_VALUE_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_4_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xE86B3C
/* TPC2_CFG_QM_TENSOR_4_TENSOR_CONFIG */
#define TPC2_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC2_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC2_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC2_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC2_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC2_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC2_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xE86B40
/* TPC2_CFG_QM_TENSOR_4_DIM_0_SIZE */
#define TPC2_CFG_QM_TENSOR_4_DIM_0_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_4_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xE86B44
/* TPC2_CFG_QM_TENSOR_4_DIM_0_STRIDE */
#define TPC2_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xE86B48
/* TPC2_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xE86B4C
/* TPC2_CFG_QM_TENSOR_4_DIM_1_SIZE */
#define TPC2_CFG_QM_TENSOR_4_DIM_1_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_4_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xE86B50
/* TPC2_CFG_QM_TENSOR_4_DIM_1_STRIDE */
#define TPC2_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xE86B54
/* TPC2_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xE86B58
/* TPC2_CFG_QM_TENSOR_4_DIM_2_SIZE */
#define TPC2_CFG_QM_TENSOR_4_DIM_2_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_4_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xE86B5C
/* TPC2_CFG_QM_TENSOR_4_DIM_2_STRIDE */
#define TPC2_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xE86B60
/* TPC2_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xE86B64
/* TPC2_CFG_QM_TENSOR_4_DIM_3_SIZE */
#define TPC2_CFG_QM_TENSOR_4_DIM_3_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_4_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xE86B68
/* TPC2_CFG_QM_TENSOR_4_DIM_3_STRIDE */
#define TPC2_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xE86B6C
/* TPC2_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xE86B70
/* TPC2_CFG_QM_TENSOR_4_DIM_4_SIZE */
#define TPC2_CFG_QM_TENSOR_4_DIM_4_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_4_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xE86B74
/* TPC2_CFG_QM_TENSOR_4_DIM_4_STRIDE */
#define TPC2_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xE86B78
/* TPC2_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xE86B7C
/* TPC2_CFG_QM_TENSOR_5_BASE_ADDR_LOW */
#define TPC2_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xE86B80
/* TPC2_CFG_QM_TENSOR_5_BASE_ADDR_HIGH */
#define TPC2_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC2_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_PADDING_VALUE                         0xE86B84
/* TPC2_CFG_QM_TENSOR_5_PADDING_VALUE */
#define TPC2_CFG_QM_TENSOR_5_PADDING_VALUE_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_5_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xE86B88
/* TPC2_CFG_QM_TENSOR_5_TENSOR_CONFIG */
#define TPC2_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC2_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC2_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC2_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC2_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC2_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC2_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xE86B8C
/* TPC2_CFG_QM_TENSOR_5_DIM_0_SIZE */
#define TPC2_CFG_QM_TENSOR_5_DIM_0_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_5_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xE86B90
/* TPC2_CFG_QM_TENSOR_5_DIM_0_STRIDE */
#define TPC2_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xE86B94
/* TPC2_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xE86B98
/* TPC2_CFG_QM_TENSOR_5_DIM_1_SIZE */
#define TPC2_CFG_QM_TENSOR_5_DIM_1_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_5_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xE86B9C
/* TPC2_CFG_QM_TENSOR_5_DIM_1_STRIDE */
#define TPC2_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xE86BA0
/* TPC2_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xE86BA4
/* TPC2_CFG_QM_TENSOR_5_DIM_2_SIZE */
#define TPC2_CFG_QM_TENSOR_5_DIM_2_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_5_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xE86BA8
/* TPC2_CFG_QM_TENSOR_5_DIM_2_STRIDE */
#define TPC2_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xE86BAC
/* TPC2_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xE86BB0
/* TPC2_CFG_QM_TENSOR_5_DIM_3_SIZE */
#define TPC2_CFG_QM_TENSOR_5_DIM_3_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_5_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xE86BB4
/* TPC2_CFG_QM_TENSOR_5_DIM_3_STRIDE */
#define TPC2_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xE86BB8
/* TPC2_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xE86BBC
/* TPC2_CFG_QM_TENSOR_5_DIM_4_SIZE */
#define TPC2_CFG_QM_TENSOR_5_DIM_4_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_5_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xE86BC0
/* TPC2_CFG_QM_TENSOR_5_DIM_4_STRIDE */
#define TPC2_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xE86BC4
/* TPC2_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xE86BC8
/* TPC2_CFG_QM_TENSOR_6_BASE_ADDR_LOW */
#define TPC2_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xE86BCC
/* TPC2_CFG_QM_TENSOR_6_BASE_ADDR_HIGH */
#define TPC2_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC2_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_PADDING_VALUE                         0xE86BD0
/* TPC2_CFG_QM_TENSOR_6_PADDING_VALUE */
#define TPC2_CFG_QM_TENSOR_6_PADDING_VALUE_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_6_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xE86BD4
/* TPC2_CFG_QM_TENSOR_6_TENSOR_CONFIG */
#define TPC2_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC2_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC2_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC2_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC2_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC2_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC2_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xE86BD8
/* TPC2_CFG_QM_TENSOR_6_DIM_0_SIZE */
#define TPC2_CFG_QM_TENSOR_6_DIM_0_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_6_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xE86BDC
/* TPC2_CFG_QM_TENSOR_6_DIM_0_STRIDE */
#define TPC2_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xE86BE0
/* TPC2_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xE86BE4
/* TPC2_CFG_QM_TENSOR_6_DIM_1_SIZE */
#define TPC2_CFG_QM_TENSOR_6_DIM_1_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_6_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xE86BE8
/* TPC2_CFG_QM_TENSOR_6_DIM_1_STRIDE */
#define TPC2_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xE86BEC
/* TPC2_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xE86BF0
/* TPC2_CFG_QM_TENSOR_6_DIM_2_SIZE */
#define TPC2_CFG_QM_TENSOR_6_DIM_2_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_6_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xE86BF4
/* TPC2_CFG_QM_TENSOR_6_DIM_2_STRIDE */
#define TPC2_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xE86BF8
/* TPC2_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xE86BFC
/* TPC2_CFG_QM_TENSOR_6_DIM_3_SIZE */
#define TPC2_CFG_QM_TENSOR_6_DIM_3_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_6_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xE86C00
/* TPC2_CFG_QM_TENSOR_6_DIM_3_STRIDE */
#define TPC2_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xE86C04
/* TPC2_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xE86C08
/* TPC2_CFG_QM_TENSOR_6_DIM_4_SIZE */
#define TPC2_CFG_QM_TENSOR_6_DIM_4_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_6_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xE86C0C
/* TPC2_CFG_QM_TENSOR_6_DIM_4_STRIDE */
#define TPC2_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xE86C10
/* TPC2_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xE86C14
/* TPC2_CFG_QM_TENSOR_7_BASE_ADDR_LOW */
#define TPC2_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xE86C18
/* TPC2_CFG_QM_TENSOR_7_BASE_ADDR_HIGH */
#define TPC2_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC2_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_PADDING_VALUE                         0xE86C1C
/* TPC2_CFG_QM_TENSOR_7_PADDING_VALUE */
#define TPC2_CFG_QM_TENSOR_7_PADDING_VALUE_V_SHIFT                   0
#define TPC2_CFG_QM_TENSOR_7_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xE86C20
/* TPC2_CFG_QM_TENSOR_7_TENSOR_CONFIG */
#define TPC2_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC2_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC2_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC2_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC2_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC2_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC2_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xE86C24
/* TPC2_CFG_QM_TENSOR_7_DIM_0_SIZE */
#define TPC2_CFG_QM_TENSOR_7_DIM_0_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_7_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xE86C28
/* TPC2_CFG_QM_TENSOR_7_DIM_0_STRIDE */
#define TPC2_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xE86C2C
/* TPC2_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xE86C30
/* TPC2_CFG_QM_TENSOR_7_DIM_1_SIZE */
#define TPC2_CFG_QM_TENSOR_7_DIM_1_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_7_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xE86C34
/* TPC2_CFG_QM_TENSOR_7_DIM_1_STRIDE */
#define TPC2_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xE86C38
/* TPC2_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xE86C3C
/* TPC2_CFG_QM_TENSOR_7_DIM_2_SIZE */
#define TPC2_CFG_QM_TENSOR_7_DIM_2_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_7_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xE86C40
/* TPC2_CFG_QM_TENSOR_7_DIM_2_STRIDE */
#define TPC2_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xE86C44
/* TPC2_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xE86C48
/* TPC2_CFG_QM_TENSOR_7_DIM_3_SIZE */
#define TPC2_CFG_QM_TENSOR_7_DIM_3_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_7_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xE86C4C
/* TPC2_CFG_QM_TENSOR_7_DIM_3_STRIDE */
#define TPC2_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xE86C50
/* TPC2_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xE86C54
/* TPC2_CFG_QM_TENSOR_7_DIM_4_SIZE */
#define TPC2_CFG_QM_TENSOR_7_DIM_4_SIZE_V_SHIFT                      0
#define TPC2_CFG_QM_TENSOR_7_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xE86C58
/* TPC2_CFG_QM_TENSOR_7_DIM_4_STRIDE */
#define TPC2_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_SHIFT                    0
#define TPC2_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC2_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xE86C5C
/* TPC2_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC2_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC2_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC2_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xE86C60
/* TPC2_CFG_QM_KERNEL_BASE_ADDRESS_LOW */
#define TPC2_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_SHIFT                  0
#define TPC2_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_MASK                   0xFFFFFFFF

#define mmTPC2_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xE86C64
/* TPC2_CFG_QM_KERNEL_BASE_ADDRESS_HIGH */
#define TPC2_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT                 0
#define TPC2_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_MASK                  0xFFFFFFFF

#define mmTPC2_CFG_QM_TID_BASE_DIM_0                                 0xE86C68
/* TPC2_CFG_QM_TID_BASE_DIM_0 */
#define TPC2_CFG_QM_TID_BASE_DIM_0_V_SHIFT                           0
#define TPC2_CFG_QM_TID_BASE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_QM_TID_SIZE_DIM_0                                 0xE86C6C
/* TPC2_CFG_QM_TID_SIZE_DIM_0 */
#define TPC2_CFG_QM_TID_SIZE_DIM_0_V_SHIFT                           0
#define TPC2_CFG_QM_TID_SIZE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_QM_TID_BASE_DIM_1                                 0xE86C70
/* TPC2_CFG_QM_TID_BASE_DIM_1 */
#define TPC2_CFG_QM_TID_BASE_DIM_1_V_SHIFT                           0
#define TPC2_CFG_QM_TID_BASE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_QM_TID_SIZE_DIM_1                                 0xE86C74
/* TPC2_CFG_QM_TID_SIZE_DIM_1 */
#define TPC2_CFG_QM_TID_SIZE_DIM_1_V_SHIFT                           0
#define TPC2_CFG_QM_TID_SIZE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_QM_TID_BASE_DIM_2                                 0xE86C78
/* TPC2_CFG_QM_TID_BASE_DIM_2 */
#define TPC2_CFG_QM_TID_BASE_DIM_2_V_SHIFT                           0
#define TPC2_CFG_QM_TID_BASE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_QM_TID_SIZE_DIM_2                                 0xE86C7C
/* TPC2_CFG_QM_TID_SIZE_DIM_2 */
#define TPC2_CFG_QM_TID_SIZE_DIM_2_V_SHIFT                           0
#define TPC2_CFG_QM_TID_SIZE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_QM_TID_BASE_DIM_3                                 0xE86C80
/* TPC2_CFG_QM_TID_BASE_DIM_3 */
#define TPC2_CFG_QM_TID_BASE_DIM_3_V_SHIFT                           0
#define TPC2_CFG_QM_TID_BASE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_QM_TID_SIZE_DIM_3                                 0xE86C84
/* TPC2_CFG_QM_TID_SIZE_DIM_3 */
#define TPC2_CFG_QM_TID_SIZE_DIM_3_V_SHIFT                           0
#define TPC2_CFG_QM_TID_SIZE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_QM_TID_BASE_DIM_4                                 0xE86C88
/* TPC2_CFG_QM_TID_BASE_DIM_4 */
#define TPC2_CFG_QM_TID_BASE_DIM_4_V_SHIFT                           0
#define TPC2_CFG_QM_TID_BASE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_QM_TID_SIZE_DIM_4                                 0xE86C8C
/* TPC2_CFG_QM_TID_SIZE_DIM_4 */
#define TPC2_CFG_QM_TID_SIZE_DIM_4_V_SHIFT                           0
#define TPC2_CFG_QM_TID_SIZE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC2_CFG_QM_SRF_0                                          0xE86C90

#define mmTPC2_CFG_QM_SRF_1                                          0xE86C94

#define mmTPC2_CFG_QM_SRF_2                                          0xE86C98

#define mmTPC2_CFG_QM_SRF_3                                          0xE86C9C

#define mmTPC2_CFG_QM_SRF_4                                          0xE86CA0

#define mmTPC2_CFG_QM_SRF_5                                          0xE86CA4

#define mmTPC2_CFG_QM_SRF_6                                          0xE86CA8

#define mmTPC2_CFG_QM_SRF_7                                          0xE86CAC

#define mmTPC2_CFG_QM_SRF_8                                          0xE86CB0

#define mmTPC2_CFG_QM_SRF_9                                          0xE86CB4

#define mmTPC2_CFG_QM_SRF_10                                         0xE86CB8

#define mmTPC2_CFG_QM_SRF_11                                         0xE86CBC

#define mmTPC2_CFG_QM_SRF_12                                         0xE86CC0

#define mmTPC2_CFG_QM_SRF_13                                         0xE86CC4

#define mmTPC2_CFG_QM_SRF_14                                         0xE86CC8

#define mmTPC2_CFG_QM_SRF_15                                         0xE86CCC

#define mmTPC2_CFG_QM_SRF_16                                         0xE86CD0

#define mmTPC2_CFG_QM_SRF_17                                         0xE86CD4

#define mmTPC2_CFG_QM_SRF_18                                         0xE86CD8

#define mmTPC2_CFG_QM_SRF_19                                         0xE86CDC

#define mmTPC2_CFG_QM_SRF_20                                         0xE86CE0

#define mmTPC2_CFG_QM_SRF_21                                         0xE86CE4

#define mmTPC2_CFG_QM_SRF_22                                         0xE86CE8

#define mmTPC2_CFG_QM_SRF_23                                         0xE86CEC

#define mmTPC2_CFG_QM_SRF_24                                         0xE86CF0

#define mmTPC2_CFG_QM_SRF_25                                         0xE86CF4

#define mmTPC2_CFG_QM_SRF_26                                         0xE86CF8

#define mmTPC2_CFG_QM_SRF_27                                         0xE86CFC

#define mmTPC2_CFG_QM_SRF_28                                         0xE86D00

#define mmTPC2_CFG_QM_SRF_29                                         0xE86D04

#define mmTPC2_CFG_QM_SRF_30                                         0xE86D08

#define mmTPC2_CFG_QM_SRF_31                                         0xE86D0C
/* TPC2_CFG_QM_SRF */
#define TPC2_CFG_QM_SRF_V_SHIFT                                      0
#define TPC2_CFG_QM_SRF_V_MASK                                       0xFFFFFFFF

#define mmTPC2_CFG_QM_KERNEL_CONFIG                                  0xE86D10
/* TPC2_CFG_QM_KERNEL_CONFIG */
#define TPC2_CFG_QM_KERNEL_CONFIG_SMALL_VLM_SHIFT                    0
#define TPC2_CFG_QM_KERNEL_CONFIG_SMALL_VLM_MASK                     0x1
#define TPC2_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT                 1
#define TPC2_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_MASK                  0x2
#define TPC2_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT               8
#define TPC2_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_MASK                0x3F00

#define mmTPC2_CFG_QM_SYNC_OBJECT_MESSAGE                            0xE86D14
/* TPC2_CFG_QM_SYNC_OBJECT_MESSAGE */
#define TPC2_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT         0
#define TPC2_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK          0xFFFF
#define TPC2_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT      16
#define TPC2_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK       0x7FFF0000
#define TPC2_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT           31
#define TPC2_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK            0x80000000

#define mmTPC2_CFG_ARUSER                                            0xE86D18
/* TPC2_CFG_ARUSER */
#define TPC2_CFG_ARUSER_ASID_SHIFT                                   0
#define TPC2_CFG_ARUSER_ASID_MASK                                    0x3FF
#define TPC2_CFG_ARUSER_MMBP_SHIFT                                   10
#define TPC2_CFG_ARUSER_MMBP_MASK                                    0x400
#define TPC2_CFG_ARUSER_V_SHIFT                                      11
#define TPC2_CFG_ARUSER_V_MASK                                       0xFFFFF800

#define mmTPC2_CFG_AWUSER                                            0xE86D1C
/* TPC2_CFG_AWUSER */
#define TPC2_CFG_AWUSER_ASID_SHIFT                                   0
#define TPC2_CFG_AWUSER_ASID_MASK                                    0x3FF
#define TPC2_CFG_AWUSER_MMBP_SHIFT                                   10
#define TPC2_CFG_AWUSER_MMBP_MASK                                    0x400
#define TPC2_CFG_AWUSER_V_SHIFT                                      11
#define TPC2_CFG_AWUSER_V_MASK                                       0xFFFFF800

#define mmTPC2_CFG_FUNC_MBIST_CNTRL                                  0xE86E00
/* TPC2_CFG_FUNC_MBIST_CNTRL */
#define TPC2_CFG_FUNC_MBIST_CNTRL_MBIST_START_SHIFT                  0
#define TPC2_CFG_FUNC_MBIST_CNTRL_MBIST_START_MASK                   0x1
#define TPC2_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_SHIFT                   1
#define TPC2_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_MASK                    0x2
#define TPC2_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_SHIFT                 2
#define TPC2_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_MASK                  0x4
#define TPC2_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_SHIFT                 16
#define TPC2_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_MASK                  0x3FF0000

#define mmTPC2_CFG_FUNC_MBIST_PAT                                    0xE86E04
/* TPC2_CFG_FUNC_MBIST_PAT */
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_SHIFT            0
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_MASK             0x3
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_SHIFT             2
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_MASK              0xC
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_SHIFT            4
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_MASK             0x30
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_SHIFT             6
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_MASK              0xC0
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_SHIFT            8
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_MASK             0x300
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_SHIFT             10
#define TPC2_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_MASK              0xC00

#define mmTPC2_CFG_FUNC_MBIST_MEM_0                                  0xE86E08

#define mmTPC2_CFG_FUNC_MBIST_MEM_1                                  0xE86E0C

#define mmTPC2_CFG_FUNC_MBIST_MEM_2                                  0xE86E10

#define mmTPC2_CFG_FUNC_MBIST_MEM_3                                  0xE86E14

#define mmTPC2_CFG_FUNC_MBIST_MEM_4                                  0xE86E18

#define mmTPC2_CFG_FUNC_MBIST_MEM_5                                  0xE86E1C

#define mmTPC2_CFG_FUNC_MBIST_MEM_6                                  0xE86E20

#define mmTPC2_CFG_FUNC_MBIST_MEM_7                                  0xE86E24

#define mmTPC2_CFG_FUNC_MBIST_MEM_8                                  0xE86E28

#define mmTPC2_CFG_FUNC_MBIST_MEM_9                                  0xE86E2C
/* TPC2_CFG_FUNC_MBIST_MEM */
#define TPC2_CFG_FUNC_MBIST_MEM_MAX_ADDR_SHIFT                       0
#define TPC2_CFG_FUNC_MBIST_MEM_MAX_ADDR_MASK                        0x7FF
#define TPC2_CFG_FUNC_MBIST_MEM_PATTERN_EN_SHIFT                     12
#define TPC2_CFG_FUNC_MBIST_MEM_PATTERN_EN_MASK                      0x7000
#define TPC2_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_SHIFT               16
#define TPC2_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_MASK                0x7FF0000
#define TPC2_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_SHIFT            28
#define TPC2_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_MASK             0x70000000

#endif /* ASIC_REG_TPC2_CFG_H_ */

