/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,bengalp-iot";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. BENGALP-IOT SoC";
	qcom,board-id = <0x0 0x0>;
	qcom,msm-id = <0x1d6 0x0>;
	qcom,msm-name = "BENGALP-IOT";

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@1";
		CPU2 = "/cpus/cpu@2";
		CPU3 = "/cpus/cpu@3";
		CPU4 = "/cpus/cpu@100";
		CPU5 = "/cpus/cpu@101";
		CPU6 = "/cpus/cpu@102";
		CPU7 = "/cpus/cpu@103";
		L10A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		L11A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		L12A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		L13A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		L14A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		L15A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		L16A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		L17A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		L18A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		L19A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		L1A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1";
		L1P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l1@4000";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_D_1 = "/cpus/cpu@1/l1-dcache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L1_D_101 = "/cpus/cpu@101/l1-dcache";
		L1_D_102 = "/cpus/cpu@102/l1-dcache";
		L1_D_103 = "/cpus/cpu@103/l1-dcache";
		L1_D_2 = "/cpus/cpu@2/l1-dcache";
		L1_D_3 = "/cpus/cpu@3/l1-dcache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_I_1 = "/cpus/cpu@1/l1-icache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_I_101 = "/cpus/cpu@101/l1-icache";
		L1_I_102 = "/cpus/cpu@102/l1-icache";
		L1_I_103 = "/cpus/cpu@103/l1-icache";
		L1_I_2 = "/cpus/cpu@2/l1-icache";
		L1_I_3 = "/cpus/cpu@3/l1-icache";
		L20A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		L21A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		L22A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		L23A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa23/regulator-l23";
		L24A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa24/regulator-l24";
		L2A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2-level";
		L2P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l2@4100";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L3A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3-level";
		L3P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l3@4200";
		L4A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		L4P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l4@4300";
		L5A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		L5P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l5@4400";
		L6A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		L6P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l6@4400";
		L7A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		L7P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l7@4400";
		L8A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		L9A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		PM8008_EN = "/soc/i2c@4a84000/qcom,pm8008@08/qcom,pm8008-chip@900/qcom,pm8008-chip-en";
		S3A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-floor-level";
		S3A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level";
		S3A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level-ao";
		S5A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-floor-level";
		S5A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level";
		S5A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level-ao";
		S6A = "/soc/qcom,rpm-smd/rpm-regulator-smpa6/regulator-s6";
		S7A = "/soc/qcom,rpm-smd/rpm-regulator-smpa7/regulator-s7";
		S8A = "/soc/qcom,rpm-smd/rpm-regulator-smpa8/regulator-s8";
		VDD_CX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-floor-level";
		VDD_CX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level";
		VDD_CX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level-ao";
		VDD_GFX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level";
		VDD_MSS_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-floor-level";
		VDD_MSS_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level";
		VDD_MSS_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level-ao";
		VDD_MX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-floor-level";
		VDD_MX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level";
		VDD_MX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level-ao";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_variant = "/soc/qfprom@1b40000/adsp_variant@6011";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		anoc_1_tbu = "/soc/apps-smmu@0xc600000/anoc_1_tbu@0xc785000";
		apcs_glb = "/soc/mailbox@0f111000";
		apps_smmu = "/soc/apps-smmu@0xc600000";
		apss_tgu = "/soc/tgu@9900000";
		audio_apr = "/soc/qcom,msm-audio-apr";
		audio_etm0 = "/soc/audio_etm0";
		audio_etm0_out_funnel_qatb = "/soc/audio_etm0/port/endpoint";
		bcl_lvl0 = "/soc/thermal-zones/pmi632-bcl-lvl0/trips/bcl-lvl0";
		bcl_lvl1 = "/soc/thermal-zones/pmi632-bcl-lvl1/trips/bcl-lvl1";
		bcl_lvl2 = "/soc/thermal-zones/pmi632-bcl-lvl2/trips/bcl-lvl2";
		bcl_sensor = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/bcl@3d00";
		bcl_soc = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/bcl-soc";
		bengal_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		bluetooth = "/soc/bt_wcn3990";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@a5c0000/wcn3990";
		cam_cci0 = "/soc/qcom,cci0";
		cam_cpas_cdm = "/soc/qcom,cpas-cdm0@5c23000";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_csiphy2 = "/soc/qcom,csiphy2";
		cam_ope_cdm = "/soc/qcom,ope-cdm0@5c42000";
		cam_sensor_csi_mux_oe_active = "/soc/pinctrl@400000/cam_sensor_csi_mux_oe_active";
		cam_sensor_csi_mux_oe_suspend = "/soc/pinctrl@400000/cam_sensor_csi_mux_oe_suspend";
		cam_sensor_csi_mux_sel_active = "/soc/pinctrl@400000/cam_sensor_csi_mux_sel_active";
		cam_sensor_csi_mux_sel_suspend = "/soc/pinctrl@400000/cam_sensor_csi_mux_sel_suspend";
		cam_sensor_front0_reset_active = "/soc/pinctrl@400000/cam_sensor_front0_reset_active";
		cam_sensor_front0_reset_suspend = "/soc/pinctrl@400000/cam_sensor_front0_reset_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@400000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@400000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@400000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@400000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@400000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@400000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@400000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@400000/cam_sensor_mclk3_suspend";
		cam_sensor_rear0_reset_active = "/soc/pinctrl@400000/cam_sensor_rear0_reset_active";
		cam_sensor_rear0_reset_suspend = "/soc/pinctrl@400000/cam_sensor_rear0_reset_suspend";
		cam_sensor_rear0_vaf_active = "/soc/pinctrl@400000/cam_sensor_rear0_vaf_active";
		cam_sensor_rear0_vaf_suspend = "/soc/pinctrl@400000/cam_sensor_rear0_vaf_suspend";
		cam_sensor_rear1_reset_active = "/soc/pinctrl@400000/cam_sensor_rear1_reset_active";
		cam_sensor_rear1_reset_suspend = "/soc/pinctrl@400000/cam_sensor_rear1_reset_suspend";
		cam_sensor_rear23_vio_active = "/soc/pinctrl@400000/cam_sensor_rear23_vio_active";
		cam_sensor_rear23_vio_suspend = "/soc/pinctrl@400000/cam_sensor_rear23_vio_suspend";
		cam_sensor_rear2_reset_active = "/soc/pinctrl@400000/cam_sensor_rear2_reset_active";
		cam_sensor_rear2_reset_suspend = "/soc/pinctrl@400000/cam_sensor_rear2_reset_suspend";
		cam_sensor_rear3_reset_active = "/soc/pinctrl@400000/cam_sensor_rear3_reset_active";
		cam_sensor_rear3_reset_suspend = "/soc/pinctrl@400000/cam_sensor_rear3_reset_suspend";
		cam_tfe0 = "/soc/qcom,tfe0@5c6e000";
		cam_tfe1 = "/soc/qcom,tfe1@5c75000";
		cam_tfe2 = "/soc/qcom,tfe2@5c7c000";
		cam_tfe_csid0 = "/soc/qcom,tfe_csid0@5c6e000";
		cam_tfe_csid1 = "/soc/qcom,tfe_csid1@5c75000";
		cam_tfe_csid2 = "/soc/qcom,tfe_csid2@5c7c000";
		cam_tfe_tpg0 = "/soc/qcom,tpg0@5c66000";
		cam_tfe_tpg1 = "/soc/qcom,tpg0@5c68000";
		camera_cap_trip = "/soc/thermal-zones/camera-lowc/trips/camera-cap-trip";
		camera_therm_default = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/pinctrl@c000/camera_therm/camera_therm_default";
		camera_trip = "/soc/thermal-zones/camera-lowf/trips/camera-trip";
		cci0_active = "/soc/pinctrl@400000/cci0_active";
		cci0_suspend = "/soc/pinctrl@400000/cci0_suspend";
		cci1_active = "/soc/pinctrl@400000/cci1_active";
		cci1_suspend = "/soc/pinctrl@400000/cci1_suspend";
		cdc_dmic01_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/dmic01_clk_active";
		cdc_dmic01_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/dmic01_clk_sleep";
		cdc_dmic01_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/dmic01_data_active";
		cdc_dmic01_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/dmic01_data_sleep";
		cdc_dmic01_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic01_pinctrl";
		cdc_dmic23_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/dmic23_clk_active";
		cdc_dmic23_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/dmic23_clk_sleep";
		cdc_dmic23_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/dmic23_data_active";
		cdc_dmic23_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/dmic23_data_sleep";
		cdc_dmic23_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic23_pinctrl";
		cdsp_cx_mon = "/soc/thermal-zones/cdsp-hvx-step/trips/cdsp-cx-mon";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/hvx";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@46200000";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_tbu = "/soc/apps-smmu@0xc600000/cdsp_tbu@0xc791000";
		cdsp_trip0 = "/soc/thermal-zones/cdsp-hvx-step/trips/cdsp-trip0";
		cdsp_trip1 = "/soc/thermal-zones/cdsp-hvx-step/trips/cdsp-trip1";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		conn_therm_default = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/pinctrl@c000/conn_therm/conn_therm_default";
		cont_splash_memory = "/reserved-memory/cont_splash_region@5c000000";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu0_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-computemon";
		cpu0_cpu_ddr_lat = "/soc/qcom,cpu0-cpu-ddr-lat";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_cpu_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-ddr-latmon";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu0_memlat_cpugrp = "/soc/qcom,cpu0-cpugrp";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu4_5_config = "/soc/thermal-zones/cpuss-0-step/trips/cpu-4-5-config";
		cpu4_computemon = "/soc/qcom,cpu4-cpugrp/qcom,cpu4-computemon";
		cpu4_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu4-config";
		cpu4_cpu_ddr_lat = "/soc/qcom,cpu4-cpu-ddr-lat";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_cpu_ddr_latmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu4-cpu-ddr-latmon";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		cpu4_memlat_cpugrp = "/soc/qcom,cpu4-cpugrp";
		cpu5_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu5-config";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cpu6_7_config = "/soc/thermal-zones/cpuss-1-step/trips/cpu-6-7-config";
		cpu6_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu6-config";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		cpu7_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu7-config";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		cpu_cpu_ddr_bw = "/soc/qcom,cpu-cpu-ddr-bw";
		cpu_cpu_ddr_bwmon = "/soc/qcom,cpu-cpu-ddr-bwmon@01b8e200";
		cpu_pmu = "/soc/cpu-pmu";
		cpucc_debug = "/soc/syscon@f11101c";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		csr = "/soc/csr@8001000";
		cti0 = "/soc/cti@8010000";
		cti1 = "/soc/cti@8011000";
		cti10 = "/soc/cti@801a000";
		cti11 = "/soc/cti@801b000";
		cti12 = "/soc/cti@801c000";
		cti13 = "/soc/cti@801d000";
		cti14 = "/soc/cti@801e000";
		cti15 = "/soc/cti@801f000";
		cti2 = "/soc/cti@8012000";
		cti3 = "/soc/cti@8013000";
		cti4 = "/soc/cti@8014000";
		cti5 = "/soc/cti@8015000";
		cti6 = "/soc/cti@8016000";
		cti7 = "/soc/cti@8017000";
		cti8 = "/soc/cti@8018000";
		cti9 = "/soc/cti@8019000";
		cti_apss_cti0 = "/soc/cti@98E0000";
		cti_apss_cti1 = "/soc/cti@98F0000";
		cti_cortex_M3 = "/soc/cti@8B30000";
		cti_dlct_cti0 = "/soc/cti@8B59000";
		cti_dlct_cti1 = "/soc/cti@8B5A000";
		cti_dlct_cti2 = "/soc/cti@8B5B000";
		cti_dlct_cti3 = "/soc/cti@8B5C000";
		cti_isdb_gpu = "/soc/cti@8941000";
		cti_lpass_q6 = "/soc/cti@8A21000";
		cti_mapss = "/soc/cti@8A02000";
		cti_mss_q6 = "/soc/cti@8833000";
		cti_turing_q6 = "/soc/cti@8867000";
		cti_wcss_cti0 = "/soc/cti@89A4000";
		cti_wcss_cti1 = "/soc/cti@89A5000";
		cti_wcss_cti2 = "/soc/cti@89A6000";
		cx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/cx-cdev-lvl";
		cx_ipeak_lm = "/soc/cx_ipeak@3ed000";
		cxip_cdev = "/soc/cxip-cdev@3ed000";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dcc = "/soc/dcc_v2@1be2000";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		debugcc = "/soc/qcom,cc-debug";
		dfps_data_memory = "/reserved-memory/dfps_data_region@5cf00000";
		disp_pins_default = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/pinctrl@c000/disp_pins/disp_pins_default";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@5c000000";
		dispcc = "/soc/qcom,dispcc@5f00000";
		dump_mem = "/reserved-memory/mem_dump_region";
		emmc_therm_default = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/pinctrl@c000/emmc_therm/emmc_therm_default";
		etm0 = "/soc/etm@9040000";
		etm0_out_funnel_apss0 = "/soc/etm@9040000/port/endpoint";
		etm1 = "/soc/etm@9140000";
		etm1_out_funnel_apss0 = "/soc/etm@9140000/port/endpoint";
		etm2 = "/soc/etm@9240000";
		etm2_out_funnel_apss0 = "/soc/etm@9240000/port/endpoint";
		etm3 = "/soc/etm@9340000";
		etm3_out_funnel_apss0 = "/soc/etm@9340000/port/endpoint";
		etm4 = "/soc/etm@9440000";
		etm4_out_funnel_apss0 = "/soc/etm@9440000/port/endpoint";
		etm5 = "/soc/etm@9540000";
		etm5_out_funnel_apss0 = "/soc/etm@9540000/port/endpoint";
		etm6 = "/soc/etm@9640000";
		etm6_out_funnel_apss0 = "/soc/etm@9640000/port/endpoint";
		etm7 = "/soc/etm@9740000";
		etm7_out_funnel_apss0 = "/soc/etm@9740000/port/endpoint";
		eud = "/soc/qcom,msm-eud@1610000";
		fab_bimc = "/soc/ad-hoc-bus/fab-bimc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_gpu_vert = "/soc/ad-hoc-bus/fab-gpu_vert";
		fab_mmnrt_virt = "/soc/ad-hoc-bus/fab-mmnrt_virt";
		fab_mmrt_virt = "/soc/ad-hoc-bus/fab-mmrt_virt";
		fab_qup_virt = "/soc/ad-hoc-bus/fab-qup_virt";
		fab_sys_noc = "/soc/ad-hoc-bus/fab-sys_noc";
		feat_conf10 = "/soc/qfprom@1b40000/feat_conf10@602c";
		feat_conf5 = "/soc/qfprom@1b40000/feat_conf5@6018";
		firmware = "/firmware";
		flash_led = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qcom,leds@d300";
		fsa4480 = "/soc/i2c@4a84000/fsa4480@42";
		funnel_apss0 = "/soc/funnel@9800000";
		funnel_apss0_in_etm0 = "/soc/funnel@9800000/ports/port@1/endpoint";
		funnel_apss0_in_etm1 = "/soc/funnel@9800000/ports/port@2/endpoint";
		funnel_apss0_in_etm2 = "/soc/funnel@9800000/ports/port@3/endpoint";
		funnel_apss0_in_etm3 = "/soc/funnel@9800000/ports/port@4/endpoint";
		funnel_apss0_in_etm4 = "/soc/funnel@9800000/ports/port@5/endpoint";
		funnel_apss0_in_etm5 = "/soc/funnel@9800000/ports/port@6/endpoint";
		funnel_apss0_in_etm6 = "/soc/funnel@9800000/ports/port@7/endpoint";
		funnel_apss0_in_etm7 = "/soc/funnel@9800000/ports/port@8/endpoint";
		funnel_apss0_out_funnel_apss1 = "/soc/funnel@9800000/ports/port@0/endpoint";
		funnel_apss1 = "/soc/funnel@9810000";
		funnel_apss1_in_funnel_apss0 = "/soc/funnel@9810000/ports/port@1/endpoint";
		funnel_apss1_in_tpda_actpm = "/soc/funnel@9810000/ports/port@2/endpoint";
		funnel_apss1_in_tpda_apss = "/soc/funnel@9810000/ports/port@4/endpoint";
		funnel_apss1_in_tpda_llm_silver = "/soc/funnel@9810000/ports/port@3/endpoint";
		funnel_apss1_out_funnel_in1 = "/soc/funnel@9810000/ports/port@0/endpoint";
		funnel_gpu = "/soc/funnel@8944000";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@8944000/ports/port@1/endpoint";
		funnel_gpu_out_tpda1 = "/soc/funnel@8944000/ports/port@0/endpoint";
		funnel_in0 = "/soc/funnel@8041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@8041000/ports/port@2/endpoint";
		funnel_in0_in_snoc = "/soc/funnel@8041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@8041000/ports/port@3/endpoint";
		funnel_in0_out_funnel_merg = "/soc/funnel@8041000/ports/port@0/endpoint";
		funnel_in1 = "/soc/funnel@8042000";
		funnel_in1_in_funnel_apss1 = "/soc/funnel@8042000/ports/port@5/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@8042000/ports/port@4/endpoint";
		funnel_in1_in_modem_rxfe = "/soc/funnel@8042000/ports/port@2/endpoint";
		funnel_in1_in_tpda_mapss = "/soc/funnel@8042000/ports/port@1/endpoint";
		funnel_in1_in_tpdm_wcss_silver = "/soc/funnel@8042000/ports/port@3/endpoint";
		funnel_in1_out_funnel_merg = "/soc/funnel@8042000/ports/port@0/endpoint";
		funnel_merg = "/soc/funnel@8045000";
		funnel_merg_in_funnel_in0 = "/soc/funnel@8045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@8045000/ports/port@2/endpoint";
		funnel_merg_out_tmc_etf = "/soc/funnel@8045000/ports/port@0/endpoint";
		funnel_qatb = "/soc/funnel@8005000";
		funnel_qatb_in_audio_etm0 = "/soc/funnel@8005000/ports/port@4/endpoint";
		funnel_qatb_in_funnel_turing = "/soc/funnel@8005000/ports/port@2/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@8005000/ports/port@1/endpoint";
		funnel_qatb_in_tpdm_lpass = "/soc/funnel@8005000/ports/port@3/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@8005000/ports/port@0/endpoint";
		funnel_turing = "/soc/funnel@8861000";
		funnel_turing_in_tpdm_turing = "/soc/funnel@8861000/ports/port@2/endpoint";
		funnel_turing_in_turing_etm0 = "/soc/funnel@8861000/ports/port@3/endpoint";
		funnel_turing_out_funnel_qatb = "/soc/funnel@8861000/ports/port@1/endpoint";
		funnel_turing_out_tpda5 = "/soc/funnel@8861000/ports/port@0/endpoint";
		gcc = "/soc/qcom,gcc@1400000";
		gcc_camss_top_gdsc = "/soc/qcom,gdsc@1458004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@1445004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@141a004";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@1458098";
		gcc_venus_gdsc = "/soc/qcom,gdsc@145807c";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_user";
		gfx_0_tbu = "/soc/kgsl-smmu@0x59a0000/gfx_0_tbu@0x59c5000";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		glink_modem = "/soc/qcom,glink/modem";
		gpi_dma0 = "/soc/qcom,gpi-dma@4a00000";
		gpu_bw_tbl = "/soc/gpu-bw-tbl";
		gpu_cx_gdsc = "/soc/qcom,gdsc@599106c";
		gpu_cx_hw_ctrl = "/soc/syscon@5991540";
		gpu_cx_mon = "/soc/thermal-zones/gpu-step/trips/gpu-cx-mon";
		gpu_gaming_bin = "/soc/qfprom@1b40000/gpu_gaming_bin@602d";
		gpu_gx_domain_addr = "/soc/syscon@5991508";
		gpu_gx_gdsc = "/soc/qcom,gdsc@599100c";
		gpu_gx_sw_reset = "/soc/syscon@5991008";
		gpu_opp_table = "/soc/gpu-opp-table";
		gpu_speed_bin = "/soc/qfprom@1b40000/gpu_speed_bin@6006";
		gpu_step_trip = "/soc/thermal-zones/gpu-step/trips/gpu-trip";
		gpubw = "/soc/qcom,gpubw";
		gpucc = "/soc/qcom,gpucc@5990000";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc = "/soc/qcom,gdsc@147d078";
		hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc = "/soc/qcom,gdsc@147d074";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@147d07c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@147d060";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hyp_mem = "/reserved-memory/hyp_region@45700000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		icnss = "/soc/qcom,icnss@C800000";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@f200000";
		ipa_hw = "/soc/qcom,ipa@0x5800000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		jtag_mm0 = "/soc/jtagmm@9040000";
		jtag_mm1 = "/soc/jtagmm@9140000";
		jtag_mm2 = "/soc/jtagmm@9240000";
		jtag_mm3 = "/soc/jtagmm@9340000";
		jtag_mm4 = "/soc/jtagmm@9440000";
		jtag_mm5 = "/soc/jtagmm@9540000";
		jtag_mm6 = "/soc/jtagmm@9640000";
		jtag_mm7 = "/soc/jtagmm@9740000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@59a0000";
		kgsl_smmu = "/soc/kgsl-smmu@0x59a0000";
		lcdb_bst_vreg = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qpnp-lcdb@ec00/bst";
		lcdb_ldo_vreg = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qpnp-lcdb@ec00/ldo";
		lcdb_ncp_vreg = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qpnp-lcdb@ec00/ncp";
		lcm1p8en_active = "/soc/pinctrl@400000/pmx_lcm1p8en_active/lcm1p8en_active";
		lcm1p8en_suspend = "/soc/pinctrl@400000/pmx_lcm1p8en_suspend/lcm1p8en_suspend";
		level1_nrt0_rd_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level1-nodes/level1-nrt0-rd-wr";
		level1_rt0_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level1-nodes/level1-rt0-wr";
		level2_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level2-nodes/level2-nrt0-rd-wr-sum";
		level2_rt0_rd_wr_sum = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level2-nodes/level2-rt0-rd-wr-sum";
		lmh_cpu_vdd = "/soc/qcom,lmh-cpu-vdd@f550800";
		lmh_dcvs0 = "/soc/qcom,cpufreq-hw/qcom,limits-dcvs@f521000";
		lmh_dcvs1 = "/soc/qcom,cpufreq-hw/qcom,limits-dcvs@f523000";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpi_aux1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux1_sck/lpi_aux1_sck_active";
		lpi_aux1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux1_sck/lpi_aux1_sck_sleep";
		lpi_aux1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux1_sd0/lpi_aux1_sd0_active";
		lpi_aux1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
		lpi_aux1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux1_sd1/lpi_aux1_sd1_active";
		lpi_aux1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
		lpi_aux1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux1_ws/lpi_aux1_ws_active";
		lpi_aux1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux1_ws/lpi_aux1_ws_sleep";
		lpi_aux2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux2_sck/lpi_aux2_sck_active";
		lpi_aux2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux2_sck/lpi_aux2_sck_sleep";
		lpi_aux2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux2_sd0/lpi_aux2_sd0_active";
		lpi_aux2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
		lpi_aux2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux2_sd1/lpi_aux2_sd1_active";
		lpi_aux2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
		lpi_aux2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux2_ws/lpi_aux2_ws_active";
		lpi_aux2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux2_ws/lpi_aux2_ws_sleep";
		lpi_aux3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux3_sck/lpi_aux3_sck_active";
		lpi_aux3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux3_sck/lpi_aux3_sck_sleep";
		lpi_aux3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux3_sd0/lpi_aux3_sd0_active";
		lpi_aux3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux3_sd0/lpi_aux3_sd0_sleep";
		lpi_aux3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux3_sd1/lpi_aux3_sd1_active";
		lpi_aux3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux3_sd1/lpi_aux3_sd1_sleep";
		lpi_aux3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux3_ws/lpi_aux3_ws_active";
		lpi_aux3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_aux3_ws/lpi_aux3_ws_sleep";
		lpi_i2s1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		lpi_i2s1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		lpi_i2s1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s2_sck/lpi_i2s2_sck_active";
		lpi_i2s2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
		lpi_i2s2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
		lpi_i2s2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
		lpi_i2s2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
		lpi_i2s2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
		lpi_i2s2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s2_ws/lpi_i2s2_ws_active";
		lpi_i2s2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
		lpi_i2s3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s3_sck/lpi_i2s3_sck_active";
		lpi_i2s3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s3_sck/lpi_i2s3_sck_sleep";
		lpi_i2s3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s3_sd0/lpi_i2s3_sd0_active";
		lpi_i2s3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s3_sd0/lpi_i2s3_sd0_sleep";
		lpi_i2s3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s3_sd1/lpi_i2s3_sd1_active";
		lpi_i2s3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s3_sd1/lpi_i2s3_sd1_sleep";
		lpi_i2s3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s3_ws/lpi_i2s3_ws_active";
		lpi_i2s3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_i2s3_ws/lpi_i2s3_ws_sleep";
		lpi_tdm1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm1_sck/lpi_tdm1_sck_active";
		lpi_tdm1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
		lpi_tdm1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
		lpi_tdm1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
		lpi_tdm1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
		lpi_tdm1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
		lpi_tdm1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm1_ws/lpi_tdm1_ws_active";
		lpi_tdm1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
		lpi_tdm2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm2_sck/lpi_tdm2_sck_active";
		lpi_tdm2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
		lpi_tdm2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
		lpi_tdm2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
		lpi_tdm2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
		lpi_tdm2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
		lpi_tdm2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm2_ws/lpi_tdm2_ws_active";
		lpi_tdm2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
		lpi_tdm3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm3_sck/lpi_tdm3_sck_active";
		lpi_tdm3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm3_sck/lpi_tdm3_sck_sleep";
		lpi_tdm3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm3_sd0/lpi_tdm3_sd0_active";
		lpi_tdm3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm3_sd0/lpi_tdm3_sd0_sleep";
		lpi_tdm3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm3_sd1/lpi_tdm3_sd1_active";
		lpi_tdm3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm3_sd1/lpi_tdm3_sd1_sleep";
		lpi_tdm3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm3_ws/lpi_tdm3_ws_active";
		lpi_tdm3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/lpi_tdm3_ws/lpi_tdm3_ws_sleep";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000";
		lsm = "/soc/qcom,msm-lsm-client";
		mapss_cap_trip = "/soc/thermal-zones/mapss-lowc/trips/mapss-cap-trip";
		mapss_trip = "/soc/thermal-zones/mapss-lowf/trips/mapss-trip";
		mas_anoc_snoc = "/soc/ad-hoc-bus/mas-anoc-snoc";
		mas_apps_proc = "/soc/ad-hoc-bus/mas-apps-proc";
		mas_bimc_snoc = "/soc/ad-hoc-bus/mas-bimc-snoc";
		mas_crypto_c0 = "/soc/ad-hoc-bus/mas-crypto-c0";
		mas_gpu_cdsp_bimc = "/soc/ad-hoc-bus/mas-gpu-cdsp-bimc";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_qhm_tic = "/soc/ad-hoc-bus/mas-qhm-tic";
		mas_qnm_camera_nrt = "/soc/ad-hoc-bus/mas-qnm-camera-nrt";
		mas_qnm_camera_rt = "/soc/ad-hoc-bus/mas-qnm-camera-rt";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qnm_gpu_qos = "/soc/ad-hoc-bus/mas-qnm-gpu-qos";
		mas_qup_core_master_0 = "/soc/ad-hoc-bus/mas-qup-core-master-0";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus_cpu = "/soc/ad-hoc-bus/mas-qxm-venus-cpu";
		mas_snoc_bimc = "/soc/ad-hoc-bus/mas-snoc-bimc";
		mas_snoc_bimc_nrt = "/soc/ad-hoc-bus/mas-snoc-bimc-nrt";
		mas_snoc_bimc_rt = "/soc/ad-hoc-bus/mas-snoc-bimc-rt";
		mas_snoc_cfg = "/soc/ad-hoc-bus/mas-snoc-cfg";
		mas_snoc_cnoc = "/soc/ad-hoc-bus/mas-snoc-cnoc";
		mas_tcu_0 = "/soc/ad-hoc-bus/mas-tcu-0";
		mas_xm_dap = "/soc/ad-hoc-bus/mas-xm-dap";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc1 = "/soc/ad-hoc-bus/mas-xm-sdc1";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mccc_debug = "/soc/syscon@447d200";
		mdm0_cx_mon = "/soc/thermal-zones/mdm-0-step/trips/mdm0-cx-mon";
		mdm1_cx_mon = "/soc/thermal-zones/mdm-1-step/trips/mdm1-cx-mon";
		mdss_core_gdsc = "/soc/qcom,gdsc@5f03000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi0_ctrl";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi0_pll";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0";
		mdss_mdp = "/soc/qcom,mdss_mdp";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		mm_nrt_tbu = "/soc/apps-smmu@0xc600000/mm_nrt_tbu@0xc78d000";
		mm_rt_tbu = "/soc/apps-smmu@0xc600000/mm_rt_tbu@0xc789000";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_etm0 = "/soc/modem_etm0";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_rfxe = "/soc/modem_rfxe";
		modem_rxfe_out_funnel_in1 = "/soc/modem_rfxe/port/endpoint";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_gpu = "/soc/qcom,kgsl-3d0@5900000";
		msm_vidc = "/soc/qcom,vidc@5a00000";
		mtp_batterydata = "/soc/qcom,battery-data";
		mx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/mx-cdev-lvl";
		nfc_clk_req_active = "/soc/pinctrl@400000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@400000/nfc/nfc_clk_req_suspend";
		nfc_enable_active = "/soc/pinctrl@400000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@400000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@400000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@400000/nfc/nfc_int_suspend";
		ope = "/soc/qcom,ope@0x5c42000";
		ope0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope0-all-rd";
		ope0_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope0-all-wr";
		ope_cdm0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope-cdm0-all-rd";
		ope_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ope/iova-mem-map";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@53800000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@51a00000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_gpu_mem = "/reserved-memory/gpu_region@55615000";
		pil_ipa_fw_mem = "/reserved-memory/ipa_fw_region@55600000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@55610000";
		pil_modem = "/soc/qcom,mss@6080000";
		pil_modem_mem = "/reserved-memory/modem_region@4ab00000";
		pil_video_mem = "/reserved-memory/pil_video_region@51400000";
		pm6125_adc_tm = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/adc_tm@3500";
		pm6125_adc_tm_iio = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/adc_tm@3400";
		pm6125_clkdiv = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/clock-controller@5b00";
		pm6125_gpios = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/pinctrl@c000";
		pm6125_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1";
		pm6125_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm6125_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm6125_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm6125_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm6125_l14 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		pm6125_l15 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		pm6125_l16 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		pm6125_l17 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		pm6125_l18 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		pm6125_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm6125_l20 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		pm6125_l21 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		pm6125_l22 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		pm6125_l23 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa23/regulator-l23";
		pm6125_l24 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa24/regulator-l24";
		pm6125_l2_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2-level";
		pm6125_l3_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3-level";
		pm6125_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		pm6125_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		pm6125_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		pm6125_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		pm6125_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		pm6125_l9 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		pm6125_pwm = "/soc/qcom,spmi@1c40000/qcom,pm6125@1/qcom,pwms@b300";
		pm6125_revid = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/qcom,revid@100";
		pm6125_rtc = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/qcom,pm6125_rtc";
		pm6125_s3_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-floor-level";
		pm6125_s3_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level";
		pm6125_s3_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level-ao";
		pm6125_s5_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-floor-level";
		pm6125_s5_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level";
		pm6125_s5_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level-ao";
		pm6125_s6 = "/soc/qcom,rpm-smd/rpm-regulator-smpa6/regulator-s6";
		pm6125_s7 = "/soc/qcom,rpm-smd/rpm-regulator-smpa7/regulator-s7";
		pm6125_s8 = "/soc/qcom,rpm-smd/rpm-regulator-smpa8/regulator-s8";
		pm6125_trip0 = "/soc/thermal-zones/pm6125-tz/trips/trip0";
		pm6125_trip1 = "/soc/thermal-zones/pm6125-tz/trips/trip1";
		pm6125_tz = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/qcom,temp-alarm@2400";
		pm6125_vadc = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/vadc@3100";
		pm8008_8 = "/soc/i2c@4a84000/qcom,pm8008@08";
		pm8008_9 = "/soc/i2c@4a84000/qcom,pm8008@9";
		pm8008_active = "/soc/pinctrl@400000/pm8008_active";
		pm8008_chip = "/soc/i2c@4a84000/qcom,pm8008@08/qcom,pm8008-chip@900";
		pm8008_gpio1_active = "/soc/i2c@4a84000/qcom,pm8008@08/pinctrl@c000/pm8008_gpio1_active";
		pm8008_gpios = "/soc/i2c@4a84000/qcom,pm8008@08/pinctrl@c000";
		pm8008_interrupt = "/soc/pinctrl@400000/pm8008_interrupt";
		pm8008_regulators = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator";
		pmi632_3 = "/soc/qcom,spmi@1c40000/qcom,pmi632@3";
		pmi632_adc_tm = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/adc_tm@3500";
		pmi632_charger = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/qcom,qpnp-smb5";
		pmi632_ctm_default = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/pinctrl@c000/pmi632_ctm/pmi632_ctm_default";
		pmi632_flash0 = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qcom,leds@d300/qcom,flash_0";
		pmi632_flash1 = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qcom,leds@d300/qcom,flash_1";
		pmi632_gpios = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/pinctrl@c000";
		pmi632_ibat_lvl0 = "/soc/thermal-zones/pmi632-ibat-lvl0/trips/ibat-lvl0";
		pmi632_ibat_lvl1 = "/soc/thermal-zones/pmi632-ibat-lvl1/trips/ibat-lvl1";
		pmi632_lcdb = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qpnp-lcdb@ec00";
		pmi632_low_soc = "/soc/thermal-zones/soc/trips/low-soc";
		pmi632_pbs_client3 = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/qcom,pbs@7400";
		pmi632_pon = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/qcom,power-on@800";
		pmi632_pwm = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qcom,pwms@b300";
		pmi632_qg = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/qpnp,qg";
		pmi632_revid = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/qcom,revid@100";
		pmi632_rgb = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qcom,leds@d000";
		pmi632_sdam7 = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/qcom,sdam@b600";
		pmi632_sense_default = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/pinctrl@c000/pmi632_sense/pmi632_sense_default";
		pmi632_switch0 = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qcom,leds@d300/qcom,led_switch_0";
		pmi632_switch1 = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qcom,leds@d300/qcom,led_switch_1";
		pmi632_torch0 = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qcom,leds@d300/qcom,torch_0";
		pmi632_torch1 = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qcom,leds@d300/qcom,torch_1";
		pmi632_trip0 = "/soc/thermal-zones/pmi632-tz/trips/trip0";
		pmi632_trip1 = "/soc/thermal-zones/pmi632-tz/trips/trip1";
		pmi632_tz = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/qcom,temp-alarm@2400";
		pmi632_vadc = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/vadc@3100";
		pmi632_vbat_lvl0 = "/soc/thermal-zones/pmi632-vbat-lvl0/trips/vbat-lvl0";
		pmi632_vbat_lvl1 = "/soc/thermal-zones/pmi632-vbat-lvl1/trips/vbat-lvl1";
		pmi632_vbat_lvl2 = "/soc/thermal-zones/pmi632-vbat-lvl2/trips/vbat-lvl1";
		pmi632_vib = "/soc/qcom,spmi@1c40000/qcom,pmi632@3/qcom,vibrator@5700";
		pmx_sde = "/soc/pinctrl@400000/pmx_sde";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		qcom_cedev = "/soc/qcedev@1b20000";
		qcom_crypto = "/soc/qcrypto@1b20000";
		qcom_rng = "/soc/qrng@1b53000";
		qcom_seecom = "/soc/qseecom@61800000";
		qcom_smcinvoke = "/soc/smcinvoke@61800000";
		qcom_tzlog = "/soc/tz-log@c125720";
		qfprom = "/soc/qfprom@1b40000";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		quat_aux_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_sck/quat_aux_sck_active";
		quat_aux_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_sck/quat_aux_sck_sleep";
		quat_aux_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_sd0/quat_aux_sd0_active";
		quat_aux_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_sd0/quat_aux_sd0_sleep";
		quat_aux_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_sd1/quat_aux_sd1_active";
		quat_aux_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_sd1/quat_aux_sd1_sleep";
		quat_aux_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_sd2/quat_aux_sd2_active";
		quat_aux_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_sd2/quat_aux_sd2_sleep";
		quat_aux_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_sd3/quat_aux_sd3_active";
		quat_aux_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_sd3/quat_aux_sd3_sleep";
		quat_aux_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_ws/quat_aux_ws_active";
		quat_aux_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_aux_ws/quat_aux_ws_sleep";
		quat_mi2s_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		quat_mi2s_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		quat_mi2s_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_tdm_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_sck/quat_tdm_sck_active";
		quat_tdm_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_sck/quat_tdm_sck_sleep";
		quat_tdm_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_sd0/quat_tdm_sd0_active";
		quat_tdm_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_sd0/quat_tdm_sd0_sleep";
		quat_tdm_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_sd1/quat_tdm_sd1_active";
		quat_tdm_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_sd1/quat_tdm_sd1_sleep";
		quat_tdm_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_sd2/quat_tdm_sd2_active";
		quat_tdm_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_sd2/quat_tdm_sd2_sleep";
		quat_tdm_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_sd3/quat_tdm_sd3_active";
		quat_tdm_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_sd3/quat_tdm_sd3_sleep";
		quat_tdm_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_ws/quat_tdm_ws_active";
		quat_tdm_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/quat_tdm_ws/quat_tdm_ws_sleep";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@4ac0000";
		qupv3_se0_i2c = "/soc/i2c@4a80000";
		qupv3_se0_i2c_active = "/soc/pinctrl@400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@400000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi = "/soc/spi@4a80000";
		qupv3_se0_spi_active = "/soc/pinctrl@400000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@400000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@400000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c = "/soc/i2c@4a84000";
		qupv3_se1_i2c_active = "/soc/pinctrl@400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@400000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/spi@4a84000";
		qupv3_se1_spi_active = "/soc/pinctrl@400000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@400000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@400000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c = "/soc/i2c@4a88000";
		qupv3_se2_i2c_active = "/soc/pinctrl@400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@400000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se3_4uart = "/soc/qcom,qup_uart@4a8c000";
		qupv3_se3_4uart_pins = "/soc/pinctrl@400000/qupv3_se3_4uart_pins";
		qupv3_se3_ctsrx = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_ctsrx";
		qupv3_se3_default_ctsrtsrx = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_default_ctsrtsrx";
		qupv3_se3_default_tx = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_default_tx";
		qupv3_se3_rts = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_rts";
		qupv3_se3_tx = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_tx";
		qupv3_se4_2uart = "/soc/qcom,qup_uart@4a90000";
		qupv3_se4_2uart_active = "/soc/pinctrl@400000/qupv3_se4_2uart_pins/qupv3_se4_2uart_active";
		qupv3_se4_2uart_pins = "/soc/pinctrl@400000/qupv3_se4_2uart_pins";
		qupv3_se4_2uart_sleep = "/soc/pinctrl@400000/qupv3_se4_2uart_pins/qupv3_se4_2uart_sleep";
		qupv3_se4_i2c = "/soc/i2c@4a90000";
		qupv3_se4_i2c_active = "/soc/pinctrl@400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@400000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@4a94000";
		qupv3_se5_spi_active = "/soc/pinctrl@400000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@400000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@400000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qusb_phy0 = "/soc/qusb@1613000";
		removed_mem = "/reserved-memory/removed_region@60000000";
		replicator_qdss = "/soc/replicator@8046000";
		replicator_qdss_in_tmc_etf = "/soc/replicator@8046000/ports/port@1/endpoint";
		replicator_qdss_out_tmc_etr = "/soc/replicator@8046000/ports/port@0/endpoint";
		reserved_memory = "/reserved-memory";
		rot_reg = "/soc/qcom,mdss_rotator/qcom,rot-reg-bus";
		routing = "/soc/qcom,msm-pcm-routing";
		rpm_bus = "/soc/qcom,rpm-smd";
		rpm_msg_ram = "/soc/memory@045f0000";
		rpmcc = "/soc/qcom,rpmcc";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@a600000";
		rx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/rx_swr_clk_active";
		rx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/rx_swr_clk_sleep";
		rx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/rx_swr_data1_active";
		rx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/rx_swr_data1_sleep";
		rx_swr_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/rx_swr_data_active";
		rx_swr_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/rx_swr_data_sleep";
		rx_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/rx_swr_clk_data_pinctrl";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sdc1_clk_off = "/soc/pinctrl@400000/sdc1_clk_off";
		sdc1_clk_on = "/soc/pinctrl@400000/sdc1_clk_on";
		sdc1_cmd_off = "/soc/pinctrl@400000/sdc1_cmd_off";
		sdc1_cmd_on = "/soc/pinctrl@400000/sdc1_cmd_on";
		sdc1_data_off = "/soc/pinctrl@400000/sdc1_data_off";
		sdc1_data_on = "/soc/pinctrl@400000/sdc1_data_on";
		sdc1_rclk_off = "/soc/pinctrl@400000/sdc1_rclk_off";
		sdc1_rclk_on = "/soc/pinctrl@400000/sdc1_rclk_on";
		sdc2_cd_off = "/soc/pinctrl@400000/cd_off";
		sdc2_cd_on = "/soc/pinctrl@400000/cd_on";
		sdc2_clk_off = "/soc/pinctrl@400000/sdc2_clk_off";
		sdc2_clk_on = "/soc/pinctrl@400000/sdc2_clk_on";
		sdc2_cmd_off = "/soc/pinctrl@400000/sdc2_cmd_off";
		sdc2_cmd_on = "/soc/pinctrl@400000/sdc2_cmd_on";
		sdc2_data_off = "/soc/pinctrl@400000/sdc2_data_off";
		sdc2_data_on = "/soc/pinctrl@400000/sdc2_data_on";
		sde_dsi_active = "/soc/pinctrl@400000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@400000/pmx_sde/sde_dsi_suspend";
		sde_te_active = "/soc/pinctrl@400000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@400000/pmx_sde_te/sde_te_suspend";
		sdhc_1 = "/soc/sdhci@4744000";
		sdhc_2 = "/soc/sdhci@4784000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@45fff000";
		secure_display_memory = "/reserved-memory/secure_display_region";
		silv_cpus_config = "/soc/thermal-zones/cpuss-2-step/trips/silv-cpus-config";
		skin_batt_trip0 = "/soc/thermal-zones/quiet-therm-step/trips/batt-trip0";
		skin_batt_trip1 = "/soc/thermal-zones/quiet-therm-step/trips/batt-trip1";
		skin_batt_trip2 = "/soc/thermal-zones/quiet-therm-step/trips/batt-trip2";
		skin_batt_trip3 = "/soc/thermal-zones/quiet-therm-step/trips/batt-trip3";
		skin_gold_trip = "/soc/thermal-zones/quiet-therm-step/trips/gold-trip";
		skin_gpu_trip = "/soc/thermal-zones/quiet-therm-step/trips/gpu-trip";
		skin_hvx_trip = "/soc/thermal-zones/quiet-therm-step/trips/hvx-trip";
		skin_modem_trip0 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip0";
		skin_modem_trip1 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip1";
		skin_modem_trip2 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip2";
		skin_modem_trip3 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip3";
		skin_silver_trip = "/soc/thermal-zones/quiet-therm-step/trips/silver-trip";
		skin_therm_default = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/pinctrl@c000/skin_therm/skin_therm_default";
		sleep_clk = "/soc/clocks/sleep_clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		slim_aud = "/soc/slim@a5c0000";
		slv_anoc_snoc = "/soc/ad-hoc-bus/slv-anoc-snoc";
		slv_bimc_snoc = "/soc/ad-hoc-bus/slv-bimc-snoc";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_gpu_cdsp_bimc = "/soc/ad-hoc-bus/slv-gpu-cdsp-bimc";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qhs_bimc_cfg = "/soc/ad-hoc-bus/slv-qhs-bimc-cfg";
		slv_qhs_camera_nrt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-nrt-throtle-cfg";
		slv_qhs_camera_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-rt-throttle-cfg";
		slv_qhs_camera_ss_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-ss-cfg";
		slv_qhs_cdsp_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-cdsp-throttle-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_disp_ss_cfg = "/soc/ad-hoc-bus/slv-qhs-disp-ss-cfg";
		slv_qhs_display_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-throttle-cfg";
		slv_qhs_gpu_cfg = "/soc/ad-hoc-bus/slv-qhs-gpu-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa_cfg = "/soc/ad-hoc-bus/slv-qhs-ipa-cfg";
		slv_qhs_lpass = "/soc/ad-hoc-bus/slv-qhs-lpass";
		slv_qhs_mesg_ram = "/soc/ad-hoc-bus/slv-qhs-mesg-ram";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_pmic_arb = "/soc/ad-hoc-bus/slv-qhs-pmic-arb";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qm_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-cfg";
		slv_qhs_qm_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-mpu-cfg";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_sdc1 = "/soc/ad-hoc-bus/slv-qhs-sdc1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_east = "/soc/ad-hoc-bus/slv-qhs-tlmm-east";
		slv_qhs_tlmm_south = "/soc/ad-hoc-bus/slv-qhs-tlmm-south";
		slv_qhs_tlmm_west = "/soc/ad-hoc-bus/slv-qhs-tlmm-west";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3 = "/soc/ad-hoc-bus/slv-qhs-usb3";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-throttle-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qup_core_slave_0 = "/soc/ad-hoc-bus/slv-qup-core-slave-0";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_snoc_bimc = "/soc/ad-hoc-bus/slv-snoc-bimc";
		slv_snoc_bimc_nrt = "/soc/ad-hoc-bus/slv-snoc-bimc-nrt";
		slv_snoc_bimc_rt = "/soc/ad-hoc-bus/slv-snoc-bimc-rt";
		slv_snoc_cfg = "/soc/ad-hoc-bus/slv-snoc-cfg";
		slv_snoc_cnoc = "/soc/ad-hoc-bus/slv-snoc-cnoc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		smb5_vbus = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/qcom,qpnp-smb5/qcom,smb5-vbus";
		smb_en_default = "/soc/qcom,spmi@1c40000/qcom,pmi632@2/pinctrl@c000/smb_en/smb_en_default";
		smem = "/soc/qcom,smem";
		smem_mem = "/reserved-memory/smem_region@46000000";
		smmu_rot_sec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_sec_cb";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_unsec_cb";
		smmu_sde_sec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_unsec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/port/endpoint";
		soc = "/soc";
		spkr_1_sd_n_active = "/soc/pinctrl@400000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@400000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spmi_bus = "/soc/qcom,spmi@1c40000";
		stm = "/soc/stm@8002000";
		stm_debug_fuse = "/soc/qfprom@1b40000/stm@20f0";
		stm_out_funnel_in0 = "/soc/stm@8002000/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		suspendable_ddr4_bw_opp_table = "/soc/suspendable-ddr4-bw-opp-table";
		swao_csr = "/soc/csr@8a03000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@a730000/va_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@a600000/rx_swr_master";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		tb_trig1_on = "/soc/pinctrl@400000/tb_trig1_on";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@00340000";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		tfe0_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe0-all-wr";
		tfe1_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe1-all-wr";
		tfe2_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe2-all-wr";
		tfe_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_tfe/iova-mem-map";
		thermal_zones = "/soc/thermal-zones";
		tlmm = "/soc/pinctrl@400000";
		tmc_etf = "/soc/tmc@8047000";
		tmc_etf_in_funnel_merg = "/soc/tmc@8047000/ports/port@1/endpoint";
		tmc_etf_out_replicator_qdss = "/soc/tmc@8047000/ports/port@0/endpoint";
		tmc_etr = "/soc/tmc@8048000";
		tmc_etr_in_replicator_qdss = "/soc/tmc@8048000/ports/port@0/endpoint";
		tpda = "/soc/tpda@8004000";
		tpda0_in_tpdm_dl_ct = "/soc/tpda@8004000/ports/port@1/endpoint";
		tpda10_in_tpdm_prng = "/soc/tpda@8004000/ports/port@6/endpoint";
		tpda12_in_tpdm_qm = "/soc/tpda@8004000/ports/port@7/endpoint";
		tpda13_in_tpdm_west = "/soc/tpda@8004000/ports/port@8/endpoint";
		tpda15_in_tpdm_pimem = "/soc/tpda@8004000/ports/port@9/endpoint";
		tpda1_in_funnel_gpu = "/soc/tpda@8004000/ports/port@2/endpoint";
		tpda5_in_funnel_turing = "/soc/tpda@8004000/ports/port@3/endpoint";
		tpda7_in_tpdm_vsense = "/soc/tpda@8004000/ports/port@4/endpoint";
		tpda8_in_tpdm_dcc = "/soc/tpda@8004000/ports/port@5/endpoint";
		tpda_actpm = "/soc/tpda@9832000";
		tpda_actpm_in_tpdm_actpm = "/soc/tpda@9832000/ports/port@1/endpoint";
		tpda_actpm_out_funnel_apss1 = "/soc/tpda@9832000/ports/port@0/endpoint";
		tpda_apss = "/soc/tpda@9862000";
		tpda_apss_in_tpdm_apss = "/soc/tpda@9862000/ports/port@1/endpoint";
		tpda_apss_out_funnel_apss1 = "/soc/tpda@9862000/ports/port@0/endpoint";
		tpda_llm_silver = "/soc/tpda@98c0000";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@98c0000/ports/port@1/endpoint";
		tpda_llm_silver_out_funnel_apss1 = "/soc/tpda@98c0000/ports/port@0/endpoint";
		tpda_mapss = "/soc/tpda@8a04000";
		tpda_mapss_in_tpdm_mapss = "/soc/tpda@8a04000/ports/port@1/endpoint";
		tpda_mapss_out_funnel_in1 = "/soc/tpda@8a04000/ports/port@0/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@8004000/ports/port@0/endpoint";
		tpdm_actpm = "/soc/tpd@9830000";
		tpdm_actpm_out_tpda_actpm = "/soc/tpd@9830000/port/endpoint";
		tpdm_apss = "/soc/tpdm@9860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@9860000/port/endpoint";
		tpdm_center = "/soc/tpdm@8b58000";
		tpdm_dcc = "/soc/tpdm@8870000";
		tpdm_dcc_out_tpda8 = "/soc/tpdm@8870000/port/endpoint";
		tpdm_dl_ct_out_tpda0 = "/soc/tpdm@8b58000/port/endpoint";
		tpdm_gpu = "/soc/tpdm@8940000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@8940000/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@98a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@98a0000/port/endpoint";
		tpdm_lpass = "/soc/tpdm@8a26000";
		tpdm_lpass_out_funnel_qatb = "/soc/tpdm@8a26000/port/endpoint";
		tpdm_mapss = "/soc/tpdm@8a01000";
		tpdm_mapss_out_tpda_mapss = "/soc/tpdm@8a01000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@8850000";
		tpdm_pimem_out_tpda15 = "/soc/tpdm@8850000/port/endpoint";
		tpdm_prng = "/soc/tpdm@884c000";
		tpdm_prng_out_tpda10 = "/soc/tpdm@884c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@89d0000";
		tpdm_qm_out_tpda12 = "/soc/tpdm@89d0000/port/endpoint";
		tpdm_turing = "/soc/tpdm@8860000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@8860000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@8840000";
		tpdm_vsense_out_tpda7 = "/soc/tpdm@8840000/port/endpoint";
		tpdm_wcss = "/soc/tpdm@899c000";
		tpdm_wcss_silver_out_funnel_in1 = "/soc/tpdm@899c000/port/endpoint";
		tpdm_west = "/soc/tpdm@8a58000";
		tpdm_west_out_tpda13 = "/soc/tpdm@8a58000/port/endpoint";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		ts_avdd = "/soc/pinctrl@400000/pmx_ts_avdd/ts_avdd";
		ts_int_active = "/soc/pinctrl@400000/pmx_ts_int_active/ts_int_active";
		ts_int_suspend = "/soc/pinctrl@400000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@400000/pmx_ts_release/ts_release";
		ts_reset_active = "/soc/pinctrl@400000/pmx_ts_reset_active/ts_reset_active";
		ts_reset_suspend = "/soc/pinctrl@400000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/tsens@c222000";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing = "/soc/turing_etm0/port/endpoint";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/tx_swr_clk_active";
		tx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/tx_swr_clk_sleep";
		tx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/tx_swr_data1_active";
		tx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/tx_swr_data1_sleep";
		tx_swr_data2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/tx_swr_data2_active";
		tx_swr_data2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/tx_swr_data2_sleep";
		ufs_dev_reset_assert = "/soc/pinctrl@400000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@400000/ufs_dev_reset_deassert";
		ufshc_mem = "/soc/ufshc@4804000";
		ufsphy_mem = "/soc/ufsphy_mem@4807000";
		usb0 = "/soc/ssusb@4e00000";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_phy = "/soc/ssphy@1615000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@a730000";
		va_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/va_swr_clk_data_pinctrl";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		wakegic = "/soc/wake-gic";
		wakegpio = "/soc/wake-gpio";
		wcd937x_reset_active = "/soc/pinctrl@400000/wcd937x_reset_active";
		wcd937x_reset_sleep = "/soc/pinctrl@400000/wcd937x_reset_sleep";
		wdog = "/soc/qcom,wdt@f017000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@51900000";
		wsa881x_analog_clk_gpio = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/msm_cdc_pinctrl@18";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_mclk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/wsa_mclk_active";
		wsa_mclk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@ac40000/wsa_mclk_sleep";
		xbl_aop_mem = "/reserved-memory/xbl_aop_region@45e00000";
		xo_board = "/soc/clocks/xo_board";
	};

	aliases {
		sdhc1 = "/soc/sdhci@4744000";
		sdhc2 = "/soc/sdhci@4784000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@a730000/va_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@a600000/rx_swr_master";
		ufshc1 = "/soc/ufshc@4804000";
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x7>;
				};

				core1 {
					cpu = <0x8>;
				};

				core2 {
					cpu = <0x9>;
				};

				core3 {
					cpu = <0xa>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0xb>;
				};

				core1 {
					cpu = <0xc>;
				};

				core2 {
					cpu = <0xd>;
				};

				core3 {
					cpu = <0xe>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			phandle = <0x7>;
			qcom,freq-domain = <0x3 0x0 0x7>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x0>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1cd>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1cc>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				phandle = <0x2>;
			};
		};

		cpu@1 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			phandle = <0x8>;
			qcom,freq-domain = <0x3 0x0 0x7>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x1>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1cf>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1ce>;
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x666>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x11a>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			phandle = <0xb>;
			qcom,freq-domain = <0x3 0x1 0x7>;
			qcom,lmh-dcvs = <0x6>;
			reg = <0x0 0x100>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1d5>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1d4>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				phandle = <0x5>;
			};
		};

		cpu@101 {
			capacity-dmips-mhz = <0x666>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x11a>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			phandle = <0xc>;
			qcom,freq-domain = <0x3 0x1 0x7>;
			qcom,lmh-dcvs = <0x6>;
			reg = <0x0 0x101>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1d7>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1d6>;
			};
		};

		cpu@102 {
			capacity-dmips-mhz = <0x666>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x11a>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			phandle = <0xd>;
			qcom,freq-domain = <0x3 0x1 0x7>;
			qcom,lmh-dcvs = <0x6>;
			reg = <0x0 0x102>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1d9>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1d8>;
			};
		};

		cpu@103 {
			capacity-dmips-mhz = <0x666>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x11a>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			phandle = <0xe>;
			qcom,freq-domain = <0x3 0x1 0x7>;
			qcom,lmh-dcvs = <0x6>;
			reg = <0x0 0x103>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1db>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1da>;
			};
		};

		cpu@2 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			phandle = <0x9>;
			qcom,freq-domain = <0x3 0x0 0x7>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x2>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1d1>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1d0>;
			};
		};

		cpu@3 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			phandle = <0xa>;
			qcom,freq-domain = <0x3 0x0 0x7>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1d3>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1d2>;
			};
		};
	};

	firmware {
		phandle = <0x1dc>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/4744000.sdhci/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		granule = <0x200>;
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0x80000000 0x2 0xc0000000 0x1 0x40000000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x1dd>;
		ranges;

		adsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x6a>;
			reusable;
			size = <0x0 0x800000>;
		};

		cdsp_regions@51a00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x22>;
			reg = <0x0 0x51a00000 0x0 0x1e00000>;
		};

		cdsp_sec_regions@46200000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x99>;
			reg = <0x0 0x46200000 0x0 0x1e00000>;
		};

		cont_splash_region@5c000000 {
			label = "cont_splash_region";
			phandle = <0x1e4>;
			reg = <0x0 0x5c000000 0x0 0xf00000>;
		};

		dfps_data_region@5cf00000 {
			label = "dfps_data_region";
			phandle = <0x1bc>;
			reg = <0x0 0x5cf00000 0x0 0x100000>;
		};

		disp_rdump_region@5c000000 {
			label = "disp_rdump_region";
			phandle = <0x1e5>;
			reg = <0x0 0x5c000000 0x0 0xf00000>;
		};

		gpu_region@55615000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1e3>;
			reg = <0x0 0x55615000 0x0 0x2000>;
		};

		hyp_region@45700000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1de>;
			reg = <0x0 0x45700000 0x0 0x600000>;
		};

		ipa_fw_region@55600000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x8d>;
			reg = <0x0 0x55600000 0x0 0x10000>;
		};

		ipa_gsi_region@55610000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1e2>;
			reg = <0x0 0x55610000 0x0 0x5000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x0 0x2000000>;
		};

		mem_dump_region {
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x25>;
			reusable;
			size = <0x0 0x800000>;
		};

		modem_region@4ab00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x82>;
			reg = <0x0 0x4ab00000 0x0 0x6900000>;
		};

		pil_adsp_region@53800000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1e>;
			reg = <0x0 0x53800000 0x0 0x1e00000>;
		};

		pil_video_region@51400000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x81>;
			reg = <0x0 0x51400000 0x0 0x500000>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x16>;
			reusable;
			size = <0x0 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x9b>;
			reusable;
			size = <0x0 0x1000000>;
		};

		removed_region@60000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1e1>;
			reg = <0x0 0x60000000 0x0 0x3900000>;
		};

		sec_apps_region@45fff000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1e0>;
			reg = <0x0 0x45fff000 0x0 0x1000>;
		};

		secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x98>;
			reusable;
			size = <0x0 0x5c00000>;
		};

		smem_region@46000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x68>;
			reg = <0x0 0x46000000 0x0 0x200000>;
		};

		user_contig_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x9a>;
			reusable;
			size = <0x0 0x1000000>;
		};

		wlan_msa_region@51900000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x7d>;
			reg = <0x0 0x51900000 0x0 0x100000>;
		};

		xbl_aop_region@45e00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1df>;
			reg = <0x0 0x45e00000 0x0 0x140000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x1e6>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			phandle = <0x2a3>;
			reg = <0x1880000 0x60200 0x4480000 0x80000 0x1900000 0x8200 0x1880000 0x60200 0x1880000 0x60200 0x1880000 0x60200 0x1880000 0x60200>;
			reg-names = "sys_noc-base", "bimc-base", "config_noc-base", "qup_virt-base", "fab-gpu_vert-base", "mmnrt_virt-base", "mmrt_virt-base";

			fab-bimc {
				cell-id = <0x0>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x10 0x7b 0x10 0x7c>;
				label = "fab-bimc";
				phandle = <0xfd>;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x2>;
				qcom,fab-dev;
				qcom,util-fact = <0x99>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x10 0x92 0x10 0x93>;
				label = "fab-config_noc";
				phandle = <0x121>;
				qcom,base-name = "config_noc-base";
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-gpu_vert {
				cell-id = <0x180f>;
				label = "fab-gpu_vert";
				phandle = <0x133>;
				qcom,base-name = "fab-gpu_vert-base";
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,vert-dev;
			};

			fab-mmnrt_virt {
				cell-id = <0x1810>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x10 0x96 0x10 0x97>;
				label = "fab-mmnrt_virt";
				phandle = <0x12f>;
				qcom,base-name = "mmnrt_virt-base";
				qcom,base-offset = <0x15000>;
				qcom,bus-type = <0x3>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x8e>;
			};

			fab-mmrt_virt {
				cell-id = <0x1811>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x10 0x9e 0x10 0x9f>;
				label = "fab-mmrt_virt";
				phandle = <0x131>;
				qcom,base-name = "mmrt_virt-base";
				qcom,base-offset = <0x15000>;
				qcom,bus-type = <0x3>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x8b>;
			};

			fab-qup_virt {
				cell-id = <0x180e>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x10 0xc 0x10 0xd>;
				label = "fab-qup_virt";
				phandle = <0x125>;
				qcom,base-name = "qup_virt-base";
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-sys_noc {
				cell-id = <0x400>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x10 0x79 0x10 0x7a>;
				label = "fab-sys_noc";
				phandle = <0x123>;
				qcom,base-name = "sys_noc-base";
				qcom,base-offset = <0x15000>;
				qcom,bus-type = <0x3>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			mas-anoc-snoc {
				cell-id = <0xb5>;
				label = "mas-anoc-snoc";
				phandle = <0x13a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d>;
				qcom,mas-rpm-id = <0x6e>;
			};

			mas-apps-proc {
				cell-id = <0x1>;
				label = "mas-apps-proc";
				phandle = <0x2a4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xfb 0xfc>;
				qcom,mas-rpm-id = <0x0>;
				qcom,prio-lvl = <0x0>;
				qcom,prio-rd = <0x0>;
				qcom,prio-wr = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0>;
			};

			mas-bimc-snoc {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc";
				phandle = <0x134>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x127 0x128 0x129 0x12b 0x12c 0x12d>;
				qcom,mas-rpm-id = <0x15>;
			};

			mas-crypto-c0 {
				cell-id = <0x37>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0x10 0xae 0x10 0xaf>;
				label = "mas-crypto-c0";
				phandle = <0x1d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x122>;
				qcom,mas-rpm-id = <0x17>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x16>;
			};

			mas-gpu-cdsp-bimc {
				cell-id = <0xb4>;
				label = "mas-gpu-cdsp-bimc";
				phandle = <0x13b>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfb 0xfc>;
				qcom,mas-rpm-id = <0xa5>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x1>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				phandle = <0x2af>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x122>;
				qcom,mas-rpm-id = <0x13>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x2>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0x10 0xa2 0x10 0xa3>;
				label = "mas-qhm-qup0";
				phandle = <0x2b0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x122>;
				qcom,mas-rpm-id = <0xa6>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0>;
			};

			mas-qhm-tic {
				cell-id = <0x4d>;
				label = "mas-qhm-tic";
				phandle = <0x2a8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d>;
				qcom,mas-rpm-id = <0x33>;
			};

			mas-qnm-camera-nrt {
				cell-id = <0x89>;
				label = "mas-qnm-camera-nrt";
				phandle = <0x2a9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x12e>;
				qcom,mas-rpm-id = <0xac>;
				qcom,prio = <0x3>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x4>;
			};

			mas-qnm-camera-rt {
				cell-id = <0xaa>;
				label = "mas-qnm-camera-rt";
				phandle = <0x2aa>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x130>;
				qcom,forwarding;
				qcom,mas-rpm-id = <0xad>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0xa>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				phandle = <0x2b8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x133>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x132>;
				qcom,mas-rpm-id = <0x6>;
			};

			mas-qnm-gpu-qos {
				cell-id = <0x31>;
				label = "mas-qnm-gpu-qos";
				phandle = <0x2b7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x20>;
				qcom,mas-rpm-id = <0x6>;
				qcom,prio = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x10>;
			};

			mas-qup-core-master-0 {
				cell-id = <0xb0>;
				label = "mas-qup-core-master-0";
				phandle = <0x2a7>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x125>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x124>;
				qcom,mas-rpm-id = <0xaa>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				phandle = <0x2b1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x122>;
				qcom,mas-rpm-id = <0x3b>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x3>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				phandle = <0x2ab>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x130>;
				qcom,forwarding;
				qcom,mas-rpm-id = <0x8>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x5>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				phandle = <0x2ac>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x128 0x12a>;
				qcom,mas-rpm-id = <0x71>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x14>;
			};

			mas-qxm-venus-cpu {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-cpu";
				phandle = <0x2ae>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x12e>;
				qcom,forwarding;
				qcom,mas-rpm-id = <0xa8>;
				qcom,prio = <0x4>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0xd>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				phandle = <0x2ad>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x12e>;
				qcom,forwarding;
				qcom,mas-rpm-id = <0x9>;
				qcom,prio = <0x3>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x9>;
			};

			mas-snoc-bimc {
				cell-id = <0x272f>;
				label = "mas-snoc-bimc";
				phandle = <0x139>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xfb>;
				qcom,mas-rpm-id = <0x3>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x6>;
			};

			mas-snoc-bimc-nrt {
				cell-id = <0xb3>;
				label = "mas-snoc-bimc-nrt";
				phandle = <0x136>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xfb>;
				qcom,mas-rpm-id = <0xa4>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x3>;
			};

			mas-snoc-bimc-rt {
				cell-id = <0xb2>;
				label = "mas-snoc-bimc-rt";
				phandle = <0x137>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xfb>;
				qcom,mas-rpm-id = <0xa3>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x2>;
			};

			mas-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-snoc-cfg";
				phandle = <0x135>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x126>;
				qcom,mas-rpm-id = <0x14>;
			};

			mas-snoc-cnoc {
				cell-id = <0x2733>;
				label = "mas-snoc-cnoc";
				phandle = <0x138>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xfe 0xff 0x100 0x101 0x102 0x103 0x104 0x105 0x106 0x107 0x108 0x109 0x10a 0x10b 0x10c 0x10d 0x10e 0x10f 0x110 0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120>;
				qcom,mas-rpm-id = <0x34>;
			};

			mas-tcu-0 {
				cell-id = <0x68>;
				label = "mas-tcu-0";
				phandle = <0x2a5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xfb 0xfc>;
				qcom,mas-rpm-id = <0x66>;
				qcom,prio-lvl = <0x6>;
				qcom,prio-rd = <0x6>;
				qcom,prio-wr = <0x6>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x4>;
			};

			mas-xm-dap {
				cell-id = <0x4c>;
				label = "mas-xm-dap";
				phandle = <0x2a6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xfe 0xff 0x100 0x101 0x102 0x103 0x104 0x105 0x106 0x107 0x108 0x109 0x10a 0x10b 0x10c 0x10d 0x10e 0x10f 0x110 0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120>;
				qcom,mas-rpm-id = <0x31>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				phandle = <0x2b2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x122>;
				qcom,mas-rpm-id = <0x1f>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0xc>;
			};

			mas-xm-sdc1 {
				cell-id = <0x4e>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0x10 0xaa 0x10 0xab>;
				label = "mas-xm-sdc1";
				phandle = <0x2b3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x122>;
				qcom,mas-rpm-id = <0x21>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x11>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0x10 0xac 0x10 0xad>;
				label = "mas-xm-sdc2";
				phandle = <0x2b4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x122>;
				qcom,mas-rpm-id = <0x23>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x17>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0x10 0x14 0x10 0x15>;
				label = "mas-xm-ufs-mem";
				phandle = <0x2b5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x122>;
				qcom,mas-rpm-id = <0xa7>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x19>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				phandle = <0x2b6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x122>;
				qcom,mas-rpm-id = <0x20>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x18>;
			};

			slv-anoc-snoc {
				cell-id = <0x342>;
				label = "slv-anoc-snoc";
				phandle = <0x122>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x13a>;
				qcom,slv-rpm-id = <0x8d>;
			};

			slv-bimc-snoc {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc";
				phandle = <0xfc>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x134>;
				qcom,slv-rpm-id = <0x2>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				phandle = <0xfb>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x0>;
			};

			slv-gpu-cdsp-bimc {
				cell-id = <0x343>;
				label = "slv-gpu-cdsp-bimc";
				phandle = <0x132>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x133>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x13b>;
				qcom,slv-rpm-id = <0x10a>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				phandle = <0x129>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x14>;
			};

			slv-qhs-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-qhs-bimc-cfg";
				phandle = <0x106>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x38>;
			};

			slv-qhs-camera-nrt-throtle-cfg {
				cell-id = <0x33b>;
				label = "slv-qhs-camera-nrt-throttle-cfg";
				phandle = <0x109>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x10f>;
			};

			slv-qhs-camera-rt-throttle-cfg {
				cell-id = <0x33c>;
				label = "slv-qhs-camera-rt-throttle-cfg";
				phandle = <0xff>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x117>;
			};

			slv-qhs-camera-ss-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-ss-cfg";
				phandle = <0x11f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3>;
			};

			slv-qhs-cdsp-throttle-cfg {
				cell-id = <0x33a>;
				label = "slv-qhs-cdsp-throttle-cfg";
				phandle = <0x100>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x110>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				phandle = <0x120>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x2f>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				phandle = <0x11c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x34>;
			};

			slv-qhs-disp-ss-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-disp-ss-cfg";
				phandle = <0x113>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x4>;
			};

			slv-qhs-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-qhs-display-throttle-cfg";
				phandle = <0x10e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x9c>;
			};

			slv-qhs-gpu-cfg {
				cell-id = <0x33d>;
				label = "slv-qhs-gpu-cfg";
				phandle = <0x115>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x113>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				phandle = <0x116>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x36>;
			};

			slv-qhs-ipa-cfg {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa-cfg";
				phandle = <0x10d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xb7>;
			};

			slv-qhs-lpass {
				cell-id = <0x20a>;
				label = "slv-qhs-lpass";
				phandle = <0x112>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x15>;
			};

			slv-qhs-mesg-ram {
				cell-id = <0x274>;
				label = "slv-qhs-mesg-ram";
				phandle = <0x110>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x37>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				phandle = <0x10c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x29>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				phandle = <0x11d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xa7>;
			};

			slv-qhs-pmic-arb {
				cell-id = <0x278>;
				label = "slv-qhs-pmic-arb";
				phandle = <0x111>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3b>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				phandle = <0x11a>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x2c>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				phandle = <0x10b>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3f>;
			};

			slv-qhs-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qhs-qm-cfg";
				phandle = <0x104>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd4>;
			};

			slv-qhs-qm-mpu-cfg {
				cell-id = <0x33f>;
				label = "slv-qhs-qm-mpu-cfg";
				phandle = <0x108>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xe7>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				phandle = <0x11e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x105>;
			};

			slv-qhs-sdc1 {
				cell-id = <0x25e>;
				label = "slv-qhs-sdc1";
				phandle = <0x103>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x1f>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				phandle = <0x102>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x21>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				phandle = <0x10f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x32>;
			};

			slv-qhs-tlmm-east {
				cell-id = <0x2da>;
				label = "slv-qhs-tlmm-east";
				phandle = <0x105>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd5>;
			};

			slv-qhs-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-south";
				phandle = <0xfe>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd8>;
			};

			slv-qhs-tlmm-west {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-west";
				phandle = <0x10a>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd7>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				phandle = <0x118>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x106>;
			};

			slv-qhs-usb3 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3";
				phandle = <0x107>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x16>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				phandle = <0x114>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xa>;
			};

			slv-qhs-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-qhs-venus-throttle-cfg";
				phandle = <0x119>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xb2>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				phandle = <0x11b>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x107>;
			};

			slv-qup-core-slave-0 {
				cell-id = <0x337>;
				label = "slv-qup-core-slave-0";
				phandle = <0x124>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x125>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x108>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				phandle = <0x128>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x1a>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				phandle = <0x127>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xa6>;
			};

			slv-snoc-bimc {
				cell-id = <0x2730>;
				label = "slv-snoc-bimc";
				phandle = <0x12a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x139>;
				qcom,slv-rpm-id = <0x18>;
			};

			slv-snoc-bimc-nrt {
				cell-id = <0x340>;
				label = "slv-snoc-bimc-nrt";
				phandle = <0x12e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x136>;
				qcom,slv-rpm-id = <0x103>;
			};

			slv-snoc-bimc-rt {
				cell-id = <0x341>;
				label = "slv-snoc-bimc-rt";
				phandle = <0x130>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x137>;
				qcom,slv-rpm-id = <0x104>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				phandle = <0x117>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x135>;
				qcom,slv-rpm-id = <0x46>;
			};

			slv-snoc-cnoc {
				cell-id = <0x2734>;
				label = "slv-snoc-cnoc";
				phandle = <0x12b>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x138>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x8>;
				qcom,slv-rpm-id = <0x19>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				phandle = <0x101>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x121>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x4c>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				phandle = <0x126>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x1d>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				phandle = <0x12d>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x1e>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				phandle = <0x12c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x123>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x85>;
			};
		};

		apps-smmu@0xc600000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0x51 0x4 0x0 0x58 0x4 0x0 0x59 0x4 0x0 0x5a 0x4 0x0 0x5b 0x4 0x0 0x5c 0x4 0x0 0x5d 0x4 0x0 0x5e 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0x77 0x4 0x0 0x78 0x4 0x0 0x79 0x4 0x0 0x7a 0x4 0x0 0x7b 0x4 0x0 0x7c 0x4 0x0 0x7d 0x4 0x0 0x7e 0x4 0x0 0x7f 0x4 0x0 0x80 0x4 0x0 0x81 0x4 0x0 0x82 0x4 0x0 0x83 0x4 0x0 0x84 0x4 0x0 0x85 0x4 0x0 0x86 0x4 0x0 0x87 0x4 0x0 0x88 0x4 0x0 0x89 0x4 0x0 0x8a 0x4 0x0 0x8b 0x4 0x0 0x8c 0x4 0x0 0x8d 0x4 0x0 0x8e 0x4 0x0 0x8f 0x4 0x0 0x90 0x4 0x0 0x91 0x4 0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4 0x0 0x96 0x4 0x0 0x97 0x4>;
			phandle = <0x18>;
			qcom,actlr = <0x400 0x3ff 0x103 0x800 0x3ff 0x103>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x1 0x2a0 0x0 0x3e8>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0xc600000 0x80000 0xc782000 0x20>;
			reg-names = "base", "tcu-base";
			status = "okay";

			anoc_1_tbu@0xc785000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x2bb>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x1 0x273 0x0 0x0 0x1 0x2a0 0x0 0x3e8 0x1 0x273 0x0 0x3e8>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0xc785000 0x1000 0xc782200 0x8>;
				reg-names = "base", "status-reg";
			};

			cdsp_tbu@0xc791000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x2be>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x1 0x200 0x0 0x0 0x1 0x2a0 0x0 0x3e8 0x1 0x200 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0xc791000 0x1000 0xc782218 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x141>;
			};

			mm_nrt_tbu@0xc78d000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x2bd>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x89 0x340 0x0 0x0 0x1 0x2a0 0x0 0x3e8 0x89 0x340 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0xc78d000 0x1000 0xc782210 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x140>;
			};

			mm_rt_tbu@0xc789000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x2bc>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x16 0x341 0x0 0x0 0x1 0x2a0 0x0 0x3e8 0x16 0x341 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0xc789000 0x1000 0xc782208 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x13f>;
			};
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x18 0x1e1 0x0>;
			qcom,iommu-dma = "disabled";
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x18 0x1e0 0x0>;
			qcom,iommu-dma = "disabled";
		};

		arm64_cpu_erp {
			compatible = "arm,arm64-cpu-erp";
			interrupt-names = "pri-dbe-irq", "sec-dbe-irq", "pri-ext-irq", "sec-ext-irq";
			interrupts = <0x0 0x2b 0x4 0x0 0x2c 0x4 0x0 0x29 0x4 0x0 0x2a 0x4>;
			poll-delay-ms = <0x1388>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			phandle = <0x25e>;
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					phandle = <0xe7>;
					remote-endpoint = <0xa2>;
				};
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			phandle = <0x1f2>;
			qca,bt-sw-ctrl-gpio = <0x11 0x57 0x0>;
			qca,bt-vdd-core-current-level = <0x1>;
			qca,bt-vdd-core-supply = <0x13>;
			qca,bt-vdd-core-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-io-current-level = <0x1>;
			qca,bt-vdd-io-supply = <0x12>;
			qca,bt-vdd-io-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-pa-current-level = <0x1>;
			qca,bt-vdd-pa-supply = <0x14>;
			qca,bt-vdd-pa-voltage-level = <0x2dc6c0 0x328980>;
			qca,bt-vdd-xtal-current-level = <0x1>;
			qca,bt-vdd-xtal-supply = <0x15>;
			qca,bt-vdd-xtal-voltage-level = <0x19f0a0 0x1cfde0>;
		};

		clocks {

			sleep_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x7ffc>;
				clock-output-names = "sleep_clk";
				compatible = "fixed-clock";
				phandle = <0x221>;
			};

			xo_board {
				#clock-cells = <0x0>;
				clock-frequency = <0x124f800>;
				clock-output-names = "xo_board";
				compatible = "fixed-clock";
				phandle = <0x220>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x6 0x4>;
			phandle = <0x1fa>;
			qcom,irq-is-percpu;
		};

		csr@8001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x9c>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x8001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@8a03000 {
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x259>;
			qcom,aodbg-csr-support;
			qcom,blk-size = <0x1>;
			qcom,timestamp-support;
			reg = <0x8a03000 0x1000>;
			reg-names = "csr-base";
		};

		cti@8010000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti0";
			phandle = <0xf5>;
			reg = <0x8010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8011000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti1";
			phandle = <0x294>;
			reg = <0x8011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8012000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti2";
			phandle = <0x29b>;
			reg = <0x8012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8013000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti3";
			phandle = <0x29c>;
			reg = <0x8013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8014000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti4";
			phandle = <0x29d>;
			reg = <0x8014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8015000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti5";
			phandle = <0x29e>;
			reg = <0x8015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8016000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti6";
			phandle = <0x29f>;
			reg = <0x8016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8017000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti7";
			phandle = <0x2a0>;
			reg = <0x8017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8018000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti8";
			phandle = <0x2a1>;
			reg = <0x8018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8019000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti9";
			phandle = <0x2a2>;
			reg = <0x8019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti10";
			phandle = <0x295>;
			reg = <0x801a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti11";
			phandle = <0x296>;
			reg = <0x801b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti12";
			phandle = <0x297>;
			reg = <0x801c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti13";
			phandle = <0x298>;
			reg = <0x801d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti14";
			phandle = <0x299>;
			reg = <0x801e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801f000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti15";
			phandle = <0x29a>;
			reg = <0x801f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8833000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mss-q6";
			phandle = <0x28d>;
			reg = <0x8833000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8867000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-turing-q6";
			phandle = <0x28c>;
			reg = <0x8867000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8941000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-isdb-gpu";
			phandle = <0x28e>;
			reg = <0x8941000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89A4000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti0";
			phandle = <0x288>;
			reg = <0x89a4000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89A5000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti1";
			phandle = <0x289>;
			reg = <0x89a5000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89A6000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti2";
			phandle = <0x28a>;
			reg = <0x89a6000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@8A02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mapss";
			phandle = <0x28f>;
			reg = <0x8a02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8A21000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass-q6";
			phandle = <0x28b>;
			reg = <0x8a21000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@8B30000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cortex_M3";
			phandle = <0x285>;
			reg = <0x8b30000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8B59000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti0";
			phandle = <0x290>;
			reg = <0x8b59000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8B5A000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti1";
			phandle = <0x291>;
			reg = <0x8b5a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8B5B000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti2";
			phandle = <0x292>;
			reg = <0x8b5b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8B5C000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti3";
			phandle = <0x293>;
			reg = <0x8b5c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@98E0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss-cti0";
			phandle = <0x286>;
			reg = <0x98e0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@98F0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss-cti1";
			phandle = <0x287>;
			reg = <0x98f0000 0x1000>;
			reg-names = "cti-base";
		};

		cx_ipeak@3ed000 {
			compatible = "qcom,cx-ipeak-v2";
			phandle = <0x13d>;
			reg = <0x3ed000 0xe008>;
		};

		cxip-cdev@3ed000 {
			#cooling-cells = <0x2>;
			compatible = "qcom,cxip-lm-cooling-device";
			phandle = <0x43>;
			qcom,bypass-client-list = <0x1004 0x4004 0x6004 0xc004 0xc008>;
			qcom,thermal-client-offset = <0x8000>;
			reg = <0x3ed000 0xc00c>;
		};

		dcc_v2@1be2000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x2000>;
			phandle = <0x1f3>;
			reg = <0x1be2000 0x1000 0x1bee000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x85>;

			opp-1017 {
				opp-hz = <0x0 0x1e4f>;
				opp-supported-hw = <0x80>;
			};

			opp-1353 {
				opp-hz = <0x0 0x2852>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x0 0x2e57>;
				opp-supported-hw = <0x80>;
			};

			opp-1804 {
				opp-hz = <0x0 0x35c3>;
				opp-supported-hw = <0x80>;
			};

			opp-200 {
				opp-hz = <0x0 0x5f5>;
				opp-supported-hw = <0xa0>;
			};

			opp-300 {
				opp-hz = <0x0 0x8f0>;
				opp-supported-hw = <0xa0>;
			};

			opp-451 {
				opp-hz = <0x0 0xd70>;
				opp-supported-hw = <0xa0>;
			};

			opp-547 {
				opp-hz = <0x0 0x104d>;
				opp-supported-hw = <0xa0>;
			};

			opp-681 {
				opp-hz = <0x0 0x144b>;
				opp-supported-hw = <0xa0>;
			};

			opp-768 {
				opp-hz = <0x0 0x16e3>;
				opp-supported-hw = <0xa0>;
			};

			opp-931 {
				opp-hz = <0x0 0x1bbe>;
				opp-supported-hw = <0x20>;
			};
		};

		etm@9040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x7>;
			phandle = <0x26a>;
			qcom,tupwr-disable;
			reg = <0x9040000 0x1000>;

			port {

				endpoint {
					phandle = <0xbc>;
					remote-endpoint = <0xb0>;
				};
			};
		};

		etm@9140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x8>;
			phandle = <0x26b>;
			qcom,tupwr-disable;
			reg = <0x9140000 0x1000>;

			port {

				endpoint {
					phandle = <0xbd>;
					remote-endpoint = <0xb1>;
				};
			};
		};

		etm@9240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x9>;
			phandle = <0x26c>;
			qcom,tupwr-disable;
			reg = <0x9240000 0x1000>;

			port {

				endpoint {
					phandle = <0xbe>;
					remote-endpoint = <0xb2>;
				};
			};
		};

		etm@9340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0xa>;
			phandle = <0x26d>;
			qcom,tupwr-disable;
			reg = <0x9340000 0x1000>;

			port {

				endpoint {
					phandle = <0xbf>;
					remote-endpoint = <0xb3>;
				};
			};
		};

		etm@9440000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0xb>;
			phandle = <0x26e>;
			qcom,tupwr-disable;
			reg = <0x9440000 0x1000>;

			port {

				endpoint {
					phandle = <0xc0>;
					remote-endpoint = <0xb4>;
				};
			};
		};

		etm@9540000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0xc>;
			phandle = <0x26f>;
			qcom,tupwr-disable;
			reg = <0x9540000 0x1000>;

			port {

				endpoint {
					phandle = <0xc1>;
					remote-endpoint = <0xb5>;
				};
			};
		};

		etm@9640000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0xd>;
			phandle = <0x270>;
			qcom,tupwr-disable;
			reg = <0x9640000 0x1000>;

			port {

				endpoint {
					phandle = <0xc2>;
					remote-endpoint = <0xb6>;
				};
			};
		};

		etm@9740000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0xe>;
			phandle = <0x271>;
			qcom,tupwr-disable;
			reg = <0x9740000 0x1000>;

			port {

				endpoint {
					phandle = <0xc3>;
					remote-endpoint = <0xb7>;
				};
			};
		};

		funnel@8005000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x27e>;
			reg = <0x8005000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xea>;
						remote-endpoint = <0xe3>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xd9>;
						remote-endpoint = <0xe4>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						phandle = <0xd5>;
						remote-endpoint = <0xe5>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						phandle = <0xa4>;
						remote-endpoint = <0xe6>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x5>;

					endpoint {
						phandle = <0xa2>;
						remote-endpoint = <0xe7>;
						slave-mode;
					};
				};
			};
		};

		funnel@8041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x27f>;
			reg = <0x8041000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xf3>;
						remote-endpoint = <0xe8>;
					};
				};

				port@1 {
					reg = <0x5>;

					endpoint {
						phandle = <0xa3>;
						remote-endpoint = <0xe9>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						phandle = <0xe3>;
						remote-endpoint = <0xea>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						phandle = <0x9e>;
						remote-endpoint = <0xeb>;
						slave-mode;
					};
				};
			};
		};

		funnel@8042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x280>;
			reg = <0x8042000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xf4>;
						remote-endpoint = <0xec>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xcf>;
						remote-endpoint = <0xed>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0xa1>;
						remote-endpoint = <0xee>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0xae>;
						remote-endpoint = <0xef>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0xaf>;
						remote-endpoint = <0xf0>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						phandle = <0xca>;
						remote-endpoint = <0xf1>;
						slave-mode;
					};
				};
			};
		};

		funnel@8045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x281>;
			reg = <0x8045000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xf7>;
						remote-endpoint = <0xf2>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xe8>;
						remote-endpoint = <0xf3>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0xec>;
						remote-endpoint = <0xf4>;
						slave-mode;
					};
				};
			};
		};

		funnel@8861000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing";
			phandle = <0x27c>;
			reg = <0x8861000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xdc>;
						remote-endpoint = <0xd3>;
						source = <0xd4>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xe5>;
						remote-endpoint = <0xd5>;
						source = <0xd6>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						phandle = <0xa5>;
						remote-endpoint = <0xd7>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x1>;

					endpoint {
						phandle = <0xa6>;
						remote-endpoint = <0xd8>;
						slave-mode;
					};
				};
			};
		};

		funnel@8944000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gpu";
			phandle = <0x27b>;
			reg = <0x8944000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xdb>;
						remote-endpoint = <0xd1>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xa0>;
						remote-endpoint = <0xd2>;
						slave-mode;
					};
				};
			};
		};

		funnel@9800000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss0";
			phandle = <0x275>;
			reg = <0x9800000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xcb>;
						remote-endpoint = <0xbb>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb0>;
						remote-endpoint = <0xbc>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0xb1>;
						remote-endpoint = <0xbd>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0xb2>;
						remote-endpoint = <0xbe>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0xb3>;
						remote-endpoint = <0xbf>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						phandle = <0xb4>;
						remote-endpoint = <0xc0>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						phandle = <0xb5>;
						remote-endpoint = <0xc1>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						phandle = <0xb6>;
						remote-endpoint = <0xc2>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						phandle = <0xb7>;
						remote-endpoint = <0xc3>;
						slave-mode;
					};
				};
			};
		};

		funnel@9810000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss1";
			phandle = <0x279>;
			reg = <0x9810000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xf1>;
						remote-endpoint = <0xca>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xbb>;
						remote-endpoint = <0xcb>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0xc4>;
						remote-endpoint = <0xcc>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0xc8>;
						remote-endpoint = <0xcd>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0xc6>;
						remote-endpoint = <0xce>;
						slave-mode;
					};
				};
			};
		};

		gpu-bw-tbl {
			compatible = "operating-points-v2";
			phandle = <0x161>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-100 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-1017 {
				opp-hz = <0x0 0x1e4f>;
			};

			opp-1353 {
				opp-hz = <0x0 0x2852>;
			};

			opp-1555 {
				opp-hz = <0x0 0x2e57>;
			};

			opp-1804 {
				opp-hz = <0x0 0x35c3>;
			};

			opp-200 {
				opp-hz = <0x0 0x5f5>;
			};

			opp-300 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-451 {
				opp-hz = <0x0 0xd70>;
			};

			opp-547 {
				opp-hz = <0x0 0x104d>;
			};

			opp-681 {
				opp-hz = <0x0 0x144b>;
			};

			opp-768 {
				opp-hz = <0x0 0x16e3>;
			};
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x160>;

			opp-320000000 {
				opp-hz = <0x0 0x1312d000>;
				opp-microvolt = <0x40>;
			};

			opp-465000000 {
				opp-hz = <0x0 0x1bb75640>;
				opp-microvolt = <0x80>;
			};

			opp-600000000 {
				opp-hz = <0x0 0x23c34600>;
				opp-microvolt = <0xc0>;
			};

			opp-745000000 {
				opp-hz = <0x0 0x2c67cc40>;
				opp-microvolt = <0x100>;
			};

			opp-820000000 {
				opp-hz = <0x0 0x30e03500>;
				opp-microvolt = <0x140>;
			};

			opp-900000000 {
				opp-hz = <0x0 0x35a4e900>;
				opp-microvolt = <0x180>;
			};

			opp-950000000 {
				opp-hz = <0x0 0x389fd980>;
				opp-microvolt = <0x1a0>;
			};

			opp-980000000 {
				opp-hz = <0x0 0x3a699d00>;
				opp-microvolt = <0x1a0>;
			};
		};

		hwevent {
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x9c>;
			coresight-name = "coresight-hwevent";
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x69>;
			syscon = <0x67 0x0 0x1000>;
		};

		i2c@4a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x17 0x5c 0x17 0x68 0x17 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x14c 0x0 0x0 0x3 0x40 0x0 0x14c 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x147 0x4>;
			phandle = <0x30c>;
			pinctrl-0 = <0x14d>;
			pinctrl-1 = <0x14e>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x146>;
			reg = <0x4a80000 0x4000>;
			status = "disabled";
		};

		i2c@4a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x17 0x5e 0x17 0x68 0x17 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x14c 0x0 0x1 0x3 0x40 0x0 0x14c 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x148 0x4>;
			phandle = <0x30d>;
			pinctrl-0 = <0x14f>;
			pinctrl-1 = <0x150>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x146>;
			reg = <0x4a84000 0x4000>;
			status = "ok";

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x1bb>;
				reg = <0x42>;
			};

			qcom,pm8008@08 {
				#address-cells = <0x1>;
				#interrupt-cells = <0x3>;
				#size-cells = <0x0>;
				compatible = "qcom,i2c-pmic";
				interrupt-controller;
				interrupt-names = "pm8008";
				interrupt-parent = <0x11>;
				interrupts = <0x19 0x1>;
				phandle = <0x30e>;
				pinctrl-0 = <0x151 0x152>;
				pinctrl-names = "default";
				qcom,periph-map = <0x9 0x24 0xc0 0xc1>;
				reg = <0x88>;
				status = "disable";

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm8008_gpio1", "pm8008_gpio2";
					interrupts = <0xc0 0x0 0x1 0xc1 0x0 0x1>;
					phandle = <0x310>;
					reg = <0xc000 0x200>;
					status = "disable";

					pm8008_gpio1_active {
						bias-disable;
						function = "func1";
						input-disable;
						output-enable;
						phandle = <0x153>;
						pins = "gpio1";
						power-source = <0x1>;
					};
				};

				qcom,pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					interrupt-names = "ocp";
					interrupts = <0x9 0x4 0x1>;
					phandle = <0x30f>;
					reg = <0x900>;

					qcom,pm8008-chip-en {
						phandle = <0x154>;
						regulator-name = "pm8008-chip-en";
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};
			};

			qcom,pm8008@9 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,i2c-pmic";
				phandle = <0x311>;
				pinctrl-0 = <0x153>;
				pinctrl-names = "default";
				reg = <0x9>;
				status = "disable";

				qcom,pm8008-regulator {
					compatible = "qcom,pm8008-regulator";
					phandle = <0x312>;
					pm8008_en-supply = <0x154>;
					qcom,enable-ocp-broadcast;
					status = "disable";
					vdd_l1_l2-supply = <0x155>;

					qcom,pm8008-l1@4000 {
						phandle = <0x313>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x186a0>;
						reg = <0x4000>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x80e80>;
						regulator-name = "pm8008_l1";
					};

					qcom,pm8008-l2@4100 {
						phandle = <0x314>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x186a0>;
						reg = <0x4100>;
						regulator-max-microvolt = <0x101d00>;
						regulator-min-microvolt = <0x80e80>;
						regulator-name = "pm8008_l2";
					};

					qcom,pm8008-l3@4200 {
						phandle = <0x315>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x30d40>;
						reg = <0x4200>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm8008_l3";
					};

					qcom,pm8008-l4@4300 {
						phandle = <0x316>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x30d40>;
						reg = <0x4300>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm8008_l4";
					};

					qcom,pm8008-l5@4400 {
						phandle = <0x317>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = <0x4400>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm8008_l5";
					};

					qcom,pm8008-l6@4400 {
						phandle = <0x318>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = <0x4500>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm8008_l6";
					};

					qcom,pm8008-l7@4400 {
						phandle = <0x319>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = <0x4600>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm8008_l7";
					};
				};
			};
		};

		i2c@4a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x17 0x60 0x17 0x68 0x17 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x14c 0x0 0x2 0x3 0x40 0x0 0x14c 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x149 0x4>;
			phandle = <0x31a>;
			pinctrl-0 = <0x156>;
			pinctrl-1 = <0x157>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x146>;
			reg = <0x4a88000 0x4000>;
			status = "disabled";
		};

		i2c@4a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x17 0x64 0x17 0x68 0x17 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x14c 0x0 0x4 0x3 0x40 0x0 0x14c 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x14b 0x4>;
			phandle = <0x31b>;
			pinctrl-0 = <0x158>;
			pinctrl-1 = <0x159>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x146>;
			reg = <0x4a90000 0x4000>;
			status = "OK";
		};

		interrupt-controller@f200000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupt-parent = <0xf>;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0xf>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0xf200000 0x10000 0xf300000 0x100000>;
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x18 0x140 0x0>;
			phandle = <0x24f>;
			qcom,additional-mapping = <0xc123000 0xc123000 0x2000>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x10000000 0x30000000>;
			qcom,iommu-geometry = <0x0 0xb0000000>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x18 0x142 0x0>;
			phandle = <0x251>;
			qcom,iommu-dma-addr-pool = <0x40400000 0x1fc00000>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x18 0x141 0x0>;
			phandle = <0x250>;
			qcom,iommu-dma = "atomic";
		};

		jtagmm@9040000 {
			clock-names = "core_clk";
			clocks = <0x10 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1e7>;
			qcom,coresight-jtagmm-cpu = <0x7>;
			reg = <0x9040000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9140000 {
			clock-names = "core_clk";
			clocks = <0x10 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1e8>;
			qcom,coresight-jtagmm-cpu = <0x8>;
			reg = <0x9140000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9240000 {
			clock-names = "core_clk";
			clocks = <0x10 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1e9>;
			qcom,coresight-jtagmm-cpu = <0x9>;
			reg = <0x9240000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9340000 {
			clock-names = "core_clk";
			clocks = <0x10 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1ea>;
			qcom,coresight-jtagmm-cpu = <0xa>;
			reg = <0x9340000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9440000 {
			clock-names = "core_clk";
			clocks = <0x10 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1eb>;
			qcom,coresight-jtagmm-cpu = <0xb>;
			reg = <0x9440000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9540000 {
			clock-names = "core_clk";
			clocks = <0x10 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1ec>;
			qcom,coresight-jtagmm-cpu = <0xc>;
			reg = <0x9540000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9640000 {
			clock-names = "core_clk";
			clocks = <0x10 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1ed>;
			qcom,coresight-jtagmm-cpu = <0xd>;
			reg = <0x9640000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9740000 {
			clock-names = "core_clk";
			clocks = <0x10 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1ee>;
			qcom,coresight-jtagmm-cpu = <0xe>;
			reg = <0x9740000 0x1000>;
			reg-names = "etm-base";
		};

		kgsl-smmu@0x59a0000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "gpu_cc_hlos1_vote_gpu_smmu_clk";
			clocks = <0x17 0x4c 0x17 0x4d 0x64 0x4 0x64 0x10>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0xa3 0x4 0x0 0xa7 0x4 0x0 0xa8 0x4 0x0 0xa9 0x4 0x0 0xaa 0x4 0x0 0xab 0x4 0x0 0xac 0x4 0x0 0xad 0x4 0x0 0xae 0x4>;
			phandle = <0x142>;
			qcom,actlr = <0x0 0x3ff 0x30b>;
			qcom,dynamic;
			qcom,no-dynamic-asid;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,testbus-version = <0x1>;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x59a0000 0x10000 0x59c2000 0x20>;
			reg-names = "base", "tcu-base";
			status = "okay";
			vdd-supply = <0x13e>;

			gfx_0_tbu@0x59c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x2ba>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x59c5000 0x1000 0x59c2200 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x142 0x7 0x0>;
			qcom,iommu-dma = "disabled";
		};

		l2cache_pmu {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,l2cache-pmu";
			ranges;

			cluster0@f111000 {
				cluster-id = <0x0>;
				interrupts = <0x0 0x39 0x4>;
				reg = <0xf111000 0x1000>;
			};

			cluster1@f011000 {
				cluster-id = <0x1>;
				interrupts = <0x0 0x3a 0x4>;
				reg = <0xf011000 0x1000>;
			};
		};

		mailbox@0f111000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,bengal-apcs-hmss-global";
			phandle = <0x6c>;
			reg = <0xf111000 0x1000>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x25>;

			c0_context {
				qcom,dump-id = <0x0>;
				qcom,dump-size = <0x800>;
			};

			c100_context {
				qcom,dump-id = <0x4>;
				qcom,dump-size = <0x800>;
			};

			c101_context {
				qcom,dump-id = <0x5>;
				qcom,dump-size = <0x800>;
			};

			c102_context {
				qcom,dump-id = <0x6>;
				qcom,dump-size = <0x800>;
			};

			c103_context {
				qcom,dump-id = <0x7>;
				qcom,dump-size = <0x800>;
			};

			c1_context {
				qcom,dump-id = <0x1>;
				qcom,dump-size = <0x800>;
			};

			c2_context {
				qcom,dump-id = <0x2>;
				qcom,dump-size = <0x800>;
			};

			c3_context {
				qcom,dump-id = <0x3>;
				qcom,dump-size = <0x800>;
			};

			c_scandump {
				qcom,dump-id = <0xeb>;
				qcom,dump-size = <0x40000>;
			};

			etf_reg {
				qcom,dump-id = <0x101>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9040>;
			};

			l1_dcache1 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9040>;
			};

			l1_dcache100 {
				qcom,dump-id = <0x84>;
				qcom,dump-size = <0x12000>;
			};

			l1_dcache101 {
				qcom,dump-id = <0x85>;
				qcom,dump-size = <0x12000>;
			};

			l1_dcache102 {
				qcom,dump-id = <0x86>;
				qcom,dump-size = <0x12000>;
			};

			l1_dcache103 {
				qcom,dump-id = <0x87>;
				qcom,dump-size = <0x12000>;
			};

			l1_dcache2 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9040>;
			};

			l1_dcache3 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache1 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache100 {
				qcom,dump-id = <0x64>;
				qcom,dump-size = <0x12000>;
			};

			l1_icache101 {
				qcom,dump-id = <0x65>;
				qcom,dump-size = <0x12000>;
			};

			l1_icache102 {
				qcom,dump-id = <0x66>;
				qcom,dump-size = <0x12000>;
			};

			l1_icache103 {
				qcom,dump-id = <0x67>;
				qcom,dump-size = <0x12000>;
			};

			l1_icache2 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache3 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x9040>;
			};

			l2_tlb0 {
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0x2000>;
			};

			l2_tlb1 {
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0x2000>;
			};

			l2_tlb100 {
				qcom,dump-id = <0x124>;
				qcom,dump-size = <0x4800>;
			};

			l2_tlb101 {
				qcom,dump-id = <0x125>;
				qcom,dump-size = <0x4800>;
			};

			l2_tlb102 {
				qcom,dump-id = <0x126>;
				qcom,dump-size = <0x4800>;
			};

			l2_tlb103 {
				qcom,dump-id = <0x127>;
				qcom,dump-size = <0x4800>;
			};

			l2_tlb2 {
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0x2000>;
			};

			l2_tlb3 {
				qcom,dump-id = <0x123>;
				qcom,dump-size = <0x2000>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x40000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			tmc_etf {
				qcom,dump-id = <0xf0>;
				qcom,dump-size = <0x8000>;
			};
		};

		memory@045f0000 {
			compatible = "qcom,rpm-msg-ram";
			phandle = <0x6b>;
			reg = <0x45f0000 0x7000>;
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			phandle = <0x269>;
			qcom,inst-id = <0x2>;

			port {

				endpoint {
					phandle = <0xf0>;
					remote-endpoint = <0xaf>;
				};
			};
		};

		modem_rfxe {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-rfxe";
			phandle = <0x25d>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0xee>;
					remote-endpoint = <0xa1>;
				};
			};
		};

		pinctrl@400000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,bengal-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xe3 0x4>;
			irqdomain-map = <0x0 0x0 0x143 0x54 0x0 0x3 0x0 0x143 0x4b 0x0 0x4 0x0 0x143 0x10 0x0 0x6 0x0 0x143 0x3b 0x0 0x8 0x0 0x143 0x3f 0x0 0xb 0x0 0x143 0x11 0x0 0xd 0x0 0x143 0x12 0x0 0xe 0x0 0x143 0x33 0x0 0x11 0x0 0x143 0x14 0x0 0x12 0x0 0x143 0x34 0x0 0x13 0x0 0x143 0x35 0x0 0x18 0x0 0x143 0x6 0x0 0x19 0x0 0x143 0x47 0x0 0x1b 0x0 0x143 0x49 0x0 0x1c 0x0 0x143 0x29 0x0 0x1f 0x0 0x143 0x1b 0x0 0x20 0x0 0x143 0x36 0x0 0x21 0x0 0x143 0x37 0x0 0x22 0x0 0x143 0x38 0x0 0x23 0x0 0x143 0x39 0x0 0x24 0x0 0x143 0x3a 0x0 0x27 0x0 0x143 0x1c 0x0 0x2e 0x0 0x143 0x1d 0x0 0x3e 0x0 0x143 0x3c 0x0 0x3f 0x0 0x143 0x3d 0x0 0x40 0x0 0x143 0x3e 0x0 0x41 0x0 0x143 0x1e 0x0 0x42 0x0 0x143 0x1f 0x0 0x43 0x0 0x143 0x20 0x0 0x45 0x0 0x143 0x21 0x0 0x46 0x0 0x143 0x22 0x0 0x48 0x0 0x143 0x48 0x0 0x4b 0x0 0x143 0x23 0x0 0x4f 0x0 0x143 0x24 0x0 0x50 0x0 0x143 0x15 0x0 0x51 0x0 0x143 0x26 0x0 0x53 0x0 0x143 0x9 0x0 0x54 0x0 0x143 0x27 0x0 0x55 0x0 0x143 0x28 0x0 0x56 0x0 0x143 0x13 0x0 0x57 0x0 0x143 0x2a 0x0 0x58 0x0 0x143 0x2b 0x0 0x59 0x0 0x143 0x2d 0x0 0x5b 0x0 0x143 0x4a 0x0 0x5d 0x0 0x143 0x2e 0x0 0x5e 0x0 0x143 0x2f 0x0 0x5f 0x0 0x143 0x30 0x0 0x60 0x0 0x143 0x31 0x0 0x61 0x0 0x143 0x32 0x0 0x63 0x0 0x143 0x40 0x0 0x66 0x0 0x143 0x41 0x0 0x67 0x0 0x143 0x42 0x0 0x68 0x0 0x143 0x43 0x0 0x69 0x0 0x143 0x45 0x0 0x6a 0x0 0x143 0xe 0x0 0x6b 0x0 0x143 0x7 0x0 0x6d 0x0 0x143 0x25 0x0 0x70 0x0 0x143 0x19 0x0>;
			irqdomain-map-mask = <0xff 0x0>;
			irqdomain-map-pass-thru = <0x0 0xff>;
			phandle = <0x11>;
			reg = <0x400000 0xc00000>;
			wakeup-parent = <0x143>;

			cam_sensor_csi_mux_oe_active {
				phandle = <0x2f9>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio101";
				};

				mux {
					function = "gpio";
					pins = "gpio101";
				};
			};

			cam_sensor_csi_mux_oe_suspend {
				phandle = <0x2fa>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio101";
				};

				mux {
					function = "gpio";
					pins = "gpio101";
				};
			};

			cam_sensor_csi_mux_sel_active {
				phandle = <0x2fb>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio103";
				};

				mux {
					function = "gpio";
					pins = "gpio103";
				};
			};

			cam_sensor_csi_mux_sel_suspend {
				phandle = <0x2fc>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio103";
				};

				mux {
					function = "gpio";
					pins = "gpio103";
				};
			};

			cam_sensor_front0_reset_active {
				phandle = <0x2f7>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_front0_reset_suspend {
				phandle = <0x2f8>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x2e3>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio20";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio20";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x2e4>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio20";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio20";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x2e5>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio21";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio21";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x2e6>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio21";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio21";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x2e7>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio27";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio27";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x2e8>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio27";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio27";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x2e9>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio28";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio28";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x2ea>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio28";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio28";
				};
			};

			cam_sensor_rear0_reset_active {
				phandle = <0x2eb>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio18";
				};

				mux {
					function = "gpio";
					pins = "gpio18";
				};
			};

			cam_sensor_rear0_reset_suspend {
				phandle = <0x2ec>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio18";
				};

				mux {
					function = "gpio";
					pins = "gpio18";
				};
			};

			cam_sensor_rear0_vaf_active {
				phandle = <0x2ed>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio102";
				};

				mux {
					function = "gpio";
					pins = "gpio102";
				};
			};

			cam_sensor_rear0_vaf_suspend {
				phandle = <0x2ee>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio102";
				};

				mux {
					function = "gpio";
					pins = "gpio102";
				};
			};

			cam_sensor_rear1_reset_active {
				phandle = <0x2ef>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio19";
				};

				mux {
					function = "gpio";
					pins = "gpio19";
				};
			};

			cam_sensor_rear1_reset_suspend {
				phandle = <0x2f0>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio19";
				};

				mux {
					function = "gpio";
					pins = "gpio19";
				};
			};

			cam_sensor_rear23_vio_active {
				phandle = <0x2f1>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio66";
				};

				mux {
					function = "gpio";
					pins = "gpio66";
				};
			};

			cam_sensor_rear23_vio_suspend {
				phandle = <0x2f2>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio66";
				};

				mux {
					function = "gpio";
					pins = "gpio66";
				};
			};

			cam_sensor_rear2_reset_active {
				phandle = <0x2f3>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio68";
				};

				mux {
					function = "gpio";
					pins = "gpio68";
				};
			};

			cam_sensor_rear2_reset_suspend {
				phandle = <0x2f4>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio68";
				};

				mux {
					function = "gpio";
					pins = "gpio68";
				};
			};

			cam_sensor_rear3_reset_active {
				phandle = <0x2f5>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio65";
				};

				mux {
					function = "gpio";
					pins = "gpio65";
				};
			};

			cam_sensor_rear3_reset_suspend {
				phandle = <0x2f6>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio65";
				};

				mux {
					function = "gpio";
					pins = "gpio65";
				};
			};

			cci0_active {
				phandle = <0x1c0>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio23", "gpio22";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio23", "gpio22";
				};
			};

			cci0_suspend {
				phandle = <0x1c2>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio23", "gpio22";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio23", "gpio22";
				};
			};

			cci1_active {
				phandle = <0x1c1>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio30", "gpio29";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio30", "gpio29";
				};
			};

			cci1_suspend {
				phandle = <0x1c3>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio30", "gpio29";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio30", "gpio29";
				};
			};

			cd_off {
				phandle = <0x2ce>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio88";
				};

				mux {
					function = "gpio";
					pins = "gpio88";
				};
			};

			cd_on {
				phandle = <0x2cd>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio88";
				};

				mux {
					function = "gpio";
					pins = "gpio88";
				};
			};

			nfc {

				nfc_clk_req_active {
					phandle = <0x2dc>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
					};

					mux {
						function = "gpio";
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x2dd>;

					config {
						bias-disable;
						drive-strength = <0x2>;
					};

					mux {
						function = "gpio";
					};
				};

				nfc_enable_active {
					phandle = <0x2da>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio69";
					};

					mux {
						function = "gpio";
						pins = "gpio69";
					};
				};

				nfc_enable_suspend {
					phandle = <0x2db>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio69";
					};

					mux {
						function = "gpio";
						pins = "gpio69";
					};
				};

				nfc_int_active {
					phandle = <0x2d8>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio70";
					};
				};

				nfc_int_suspend {
					phandle = <0x2d9>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio70";
					};
				};
			};

			pm8008_active {
				phandle = <0x151>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio26";
				};

				mux {
					function = "gpio";
					pins = "gpio26";
				};
			};

			pm8008_interrupt {
				phandle = <0x152>;

				config {
					bias-disable;
					input-enable;
					pins = "gpio25";
				};

				mux {
					function = "gpio";
					pins = "gpio25";
				};
			};

			pmx_lcm1p8en_active {

				lcm1p8en_active {
					phandle = <0x2fd>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio54";
					};

					mux {
						function = "gpio";
						pins = "gpio54";
					};
				};
			};

			pmx_lcm1p8en_suspend {

				lcm1p8en_suspend {
					phandle = <0x2fe>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio54";
					};

					mux {
						function = "gpio";
						pins = "gpio54";
					};
				};
			};

			pmx_sde {
				phandle = <0x2ff>;

				sde_dsi_active {
					phandle = <0x300>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio82";
					};

					mux {
						function = "gpio";
						pins = "gpio82";
					};
				};

				sde_dsi_suspend {
					phandle = <0x301>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio82";
					};

					mux {
						function = "gpio";
						pins = "gpio82";
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x302>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio81";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio81";
					};
				};

				sde_te_suspend {
					phandle = <0x303>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio81";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio81";
					};
				};
			};

			pmx_ts_avdd {

				ts_avdd {
					phandle = <0x305>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio98";
					};

					mux {
						function = "gpio";
						pins = "gpio98";
					};
				};
			};

			pmx_ts_int_active {

				ts_int_active {
					phandle = <0x304>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x306>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x309>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio80", "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio80", "gpio71";
					};
				};
			};

			pmx_ts_reset_active {

				ts_reset_active {
					phandle = <0x307>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio71";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x308>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio71";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x2d6>;

				qupv3_se0_i2c_active {
					phandle = <0x14d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x14e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x2e0>;

				qupv3_se0_spi_active {
					phandle = <0x15a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x15b>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						output-low;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x2d7>;

				qupv3_se1_i2c_active {
					phandle = <0x14f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x150>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x2e1>;

				qupv3_se1_spi_active {
					phandle = <0x15c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x15d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x2df>;

				qupv3_se2_i2c_active {
					phandle = <0x156>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "qup2";
						pins = "gpio6", "gpio7";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x157>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};
			};

			qupv3_se3_4uart_pins {
				phandle = <0x2d5>;

				qupv3_se3_ctsrx {
					phandle = <0x149>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio11";
					};

					mux {
						function = "qup3";
						pins = "gpio8", "gpio11";
					};
				};

				qupv3_se3_default_ctsrtsrx {
					phandle = <0x147>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9", "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9", "gpio11";
					};
				};

				qupv3_se3_default_tx {
					phandle = <0x148>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "gpio";
						pins = "gpio10";
					};
				};

				qupv3_se3_rts {
					phandle = <0x14a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "qup3";
						pins = "gpio9";
					};
				};

				qupv3_se3_tx {
					phandle = <0x14b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "qup3";
						pins = "gpio10";
					};
				};
			};

			qupv3_se4_2uart_pins {
				phandle = <0x2d4>;

				qupv3_se4_2uart_active {
					phandle = <0x144>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "qup4";
						pins = "gpio12", "gpio13";
					};
				};

				qupv3_se4_2uart_sleep {
					phandle = <0x145>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x2de>;

				qupv3_se4_i2c_active {
					phandle = <0x158>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio96", "gpio97";
					};

					mux {
						function = "qup4";
						pins = "gpio96", "gpio97";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x159>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio96", "gpio97";
					};

					mux {
						function = "gpio";
						pins = "gpio96", "gpio97";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x2e2>;

				qupv3_se5_spi_active {
					phandle = <0x15e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};

					mux {
						function = "qup5";
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x15f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};

					mux {
						function = "gpio";
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};
				};
			};

			sdc1_clk_off {
				phandle = <0x2c0>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc1_clk";
				};
			};

			sdc1_clk_on {
				phandle = <0x2bf>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc1_clk";
				};
			};

			sdc1_cmd_off {
				phandle = <0x2c2>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_cmd_on {
				phandle = <0x2c1>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_data_off {
				phandle = <0x2c4>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_data";
				};
			};

			sdc1_data_on {
				phandle = <0x2c3>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_data";
				};
			};

			sdc1_rclk_off {
				phandle = <0x2c6>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc1_rclk_on {
				phandle = <0x2c5>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc2_clk_off {
				phandle = <0x2c8>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_on {
				phandle = <0x2c7>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_cmd_off {
				phandle = <0x2ca>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_on {
				phandle = <0x2c9>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_data_off {
				phandle = <0x2cc>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_on {
				phandle = <0x2cb>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x2d1>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio106";
					};

					mux {
						function = "gpio";
						pins = "gpio106";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x2d0>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-low;
						pins = "gpio106";
					};

					mux {
						function = "gpio";
						pins = "gpio106";
					};
				};
			};

			tb_trig1_on {
				phandle = <0x2cf>;

				config {
					bias-pull-up;
					drive-strength = <0x8>;
					input-enable;
					pins = "gpio19";
				};

				mux {
					function = "SDC1_TB";
					pins = "gpio19";
				};
			};

			ufs_dev_reset_assert {
				phandle = <0x27>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
					pins = "ufs_reset";
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x28>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
					pins = "ufs_reset";
				};
			};

			wcd937x_reset_active {
				phandle = <0x2d2>;

				config {
					drive-strength = <0x10>;
					output-high;
					pins = "gpio92";
				};

				mux {
					function = "gpio";
					pins = "gpio92";
				};
			};

			wcd937x_reset_sleep {
				phandle = <0x2d3>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio92";
				};

				mux {
					function = "gpio";
					pins = "gpio92";
				};
			};
		};

		qcedev@1b20000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x10 0x86 0x10 0x86 0x10 0x86 0x10 0x86>;
			compatible = "qcom,qcedev";
			interrupts = <0x0 0xf7 0x4>;
			iommus = <0x18 0x86 0x11 0x18 0x96 0x11>;
			phandle = <0x1f8>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,iommu-dma = "atomic";
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x18 0x92 0x0 0x18 0x98 0x1 0x18 0x9f 0x0>;
				label = "ns_context";
				qcom,iommu-dma-addr-pool = <0x70000000 0x10000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x18 0x93 0x0 0x18 0x9c 0x1 0x18 0x9e 0x0>;
				label = "secure_context";
				qcom,iommu-dma-addr-pool = <0x70000000 0x10000000>;
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcom,battery-data {
			phandle = <0x403>;
			qcom,batt-id-range-pct = <0xf>;

			qcom,alium_860_89032_0000_3600mAh {
				qcom,batt-id-kohm = <0x6b>;
				qcom,battery-beta = <0x109a>;
				qcom,battery-therm-kohm = <0x64>;
				qcom,battery-type = "Alium_860_89032_0000_3600mAh_Jun15th2018";
				qcom,fastchg-current-ma = <0x1518>;
				qcom,fg-cc-cv-threshold-uv = <0x423920>;
				qcom,jeita-fcc-ranges = <0x0 0x32 0x2625a0 0x33 0x190 0x5265c0 0x191 0x1c2 0x2625a0>;
				qcom,jeita-fv-ranges = <0x0 0x32 0x40d990 0x33 0x190 0x426030 0x191 0x1c2 0x40d990>;
				qcom,jeita-hard-thresholds = <0x58cd 0x20b8>;
				qcom,jeita-soft-fcc-ua = <0x2625a0 0x2625a0>;
				qcom,jeita-soft-fv-uv = <0x40d990 0x40d990>;
				qcom,jeita-soft-hys-thresholds = <0x4f5e 0x2943>;
				qcom,jeita-soft-thresholds = <0x5314 0x25e3>;
				qcom,max-voltage-uv = <0x426030>;
				qcom,ocv-based-step-chg;
				qcom,qg-batt-profile-ver = <0x64>;
				qcom,step-chg-ranges = <0x36ee80 0x39fbc0 0x5265c0 0x39fbc1 0x419ce0 0x36ee80 0x419ce1 0x426030 0x2625a0>;

				qcom,fcc1-temp-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xd62 0xdbf 0xdfd 0xe1d 0xe2e>;
				};

				qcom,fcc2-temp-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xdda 0xdf8 0xe02 0xe04 0xdff 0xdff>;
				};

				qcom,pc-temp-v1-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xa846 0xa903 0xa965 0xa982 0xa987 0xa757 0xa82c 0xa88b 0xa8b2 0xa8bc 0xa671 0xa747 0xa7a8 0xa7d4 0xa7e5 0xa598 0xa65f 0xa6c5 0xa6f2 0xa707 0xa4ca 0xa582 0xa5e5 0xa611 0xa627 0xa3ff 0xa4af 0xa508 0xa531 0xa546 0xa330 0xa3e1 0xa430 0xa452 0xa465 0xa25d 0xa311 0xa35c 0xa377 0xa387 0xa1a0 0xa23e 0xa287 0xa29e 0xa2ad 0xa10a 0xa17a 0xa1b1 0xa1c4 0xa1d2 0xa07e 0xa0e5 0xa0f6 0xa0f5 0xa0fc 0x9fa9 0xa061 0xa067 0xa048 0xa036 0x9e4b 0x9f9a 0x9fd6 0x9fae 0x9f81 0x9cdb 0x9e3d 0x9ee8 0x9ee6 0x9ebf 0x9bed 0x9cd1 0x9d85 0x9dc6 0x9dd7 0x9b4d 0x9bf5 0x9c67 0x9cb4 0x9cf4 0x9ad6 0x9b65 0x9bd6 0x9c18 0x9c4a 0x9a75 0x9af5 0x9b63 0x9baa 0x9bc5 0x9a1f 0x9a9b 0x9ade 0x9b13 0x9b23 0x99c4 0x9a41 0x9a3f 0x9a2d 0x9a41 0x9962 0x99c6 0x998a 0x9943 0x9959 0x98fd 0x992a 0x98b8 0x9892 0x98a0 0x9894 0x9882 0x97f4 0x9800 0x9807 0x982b 0x97c6 0x976f 0x9780 0x9781 0x97cb 0x9713 0x970f 0x970c 0x970c 0x9775 0x9697 0x96b5 0x96a2 0x96a2 0x9724 0x963e 0x965a 0x9642 0x963e 0x96db 0x95fa 0x9603 0x95e9 0x95e1 0x9698 0x95c7 0x95b7 0x9598 0x958b 0x965b 0x959d 0x9571 0x954e 0x953b 0x9627 0x9575 0x9533 0x950c 0x94f4 0x95f8 0x9550 0x94fe 0x94d1 0x94b3 0x95cc 0x952e 0x94cf 0x949b 0x947a 0x95a2 0x9511 0x94a4 0x9465 0x9440 0x9579 0x94f7 0x947f 0x9432 0x9407 0x954f 0x94d6 0x9458 0x93fe 0x93cc 0x9525 0x94b2 0x942f 0x93c6 0x938b 0x94f0 0x9484 0x9402 0x938b 0x9345 0x94a6 0x943e 0x93bf 0x9343 0x92f7 0x944c 0x93da 0x935f 0x92ed 0x92a2 0x93e6 0x936c 0x92f1 0x9288 0x923f 0x936b 0x92f1 0x9276 0x920e 0x91c6 0x92e1 0x926f 0x91f1 0x9188 0x9141 0x9248 0x91ea 0x9165 0x90ff 0x90bc 0x91cf 0x9176 0x9100 0x909b 0x905b 0x9179 0x9129 0x90c1 0x9060 0x9022 0x9159 0x910e 0x90ab 0x904f 0x9011 0x913e 0x90f9 0x909a 0x903f 0x9001 0x911a 0x90de 0x907f 0x9020 0x8fdd 0x90ac 0x9070 0x8ff7 0x8f74 0x8f1a 0x8f68 0x8f1c 0x8e9e 0x8e14 0x8db6 0x8d9d 0x8d55 0x8cd8 0x8c4c 0x8beb 0x8b59 0x8b10 0x8a94 0x8a02 0x899f 0x8849 0x87fb 0x877d 0x86e5 0x867d 0x836c 0x8325 0x82aa 0x8209 0x8197 0x7530 0x7530 0x7530 0x7530 0x7530>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-v2-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xa98d 0xa97e 0xa974 0xa960 0xa92e 0xa910 0xa7fb 0xa83a 0xa854 0xa856 0xa82f 0xa819 0xa6a3 0xa712 0xa747 0xa757 0xa738 0xa728 0xa594 0xa609 0xa64d 0xa665 0xa64a 0xa63c 0xa4c7 0xa51d 0xa566 0xa581 0xa565 0xa558 0xa3f4 0xa43e 0xa489 0xa4a2 0xa484 0xa478 0xa2af 0xa364 0xa3b3 0xa3c8 0xa3a5 0xa397 0xa162 0xa292 0xa2e4 0xa2f3 0xa2ca 0xa2b9 0xa11a 0xa1c1 0xa210 0xa21b 0xa1ef 0xa1de 0xa14f 0xa0ea 0xa131 0xa139 0xa110 0xa103 0xa17a 0xa03c 0xa071 0xa077 0xa047 0xa035 0xa046 0x9fd6 0x9ff5 0x9ff5 0x9fb3 0x9f87 0x9d6d 0x9f7f 0x9f85 0x9f81 0x9f2b 0x9ee2 0x9b88 0x9eab 0x9ea9 0x9ead 0x9e5e 0x9e1a 0x9a81 0x9c78 0x9cde 0x9d1e 0x9d16 0x9d22 0x99b8 0x9a96 0x9b46 0x9bd5 0x9bfe 0x9c3f 0x9913 0x99e8 0x9a78 0x9b4d 0x9b70 0x9b9c 0x9887 0x9977 0x99df 0x9aeb 0x9b04 0x9b0e 0x97f7 0x98f2 0x9948 0x9a53 0x9a64 0x9a58 0x975c 0x9856 0x98b5 0x9965 0x9971 0x9967 0x96c8 0x97b8 0x9827 0x987f 0x9885 0x9883 0x9649 0x9720 0x9799 0x97d3 0x97d8 0x97d6 0x95d8 0x968d 0x9711 0x9743 0x9748 0x9745 0x957d 0x9608 0x9697 0x96c6 0x96cb 0x96c8 0x9533 0x9591 0x9629 0x9658 0x965c 0x9658 0x94f4 0x952a 0x95c3 0x95f3 0x95f6 0x95f1 0x94bc 0x94d6 0x9565 0x9595 0x9598 0x9592 0x948a 0x9491 0x950e 0x953e 0x9540 0x9538 0x9458 0x9459 0x94bd 0x94f0 0x94ef 0x94e6 0x9429 0x942b 0x9471 0x94aa 0x94a5 0x949b 0x93fa 0x9403 0x942c 0x9467 0x9461 0x9456 0x93cb 0x93dc 0x93ed 0x9426 0x9422 0x9418 0x939a 0x93b7 0x93b6 0x93e7 0x93e7 0x93dd 0x9366 0x9390 0x9384 0x93a6 0x93a1 0x9392 0x9330 0x9367 0x935a 0x9364 0x9348 0x932b 0x92f5 0x933c 0x9330 0x9322 0x92ea 0x92bd 0x92b6 0x9309 0x9301 0x92e2 0x9296 0x925d 0x9274 0x92ce 0x92cf 0x92a2 0x9248 0x9208 0x922d 0x9289 0x9294 0x925e 0x91fe 0x91bc 0x91e4 0x9235 0x924a 0x9214 0x91b6 0x9173 0x919a 0x91d4 0x91f2 0x91c0 0x9166 0x9124 0x9151 0x916d 0x918d 0x9158 0x9101 0x90c0 0x910a 0x9104 0x9119 0x90da 0x9085 0x9045 0x90be 0x90a5 0x90a4 0x9064 0x9011 0x8fd4 0x9066 0x9055 0x9058 0x9026 0x8fde 0x8fa3 0x8ff1 0x9009 0x9027 0x900b 0x8fc1 0x8f87 0x8fa0 0x8fd7 0x9010 0x8ff6 0x8fb0 0x8f76 0x8f3a 0x8f9b 0x8ff2 0x8fd7 0x8f94 0x8f5b 0x8e9d 0x8f3c 0x8fa7 0x8f84 0x8f3f 0x8efc 0x8dbc 0x8e73 0x8ecd 0x8e86 0x8e46 0x8df2 0x8c72 0x8d0b 0x8d41 0x8ce7 0x8ca5 0x8c4f 0x8a95 0x8b0d 0x8b2a 0x8ad3 0x8a9a 0x8a45 0x87f8 0x8865 0x887d 0x881c 0x87ec 0x879d 0x841a 0x8496 0x84d3 0x8488 0x847e 0x8426 0x7eca 0x7f24 0x801b 0x8028 0x7f97 0x7ef0 0x6fcb 0x6e6e 0x6d71 0x6d74 0x6d50 0x6d1a>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y1-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x1dae 0x1a6c 0x17b7 0x1540 0x1467 0x143b 0x1db4 0x1a6f 0x17c3 0x153f 0x1466 0x143d 0x1dc0 0x1a74 0x17ca 0x153e 0x1466 0x143e 0x1dcd 0x1a7a 0x17ce 0x153c 0x1466 0x1440 0x1dd8 0x1a7e 0x17d0 0x153b 0x1467 0x1441 0x1ddd 0x1a80 0x17d0 0x153a 0x1467 0x1443 0x1ddc 0x1a80 0x17cc 0x153a 0x1468 0x1443 0x1dda 0x1a80 0x17c6 0x153a 0x146a 0x1444 0x1dd3 0x1a7d 0x17c5 0x153b 0x146c 0x1445 0x1dbc 0x1a76 0x17c8 0x153c 0x146d 0x1446 0x1daa 0x1a70 0x17ca 0x153d 0x146f 0x1448 0x1db3 0x1a6e 0x17c6 0x153d 0x1470 0x1449 0x1dc8 0x1a6f 0x17c0 0x153d 0x1472 0x144b 0x1ddc 0x1a74 0x17c1 0x153e 0x1474 0x144d 0x1df4 0x1a85 0x17d0 0x1545 0x1479 0x1452 0x1e03 0x1a97 0x17db 0x154d 0x147c 0x1454 0x1dfa 0x1aa4 0x17df 0x154f 0x147c 0x1455 0x1de7 0x1aaf 0x17e3 0x1552 0x147d 0x1455 0x1dd8 0x1ab0 0x17e4 0x1554 0x147e 0x1456 0x1dca 0x1aa1 0x17e2 0x1555 0x1480 0x1459 0x1dc3 0x1a95 0x17e2 0x1558 0x1483 0x145c 0x1dd6 0x1a97 0x17ed 0x155c 0x1487 0x1460 0x1df9 0x1a9f 0x17fb 0x1560 0x148b 0x1463 0x1e01 0x1aa5 0x17fd 0x1565 0x148e 0x1467 0x1e00 0x1aa8 0x17f8 0x1569 0x1491 0x146a 0x1e04 0x1aac 0x17f7 0x156d 0x1493 0x146e 0x1e09 0x1ab8 0x1800 0x1571 0x1496 0x1472 0x1e0c 0x1acc 0x180b 0x1576 0x149a 0x1475 0x1e0a 0x1ad7 0x180e 0x157b 0x149d 0x1478 0x1df8 0x1adc 0x1812 0x1581 0x14a0 0x147a 0x1de0 0x1ade 0x1817 0x1586 0x14a3 0x147d 0x1dd9 0x1adb 0x181b 0x158b 0x14a7 0x1480 0x1ddb 0x1ad7 0x181f 0x1590 0x14aa 0x1484 0x1ddd 0x1ad7 0x1820 0x1593 0x14ad 0x1487 0x1de1 0x1ad5 0x1821 0x1596 0x14b0 0x1489 0x1de8 0x1ad3 0x1823 0x1599 0x14b2 0x148b 0x1df7 0x1adf 0x1827 0x159b 0x14b4 0x148c 0x1e0a 0x1aef 0x182c 0x159d 0x14b5 0x148d 0x1e0d 0x1aef 0x1831 0x159e 0x14b5 0x148e 0x1dff 0x1ae3 0x1835 0x159f 0x14b6 0x148e 0x1df5 0x1adf 0x183a 0x15a1 0x14b7 0x148f 0x1df6 0x1ae5 0x1841 0x15a5 0x14b9 0x1491 0x1df6 0x1aeb 0x184c 0x15a8 0x14ba 0x1492 0x1df6 0x1af2 0x1849 0x15aa 0x14bb 0x1493 0x1dfa 0x1af8 0x1850 0x15af 0x14be 0x1495 0x1e04 0x1b0b 0x1850 0x15b1 0x14be 0x1496 0x1e09 0x1b08 0x1859 0x15b4 0x14be 0x1496 0x1e26 0x1b0e 0x1863 0x15b4 0x14be 0x1496 0x1e37 0x1b0b 0x186b 0x15b6 0x14bf 0x1496 0x1e2c 0x1b1e 0x1867 0x15b9 0x14c2 0x1498 0x1e29 0x1b3f 0x1879 0x15c2 0x14c5 0x149b 0x1e38 0x1b5b 0x1895 0x15d1 0x14cc 0x14a0 0x1e61 0x1b5f 0x18a8 0x15e4 0x14d3 0x14a6 0x1eb6 0x1b7e 0x18ca 0x15f7 0x14dc 0x14ac 0x1eb6 0x1b7e 0x18ca 0x15f7 0x14dc 0x14ac 0x1eb6 0x1b7e 0x18ca 0x15f7 0x14dc 0x14ac>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y2-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x25d6 0x28a1 0x29b8 0x2b2a 0x2b60 0x2c89 0x2638 0x287f 0x299b 0x2b15 0x2b62 0x2c51 0x2674 0x286a 0x297a 0x2afb 0x2b61 0x2bfc 0x2693 0x285f 0x2959 0x2ade 0x2b5e 0x2ba2 0x269f 0x285b 0x293d 0x2abd 0x2b58 0x2b5a 0x26a2 0x285a 0x292b 0x2a9a 0x2b51 0x2b3c 0x266c 0x2867 0x2922 0x2a6d 0x2b48 0x2b43 0x260b 0x287d 0x291b 0x2a3f 0x2b3b 0x2b4e 0x25f2 0x2878 0x2916 0x2a29 0x2b28 0x2b4d 0x25fe 0x283e 0x2912 0x2a1c 0x2b09 0x2b3a 0x2615 0x2814 0x2910 0x2a13 0x2ae5 0x2b24 0x2698 0x2862 0x291a 0x2a04 0x2ab6 0x2afb 0x2784 0x28ea 0x2933 0x29f0 0x2a85 0x2ac3 0x27ba 0x2909 0x295a 0x29f2 0x2a7a 0x2abc 0x26d8 0x28f6 0x29a8 0x2a1d 0x2a90 0x2af0 0x2601 0x28e9 0x29e0 0x2a53 0x2ab0 0x2b19 0x25e5 0x28ff 0x29fa 0x2a91 0x2aec 0x2b1b 0x25de 0x2924 0x2a0e 0x2ad0 0x2b33 0x2b18 0x25d8 0x292d 0x2a1d 0x2aef 0x2b47 0x2b23 0x25d2 0x292c 0x2a2b 0x2afc 0x2b48 0x2b59 0x25cd 0x2929 0x2a36 0x2b0a 0x2b4a 0x2b9b 0x25ca 0x28f3 0x2a3f 0x2b29 0x2b78 0x2bd9 0x25c8 0x2849 0x2a48 0x2b54 0x2bc0 0x2c13 0x25c6 0x27d1 0x2a4b 0x2b74 0x2be2 0x2c3d 0x25c3 0x275f 0x2a50 0x2b8f 0x2bf6 0x2c5c 0x25c0 0x271c 0x2a54 0x2ba1 0x2c07 0x2c71 0x25bf 0x270e 0x2a52 0x2bac 0x2c19 0x2c83 0x25be 0x2700 0x2a4a 0x2bb0 0x2c2d 0x2c96 0x25bd 0x26ed 0x2a46 0x2ba7 0x2c35 0x2cb5 0x25bc 0x26d4 0x2a44 0x2b8e 0x2c41 0x2cec 0x25bb 0x26b9 0x2a3f 0x2b80 0x2c4d 0x2d11 0x25bb 0x26a1 0x29e9 0x2b83 0x2c40 0x2d02 0x25ba 0x268b 0x294e 0x2b8f 0x2c2f 0x2cda 0x25b9 0x2672 0x290b 0x2b9c 0x2c33 0x2cca 0x25b8 0x2655 0x28fa 0x2b99 0x2c39 0x2cd1 0x25b8 0x263a 0x28ee 0x2b84 0x2c35 0x2cd6 0x25b7 0x2622 0x28e6 0x2b68 0x2c34 0x2cdc 0x25b7 0x2604 0x290b 0x2b59 0x2c39 0x2ce8 0x25b6 0x25ec 0x293c 0x2b5f 0x2c3b 0x2ce7 0x25b6 0x25de 0x291d 0x2b60 0x2c36 0x2cd1 0x25b6 0x25d4 0x28ba 0x2b5f 0x2c32 0x2cc5 0x25b6 0x25cb 0x289c 0x2b62 0x2c34 0x2ccc 0x25b6 0x25c4 0x28a6 0x2b5d 0x2c32 0x2ccf 0x25b5 0x25be 0x281b 0x2b46 0x2c13 0x2cc8 0x25b5 0x25bb 0x27d7 0x2b34 0x2c13 0x2cb0 0x25b5 0x25bb 0x27c4 0x2b11 0x2c20 0x2c82 0x25b5 0x25ba 0x2810 0x2b0d 0x2c0a 0x2c51 0x25b5 0x25b9 0x2851 0x2b23 0x2be8 0x2c48 0x25b5 0x25b8 0x2853 0x2b28 0x2bef 0x2c50 0x25b4 0x25b8 0x2837 0x2ae6 0x2c1e 0x2c3a 0x25b4 0x25b6 0x2800 0x2acc 0x2bf7 0x2bfd 0x25b4 0x25b5 0x27bc 0x2aa1 0x2b7e 0x2ba7 0x25b4 0x25b4 0x2786 0x2a49 0x2b0f 0x2b35 0x25b2 0x25b4 0x2773 0x2a1c 0x2a4f 0x2a4a 0x25b2 0x25b4 0x2773 0x2a1c 0x2a4f 0x2a4a 0x25b2 0x25b4 0x2773 0x2a1c 0x2a4f 0x2a4a>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y3-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x347a 0x3456 0x3421 0x33e5 0x33e0 0x33d8 0x356b 0x345f 0x341a 0x33e4 0x33e0 0x33da 0x35ff 0x346c 0x3416 0x33e3 0x33e0 0x33db 0x364d 0x3479 0x3416 0x33e3 0x33e0 0x33dd 0x366b 0x3484 0x3418 0x33e3 0x33e0 0x33de 0x3670 0x3489 0x341c 0x33e5 0x33e0 0x33de 0x35ec 0x3489 0x3423 0x33e8 0x33e0 0x33de 0x34fc 0x3488 0x342b 0x33ed 0x33e1 0x33de 0x34bb 0x348b 0x342e 0x33ef 0x33e1 0x33de 0x34ba 0x349e 0x342f 0x33f0 0x33e1 0x33dd 0x34bb 0x34ac 0x3430 0x33f0 0x33e1 0x33dd 0x34d3 0x349e 0x343d 0x33f7 0x33e4 0x33df 0x3504 0x3481 0x3450 0x3401 0x33e9 0x33e2 0x3510 0x3471 0x3451 0x3402 0x33ea 0x33e3 0x34ec 0x3468 0x343b 0x33fe 0x33e8 0x33e2 0x34cc 0x3462 0x3427 0x33fb 0x33e6 0x33e2 0x34d0 0x345f 0x3422 0x33fd 0x33e8 0x33e2 0x34e0 0x345d 0x341f 0x3401 0x33ec 0x33e3 0x34e7 0x345a 0x341b 0x3401 0x33ec 0x33e3 0x34e9 0x3455 0x3416 0x33f9 0x33e7 0x33e0 0x34ea 0x344f 0x3411 0x33f0 0x33e3 0x33dd 0x34ec 0x3445 0x340c 0x33e8 0x33e1 0x33dc 0x34f0 0x3435 0x3407 0x33e3 0x33e0 0x33db 0x34f5 0x3427 0x3406 0x33e2 0x33df 0x33db 0x3500 0x341c 0x3405 0x33e3 0x33de 0x33db 0x3512 0x3417 0x3405 0x33e4 0x33de 0x33da 0x3525 0x3418 0x3405 0x33e3 0x33de 0x33da 0x3539 0x341b 0x3405 0x33e3 0x33dd 0x33da 0x354f 0x341f 0x3405 0x33e5 0x33dd 0x33da 0x356b 0x3423 0x3405 0x33e9 0x33dd 0x33d9 0x358d 0x3428 0x3405 0x33ec 0x33dd 0x33d9 0x35b2 0x342d 0x3400 0x33ed 0x33de 0x33d9 0x35da 0x3434 0x33f9 0x33ec 0x33de 0x33da 0x360a 0x343c 0x33f6 0x33ec 0x33df 0x33da 0x3641 0x3449 0x33f7 0x33ea 0x33de 0x33da 0x3680 0x3458 0x33f8 0x33e8 0x33de 0x33d9 0x36c1 0x3468 0x33fb 0x33e6 0x33de 0x33d9 0x3702 0x347a 0x3402 0x33e4 0x33dd 0x33d9 0x3742 0x3490 0x3408 0x33e3 0x33dd 0x33d9 0x3781 0x34b0 0x340c 0x33e3 0x33dd 0x33d9 0x37c1 0x34dc 0x340f 0x33e3 0x33dd 0x33d9 0x3803 0x3511 0x3415 0x33e3 0x33de 0x33da 0x3845 0x3550 0x341e 0x33e3 0x33de 0x33da 0x3892 0x35a3 0x3421 0x33e4 0x33de 0x33da 0x38ea 0x3613 0x3429 0x33e3 0x33de 0x33da 0x390d 0x3642 0x3430 0x33eb 0x33df 0x33dc 0x393f 0x363e 0x3435 0x33ec 0x33e1 0x33dd 0x395c 0x3658 0x3442 0x33f0 0x33e3 0x33e0 0x398d 0x36b9 0x3451 0x33f2 0x33e2 0x33e0 0x3a0b 0x3718 0x3452 0x33ee 0x33e1 0x33dd 0x3a97 0x37a6 0x345a 0x33f0 0x33e0 0x33dd 0x3b31 0x3888 0x346f 0x33f5 0x33e3 0x33e1 0x3c10 0x3978 0x3492 0x33f9 0x33e6 0x33e4 0x3f2c 0x3a7b 0x34ca 0x3403 0x33ea 0x33e6 0x3f2c 0x3a7b 0x34ca 0x3403 0x33ea 0x33e6 0x3f2c 0x3a7b 0x34ca 0x3403 0x33ea 0x33e6>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y4-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x45b5 0x41d2 0x40f2 0x406d 0x4045 0x4044 0x452b 0x41db 0x40ef 0x4073 0x4045 0x4042 0x44eb 0x41eb 0x40ef 0x4078 0x4047 0x4041 0x44e9 0x4200 0x40f2 0x407b 0x4048 0x4040 0x4515 0x421b 0x40f7 0x407d 0x404a 0x4040 0x4561 0x4239 0x40fe 0x407e 0x404b 0x4040 0x4627 0x4263 0x4106 0x407c 0x404d 0x4041 0x478b 0x428e 0x4111 0x407a 0x404e 0x4044 0x4914 0x42a4 0x411c 0x407a 0x4051 0x4046 0x4b24 0x42ad 0x4127 0x4081 0x4055 0x4049 0x4c74 0x42bc 0x4138 0x408c 0x405b 0x404d 0x4a3e 0x4407 0x419f 0x409e 0x4069 0x4059 0x4560 0x4626 0x4237 0x40b4 0x407d 0x4068 0x437a 0x4642 0x4251 0x40bd 0x4081 0x406c 0x4347 0x43a8 0x4203 0x40bf 0x407d 0x406b 0x432d 0x41b1 0x41aa 0x40c3 0x407b 0x406a 0x4320 0x41b5 0x416e 0x40ec 0x4091 0x407a 0x430d 0x41e2 0x413b 0x4129 0x40ba 0x4098 0x42ef 0x41ed 0x4117 0x412a 0x40c0 0x409d 0x42b4 0x41c5 0x40fa 0x40d1 0x4094 0x407d 0x4274 0x4198 0x40e3 0x4085 0x4066 0x405b 0x4249 0x4180 0x40d4 0x4078 0x4054 0x404d 0x4228 0x416e 0x40c8 0x4072 0x4049 0x4043 0x421f 0x416b 0x40c2 0x406f 0x4048 0x4042 0x4223 0x415f 0x40be 0x406b 0x4048 0x4042 0x422b 0x414f 0x40bb 0x4069 0x4049 0x4043 0x4231 0x4143 0x40ba 0x406b 0x404b 0x4045 0x423b 0x4137 0x40ba 0x406d 0x404e 0x4048 0x4246 0x4136 0x40b9 0x406e 0x4051 0x404c 0x4252 0x4142 0x40b4 0x4070 0x4057 0x4051 0x425e 0x4154 0x40b0 0x4072 0x405e 0x4058 0x426a 0x4167 0x40b4 0x4074 0x4068 0x4063 0x4276 0x417f 0x40bd 0x4076 0x4073 0x4070 0x4283 0x4198 0x40c4 0x4074 0x4075 0x4072 0x4290 0x41b2 0x40c9 0x4069 0x4064 0x4061 0x429c 0x41cd 0x40cd 0x405e 0x404f 0x404c 0x42a8 0x41ef 0x40d2 0x405b 0x4044 0x4043 0x42b5 0x421f 0x40d8 0x4059 0x403e 0x403f 0x42c7 0x4244 0x40dc 0x405a 0x403e 0x4040 0x42e1 0x4252 0x40e9 0x405d 0x4042 0x4045 0x4308 0x425c 0x40fd 0x4060 0x4047 0x404a 0x433b 0x4262 0x410c 0x4063 0x4048 0x404b 0x437e 0x4270 0x4118 0x4064 0x4046 0x4048 0x43d3 0x4287 0x4129 0x4061 0x403d 0x403b 0x442a 0x42c2 0x4147 0x406b 0x4041 0x403e 0x441b 0x42ef 0x4160 0x4075 0x4057 0x405a 0x441e 0x4307 0x4166 0x4084 0x4070 0x4078 0x43ed 0x432a 0x4193 0x40a2 0x4099 0x40a2 0x43d0 0x436e 0x41e6 0x40be 0x409c 0x4098 0x43e5 0x4383 0x41de 0x409e 0x406e 0x4064 0x43f6 0x4384 0x41d8 0x409e 0x4060 0x4059 0x4411 0x43a0 0x41fb 0x40bd 0x4070 0x4067 0x4463 0x43f1 0x4266 0x40fb 0x4090 0x4085 0x470a 0x44a2 0x432d 0x41de 0x4141 0x4118 0x470a 0x44a2 0x432d 0x41de 0x4141 0x4118 0x470a 0x44a2 0x432d 0x41de 0x4141 0x4118>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y5-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x2208 0x348a 0x3ab0 0x3545 0x4573 0x3634 0x2208 0x34aa 0x3839 0x3326 0x4393 0x3e82 0x269f 0x34e2 0x3660 0x31db 0x419b 0x43da 0x2f8b 0x3522 0x3519 0x3130 0x3fbf 0x46e0 0x3428 0x3557 0x345a 0x30f0 0x3e34 0x4838 0x3590 0x3572 0x341a 0x30e7 0x3d2f 0x4884 0x30ee 0x3576 0x34b3 0x32d3 0x3ca4 0x46c7 0x2869 0x3578 0x35a4 0x35e5 0x3c3f 0x4385 0x267f 0x34b6 0x35c2 0x3648 0x3b81 0x4119 0x2a54 0x3032 0x3545 0x34d0 0x3996 0x3e92 0x2ff6 0x2cf8 0x3494 0x33cf 0x387f 0x3ce5 0x37e1 0x2fd6 0x333d 0x3525 0x3964 0x3cfd 0x4112 0x360e 0x319c 0x3768 0x3acb 0x3dbd 0x4280 0x3a64 0x326c 0x37dc 0x3b0d 0x3dbf 0x373b 0x3dd4 0x395e 0x3745 0x3a7a 0x3cb2 0x2cf9 0x3f72 0x3eca 0x36d1 0x3a41 0x3bb0 0x2d03 0x3ec5 0x3f83 0x384b 0x3ae8 0x3b5d 0x2edc 0x3dc2 0x3fc3 0x3b9d 0x3c38 0x3b2b 0x2f8c 0x3d9a 0x3f92 0x3dc7 0x3e57 0x3b93 0x2f1e 0x3df3 0x3ecf 0x3f34 0x4225 0x3e9f 0x2e5c 0x3e54 0x3de6 0x3fc8 0x445b 0x4233 0x2d64 0x3c6d 0x3c08 0x3c17 0x4527 0x44e0 0x2c30 0x3697 0x3971 0x3578 0x4604 0x471b 0x2b6b 0x3248 0x38a0 0x33d2 0x4627 0x47ff 0x2b06 0x2f1a 0x38d8 0x353a 0x4512 0x484d 0x2ad4 0x2d6f 0x3925 0x3660 0x43d2 0x484f 0x2add 0x2d4c 0x3975 0x3678 0x4315 0x4790 0x2aec 0x2d55 0x39cc 0x366c 0x4294 0x45bc 0x2af3 0x2d44 0x3a34 0x38ed 0x427b 0x43ff 0x2b16 0x2d12 0x3b09 0x40ee 0x4270 0x426f 0x2b4e 0x2d07 0x3ba6 0x465a 0x4280 0x41aa 0x2b80 0x2d07 0x38cb 0x47e5 0x43ef 0x42bb 0x2ba9 0x2cec 0x3382 0x48db 0x472c 0x45f6 0x2bd0 0x2ce9 0x319e 0x48b8 0x4a98 0x495f 0x2bf8 0x2d41 0x31a4 0x45bb 0x4e8c 0x4c69 0x2c20 0x2daa 0x31b5 0x4185 0x51da 0x4ea9 0x2c45 0x2dd9 0x3221 0x3e14 0x52fb 0x508e 0x2c64 0x2d8a 0x34af 0x3aee 0x5257 0x524a 0x2c6c 0x2d32 0x3713 0x3918 0x50bc 0x5292 0x2c5a 0x2d52 0x36de 0x38bf 0x4e90 0x50e7 0x2c45 0x2d99 0x34f7 0x3913 0x4dbc 0x4f8f 0x2c53 0x2da9 0x354f 0x3906 0x4ea8 0x5136 0x2cb7 0x2d71 0x370b 0x3898 0x515e 0x56c7 0x2d6c 0x2d2c 0x33cd 0x3962 0x555b 0x5c52 0x2e6e 0x2cc8 0x325a 0x3610 0x4cc2 0x4ea4 0x2fc4 0x2d10 0x320a 0x3e49 0x4394 0x4373 0x30b0 0x2d1b 0x3431 0x3e08 0x42cc 0x40b6 0x322c 0x2e86 0x370e 0x4092 0x40be 0x3f21 0x3256 0x3099 0x3915 0x3fe1 0x3e27 0x3e5b 0x322c 0x3127 0x38b1 0x3e5f 0x428d 0x410e 0x3117 0x3039 0x38e1 0x4283 0x4414 0x4431 0x2f77 0x2f18 0x37f8 0x4528 0x4741 0x4a06 0x2e6f 0x2e5e 0x37ca 0x4396 0x477b 0x4ab1 0x2b65 0x2d9d 0x3932 0x4343 0x45a6 0x476b 0x2b65 0x2d9d 0x3932 0x4343 0x45a6 0x476b 0x2b65 0x2d9d 0x3932 0x4343 0x45a6 0x476b>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y6-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x1af4 0x1607 0x1492 0x13c9 0x139d 0x1392 0x1afb 0x160e 0x148d 0x13c8 0x139d 0x1393 0x1aff 0x1616 0x148a 0x13c7 0x139d 0x1394 0x1aff 0x161e 0x148a 0x13c8 0x139d 0x1395 0x1afc 0x1626 0x148c 0x13c9 0x139e 0x1395 0x1af7 0x162e 0x148e 0x13ca 0x139f 0x1396 0x1ac7 0x1636 0x1494 0x13cc 0x139f 0x1397 0x1a78 0x163e 0x149c 0x13cf 0x13a1 0x1397 0x1a74 0x1646 0x14a1 0x13d2 0x13a2 0x1398 0x1aff 0x164c 0x14a3 0x13d4 0x13a3 0x1399 0x1b70 0x1657 0x14a8 0x13d7 0x13a5 0x139a 0x1af4 0x16ac 0x14cc 0x13e2 0x13ac 0x139f 0x19d3 0x172c 0x1503 0x13ef 0x13b5 0x13a6 0x1941 0x172c 0x150b 0x13f2 0x13b7 0x13a8 0x190e 0x1670 0x14e5 0x13f1 0x13b5 0x13a7 0x18f6 0x15e2 0x14be 0x13f0 0x13b3 0x13a7 0x18fb 0x15e4 0x14ab 0x13fd 0x13bb 0x13ac 0x1909 0x15f5 0x149c 0x1412 0x13c9 0x13b5 0x190d 0x15f9 0x148f 0x1412 0x13cb 0x13b7 0x190c 0x15ed 0x1483 0x13f3 0x13bb 0x13ab 0x190a 0x15e0 0x147a 0x13d6 0x13ab 0x139f 0x190d 0x15d6 0x1473 0x13cd 0x13a4 0x139a 0x191a 0x15ce 0x146e 0x13c8 0x13a1 0x1397 0x192c 0x15c9 0x146d 0x13c7 0x13a0 0x1397 0x1945 0x15c7 0x146e 0x13c7 0x13a0 0x1397 0x1964 0x15c6 0x146f 0x13c8 0x13a0 0x1398 0x1982 0x15cb 0x1470 0x13c9 0x13a1 0x1398 0x19a0 0x15d5 0x1473 0x13ca 0x13a2 0x1399 0x19c0 0x15e2 0x1475 0x13cc 0x13a3 0x139a 0x19e6 0x15f3 0x1476 0x13d0 0x13a5 0x139c 0x1a11 0x1607 0x1477 0x13d4 0x13a7 0x139e 0x1a3f 0x161d 0x1478 0x13d6 0x13ab 0x13a2 0x1a72 0x1638 0x1479 0x13d7 0x13af 0x13a6 0x1aa7 0x1655 0x147b 0x13d6 0x13b0 0x13a7 0x1ae0 0x1676 0x147f 0x13d2 0x13ab 0x13a2 0x1b1c 0x169b 0x1483 0x13ce 0x13a5 0x139c 0x1b59 0x16c6 0x1488 0x13cc 0x13a2 0x139a 0x1b96 0x16f8 0x1490 0x13cb 0x13a0 0x1398 0x1bd4 0x1732 0x149a 0x13ca 0x13a0 0x1399 0x1c13 0x1772 0x14a5 0x13cb 0x13a1 0x139a 0x1c51 0x17bc 0x14b0 0x13cd 0x13a3 0x139c 0x1c90 0x1811 0x14bf 0x13ce 0x13a4 0x139d 0x1cd3 0x1875 0x14d0 0x13cf 0x13a3 0x139c 0x1d22 0x18ef 0x14e0 0x13d0 0x13a1 0x1399 0x1d80 0x1984 0x14f9 0x13d2 0x13a3 0x139a 0x1da5 0x19b9 0x150c 0x13db 0x13a9 0x13a3 0x1dcf 0x19c4 0x1513 0x13e1 0x13b2 0x13ad 0x1dde 0x19e7 0x152f 0x13ec 0x13bf 0x13bb 0x1e04 0x1a57 0x155a 0x13f6 0x13c0 0x13b8 0x1e6d 0x1abf 0x1560 0x13eb 0x13b2 0x13a7 0x1edf 0x1b41 0x1573 0x13ee 0x13ae 0x13a5 0x1f66 0x1c0d 0x15ab 0x13fd 0x13b6 0x13ac 0x2034 0x1cdf 0x160e 0x1415 0x13c2 0x13b7 0x23c8 0x1de5 0x16a3 0x1461 0x13f8 0x13e4 0x23c8 0x1de5 0x16a3 0x1461 0x13f8 0x13e4 0x23c8 0x1de5 0x16a3 0x1461 0x13f8 0x13e4>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z1-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x38d1 0x33b6 0x2f09 0x2da0 0x2d49 0x38bb 0x337f 0x2f0d 0x2d9e 0x2d52 0x38c3 0x3376 0x2f0b 0x2da5 0x2d5c 0x38c7 0x337e 0x2f07 0x2da7 0x2d60 0x38d3 0x3382 0x2f03 0x2da8 0x2d62 0x38eb 0x337d 0x2f01 0x2da8 0x2d64 0x38ff 0x336c 0x2f02 0x2da9 0x2d67 0x38f6 0x335e 0x2f03 0x2dac 0x2d6a 0x38d7 0x335d 0x2f05 0x2dae 0x2d6d 0x38b6 0x3362 0x2f09 0x2db1 0x2d6f 0x3896 0x3360 0x2f0d 0x2db5 0x2d72 0x3874 0x334e 0x2f0f 0x2db8 0x2d77 0x3843 0x333c 0x2f0f 0x2dbb 0x2d7b 0x3810 0x332e 0x2f0b 0x2dbb 0x2d7c 0x37ee 0x3328 0x2f04 0x2db9 0x2d7c 0x37d3 0x3329 0x2f01 0x2db7 0x2d7c 0x37b6 0x3329 0x2f04 0x2dbb 0x2d7f 0x3792 0x332c 0x2f0a 0x2dc2 0x2d85 0x3772 0x3337 0x2f14 0x2dc9 0x2d8b 0x3765 0x3349 0x2f21 0x2dce 0x2d8f 0x3763 0x335e 0x2f2c 0x2dd3 0x2d93 0x376a 0x3374 0x2f35 0x2dd8 0x2d98 0x3773 0x3384 0x2f3d 0x2ddd 0x2d9c 0x377f 0x338b 0x2f45 0x2de1 0x2da1 0x3787 0x3391 0x2f4d 0x2de7 0x2da6 0x378c 0x339a 0x2f54 0x2dec 0x2daa 0x378f 0x33a6 0x2f5b 0x2df0 0x2daf 0x3794 0x33ad 0x2f62 0x2df4 0x2db3 0x379f 0x33b2 0x2f69 0x2df8 0x2db7 0x37af 0x33ba 0x2f6f 0x2dfc 0x2dbb 0x37c7 0x33c2 0x2f75 0x2e00 0x2dbf 0x37de 0x33c9 0x2f7a 0x2e04 0x2dc4 0x37e6 0x33d1 0x2f80 0x2e08 0x2dc8 0x37ea 0x33de 0x2f86 0x2e0d 0x2dcd 0x37f0 0x33f1 0x2f8e 0x2e12 0x2dd1 0x3807 0x3403 0x2f95 0x2e17 0x2dd5 0x383b 0x3415 0x2f9d 0x2e1a 0x2dd8 0x386b 0x3422 0x2fa5 0x2e1c 0x2dda 0x3891 0x3427 0x2faa 0x2e1f 0x2ddc 0x38b0 0x3429 0x2fad 0x2e21 0x2ddd 0x38b2 0x342d 0x2fb1 0x2e23 0x2dde 0x3888 0x3439 0x2fb9 0x2e25 0x2de0 0x3873 0x3448 0x2fbf 0x2e27 0x2de1 0x386e 0x3457 0x2fc0 0x2e28 0x2de2 0x3861 0x3449 0x2fc4 0x2e29 0x2de2 0x386f 0x3454 0x2fc7 0x2e2b 0x2de2 0x3869 0x3454 0x2fc8 0x2e2b 0x2de1 0x3868 0x345b 0x2fc9 0x2e2b 0x2de2 0x385f 0x3457 0x2fcf 0x2e2c 0x2de3 0x387c 0x3452 0x2fd1 0x2e30 0x2de6 0x3886 0x346f 0x2fdb 0x2e36 0x2deb 0x38aa 0x3476 0x2ff3 0x2e3f 0x2df0 0x3895 0x349e 0x3007 0x2e4a 0x2dfa 0x38d0 0x34c8 0x3032 0x2e5c 0x2e06 0x38d0 0x34c8 0x3032 0x2e5c 0x2e06 0x38d0 0x34c8 0x3032 0x2e5c 0x2e06>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z2-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x2bb8 0x2632 0x2811 0x296b 0x2a9e 0x280d 0x2a3d 0x2824 0x28fa 0x293e 0x25fe 0x2926 0x282f 0x28bc 0x28c4 0x2606 0x274d 0x282a 0x28ad 0x28ac 0x2620 0x26d2 0x281d 0x2898 0x28a6 0x262f 0x26c3 0x2815 0x288c 0x28a4 0x2631 0x26b5 0x2811 0x2887 0x28a8 0x262c 0x26aa 0x2812 0x2882 0x28ac 0x2625 0x26a2 0x2816 0x2880 0x28ac 0x261b 0x269c 0x2819 0x2884 0x28b5 0x2612 0x2698 0x2813 0x2887 0x28cc 0x2616 0x2696 0x27f3 0x288e 0x28d4 0x2626 0x2699 0x27d7 0x28ae 0x28d3 0x262c 0x26a7 0x27e8 0x28bd 0x28d4 0x2618 0x26b3 0x2814 0x289f 0x28d2 0x25f5 0x26b6 0x282a 0x2883 0x28c7 0x25e5 0x26ba 0x2827 0x288f 0x28d1 0x25e1 0x26c3 0x281d 0x28b2 0x290a 0x25dd 0x26dd 0x2837 0x28e1 0x2937 0x25d6 0x26fd 0x2894 0x2931 0x293f 0x25c9 0x271e 0x28ce 0x296a 0x293f 0x25be 0x2742 0x28b3 0x2939 0x2923 0x25b7 0x2760 0x2883 0x28bd 0x28ee 0x25b1 0x2775 0x2863 0x288b 0x28cc 0x259f 0x2784 0x284c 0x289e 0x28b4 0x2574 0x278c 0x283f 0x28b6 0x28a5 0x2552 0x2793 0x283c 0x28a9 0x28a6 0x2544 0x2797 0x283d 0x2890 0x28af 0x250b 0x2796 0x2845 0x2888 0x28ba 0x24d2 0x2793 0x2859 0x2888 0x28cd 0x24c0 0x2792 0x286f 0x288c 0x28e8 0x24b3 0x2793 0x2885 0x289f 0x290a 0x24aa 0x2795 0x289c 0x28c5 0x2934 0x24a2 0x2799 0x28b4 0x28ea 0x2962 0x249c 0x27a2 0x28ce 0x290a 0x299b 0x2498 0x27aa 0x28df 0x2925 0x29c7 0x249e 0x27b2 0x28e4 0x293c 0x29d8 0x24a4 0x27b7 0x28e7 0x2954 0x29e2 0x24ad 0x27bb 0x28ef 0x2961 0x29ed 0x24b6 0x27c0 0x28fb 0x2964 0x29f9 0x24b5 0x27c2 0x2901 0x2965 0x2a01 0x24a8 0x27b9 0x28fa 0x2971 0x2a03 0x24a4 0x279c 0x28f3 0x2981 0x2a07 0x24aa 0x26ec 0x28f1 0x2987 0x2a1d 0x246c 0x26c6 0x28d6 0x2992 0x2a3b 0x2459 0x26cc 0x28c6 0x29ad 0x2a38 0x2447 0x26dc 0x28df 0x29c9 0x2a6a 0x2449 0x26cd 0x293d 0x29ca 0x2a89 0x243a 0x26ed 0x297e 0x2a06 0x2aa5 0x243e 0x26c3 0x2925 0x29d7 0x2a55 0x2464 0x269c 0x28de 0x298a 0x29c5 0x246e 0x264f 0x28b9 0x2971 0x29af 0x2445 0x25fc 0x289b 0x2927 0x295f 0x241d 0x258f 0x282d 0x28da 0x2904 0x241d 0x258f 0x282d 0x28da 0x2904 0x241d 0x258f 0x282d 0x28da 0x2904>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z3-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x4c45 0x4be7 0x4bad 0x4bb7 0x4b9b 0x4d48 0x4c26 0x4bd0 0x4baa 0x4b96 0x4dd0 0x4c76 0x4bee 0x4bac 0x4b97 0x4de1 0x4cc3 0x4bfa 0x4bb4 0x4b9c 0x4dce 0x4cd9 0x4bff 0x4bb6 0x4b9f 0x4db7 0x4cdc 0x4c00 0x4bb7 0x4ba2 0x4dac 0x4cdd 0x4bfe 0x4bb5 0x4ba2 0x4da7 0x4cdd 0x4bfb 0x4bb0 0x4b9f 0x4da5 0x4ce0 0x4bf8 0x4bac 0x4b9b 0x4da2 0x4ce2 0x4bf6 0x4bac 0x4b99 0x4da0 0x4cd4 0x4bf0 0x4bac 0x4b98 0x4da5 0x4cac 0x4bdf 0x4ba7 0x4b98 0x4db6 0x4c9a 0x4bc8 0x4b9b 0x4b95 0x4dc5 0x4cb6 0x4bce 0x4b96 0x4b91 0x4db4 0x4cd7 0x4bef 0x4ba3 0x4b93 0x4d83 0x4cd1 0x4c01 0x4bb3 0x4b97 0x4d54 0x4cac 0x4bec 0x4bad 0x4b94 0x4d30 0x4c8a 0x4bd0 0x4b9c 0x4b8a 0x4d0e 0x4c6f 0x4bcf 0x4b98 0x4b87 0x4cf1 0x4c5e 0x4be1 0x4ba6 0x4b8e 0x4cd8 0x4c62 0x4bee 0x4bb3 0x4b97 0x4cc6 0x4c75 0x4bef 0x4bb3 0x4b9d 0x4cbc 0x4c87 0x4bef 0x4bae 0x4ba1 0x4cb4 0x4c93 0x4bed 0x4bad 0x4ba2 0x4cac 0x4c9c 0x4bea 0x4bb4 0x4ba0 0x4ca3 0x4c9d 0x4be9 0x4bba 0x4b9e 0x4c97 0x4c9b 0x4bef 0x4bb7 0x4b9c 0x4c8c 0x4c97 0x4bf5 0x4bb2 0x4b9a 0x4c7f 0x4c91 0x4bf6 0x4bae 0x4b98 0x4c6f 0x4c8a 0x4bf4 0x4ba9 0x4b96 0x4c5d 0x4c84 0x4bf2 0x4ba5 0x4b94 0x4c4a 0x4c7f 0x4bef 0x4ba2 0x4b91 0x4c3a 0x4c7a 0x4bea 0x4ba0 0x4b8e 0x4c2b 0x4c73 0x4be7 0x4b9f 0x4b8a 0x4c1e 0x4c6b 0x4be5 0x4b9e 0x4b86 0x4c17 0x4c65 0x4be2 0x4b9e 0x4b84 0x4c1b 0x4c5f 0x4bde 0x4b9e 0x4b84 0x4c23 0x4c5a 0x4bda 0x4b9d 0x4b86 0x4c39 0x4c56 0x4bd7 0x4b9c 0x4b86 0x4c4f 0x4c53 0x4bd6 0x4b97 0x4b83 0x4c46 0x4c4f 0x4bd4 0x4b93 0x4b81 0x4c28 0x4c4a 0x4bd2 0x4b93 0x4b82 0x4c1b 0x4c3f 0x4bd0 0x4b93 0x4b82 0x4c19 0x4bfb 0x4bcc 0x4b93 0x4b83 0x4bac 0x4bb3 0x4bb6 0x4b90 0x4b7f 0x4b91 0x4b94 0x4ba0 0x4b89 0x4b78 0x4b89 0x4b8c 0x4b9e 0x4b80 0x4b70 0x4b8b 0x4b87 0x4b8e 0x4b7e 0x4b70 0x4b74 0x4b76 0x4b83 0x4b7c 0x4b6d 0x4b78 0x4b75 0x4b98 0x4b87 0x4b7c 0x4bab 0x4b91 0x4b9b 0x4b8b 0x4b83 0x4bda 0x4b96 0x4b9d 0x4b8e 0x4b84 0x4bf2 0x4b94 0x4b99 0x4b92 0x4b87 0x4c08 0x4ba0 0x4b9f 0x4b95 0x4b8c 0x4c08 0x4ba0 0x4b9f 0x4b95 0x4b8c 0x4c08 0x4ba0 0x4b9f 0x4b95 0x4b8c>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z4-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x4001 0x3c8d 0x3a72 0x3978 0x397b 0x40ed 0x3c83 0x3a6f 0x39c6 0x39b9 0x40da 0x3c60 0x3a4a 0x39d2 0x39c2 0x4086 0x3c0a 0x3a21 0x39c0 0x39b5 0x4000 0x3ba1 0x39fb 0x39a7 0x399e 0x3f71 0x3b4a 0x39dc 0x3990 0x3986 0x3ef7 0x3b02 0x39c2 0x3981 0x3976 0x3e89 0x3acb 0x39ac 0x3976 0x396c 0x3e16 0x3aa0 0x39a0 0x3970 0x3966 0x3d82 0x3a79 0x399a 0x396d 0x3961 0x3cf4 0x3a50 0x3998 0x396a 0x395d 0x3cc5 0x3a2f 0x3998 0x3965 0x3959 0x3cdb 0x3a29 0x3999 0x395f 0x3951 0x3cf0 0x3a35 0x399d 0x3961 0x394e 0x3cc2 0x3a3c 0x39a2 0x3970 0x395b 0x3c4c 0x3a29 0x39a0 0x397b 0x3968 0x3beb 0x39fe 0x398c 0x396b 0x395e 0x3bb2 0x39dd 0x3979 0x394d 0x3947 0x3b8d 0x39c9 0x3978 0x394f 0x3946 0x3b7e 0x39bd 0x3982 0x3988 0x3974 0x3b75 0x39bc 0x3996 0x39ba 0x39a6 0x3b71 0x39bf 0x39ca 0x39be 0x39ab 0x3b75 0x39c9 0x39fe 0x39b9 0x399f 0x3b7b 0x39fa 0x39fe 0x39ae 0x3991 0x3b80 0x3a38 0x39df 0x3993 0x3982 0x3b85 0x3a46 0x39bf 0x397d 0x3975 0x3b8c 0x3a43 0x39a7 0x3973 0x396c 0x3b92 0x3a3e 0x3994 0x396e 0x3965 0x3b9e 0x3a2f 0x3989 0x3969 0x395f 0x3bab 0x3a18 0x3982 0x3965 0x395a 0x3bb3 0x3a05 0x397d 0x3962 0x3955 0x3bba 0x39f5 0x397b 0x395e 0x3951 0x3bbe 0x39e5 0x397a 0x395a 0x394e 0x3bbc 0x39d6 0x3979 0x395a 0x394d 0x3bb5 0x39c8 0x3979 0x395c 0x3950 0x3ba1 0x39ba 0x3978 0x395e 0x3955 0x3b72 0x39ac 0x3976 0x3961 0x395b 0x3b43 0x39a1 0x3973 0x3963 0x3961 0x3afc 0x399e 0x3970 0x3963 0x3963 0x3abc 0x399c 0x396d 0x3963 0x3960 0x3ab4 0x3999 0x396a 0x3962 0x395d 0x3abb 0x3994 0x3967 0x3960 0x395c 0x3ab9 0x3995 0x3962 0x395d 0x395b 0x3aa3 0x39d0 0x395a 0x3959 0x3958 0x3abd 0x39eb 0x3957 0x394b 0x394c 0x3ac6 0x39f6 0x3953 0x3935 0x3934 0x3acb 0x39f8 0x394d 0x3931 0x392d 0x3ac3 0x39fa 0x3959 0x3929 0x3920 0x3ad0 0x3a03 0x3961 0x3925 0x391e 0x3ac0 0x39ff 0x394e 0x392e 0x392c 0x3a9b 0x39f7 0x3956 0x3935 0x3930 0x3a8e 0x39fe 0x3959 0x3936 0x3935 0x3a94 0x3a0e 0x3963 0x3937 0x3936 0x3aa9 0x3a1d 0x3967 0x393a 0x3936 0x3aa9 0x3a1d 0x3967 0x393a 0x3936 0x3aa9 0x3a1d 0x3967 0x393a 0x3936>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z5-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x2b3c 0x2daa 0x3498 0x4a8d 0x45cc 0x2ef0 0x3052 0x39fb 0x4721 0x484e 0x3117 0x343d 0x3f9f 0x4802 0x4a61 0x31df 0x385f 0x430e 0x4b83 0x4d9f 0x326a 0x3a69 0x44ec 0x4e02 0x5124 0x32f3 0x3bab 0x4673 0x5049 0x55e1 0x33c6 0x3ce5 0x4810 0x514c 0x5936 0x34d0 0x3e95 0x49be 0x511b 0x5a23 0x35db 0x4119 0x4b35 0x5160 0x5a1d 0x36fa 0x4312 0x4c4c 0x5327 0x5b6b 0x3859 0x42b6 0x4bad 0x5424 0x5e2c 0x3a2d 0x3f5c 0x45e6 0x5167 0x6138 0x3c44 0x3ed3 0x3ee4 0x49ed 0x6100 0x3d63 0x47a6 0x4250 0x472f 0x5e7d 0x3d9a 0x506d 0x5049 0x50b3 0x5f98 0x3db5 0x5016 0x57f1 0x5c40 0x639a 0x3dda 0x4c6d 0x532f 0x5d14 0x64bc 0x3dd6 0x4a75 0x4bb9 0x59b9 0x646c 0x3d86 0x49e6 0x55e6 0x5b90 0x6454 0x3cdc 0x49b6 0x76e4 0x6b24 0x646b 0x3bcd 0x5034 0x875d 0x7705 0x6492 0x3ad1 0x649b 0x78a4 0x6a60 0x5e9c 0x3a04 0x7968 0x6282 0x5014 0x511e 0x3939 0x8c1a 0x56c4 0x4873 0x4bc7 0x3846 0x9a39 0x4fd8 0x5026 0x4d8e 0x3716 0x9aa6 0x4dfb 0x5780 0x5074 0x35e9 0x91df 0x53c1 0x5aa0 0x53ba 0x34ed 0x87db 0x5d83 0x5d20 0x57f1 0x33ea 0x7eb5 0x65eb 0x5e8b 0x5cc6 0x32dd 0x764e 0x6eb9 0x601d 0x628a 0x31ca 0x720c 0x75c6 0x61b9 0x67fc 0x30bf 0x6fd5 0x79eb 0x63f1 0x6c9c 0x2ffa 0x6e15 0x7d26 0x6810 0x7085 0x2f5e 0x6c28 0x8068 0x6dc5 0x7165 0x2ed6 0x6a83 0x83d1 0x7653 0x6fdc 0x2e78 0x6a47 0x8529 0x7b5b 0x6e81 0x2ea9 0x6b32 0x8003 0x7adf 0x6f61 0x2f11 0x6ca0 0x7890 0x796f 0x710e 0x303e 0x6e9b 0x7749 0x7672 0x709c 0x317f 0x7119 0x77a9 0x6cad 0x6a94 0x3162 0x71bd 0x77df 0x65cc 0x65f5 0x300b 0x6c45 0x7771 0x66c4 0x66af 0x2fb0 0x60cd 0x7669 0x680b 0x6789 0x3015 0x4018 0x70b0 0x6813 0x6600 0x2ca4 0x3328 0x596b 0x6764 0x62b7 0x2bbe 0x3022 0x477d 0x6688 0x6215 0x2b68 0x2f70 0x4725 0x57da 0x5967 0x2b6c 0x2f09 0x3dd8 0x58e5 0x64be 0x2ab7 0x2db9 0x398d 0x5bd2 0x6460 0x2ae0 0x2ded 0x457f 0x6bcd 0x75c0 0x2cb0 0x2ff3 0x438f 0x6311 0x7110 0x2d80 0x2fa5 0x439f 0x6129 0x668d 0x2d89 0x2ebe 0x3ec3 0x61e3 0x62ca 0x2d50 0x2e6c 0x3eb4 0x5b72 0x6005 0x2d50 0x2e6c 0x3eb4 0x5b72 0x6005 0x2d50 0x2e6c 0x3eb4 0x5b72 0x6005>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z6-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x409a 0x3c2e 0x39dd 0x392f 0x3913 0x416d 0x3c48 0x39ee 0x394b 0x392d 0x419b 0x3c57 0x39ee 0x3952 0x3933 0x4181 0x3c50 0x39e4 0x394f 0x3931 0x413b 0x3c33 0x39d5 0x3947 0x392a 0x40e4 0x3c0c 0x39c7 0x393d 0x3921 0x409c 0x3be5 0x39bb 0x3935 0x391b 0x4062 0x3bcb 0x39b0 0x392e 0x3915 0x4027 0x3bb9 0x39aa 0x392a 0x3910 0x3fe0 0x3ba7 0x39a7 0x3929 0x390e 0x3f9a 0x3b8a 0x39a3 0x3928 0x390c 0x3f73 0x3b64 0x399a 0x3924 0x390b 0x3f65 0x3b56 0x398e 0x391c 0x3906 0x3f55 0x3b62 0x3992 0x3919 0x3903 0x3f1e 0x3b70 0x39a4 0x3927 0x390a 0x3ec0 0x3b64 0x39ac 0x3933 0x3912 0x3e70 0x3b3f 0x3999 0x392a 0x390c 0x3e3a 0x3b22 0x3982 0x3915 0x38fe 0x3e0f 0x3b10 0x3982 0x3914 0x38fc 0x3df2 0x3b06 0x3991 0x3936 0x3915 0x3ddc 0x3b09 0x39a5 0x3953 0x3930 0x3dd2 0x3b19 0x39c1 0x3956 0x3934 0x3dd2 0x3b2e 0x39d7 0x3953 0x3934 0x3dd7 0x3b4e 0x39d6 0x394f 0x3932 0x3ddc 0x3b6d 0x39c9 0x3948 0x392b 0x3de1 0x3b75 0x39be 0x3942 0x3924 0x3de6 0x3b75 0x39b8 0x393d 0x391f 0x3dea 0x3b74 0x39b4 0x3938 0x391c 0x3dee 0x3b6e 0x39b1 0x3935 0x3919 0x3df0 0x3b64 0x39ae 0x3931 0x3916 0x3df0 0x3b5c 0x39ab 0x392e 0x3913 0x3df0 0x3b54 0x39a9 0x392b 0x3910 0x3def 0x3b4c 0x39a8 0x3928 0x390d 0x3ded 0x3b46 0x39a7 0x3928 0x390c 0x3deb 0x3b40 0x39a7 0x3929 0x390c 0x3deb 0x3b3c 0x39a6 0x392a 0x390c 0x3ded 0x3b38 0x39a4 0x392c 0x390f 0x3def 0x3b35 0x39a2 0x392d 0x3913 0x3def 0x3b35 0x39a0 0x392d 0x3914 0x3dee 0x3b36 0x399f 0x392a 0x3912 0x3deb 0x3b36 0x399e 0x3928 0x3910 0x3de2 0x3b35 0x399d 0x3927 0x3910 0x3dd8 0x3b34 0x399b 0x3927 0x390f 0x3dcd 0x3b2c 0x3997 0x3926 0x390f 0x3da1 0x3b16 0x398b 0x391d 0x3908 0x3d94 0x3b10 0x397f 0x3911 0x38f9 0x3d93 0x3b0a 0x397c 0x390a 0x38f2 0x3d8f 0x3b0c 0x3979 0x3906 0x38ec 0x3d8d 0x3b07 0x3977 0x3903 0x38ea 0x3d95 0x3b0c 0x397c 0x390d 0x38f8 0x3da1 0x3b20 0x3983 0x3914 0x38ff 0x3dbd 0x3b30 0x398c 0x3918 0x3902 0x3de0 0x3b45 0x3993 0x391d 0x3906 0x3e15 0x3b6d 0x39a2 0x3924 0x390d 0x3e15 0x3b6d 0x39a2 0x3924 0x390d 0x3e15 0x3b6d 0x39a2 0x3924 0x390d>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};
			};
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x2>;
			status = "ok";
		};

		qcom,cam-cpas@5c11000 {
			arch-compat = "cpas_top";
			cam_hw_fuse = <0x2 0x1b401d0 0x5 0x0 0x2 0x3 0x1b401d0 0x6 0x0 0x2>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camnoc-bus-width = <0x20>;
			camss-vdd-supply = <0x1bf>;
			cell-index = <0x0>;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "cci0", "csid0", "csid1", "csid2", "tfe0", "tfe1", "tfe2", "ope0", "cam-cdm-intf0", "cpas-cdm0", "ope-cdm0", "tpg0", "tpg1";
			clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-names = "gcc_camss_ahb_clk", "gcc_camss_top_ahb_clk", "gcc_camss_top_ahb_clk_src", "gcc_camss_axi_clk", "gcc_camss_axi_clk_src", "gcc_camss_nrt_axi_clk", "gcc_camss_rt_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x124f800 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x8f0d180 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0>;
			clocks = <0x17 0x9a 0x17 0x36 0x17 0x37 0x17 0x9c 0x17 0x9d 0x17 0x20 0x17 0x25>;
			compatible = "qcom,cam-cpas";
			control-camnoc-axi-clk;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x9f 0x1>;
			label = "cpas";
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x208d5 0x1 0x24d 0x0 0x208d5 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			reg = <0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x11000 0x13000>;
			reg-names = "cam_cpas_top", "cam_camnoc";
			regulator-names = "camss-vdd";
			src-clock-name = "gcc_camss_axi_clk_src";
			status = "ok";
			vdd-corner-ahb-mapping = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;

			camera-bus-nodes {

				level0-nodes {
					level-index = <0x0>;

					cpas-cdm0-all-rd {
						cell-index = <0x9>;
						client-name = "cpas-cdm0";
						node-name = "cpas-cdm0-all-rd";
						parent-node = <0x1c6>;
						phandle = <0x3f6>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ope-cdm0-all-rd {
						cell-index = <0xa>;
						client-name = "ope-cdm0";
						node-name = "ope-cdm0-all-rd";
						parent-node = <0x1c6>;
						phandle = <0x3f7>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ope0-all-rd {
						cell-index = <0x5>;
						client-name = "ope0";
						constituent-paths = <0x40 0x41>;
						node-name = "ope0-all-rd";
						parent-node = <0x1c6>;
						phandle = <0x3f2>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ope0-all-wr {
						cell-index = <0x4>;
						client-name = "ope0";
						constituent-paths = <0x42 0x43 0x44>;
						node-name = "ope0-all-wr";
						parent-node = <0x1c6>;
						phandle = <0x3f1>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					tfe0-all-wr {
						cell-index = <0x6>;
						client-name = "tfe0";
						constituent-paths = <0x4 0x5 0x6 0x7 0x1 0x2 0x3>;
						node-name = "tfe0-all-wr";
						parent-node = <0x1c7>;
						phandle = <0x3f3>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					tfe1-all-wr {
						cell-index = <0x7>;
						client-name = "tfe1";
						constituent-paths = <0x4 0x5 0x6 0x7 0x1 0x2 0x3>;
						node-name = "tfe1-all-wr";
						parent-node = <0x1c7>;
						phandle = <0x3f4>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					tfe2-all-wr {
						cell-index = <0x8>;
						client-name = "tfe2";
						constituent-paths = <0x4 0x5 0x6 0x7 0x1 0x2 0x3>;
						node-name = "tfe2-all-wr";
						parent-node = <0x1c7>;
						phandle = <0x3f5>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x1>;

					level1-nrt0-rd-wr {
						cell-index = <0x3>;
						node-name = "level1-nrt0-rd-wr";
						parent-node = <0x1c5>;
						phandle = <0x1c6>;
						traffic-merge-type = <0x1>;
					};

					level1-rt0-wr {
						cell-index = <0x2>;
						node-name = "level1-rt0-wr";
						parent-node = <0x1c4>;
						phandle = <0x1c7>;
						traffic-merge-type = <0x1>;
					};
				};

				level2-nodes {
					level-index = <0x2>;

					level2-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level2-nrt0-rd-wr-sum";
						phandle = <0x1c5>;
						qcom,axi-port-name = "cam_sf_0";
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_sf_0_mnoc";
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
							qcom,msm-bus-vector-dyn-vote;
						};
					};

					level2-rt0-rd-wr-sum {
						cell-index = <0x0>;
						ib-bw-voting-needed;
						node-name = "level2-rt0-rd-wr-sum";
						phandle = <0x1c4>;
						qcom,axi-port-name = "cam_hf_0";
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_hf_0_mnoc";
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0xaa 0x200 0x0 0x0 0xaa 0x200 0x0 0x0>;
							qcom,msm-bus-vector-dyn-vote;
						};
					};
				};
			};
		};

		qcom,cam-isp {
			arch-compat = "tfe";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-ope {
			compat-hw-name = "qcom,ope";
			compatible = "qcom,cam-ope";
			num-ope = <0x1>;
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x18 0x800 0x0>;
				label = "cpas-cdm0";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				qcom,iommu-faults = "non-fatal";

				iova-mem-map {
					phandle = <0x3f0>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ope {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x18 0x820 0x0 0x18 0x840 0x0>;
				label = "ope", "ope-cdm0";
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				qcom,iommu-faults = "non-fatal";

				iova-mem-map {
					phandle = <0x3ef>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};

			msm_cam_smmu_tfe {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x18 0x400 0x0>;
				label = "tfe";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				qcom,iommu-faults = "non-fatal";

				iova-mem-map {
					phandle = <0x3ee>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};
		};

		qcom,cc-debug {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src";
			clocks = <0x10 0x0>;
			compatible = "qcom,bengal-debugcc";
			phandle = <0x222>;
			qcom,cpucc = <0x66>;
			qcom,dispcc = <0x63>;
			qcom,gcc = <0x17>;
			qcom,gpucc = <0x64>;
			qcom,mccc = <0x65>;
		};

		qcom,cci0 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "cci_0_clk", "cci_0_clk_src";
			clock-rates = <0x0 0x23c3460>;
			clocks = <0x17 0xa0 0x17 0xa1>;
			compatible = "qcom,cci-v1.2", "qcom,cci";
			gdscr-supply = <0x1bf>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x11 0x16 0x0 0x11 0x17 0x0 0x11 0x1d 0x0 0x11 0x1e 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0xce 0x1>;
			phandle = <0x3e9>;
			pinctrl-0 = <0x1c0 0x1c1>;
			pinctrl-1 = <0x1c2 0x1c3>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0x5c1b000 0x1000>;
			reg-cam-base = <0x1b000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_0_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x3ec>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x3eb>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x3ed>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x3ea>;
				status = "ok";
			};
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,config-arr = <0xf0880b8 0xf0980b8 0xf0a80b8 0xf0b80b8>;
			qcom,threshold-arr = <0xf0880b0 0xf0980b0 0xf0a80b0 0xf0b80b0>;
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,config-arr = <0xf1880b8 0xf1980b8 0xf1a80b8 0xf1b80b8>;
			qcom,threshold-arr = <0xf1880b0 0xf1980b0 0xf1a80b0 0xf1b80b0>;
		};

		qcom,cpas-cdm0@5c23000 {
			camss-supply = <0x1bf>;
			cdm-client-names = "tfe0", "tfe1", "tfe2";
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_top_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x17 0x36>;
			compatible = "qcom,cam-cpas-cdm2_0";
			config-fifo;
			fifo-depths = <0x40 0x40 0x40 0x40>;
			interrupt-names = "cpas-cdm0";
			interrupts = <0x0 0xcf 0x1>;
			label = "cpas-cdm";
			phandle = <0x3f8>;
			reg = <0x5c23000 0x400>;
			reg-cam-base = <0x23000>;
			reg-names = "cpas-cdm0";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,cpu-cpu-ddr-bw {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x85>;
			phandle = <0x86>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu-cpu-ddr-bwmon@01b8e200 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x1a5 0x4>;
			phandle = <0x247>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x86>;
			reg = <0x1b8e300 0x100 0x1b8e200 0x100>;
			reg-names = "base", "global_base";
		};

		qcom,cpu0-cpu-ddr-lat {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x85>;
			phandle = <0x87>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x85>;
			phandle = <0x88>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu0-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x248>;
			qcom,cpulist = <0x7 0x8 0x9 0xa>;

			qcom,cpu0-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x24a>;
				qcom,cpulist = <0x7 0x8 0x9 0xa>;
				qcom,target-dev = <0x88>;

				ddr3-map {
					qcom,core-dev-table = <0x96000 0x5f5 0x13ec00 0xd70 0x1b8a00 0x16e3>;
					qcom,ddr-type = <0x5>;
				};

				ddr4-map {
					qcom,core-dev-table = <0x96000 0x8f0 0xf8700 0xd70 0x15aae0 0x104d 0x1b8a00 0x16e3>;
					qcom,ddr-type = <0x7>;
				};
			};

			qcom,cpu0-cpu-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x249>;
				qcom,cachemiss-ev = <0x17>;
				qcom,cpulist = <0x7 0x8 0x9 0xa>;
				qcom,stall-cycle-ev = <0xe7>;
				qcom,target-dev = <0x87>;

				ddr3-map {
					qcom,core-dev-table = <0xd2f00 0x5f5 0x13ec00 0xd70 0x1b8a00 0x16e3>;
					qcom,ddr-type = <0x5>;
				};

				ddr4-map {
					qcom,core-dev-table = <0xd2f00 0x8f0 0x13ec00 0x104d 0x15aae0 0x16e3 0x1b8a00 0x1e4f>;
					qcom,ddr-type = <0x7>;
				};
			};
		};

		qcom,cpu4-cpu-ddr-lat {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x85>;
			phandle = <0x89>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x85>;
			phandle = <0x8a>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu4-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x24b>;
			qcom,cpulist = <0xb 0xc 0xd 0xe>;

			qcom,cpu4-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x24d>;
				qcom,cpulist = <0xb 0xc 0xd 0xe>;
				qcom,target-dev = <0x8a>;

				ddr3-map {
					qcom,core-dev-table = <0x9f600 0x5f5 0x101d00 0xd70 0x156300 0x104d 0x177000 0x16e3 0x1ec300 0x1bbe>;
					qcom,ddr-type = <0x5>;
				};

				ddr4-map {
					qcom,core-dev-table = <0xdc500 0x8f0 0x101d00 0x104d 0x156350 0x16e3 0x1b8a00 0x1e4f 0x1ec300 0x35c3>;
					qcom,ddr-type = <0x7>;
				};
			};

			qcom,cpu4-cpu-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x24c>;
				qcom,cachemiss-ev = <0x17>;
				qcom,cpulist = <0xb 0xc 0xd 0xe>;
				qcom,stall-cycle-ev = <0x24>;
				qcom,target-dev = <0x89>;

				ddr3-map {
					qcom,core-dev-table = <0x101d00 0x5f5 0x156300 0xd70 0x1b8a00 0x16e3 0x1ec300 0x1bbe>;
					qcom,ddr-type = <0x5>;
				};

				ddr4-map {
					qcom,core-dev-table = <0xdc500 0xd70 0x156300 0x1e4f 0x1b8a00 0x2e57 0x1ec300 0x35c3>;
					qcom,ddr-type = <0x7>;
				};
			};
		};

		qcom,cpufreq-hw {
			#address-cells = <0x1>;
			#freq-domain-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "xo", "alternate";
			clocks = <0x10 0x0 0x17 0x0>;
			compatible = "qcom,cpufreq-hw";
			phandle = <0x3>;
			qcom,max-lut-entries = <0xc>;
			qcom,no-accumulative-counter;
			reg = <0xf521000 0x1000 0xf523000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1";

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x3a>;
					qcom,cpu = <0x7>;
				};

				cpu1-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x3b>;
					qcom,cpu = <0x8>;
				};

				cpu2-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x3c>;
					qcom,cpu = <0x9>;
				};

				cpu3-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x3d>;
					qcom,cpu = <0xa>;
				};

				cpu4-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x34>;
					qcom,cpu = <0xb>;
				};

				cpu5-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x35>;
					qcom,cpu = <0xc>;
				};

				cpu6-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x37>;
					qcom,cpu = <0xd>;
				};

				cpu7-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x38>;
					qcom,cpu = <0xe>;
				};
			};

			qcom,limits-dcvs@f521000 {
				#thermal-sensor-cells = <0x0>;
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x25 0x4>;
				phandle = <0x4>;
				qcom,affinity = <0x0>;
				qcom,no-cooling-device-register;
				reg = <0xf550800 0x1000 0xf521000 0x1000>;
			};

			qcom,limits-dcvs@f523000 {
				#thermal-sensor-cells = <0x0>;
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x25 0x4>;
				phandle = <0x6>;
				qcom,affinity = <0x1>;
				qcom,no-cooling-device-register;
				reg = <0xf550800 0x1000 0xf523000 0x1000>;
			};
		};

		qcom,csiphy0 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x124f800 0x0 0x124f800 0x0 0xe4e1c00 0x0 0xbebc200 0x0 0x14584850 0x0 0xbebc200 0x0 0x16e36000 0x0 0x10059000 0x0>;
			clocks = <0x17 0x35 0x17 0xa2 0x17 0x13 0x17 0x12>;
			compatible = "qcom,csiphy-v2.0.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x1bf>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x48 0x1>;
			mipi-csi-vdd-supply = <0x1be>;
			phandle = <0x3e6>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			reg = <0x5c52000 0x1000>;
			reg-cam-base = <0x52000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy1 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x124f800 0x0 0x124f800 0x0 0xe4e1c00 0x0 0xbebc200 0x0 0x14584850 0x0 0xbebc200 0x0 0x16e36000 0x0 0x10059000 0x0>;
			clocks = <0x17 0x35 0x17 0xa3 0x17 0x15 0x17 0x14>;
			compatible = "qcom,csiphy-v2.0.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x1bf>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x49 0x1>;
			mipi-csi-vdd-supply = <0x1be>;
			phandle = <0x3e7>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			reg = <0x5c53000 0x1000>;
			reg-cam-base = <0x53000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy2 {
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-rates = <0x124f800 0x0 0x124f800 0x0 0xe4e1c00 0x0 0xbebc200 0x0 0x14584850 0x0 0xbebc200 0x0 0x16e36000 0x0 0x10059000 0x0>;
			clocks = <0x17 0x35 0x17 0xa4 0x17 0x17 0x17 0x16>;
			compatible = "qcom,csiphy-v2.0.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x1bf>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x4a 0x1>;
			mipi-csi-vdd-supply = <0x1be>;
			phandle = <0x3e8>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			reg = <0x5c54000 0x1000>;
			reg-cam-base = <0x54000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
		};

		qcom,demux {
			compatible = "qcom,demux";
		};

		qcom,dispcc@5f00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x17 0x3d>;
			compatible = "qcom,bengal-dispcc", "syscon";
			phandle = <0x63>;
			reg = <0x5f00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
		};

		qcom,gcc@1400000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,bengal-gcc", "syscon";
			phandle = <0x17>;
			reg = <0x1400000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_cx_ao-supply = <0x62>;
			vdd_mx-supply = <0x1a>;
		};

		qcom,gdsc@141a004 {
			compatible = "qcom,gdsc";
			phandle = <0x92>;
			reg = <0x141a004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "ok";
		};

		qcom,gdsc@1445004 {
			compatible = "qcom,gdsc";
			phandle = <0x252>;
			reg = <0x1445004 0x4>;
			regulator-name = "gcc_ufs_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@1458004 {
			compatible = "qcom,gdsc";
			phandle = <0x1bf>;
			reg = <0x1458004 0x4>;
			regulator-name = "gcc_camss_top_gdsc";
			status = "ok";
		};

		qcom,gdsc@145807c {
			compatible = "qcom,gdsc";
			phandle = <0x80>;
			reg = <0x145807c 0x4>;
			regulator-name = "gcc_venus_gdsc";
			status = "ok";
		};

		qcom,gdsc@1458098 {
			compatible = "qcom,gdsc";
			phandle = <0x13c>;
			qcom,support-hw-trigger;
			reg = <0x1458098 0x4>;
			regulator-name = "gcc_vcodec0_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d060 {
			compatible = "qcom,gdsc";
			phandle = <0x253>;
			qcom,no-status-check-on-disable;
			reg = <0x147d060 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d074 {
			compatible = "qcom,gdsc";
			phandle = <0x13f>;
			qcom,no-status-check-on-disable;
			reg = <0x147d074 0x4>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d078 {
			compatible = "qcom,gdsc";
			phandle = <0x140>;
			qcom,no-status-check-on-disable;
			reg = <0x147d078 0x4>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d07c {
			compatible = "qcom,gdsc";
			phandle = <0x141>;
			qcom,no-status-check-on-disable;
			reg = <0x147d07c 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			status = "ok";
		};

		qcom,gdsc@599100c {
			compatible = "qcom,gdsc";
			domain-addr = <0x91>;
			parent-supply = <0x21>;
			phandle = <0x163>;
			reg = <0x599100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			status = "ok";
			sw-reset = <0x90>;
		};

		qcom,gdsc@599106c {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x8f>;
			parent-supply = <0x21>;
			phandle = <0x13e>;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x599106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			status = "ok";
		};

		qcom,gdsc@5f03000 {
			compatible = "qcom,gdsc";
			phandle = <0x8e>;
			proxy-supply = <0x8e>;
			qcom,proxy-consumer-enable;
			qcom,support-hw-trigger;
			reg = <0x5f03000 0x4>;
			regulator-name = "mdss_core_gdsc";
			status = "ok";
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect";
			qcom,config-reg = <0xf1d1434>;
			qcom,threshold-arr = <0xf1d141c 0xf1d1420 0xf1d1424 0xf1d1428 0xf1d142c 0xf1d1430>;
		};

		qcom,glink {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,glink";
			ranges;

			adsp {
				interrupts = <0x0 0x115 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x6c 0x8>;
				phandle = <0x6e>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x6d 0x6f>;
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			cdsp {
				interrupts = <0x0 0x105 0x1>;
				label = "cdsp";
				mbox-names = "cdsp_smem";
				mboxes = <0x6c 0x1c>;
				phandle = <0x6f>;
				qcom,glink-label = "cdsp";
				qcom,remote-pid = <0x5>;
				transport = "smem";

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x6d 0x6e>;
				};

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0x224>;
						qcom,qos-latency-us = <0x64>;
						qcom,qos-maxhold-ms = <0x14>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			modem {
				interrupts = <0x0 0x44 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x6c 0xc>;
				phandle = <0x6d>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x6e 0x6f>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		qcom,gpi-dma@4a00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4>;
			iommus = <0x18 0xf6 0x0>;
			phandle = <0x14c>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0xf>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xa>;
			reg = <0x4a00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			operating-points-v2 = <0x161>;
			phandle = <0x162>;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,gpucc@5990000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,bengal-gpucc", "syscon";
			phandle = <0x64>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x2e>;
			reg = <0x5990000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_mx-supply = <0x1a>;
		};

		qcom,icnss@C800000 {
			compatible = "qcom,icnss";
			interrupts = <0x0 0x166 0x4 0x0 0x167 0x4 0x0 0x168 0x4 0x0 0x169 0x4 0x0 0x16a 0x4 0x0 0x16b 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4>;
			iommus = <0x18 0x1a0 0x1>;
			phandle = <0x244>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-faults = "stall-disable", "HUPCF";
			qcom,iommu-geometry = <0xa0000000 0x10010000>;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			qcom,wlan-msa-fixed-region = <0x7d>;
			reg = <0xc800000 0x800000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_ipa";
			vdd-1.3-rfa-supply = <0x13>;
			vdd-1.8-xo-supply = <0x15>;
			vdd-3.3-ch0-supply = <0x14>;
			vdd-cx-mx-supply = <0x7e>;

			qcom,smp2p_map_wlan_1_in {
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
				interrupts-extended = <0x7f 0x0 0x0 0x7f 0x1 0x0>;
			};
		};

		qcom,ion {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0x98>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xa>;
			};

			qcom,ion-heap@14 {
				qcom,ion-heap-type = "SECURE_CARVEOUT";
				reg = <0xe>;

				cdsp {
					memory-region = <0x99>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@19 {
				memory-region = <0x9b>;
				qcom,ion-heap-type = "DMA";
				reg = <0x13>;
			};

			qcom,ion-heap@25 {
				phandle = <0x256>;
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@26 {
				memory-region = <0x9a>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1a>;
			};

			qcom,ion-heap@27 {
				memory-region = <0x16>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@9 {
				phandle = <0x257>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x9>;
			};
		};

		qcom,ipa@0x5800000 {
			clock-names = "core_clk";
			clocks = <0x10 0xa>;
			compatible = "qcom,ipa";
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x101 0x4 0x0 0x103 0x4>;
			phandle = <0x24e>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,ipa-endp-delay-wa;
			qcom,ipa-fltrt-not-hashable;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x5a 0x200 0x13880 0x71868 0x5a 0x249 0x13880 0x10bda 0x1 0x2a4 0x13880 0x1e 0x5a 0x200 0x13880 0x1e8480 0x5a 0x249 0x13880 0x414c5 0x1 0x2a4 0x13880 0x1ad42 0x5a 0x200 0x324b0 0x3d0900 0x5a 0x249 0x324b0 0xae101 0x1 0x2a4 0x324b0 0x78000 0x5a 0x200 0x324b0 0x556eb4 0x5a 0x249 0x324b0 0x15eb41 0x1 0x2a4 0x324b0 0x78000>;
			qcom,platform-type = <0x1>;
			qcom,scaling-exceptions;
			qcom,skip-ieob-mask-wa;
			qcom,smmu-fast-map;
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-pm;
			qcom,use-ipa-tethering-bridge;
			reg = <0x5800000 0x34000 0x5804000 0x28000>;
			reg-names = "ipa-base", "gsi-base";
			status = "disabled";

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0x8c 0x0 0x0>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0x8b 0x0>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x8d>;
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
		};

		qcom,kgsl-3d0@5900000 {
			#cooling-cells = <0x2>;
			clock-names = "core_clk", "rbbmtimer_clk", "iface_clk", "ahb_clk", "mem_clk", "gmu_clk", "smmu_vote", "apb_pclk";
			clocks = <0x64 0xd 0x64 0xa 0x17 0x96 0x64 0x4 0x17 0x4c 0x64 0x7 0x64 0x10 0x10 0x8>;
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0xb1 0x4>;
			label = "kgsl-3d0";
			nvmem-cell-names = "speed_bin", "gaming_bin";
			nvmem-cells = <0x164 0x165>;
			phandle = <0x2e>;
			qcom,bus-control;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x5>;
			qcom,chipid = <0x6010000>;
			qcom,enable-ca-jump;
			qcom,gpu-qdss-stm = <0xe1c0000 0x40000>;
			qcom,gpubw-dev = <0x162>;
			qcom,highest-bank-bit = <0xe>;
			qcom,id = <0x0>;
			qcom,idle-timeout = <0x50>;
			qcom,initial-pwrlevel = <0x6>;
			qcom,min-access-length = <0x40>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x186a00 0x1a 0x200 0x0 0x249f00 0x1a 0x200 0x0 0x370dc0 0x1a 0x200 0x0 0x42c5c0 0x1a 0x200 0x0 0x532140 0x1a 0x200 0x0 0x5dc000 0x1a 0x200 0x0 0x7c2540 0x1a 0x200 0x0 0xa52940 0x1a 0x200 0x0 0xbdd1c0 0x1a 0x200 0x0 0xdc3700>;
			qcom,pm-qos-active-latency = <0x1a6>;
			qcom,pm-qos-wakeup-latency = <0x1a6>;
			qcom,snapshot-size = <0x100000>;
			qcom,ubwc-mode = <0x1>;
			reg = <0x5900000 0x90000 0x5961000 0x800>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc";
			regulator-names = "vddcx", "vdd";
			status = "ok";
			vdd-supply = <0x163>;
			vddcx-supply = <0x13e>;

			qcom,gpu-cx-ipeak {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-cx-ipeak";

				qcom,gpu-cx-ipeak@0 {
					qcom,gpu-cx-ipeak = <0x13d 0xa>;
					qcom,gpu-cx-ipeak-freq = <0x389fd980>;
				};

				qcom,gpu-cx-ipeak@1 {
					qcom,gpu-cx-ipeak = <0x13d 0x1>;
					qcom,gpu-cx-ipeak-freq = <0x35a4e900>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x3>;
				};
			};

			qcom,gpu-mempools-lowmem {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools-lowmem";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-allocate;
					qcom,mempool-max-pages = <0x100>;
					qcom,mempool-page-size = <0x10000>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-allocate;
					qcom,mempool-max-pages = <0x20>;
					qcom,mempool-page-size = <0x100000>;
					reg = <0x3>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0x0>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x3a699d00>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x35a4e900>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x30e03500>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x2c67cc40>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x23c34600>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x1312d000>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0xce>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x3a699d00>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x35a4e900>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x30e03500>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x2c67cc40>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x23c34600>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x1312d000>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0xc8>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x389fd980>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x35a4e900>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x30e03500>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x2c67cc40>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x23c34600>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x1312d000>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x2>;
					qcom,initial-pwrlevel = <0x3>;
					qcom,speed-bin = <0x9d>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,gpu-freq = <0x2c67cc40>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x23c34600>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x1312d000>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x4>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x1>;
					qcom,initial-pwrlevel = <0x2>;
					qcom,speed-bin = <0x7f>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x23c34600>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x1312d000>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x3>;
					};
				};
			};
		};

		qcom,kgsl-busmon {
			compatible = "qcom,kgsl-busmon";
			label = "kgsl-busmon";
			operating-points-v2 = <0x160>;
			phandle = <0x320>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			phandle = <0x31f>;
			qcom,firmware-name = "a610_zap";
			qcom,mas-crypto = <0x1d>;
			qcom,pas-id = <0xd>;
		};

		qcom,kgsl-iommu@59a0000 {
			clock-names = "mem_clk", "mem_iface_clk", "smmu_vote";
			clocks = <0x17 0x96 0x17 0x4c 0x64 0x10>;
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x321>;
			qcom,hyp_secure_alloc;
			qcom,protect = <0xa0000 0x10000>;
			qcom,retention;
			reg = <0x59a0000 0x10000>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x142 0x2 0x0>;
				label = "gfx3d_secure";
				phandle = <0x323>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x142 0x0 0x1>;
				label = "gfx3d_user";
				phandle = <0x322>;
				qcom,gpu-offset = <0xa8000>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,lmh-cpu-vdd@f550800 {
			#cooling-cells = <0x2>;
			compatible = "qcom,lmh-cpu-vdd";
			phandle = <0x49>;
			reg = <0xf550800 0x1000>;
		};

		qcom,lpass@ab00000 {
			clock-names = "xo";
			clocks = <0x10 0x8f>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0xf 0x0 0x11a 0x1 0x1f 0x0 0x0 0x1f 0x2 0x0 0x1f 0x1 0x0 0x1f 0x3 0x0>;
			memory-region = <0x1e>;
			qcom,complete-ramdump;
			qcom,firmware-name = "adsp";
			qcom,mas-crypto = <0x1d>;
			qcom,minidump-as-elf32;
			qcom,minidump-id = <0x5>;
			qcom,pas-id = <0x1>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x20 0x0>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x1>;
			qcom,vdd_lpi_cx-uV-uA = <0x180 0x0>;
			qcom,vdd_lpi_mx-uV-uA = <0x180 0x0>;
			reg = <0xab00000 0x100>;
			vdd_lpi_cx-supply = <0x1b>;
			vdd_lpi_mx-supply = <0x1c>;
		};

		qcom,lpm-levels {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,lpm-levels";
			qcom,use-psci;

			qcom,pm-cluster@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "system";
				qcom,psci-mode-mask = <0xf>;
				qcom,psci-mode-shift = <0x8>;
				qcom,spm-device-names = "cci";
				reg = <0x0>;

				qcom,pm-cluster-level@0 {
					label = "system-wfi";
					qcom,entry-latency-us = <0x280>;
					qcom,exit-latency-us = <0x676>;
					qcom,min-residency-us = <0x8f6>;
					qcom,psci-mode = <0x0>;
					reg = <0x0>;
				};

				qcom,pm-cluster-level@1 {
					label = "system-pc";
					qcom,entry-latency-us = <0x2a4f>;
					qcom,exit-latency-us = <0x119a>;
					qcom,is-reset;
					qcom,min-child-idx = <0x2>;
					qcom,min-residency-us = <0x3bea>;
					qcom,notify-rpm;
					qcom,psci-mode = <0x3>;
					reg = <0x1>;
				};

				qcom,pm-cluster@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					label = "pwr";
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x4>;
					qcom,spm-device-names = "l2";
					reg = <0x0>;

					qcom,pm-cluster-level@0 {
						label = "pwr-l2-wfi";
						qcom,entry-latency-us = <0x26>;
						qcom,exit-latency-us = <0x33>;
						qcom,min-residency-us = <0x59>;
						qcom,psci-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cluster-level@1 {
						label = "pwr-l2-gdhs";
						qcom,entry-latency-us = <0x168>;
						qcom,exit-latency-us = <0x1a5>;
						qcom,min-child-idx = <0x1>;
						qcom,min-residency-us = <0x30e>;
						qcom,psci-mode = <0x2>;
						reg = <0x1>;
					};

					qcom,pm-cluster-level@2 {
						label = "pwr-l2-pc";
						qcom,entry-latency-us = <0x320>;
						qcom,exit-latency-us = <0x846>;
						qcom,is-reset;
						qcom,min-child-idx = <0x1>;
						qcom,min-residency-us = <0x1cd0>;
						qcom,psci-mode = <0x4>;
						reg = <0x2>;
					};

					qcom,pm-cpu {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						qcom,cpu = <0x7 0x8 0x9 0xa>;
						qcom,disable-ipi-prediction;
						qcom,psci-mode-mask = <0xf>;
						qcom,psci-mode-shift = <0x0>;

						qcom,pm-cpu-level@0 {
							label = "wfi";
							qcom,entry-latency-us = <0x31>;
							qcom,exit-latency-us = <0x2a>;
							qcom,min-residency-us = <0x5b>;
							qcom,psci-cpu-mode = <0x1>;
							reg = <0x0>;
						};

						qcom,pm-cpu-level@1 {
							label = "pc";
							qcom,entry-latency-us = <0x122>;
							qcom,exit-latency-us = <0x178>;
							qcom,is-reset;
							qcom,min-residency-us = <0x49e>;
							qcom,psci-cpu-mode = <0x3>;
							qcom,use-broadcast-timer;
							reg = <0x1>;
						};
					};
				};

				qcom,pm-cluster@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					label = "perf";
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x4>;
					qcom,spm-device-names = "l2";
					reg = <0x1>;

					qcom,pm-cluster-level@0 {
						label = "perf-l2-wfi";
						qcom,entry-latency-us = <0x26>;
						qcom,exit-latency-us = <0x33>;
						qcom,min-residency-us = <0x59>;
						qcom,psci-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cluster-level@1 {
						label = "perf-l2-gdhs";
						qcom,entry-latency-us = <0x13a>;
						qcom,exit-latency-us = <0x159>;
						qcom,min-child-idx = <0x1>;
						qcom,min-residency-us = <0x294>;
						qcom,psci-mode = <0x2>;
						reg = <0x1>;
					};

					qcom,pm-cluster-level@2 {
						label = "perf-l2-pc";
						qcom,entry-latency-us = <0x280>;
						qcom,exit-latency-us = <0x676>;
						qcom,is-reset;
						qcom,min-child-idx = <0x1>;
						qcom,min-residency-us = <0x1f9e>;
						qcom,psci-mode = <0x4>;
						reg = <0x2>;
					};

					qcom,pm-cpu {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						qcom,cpu = <0xb 0xc 0xd 0xe>;
						qcom,disable-ipi-prediction;
						qcom,psci-mode-mask = <0xf>;
						qcom,psci-mode-shift = <0x0>;

						qcom,pm-cpu-level@0 {
							label = "wfi";
							qcom,entry-latency-us = <0x1d>;
							qcom,exit-latency-us = <0x27>;
							qcom,min-residency-us = <0x44>;
							qcom,psci-cpu-mode = <0x1>;
							reg = <0x0>;
						};

						qcom,pm-cpu-level@1 {
							label = "pc";
							qcom,entry-latency-us = <0x129>;
							qcom,exit-latency-us = <0x144>;
							qcom,is-reset;
							qcom,min-residency-us = <0x456>;
							qcom,psci-cpu-mode = <0x3>;
							qcom,use-broadcast-timer;
							reg = <0x1>;
						};
					};
				};
			};
		};

		qcom,mdss_dsi0_ctrl {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x63 0x2 0x63 0x3 0x63 0x5 0x63 0xc 0x63 0xd 0x63 0x6>;
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			frame-threshold-time-us = <0x3e8>;
			interrupt-parent = <0x1bd>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x3e0>;
			reg = <0x5e94000 0x400 0x5f08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			vdda-1p2-supply = <0x1be>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x12cc80>;
					qcom,supply-min-voltage = <0x12cc80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi0_pll {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x63 0x12>;
			compatible = "qcom,mdss_dsi_pll_14nm";
			gdsc-supply = <0x8e>;
			label = "MDSS DSI 0 PLL";
			memory-region = <0x1bc>;
			phandle = <0x3d9>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0x5e94400 0x588 0x5f03000 0x8 0x5e94200 0x100>;
			reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0 {
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v2.0";
			label = "dsi-phy-0";
			phandle = <0x3e1>;
			qcom,panel-allow-phy-poweroff;
			qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
			reg = <0x5e94400 0x588 0x5e01400 0x100 0x5e94200 0x100>;
			reg-names = "dsi_phy", "phy_clamp_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x1a>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x1a0>;
					qcom,supply-min-voltage = <0x100>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-off-min-voltage = <0x10>;
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp {
			#interrupt-cells = <0x1>;
			#power-domain-cells = <0x0>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x0 0x16e36000 0x124f800 0x16e36000 0x124c72c0>;
			clock-names = "gcc_iface", "gcc_bus", "throttle_clk", "div_clk", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x0 0xf424000 0x124f800 0xb71b000 0xb71b000>;
			clocks = <0x17 0x3d 0x17 0x3f 0x17 0x40 0x17 0x3e 0x63 0x12 0x63 0x8 0x63 0x10 0x63 0xa 0x63 0xe>;
			compatible = "qcom,sde-kms";
			interrupt-controller;
			interrupts = <0x0 0xba 0x4>;
			phandle = <0x1bd>;
			qcom,sde-axi-bus-width = <0x10>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary";
			qcom,sde-ctl-off = <0x2000>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-danger-lut = <0xff 0xffff 0x0 0x0 0xffff>;
			qcom,sde-dither-off = <0x30e0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dram-channels = <0x1>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0xfe4>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-highest-bank-bit = <0x1>;
			qcom,sde-intf-off = <0x0 0x6b800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "none", "dsi";
			qcom,sde-len = <0x494>;
			qcom,sde-max-bw-high-kbps = <0x3d0900>;
			qcom,sde-max-bw-low-kbps = <0x2f4d60>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x27ac40 0x27ac40>;
			qcom,sde-max-per-pipe-bw-kbps = <0x27ac40 0x27ac40>;
			qcom,sde-min-core-ib-kbps = <0x249f00>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-min-llcc-ib-kbps = <0xc3500>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0x4>;
			qcom,sde-mixer-display-pref = "primary";
			qcom,sde-mixer-linewidth = <0x800>;
			qcom,sde-mixer-off = <0x45000>;
			qcom,sde-mixer-pair-mask = <0x0>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-stage-base-layer;
			qcom,sde-num-mnoc-ports = <0x1>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pp-off = <0x71000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-lut-linear = <0x0 0x112222 0x22335777>;
			qcom,sde-qos-lut-macrotile = <0x0 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x0 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0>;
			qcom,sde-qseed-type = "qseedv3lite";
			qcom,sde-safe-lut-linear = <0x0 0xfff0>;
			qcom,sde-safe-lut-macrotile = <0x0 0xff00>;
			qcom,sde-safe-lut-macrotile-qseed = <0x0 0xff00>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff>;
			qcom,sde-secure-sid-mask = <0x421>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2ac 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1>;
			qcom,sde-sspp-linewidth = <0x870>;
			qcom,sde-sspp-off = <0x5000 0x25000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x2 0x1>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-type = "vig", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x1>;
			qcom,sde-ubwc-static = <0x11f>;
			qcom,sde-ubwc-swizzle = <0x7>;
			qcom,sde-ubwc-version = <0x100>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x2008>;
			reg = <0x5e00000 0x8f030 0x5eb0000 0x2008 0x5e8f000 0x2c 0xc125ba4 0x20>;
			reg-names = "mdp_phys", "vbif_phys", "sid_phys", "sde_imem_phys";
			sde-vdd-supply = <0x8e>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "sde-vdd";
					reg = <0x0>;
				};
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x493e00 0x16 0x200 0x0 0x493e00>;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-limits {

				qcom,sde-bw-limits {
					qcom,sde-limit-cases = "per_vig_pipe", "per_dma_pipe", "total_max_bw", "camera_concurrency";
					qcom,sde-limit-ids = <0x1 0x2 0x4 0x8>;
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-values = <0x1 0x27ac40 0x9 0x27ac40 0x2 0x27ac40 0xa 0x27ac40 0x4 0x3d0900 0xc 0x2f4d60>;
				};

				qcom,sde-linewidth-limits {
					qcom,sde-limit-cases = "vig", "dma", "scale";
					qcom,sde-limit-ids = <0x1 0x2 0x4>;
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-values = <0x1 0x1000 0x5 0xa00 0x2 0x870>;
				};
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-inverse-pma;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x18 0x421 0x0>;
				phandle = <0x3db>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
			};

			qcom,smmu_sde_unsec_cb {
				compatible = "qcom,smmu_sde_unsec";
				iommus = <0x18 0x420 0x2>;
				phandle = <0x3da>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-earlymap;
				qcom,iommu-faults = "non-fatal";
			};
		};

		qcom,mdss_rotator {
			#list-cells = <0x1>;
			clock-names = "gcc_iface", "iface_clk", "rot_clk";
			clocks = <0x17 0x3d 0x63 0x12 0x63 0xe>;
			compatible = "qcom,sde_rotator";
			interrupt-parent = <0x1bd>;
			interrupts = <0x2 0x0>;
			phandle = <0x3dc>;
			power-domains = <0x1bd>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-rot-parent = <0x1bd 0x0>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-rot-xin-id = <0xa 0xb>;
			qcom,mdss-sbuf-headroom = <0x14>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800>;
			qcom,supply-names = "rot-vdd";
			reg = <0x5e00000 0xac000 0x5eb0000 0x2008>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			rot-vdd-supply = <0x8e>;

			qcom,rot-reg-bus {
				phandle = <0x3dd>;
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x18 0x43d 0x0>;
				phandle = <0x3df>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x18 0x43c 0x0>;
				phandle = <0x3de>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				phandle = <0x1ef>;
				qcom,allocate-on-request;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x500000>;
			};
		};

		qcom,mpm2-sleep-counter@4403000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x4403000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			phandle = <0x3c4>;
			qcom,adsp-state = <0x0>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x6a>;
			restrict-access;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			phandle = <0x346>;
			qcom,subsys-name = "apr_adsp";

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				iommus = <0x18 0x1c1 0x0>;
				phandle = <0x347>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x348>;

				bolero-cdc {
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x166 0x0>;
					compatible = "qcom,bolero-codec";
					phandle = <0x3bb>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					rx-macro@a600000 {
						phandle = <0x3be>;

						rx_swr_master {
							phandle = <0x3bf>;
						};
					};

					va-macro@a730000 {
						phandle = <0x3bc>;

						va_swr_master {
							phandle = <0x3bd>;
						};
					};
				};

				cdc_dmic01_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x3b6>;
					pinctrl-0 = <0x167 0x168>;
					pinctrl-1 = <0x169 0x16a>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				cdc_dmic23_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x3b7>;
					pinctrl-0 = <0x16b 0x16c>;
					pinctrl-1 = <0x16d 0x16e>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				lpi_pinctrl@ac40000 {
					#gpio-cells = <0x2>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x166 0x0>;
					compatible = "qcom,lpi-pinctrl";
					gpio-controller;
					phandle = <0x349>;
					qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000>;
					qcom,lpi-slew-offset-tbl = <0x0 0x2 0x4 0x8 0xa 0xc 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x14>;
					qcom,num-gpios = <0x13>;
					qcom,slew-reg = <0xa95a000 0x0>;
					reg = <0xa7c0000 0x0>;

					dmic01_clk_active {
						phandle = <0x167>;

						config {
							drive-strength = <0x8>;
							output-high;
							pins = "gpio6";
						};

						mux {
							function = "func1";
							pins = "gpio6";
						};
					};

					dmic01_clk_sleep {
						phandle = <0x169>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							output-low;
							pins = "gpio6";
						};

						mux {
							function = "func1";
							pins = "gpio6";
						};
					};

					dmic01_data_active {
						phandle = <0x168>;

						config {
							drive-strength = <0x8>;
							input-enable;
							pins = "gpio7";
						};

						mux {
							function = "func1";
							pins = "gpio7";
						};
					};

					dmic01_data_sleep {
						phandle = <0x16a>;

						config {
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio7";
							pull-down;
						};

						mux {
							function = "func1";
							pins = "gpio7";
						};
					};

					dmic23_clk_active {
						phandle = <0x16b>;

						config {
							drive-strength = <0x8>;
							output-high;
							pins = "gpio8";
						};

						mux {
							function = "func1";
							pins = "gpio8";
						};
					};

					dmic23_clk_sleep {
						phandle = <0x16d>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							output-low;
							pins = "gpio8";
						};

						mux {
							function = "func1";
							pins = "gpio8";
						};
					};

					dmic23_data_active {
						phandle = <0x16c>;

						config {
							drive-strength = <0x8>;
							input-enable;
							pins = "gpio9";
						};

						mux {
							function = "func1";
							pins = "gpio9";
						};
					};

					dmic23_data_sleep {
						phandle = <0x16e>;

						config {
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio9";
							pull-down;
						};

						mux {
							function = "func1";
							pins = "gpio9";
						};
					};

					lpi_aux1_sck {

						lpi_aux1_sck_active {
							phandle = <0x39f>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_aux1_sck_sleep {
							phandle = <0x39e>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_aux1_sd0 {

						lpi_aux1_sd0_active {
							phandle = <0x3a3>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_aux1_sd0_sleep {
							phandle = <0x3a2>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_aux1_sd1 {

						lpi_aux1_sd1_active {
							phandle = <0x3a5>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_aux1_sd1_sleep {
							phandle = <0x3a4>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_aux1_ws {

						lpi_aux1_ws_active {
							phandle = <0x3a1>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_aux1_ws_sleep {
							phandle = <0x3a0>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_aux2_sck {

						lpi_aux2_sck_active {
							phandle = <0x3a7>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_aux2_sck_sleep {
							phandle = <0x3a6>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_aux2_sd0 {

						lpi_aux2_sd0_active {
							phandle = <0x3ab>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_aux2_sd0_sleep {
							phandle = <0x3aa>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_aux2_sd1 {

						lpi_aux2_sd1_active {
							phandle = <0x3ad>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_aux2_sd1_sleep {
							phandle = <0x3ac>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_aux2_ws {

						lpi_aux2_ws_active {
							phandle = <0x3a9>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_aux2_ws_sleep {
							phandle = <0x3a8>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_aux3_sck {

						lpi_aux3_sck_active {
							phandle = <0x3af>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};

						lpi_aux3_sck_sleep {
							phandle = <0x3ae>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};
					};

					lpi_aux3_sd0 {

						lpi_aux3_sd0_active {
							phandle = <0x3b3>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};

						lpi_aux3_sd0_sleep {
							phandle = <0x3b2>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};
					};

					lpi_aux3_sd1 {

						lpi_aux3_sd1_active {
							phandle = <0x3b5>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};

						lpi_aux3_sd1_sleep {
							phandle = <0x3b4>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};
					};

					lpi_aux3_ws {

						lpi_aux3_ws_active {
							phandle = <0x3b1>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};

						lpi_aux3_ws_sleep {
							phandle = <0x3b0>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};
					};

					lpi_i2s1_sck {

						lpi_i2s1_sck_active {
							phandle = <0x357>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_i2s1_sck_sleep {
							phandle = <0x356>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_i2s1_sd0 {

						lpi_i2s1_sd0_active {
							phandle = <0x35b>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_i2s1_sd0_sleep {
							phandle = <0x35a>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_i2s1_sd1 {

						lpi_i2s1_sd1_active {
							phandle = <0x35d>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_i2s1_sd1_sleep {
							phandle = <0x35c>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_i2s1_ws {

						lpi_i2s1_ws_active {
							phandle = <0x359>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_i2s1_ws_sleep {
							phandle = <0x358>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_i2s2_sck {

						lpi_i2s2_sck_active {
							phandle = <0x35f>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_i2s2_sck_sleep {
							phandle = <0x35e>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_i2s2_sd0 {

						lpi_i2s2_sd0_active {
							phandle = <0x363>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_i2s2_sd0_sleep {
							phandle = <0x362>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_i2s2_sd1 {

						lpi_i2s2_sd1_active {
							phandle = <0x365>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_i2s2_sd1_sleep {
							phandle = <0x364>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_i2s2_ws {

						lpi_i2s2_ws_active {
							phandle = <0x361>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_i2s2_ws_sleep {
							phandle = <0x360>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_i2s3_sck {

						lpi_i2s3_sck_active {
							phandle = <0x367>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};

						lpi_i2s3_sck_sleep {
							phandle = <0x366>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};
					};

					lpi_i2s3_sd0 {

						lpi_i2s3_sd0_active {
							phandle = <0x36b>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};

						lpi_i2s3_sd0_sleep {
							phandle = <0x36a>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};
					};

					lpi_i2s3_sd1 {

						lpi_i2s3_sd1_active {
							phandle = <0x36d>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};

						lpi_i2s3_sd1_sleep {
							phandle = <0x36c>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};
					};

					lpi_i2s3_ws {

						lpi_i2s3_ws_active {
							phandle = <0x369>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};

						lpi_i2s3_ws_sleep {
							phandle = <0x368>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};
					};

					lpi_tdm1_sck {

						lpi_tdm1_sck_active {
							phandle = <0x37b>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_tdm1_sck_sleep {
							phandle = <0x37a>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_tdm1_sd0 {

						lpi_tdm1_sd0_active {
							phandle = <0x37f>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_tdm1_sd0_sleep {
							phandle = <0x37e>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_tdm1_sd1 {

						lpi_tdm1_sd1_active {
							phandle = <0x381>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_tdm1_sd1_sleep {
							phandle = <0x380>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_tdm1_ws {

						lpi_tdm1_ws_active {
							phandle = <0x37d>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_tdm1_ws_sleep {
							phandle = <0x37c>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_tdm2_sck {

						lpi_tdm2_sck_active {
							phandle = <0x383>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_tdm2_sck_sleep {
							phandle = <0x382>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_tdm2_sd0 {

						lpi_tdm2_sd0_active {
							phandle = <0x387>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_tdm2_sd0_sleep {
							phandle = <0x386>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_tdm2_sd1 {

						lpi_tdm2_sd1_active {
							phandle = <0x389>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_tdm2_sd1_sleep {
							phandle = <0x388>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_tdm2_ws {

						lpi_tdm2_ws_active {
							phandle = <0x385>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_tdm2_ws_sleep {
							phandle = <0x384>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_tdm3_sck {

						lpi_tdm3_sck_active {
							phandle = <0x38b>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};

						lpi_tdm3_sck_sleep {
							phandle = <0x38a>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};
					};

					lpi_tdm3_sd0 {

						lpi_tdm3_sd0_active {
							phandle = <0x38f>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};

						lpi_tdm3_sd0_sleep {
							phandle = <0x38e>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};
					};

					lpi_tdm3_sd1 {

						lpi_tdm3_sd1_active {
							phandle = <0x391>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};

						lpi_tdm3_sd1_sleep {
							phandle = <0x390>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};
					};

					lpi_tdm3_ws {

						lpi_tdm3_ws_active {
							phandle = <0x38d>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};

						lpi_tdm3_ws_sleep {
							phandle = <0x38c>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};
					};

					quat_aux_sck {

						quat_aux_sck_active {
							phandle = <0x393>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_aux_sck_sleep {
							phandle = <0x392>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_aux_sd0 {

						quat_aux_sd0_active {
							phandle = <0x397>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_aux_sd0_sleep {
							phandle = <0x396>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_aux_sd1 {

						quat_aux_sd1_active {
							phandle = <0x399>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_aux_sd1_sleep {
							phandle = <0x398>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_aux_sd2 {

						quat_aux_sd2_active {
							phandle = <0x39b>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_aux_sd2_sleep {
							phandle = <0x39a>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_aux_sd3 {

						quat_aux_sd3_active {
							phandle = <0x39d>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_aux_sd3_sleep {
							phandle = <0x39c>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_aux_ws {

						quat_aux_ws_active {
							phandle = <0x395>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_aux_ws_sleep {
							phandle = <0x394>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					quat_mi2s_sck {

						quat_mi2s_sck_active {
							phandle = <0x34b>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_mi2s_sck_sleep {
							phandle = <0x34a>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_mi2s_sd0 {

						quat_mi2s_sd0_active {
							phandle = <0x34f>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_mi2s_sd0_sleep {
							phandle = <0x34e>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_mi2s_sd1 {

						quat_mi2s_sd1_active {
							phandle = <0x351>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_mi2s_sd1_sleep {
							phandle = <0x350>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_mi2s_sd2 {

						quat_mi2s_sd2_active {
							phandle = <0x353>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_mi2s_sd2_sleep {
							phandle = <0x352>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_mi2s_sd3 {

						quat_mi2s_sd3_active {
							phandle = <0x355>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_mi2s_sd3_sleep {
							phandle = <0x354>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_mi2s_ws {

						quat_mi2s_ws_active {
							phandle = <0x34d>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_mi2s_ws_sleep {
							phandle = <0x34c>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					quat_tdm_sck {

						quat_tdm_sck_active {
							phandle = <0x36f>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_tdm_sck_sleep {
							phandle = <0x36e>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_tdm_sd0 {

						quat_tdm_sd0_active {
							phandle = <0x373>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_tdm_sd0_sleep {
							phandle = <0x372>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_tdm_sd1 {

						quat_tdm_sd1_active {
							phandle = <0x375>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_tdm_sd1_sleep {
							phandle = <0x374>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_tdm_sd2 {

						quat_tdm_sd2_active {
							phandle = <0x377>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_tdm_sd2_sleep {
							phandle = <0x376>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_tdm_sd3 {

						quat_tdm_sd3_active {
							phandle = <0x379>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_tdm_sd3_sleep {
							phandle = <0x378>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_tdm_ws {

						quat_tdm_ws_active {
							phandle = <0x371>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_tdm_ws_sleep {
							phandle = <0x370>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					rx_swr_clk_active {
						phandle = <0x16f>;

						config {
							bias-disable;
							drive-strength = <0xa>;
							pins = "gpio3";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio3";
						};
					};

					rx_swr_clk_sleep {
						phandle = <0x172>;

						config {
							bias-pull-down;
							drive-strength = <0xa>;
							input-enable;
							pins = "gpio3";
						};

						mux {
							function = "func1";
							pins = "gpio3";
						};
					};

					rx_swr_data1_active {
						phandle = <0x171>;

						config {
							bias-bus-hold;
							drive-strength = <0xa>;
							pins = "gpio5";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio5";
						};
					};

					rx_swr_data1_sleep {
						phandle = <0x174>;

						config {
							bias-pull-down;
							drive-strength = <0xa>;
							input-enable;
							pins = "gpio5";
						};

						mux {
							function = "func1";
							pins = "gpio5";
						};
					};

					rx_swr_data_active {
						phandle = <0x170>;

						config {
							bias-bus-hold;
							drive-strength = <0xa>;
							pins = "gpio4";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio4";
						};
					};

					rx_swr_data_sleep {
						phandle = <0x173>;

						config {
							bias-pull-down;
							drive-strength = <0xa>;
							input-enable;
							pins = "gpio4";
						};

						mux {
							function = "func1";
							pins = "gpio4";
						};
					};

					tx_swr_clk_active {
						phandle = <0x175>;

						config {
							bias-disable;
							drive-strength = <0xa>;
							pins = "gpio0";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio0";
						};
					};

					tx_swr_clk_sleep {
						phandle = <0x178>;

						config {
							drive-strength = <0xa>;
							pins = "gpio0";
						};

						mux {
							bias-pull-down;
							function = "func1";
							input-enable;
							pins = "gpio0";
						};
					};

					tx_swr_data1_active {
						phandle = <0x176>;

						config {
							bias-bus-hold;
							drive-strength = <0xa>;
							pins = "gpio1";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio1";
						};
					};

					tx_swr_data1_sleep {
						phandle = <0x179>;

						config {
							bias-bus-hold;
							drive-strength = <0xa>;
							input-enable;
							pins = "gpio1";
						};

						mux {
							function = "func1";
							pins = "gpio1";
						};
					};

					tx_swr_data2_active {
						phandle = <0x177>;

						config {
							bias-bus-hold;
							drive-strength = <0xa>;
							pins = "gpio2";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio2";
						};
					};

					tx_swr_data2_sleep {
						phandle = <0x17a>;

						config {
							bias-pull-down;
							drive-strength = <0xa>;
							input-enable;
							pins = "gpio2";
						};

						mux {
							function = "func1";
							pins = "gpio2";
						};
					};

					wsa_mclk_active {
						phandle = <0x17b>;

						config {
							bias-disable;
							drive-strength = <0x10>;
							output-high;
							pins = "gpio18";
						};

						mux {
							function = "func1";
							pins = "gpio18";
						};
					};

					wsa_mclk_sleep {
						phandle = <0x17c>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							pins = "gpio18";
						};

						mux {
							function = "func1";
							pins = "gpio18";
						};
					};
				};

				msm_cdc_pinctrl@18 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x3ba>;
					pinctrl-0 = <0x17b>;
					pinctrl-1 = <0x17c>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				rx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x3b8>;
					pinctrl-0 = <0x16f 0x170 0x171>;
					pinctrl-1 = <0x172 0x173 0x174>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				sound {
					asoc-cpu = <0x18a 0x18b 0x18c 0x18d 0x18e 0x18f 0x190 0x191 0x192 0x193 0x194 0x195 0x196 0x197 0x198 0x199 0x19a 0x19b 0x19c 0x19d 0x19e 0x19f 0x1a0 0x1a1 0x1a2 0x1a3 0x1a4 0x1a5 0x1a6 0x1a7 0x1a8 0x1a9 0x1aa 0x1ab 0x1ac 0x1ad 0x1ae 0x1af 0x1b0 0x1b1 0x1b2 0x1b3 0x1b4 0x1b5 0x1b6 0x1b7 0x1b8 0x1b9 0x1ba>;
					asoc-cpu-names = "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577";
					asoc-platform = <0x17d 0x17e 0x17f 0x180 0x181 0x182 0x183 0x184 0x185 0x186 0x187 0x188 0x189>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					compatible = "qcom,bengal-asoc-snd";
					fsa4480-i2c-handle = <0x1bb>;
					phandle = <0x3c0>;
					qcom,afe-rxtx-lb = <0x0>;
					qcom,auxpcm-audio-intf = <0x0>;
					qcom,mi2s-audio-intf = <0x0>;
					qcom,tdm-audio-intf = <0x0>;
					qcom,wcn-btfm = <0x1>;
				};

				va_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x3b9>;
					pinctrl-0 = <0x175 0x176 0x177>;
					pinctrl-1 = <0x178 0x179 0x17a>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,chip-wakeup-default-val = <0x1>;
					qcom,chip-wakeup-maskbit = <0x0>;
					qcom,chip-wakeup-reg = <0x3ca04c>;
					qcom,lpi-gpios;
				};

				vote_lpass_audio_hw {
					#clock-cells = <0x1>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x166>;
					qcom,codec-ext-clk-src = <0xb>;
				};
			};
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x188>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x183>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x32e>;

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1ac>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1ae>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1b0>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1b2>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1b4>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1b6>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1b8>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1b9>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1ad>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1af>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1b1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1b3>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1b5>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1b7>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1a9>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1aa>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x1ab>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x32f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x330>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x331>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x332>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x333>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x32b>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x18a>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x18d>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x32c>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x18b>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x32d>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x5>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x18c>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x194>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x195>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x192>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x193>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x342>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x343>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x199>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x198>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x196>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x197>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x344>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x345>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x19a>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x19b>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x334>;
				qcom,msm-dai-q6-dev-id = <0x4000>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x335>;
				qcom,msm-dai-q6-dev-id = <0x4001>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x336>;
				qcom,msm-dai-q6-dev-id = <0x4002>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x337>;
				qcom,msm-dai-q6-dev-id = <0x4003>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x338>;
				qcom,msm-dai-q6-dev-id = <0x4004>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x339>;
				qcom,msm-dai-q6-dev-id = <0x4005>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x33a>;
				qcom,msm-dai-q6-dev-id = <0x4006>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x33b>;
				qcom,msm-dai-q6-dev-id = <0x4007>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x33c>;
				qcom,msm-dai-q6-dev-id = <0x4008>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x33d>;
				qcom,msm-dai-q6-dev-id = <0x4009>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x33f>;
				qcom,msm-dai-q6-dev-id = <0x400a>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x33e>;
				qcom,msm-dai-q6-dev-id = <0x400b>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x340>;
				qcom,msm-dai-q6-dev-id = <0x400c>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x19e>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x19f>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x341>;
				qcom,msm-dai-q6-dev-id = <0x4010>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1a0>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x19c>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x19d>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			phandle = <0x1ba>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x327>;
			qcom,msm-dai-q6-dev-id = <0x0>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x328>;
			qcom,msm-dai-q6-dev-id = <0x1>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x326>;
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x3d5>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x3d6>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x3d7>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x3d8>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3c5>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1a1>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3c6>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1a2>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3cb>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1a7>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3cc>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1a8>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3cd>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3ce>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3cf>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3d0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3c7>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1a3>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3c8>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1a4>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3d1>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3d2>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3d3>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3d4>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3c9>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1a5>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3ca>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1a6>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-eud@1610000 {
			clock-names = "eud_ahb2phy_clk";
			clocks = <0x17 0x95>;
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0xbd 0x4>;
			phandle = <0x1fb>;
			qcom,eud-clock-vote-req;
			qcom,eud-tcsr-check-enable;
			qcom,secure-eud-en;
			reg = <0x1610000 0x2000 0x1612000 0x1000 0x3e5018 0x4>;
			reg-names = "eud_base", "eud_mode_mgr2", "eud_tcsr_check_reg";
			status = "ok";
		};

		qcom,msm-gladiator-v2@f100000 {
			clock-names = "atb_clk";
			clocks = <0x10 0x8>;
			compatible = "qcom,msm-gladiator-v2";
			interrupts = <0x0 0x16 0x4>;
			reg = <0xf100000 0xdc00>;
			reg-names = "gladiator_base";
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x3c3>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@c125000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0xc125000 0x1000>;
			reg = <0xc125000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x186>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x17d>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x185>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x189>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x32a>;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x184>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x182>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x329>;
			qcom,msm-pcm-loopback-low-latency;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x17e>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x187>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x181>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x18e>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x191>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x3c1>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x18f>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x3c2>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x325>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x190>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x324>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x17f>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x180>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0x263>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0xc01 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0x1c3 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0x1c4 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0x1c5 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0x1c6 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0x1c7 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0xc02 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0xc03 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0xc04 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0xc05 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0xc06 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x18 0xc09 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,secure-context-bank;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,mss@6080000 {
			clock-names = "xo";
			clocks = <0x10 0x8d>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0xf 0x0 0x133 0x1 0x83 0x0 0x0 0x83 0x2 0x0 0x83 0x1 0x0 0x83 0x3 0x0 0x83 0x7 0x0>;
			memory-region = <0x82>;
			phandle = <0x245>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,complete-ramdump;
			qcom,firmware-name = "modem";
			qcom,mas-crypto = <0x1d>;
			qcom,minidump-id = <0x3>;
			qcom,msm-bus,name = "pil-modem";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x200 0x0 0x0 0x1 0x200 0x0 0x7cb000>;
			qcom,pas-id = <0x4>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sequential-fw-load;
			qcom,smem-id = <0x1a5>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x84 0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x0>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x6080000 0x100>;
			vdd_cx-supply = <0x21>;
		};

		qcom,ope-cdm0@5c42000 {
			camss-supply = <0x1bf>;
			cdm-client-names = "ope";
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "ope_ahb_clk", "ope_clk_src", "ope_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x17 0x21 0x17 0x24 0x17 0x23>;
			compatible = "qcom,cam-ope-cdm2_0";
			config-fifo;
			fifo-depths = <0x40 0x40 0x40 0x40>;
			interrupt-names = "ope-cdm0";
			interrupts = <0x0 0xd0 0x1>;
			label = "ope-cdm";
			phandle = <0x3f9>;
			reg = <0x5c42000 0x400>;
			reg-cam-base = <0x42000>;
			reg-names = "ope-cdm0";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,ope@0x5c42000 {
			camss-supply = <0x1bf>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-names = "ope_ahb_clk", "ope_clk_src", "ope_clk";
			clock-rates = <0xa37cadb 0xbebc200 0x0 0xa37cadb 0xfe3fe40 0x0 0xe4e1c00 0x1bb75640 0x0 0xe4e1c00 0x22551000 0x0>;
			clocks = <0x17 0x21 0x17 0x24 0x17 0x23>;
			compatible = "qcom,ope";
			interrupt-names = "ope";
			interrupts = <0x0 0xd1 0x1>;
			phandle = <0x402>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			reg = <0x5c42000 0x400 0x5c42400 0x200 0x5c42600 0x200 0x5c42800 0x4400 0x5c46c00 0x190 0x5c46d90 0x1270>;
			reg-cam-base = <0x42000 0x42400 0x42600 0x42800 0x46c00 0x46d90>;
			reg-names = "ope_cdm", "ope_top", "ope_qos", "ope_pp", "ope_bus_rd", "ope_bus_wr";
			regulator-names = "camss";
			src-clock-name = "ope_clk_src";
			status = "ok";
		};

		qcom,qup_uart@4a8c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x17 0x62 0x17 0x68 0x17 0x69>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0xf 0x0 0x14a 0x4 0x11 0xb 0x4>;
			phandle = <0x30b>;
			pinctrl-0 = <0x147 0x148>;
			pinctrl-1 = <0x149 0x14a 0x14b>;
			pinctrl-2 = <0x149 0x14a 0x14b>;
			pinctrl-names = "default", "active", "sleep";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x146>;
			reg = <0x4a8c000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qup_uart@4a90000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x17 0x64 0x17 0x68 0x17 0x69>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x14b 0x4>;
			phandle = <0x30a>;
			pinctrl-0 = <0x144>;
			pinctrl-1 = <0x145>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x146>;
			reg = <0x4a90000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qupv3_0_geni_se@4ac0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0x18 0xe3 0x0>;
			phandle = <0x146>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0xb0 0x337 0x97 0x200>;
			qcom,vote-for-bw;
			reg = <0x4ac0000 0x2000>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
			status = "disabled";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
			qcom,vm-nav-path;
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-master-stats@45f0150 {
			compatible = "qcom,rpm-master-stats";
			qcom,master-offset = <0x1000>;
			qcom,master-stats-version = <0x2>;
			qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
			reg = <0x45f0150 0x5000>;
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			interrupts = <0x0 0xc2 0x1>;
			phandle = <0x1fd>;
			rpm-channel-name = "rpm_requests";
			rpm-channel-type = <0xf>;

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x202>;
					qcom,init-voltage = <0xe86c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x119400>;
					regulator-min-microvolt = <0xe86c0>;
					regulator-name = "pm6125_l1";
					status = "okay";
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xa>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x206>;
					qcom,init-voltage = <0x1a0040>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1d0d80>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm6125_l10";
					status = "okay";
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xb>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x207>;
					qcom,init-voltage = <0x1a0040>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc900>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm6125_l11";
					status = "okay";
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xc>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x96>;
					qcom,init-voltage = <0x18c7c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e4600>;
					regulator-min-microvolt = <0x18c7c0>;
					regulator-name = "pm6125_l12";
					status = "okay";
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xd>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x208>;
					qcom,init-voltage = <0x16f300>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc900>;
					regulator-min-microvolt = <0x16f300>;
					regulator-name = "pm6125_l13";
					status = "okay";
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xe>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x209>;
					qcom,init-voltage = <0x1a0040>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1d0d80>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm6125_l14";
					status = "okay";
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xf>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x97>;
					qcom,init-voltage = <0x2c8e40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x315100>;
					regulator-min-microvolt = <0x2c8e40>;
					regulator-name = "pm6125_l15";
					status = "okay";
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x10>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x15>;
					qcom,init-voltage = <0x1a0040>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1d0d80>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm6125_l16";
					status = "okay";
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x11>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x13>;
					qcom,init-voltage = <0x119400>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x151e40>;
					regulator-min-microvolt = <0x119400>;
					regulator-name = "pm6125_l17";
					status = "okay";
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x12>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1be>;
					qcom,init-voltage = <0x10d880>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x140500>;
					regulator-min-microvolt = <0x10d880>;
					regulator-name = "pm6125_l18";
					status = "okay";
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x13>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x20a>;
					qcom,init-voltage = <0x18c7c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x326a40>;
					regulator-min-microvolt = <0x18c7c0>;
					regulator-name = "pm6125_l19";
					status = "okay";
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwlm";
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm6125_l2";
					status = "disabled";
				};

				regulator-l2-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1c>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_l2_level";
				};
			};

			rpm-regulator-ldoa20 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x14>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l20 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x20b>;
					qcom,init-voltage = <0x18c7c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x326a40>;
					regulator-min-microvolt = <0x18c7c0>;
					regulator-name = "pm6125_l20";
					status = "okay";
				};
			};

			rpm-regulator-ldoa21 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x15>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l21 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x20c>;
					qcom,init-voltage = <0x249f00>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x249f00>;
					regulator-name = "pm6125_l21";
					status = "okay";
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x16>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x20d>;
					qcom,init-voltage = <0x2d0b40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x326a40>;
					regulator-min-microvolt = <0x2d0b40>;
					regulator-name = "pm6125_l22";
					status = "okay";
				};
			};

			rpm-regulator-ldoa23 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x17>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l23 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x14>;
					qcom,init-voltage = <0x30d400>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x33e140>;
					regulator-min-microvolt = <0x30d400>;
					regulator-name = "pm6125_l23";
					status = "okay";
				};
			};

			rpm-regulator-ldoa24 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x18>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l24 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x20e>;
					qcom,init-voltage = <0x294280>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x294280>;
					regulator-name = "pm6125_l24";
					status = "okay";
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwlc";
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm6125_l3";
					status = "disabled";
				};

				regulator-l3-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_l3_level";
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x4>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x95>;
					qcom,init-voltage = <0x77240>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf4240>;
					regulator-min-microvolt = <0x77240>;
					regulator-name = "pm6125_l4";
					status = "okay";
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x5>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x203>;
					qcom,init-voltage = <0x192580>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2ea180>;
					regulator-min-microvolt = <0x192580>;
					regulator-name = "pm6125_l5";
					status = "okay";
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x6>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x204>;
					qcom,init-voltage = <0x8ca00>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xa0280>;
					regulator-min-microvolt = <0x8ca00>;
					regulator-name = "pm6125_l6";
					status = "okay";
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x7>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x205>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm6125_l7";
					status = "okay";
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x8>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x7e>;
					qcom,init-voltage = <0x61a80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xb1bc0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "pm6125_l8";
					status = "okay";
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x9>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x12>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm6125_l9";
					status = "okay";
				};
			};

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwmx";
				status = "disabled";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm6125_s1";
					status = "disabled";
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwcx";
				status = "okay";

				cx-cdev-lvl {
					#cooling-cells = <0x2>;
					compatible = "qcom,regulator-cooling-device";
					phandle = <0x4b>;
					regulator-cdev-supply = <0x19>;
					regulator-levels = <0x100 0x0>;
				};

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm6125_s3";
					status = "disabled";
				};

				regulator-s3-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x19>;
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s3_floor_level";
				};

				regulator-s3-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x21>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s3_level";
				};

				regulator-s3-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x62>;
					qcom,set = <0x1>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s3_level_ao";
				};
			};

			rpm-regulator-smpa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwmx";
				status = "okay";

				mx-cdev-lvl {
					#cooling-cells = <0x2>;
					compatible = "qcom,regulator-cooling-device";
					phandle = <0x4c>;
					regulator-cdev-supply = <0x1a>;
					regulator-levels = <0x100 0x0>;
				};

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm6125_s5";
					status = "disabled";
				};

				regulator-s5-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1fe>;
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s5_floor_level";
				};

				regulator-s5-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1a>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s5_level";
				};

				regulator-s5-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1ff>;
					qcom,set = <0x1>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s5_level_ao";
				};
			};

			rpm-regulator-smpa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x6>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x155>;
					qcom,init-voltage = <0x4a380>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x163780>;
					regulator-min-microvolt = <0x4a380>;
					regulator-name = "pm6125_s6";
					status = "okay";
				};
			};

			rpm-regulator-smpa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x7>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s7 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x200>;
					qcom,init-voltage = <0x138800>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1fbd00>;
					regulator-min-microvolt = <0x138800>;
					regulator-name = "pm6125_s7";
					status = "okay";
				};
			};

			rpm-regulator-smpa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x8>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s8 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x201>;
					qcom,init-voltage = <0x103c40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x103c40>;
					regulator-name = "pm6125_s8";
					status = "okay";
				};
			};
		};

		qcom,rpm-stats@4600000 {
			compatible = "qcom,rpm-stats";
			qcom,sleep-stats-version = <0x2>;
			reg = <0x4600000 0x1000 0x4690014 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		qcom,rpmcc {
			#clock-cells = <0x1>;
			compatible = "qcom,rpmcc-bengal";
			phandle = <0x10>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			hwlocks = <0x69 0x3>;
			memory-region = <0x68>;
			phandle = <0x223>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x117 0x1>;
			mboxes = <0x6c 0xa>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x20>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x71>;
				qcom,entry-name = "sleepstate_see";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x1c9>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1c8>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x1f>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x70>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x107 0x1>;
			mboxes = <0x6c 0x1e>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;
			qcom,smem = <0x5e 0x1b0>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x24>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x1cb>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1ca>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x23>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x46 0x1>;
			mboxes = <0x6c 0xe>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x84>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x8c>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x8b>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-wlan-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x7f>;
				qcom,entry-name = "wlan";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x83>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x1c9 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x1c8 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x1cb 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x1ca 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0x71>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0x70 0x0>;
		};

		qcom,spmi@1c40000 {
			#address-cells = <0x1>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x1>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts = <0x0 0xb7 0x4>;
			phandle = <0x229>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0x1c40000 0x1100 0x1e00000 0x2000000 0x3e00000 0x100000 0x3f00000 0xa0000 0x1c0a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";

			qcom,pm6125@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;

				adc_tm@3400 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,adc-tm5-iio";
					io-channels = <0x74 0x52 0x74 0x53>;
					phandle = <0x2c>;
					reg = <0x3400 0x100>;

					camera_flash_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x52>;
					};

					emmc_ufs_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x53>;
					};
				};

				adc_tm@3500 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,adc-tm5";
					interrupt-names = "thr-int-en";
					interrupts = <0x0 0x35 0x0 0x1>;
					io-channels = <0x74 0x4d 0x74 0x4e 0x74 0x4c>;
					phandle = <0x2b>;
					reg = <0x3500 0x100>;

					pa_therm0 {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					quiet_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4e>;
					};

					xo_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};

				clock-controller@5b00 {
					#clock-cells = <0x1>;
					assigned-clock-rates = <0x927c00>;
					assigned-clocks = <0x75 0x1>;
					clock-names = "xo";
					clock-output-names = "pm6125_div_clk1";
					clocks = <0x10 0x0>;
					compatible = "qcom,spmi-clkdiv";
					phandle = <0x75>;
					qcom,num-clkdivs = <0x1>;
					reg = <0x5b00 0x100>;
				};

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm6125_gpio1", "pm6125_gpio2", "pm6125_gpio3", "pm6125_gpio4", "pm6125_gpio5", "pm6125_gpio6", "pm6125_gpio7", "pm6125_gpio8", "pm6125_gpio9";
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc2 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc4 0x0 0x0 0x0 0xc5 0x0 0x0 0x0 0xc6 0x0 0x0 0x0 0xc7 0x0 0x0 0x0 0xc8 0x0 0x0>;
					phandle = <0x22b>;
					reg = <0xc000 0x900>;

					camera_therm {

						camera_therm_default {
							bias-high-impedance;
							phandle = <0x72>;
							pins = "gpio3";
						};
					};

					emmc_therm {

						emmc_therm_default {
							bias-high-impedance;
							phandle = <0x73>;
							pins = "gpio4";
						};
					};
				};

				qcom,pm6125_rtc {
					compatible = "qcom,pm8941-rtc";
					interrupts = <0x0 0x61 0x1 0x0>;
					phandle = <0x22c>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					interrupt-names = "kpdpwr", "resin";
					interrupts = <0x0 0x8 0x0 0x3 0x0 0x8 0x1 0x3>;
					qcom,kpdpwr-sw-debounce;
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,store-hard-reset-reason;
					qcom,system-reset;
					reg = <0x800 0x100>;

					qcom,pon_1 {
						linux,code = <0x74>;
						qcom,pon-type = <0x0>;
						qcom,pull-up = <0x1>;
						qcom,s1-timer = <0x1180>;
						qcom,s2-timer = <0x7d0>;
						qcom,s2-type = <0x7>;
						qcom,support-reset = <0x1>;
					};

					qcom,pon_2 {
						linux,code = <0x72>;
						qcom,pon-type = <0x1>;
						qcom,pull-up = <0x1>;
					};

					qcom,pon_3 {
						qcom,pon-type = <0x3>;
						qcom,pull-up = <0x1>;
						qcom,s1-timer = <0x1180>;
						qcom,s2-timer = <0x3e8>;
						qcom,s2-type = <0x1>;
						qcom,support-reset = <0x1>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x22a>;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,spmi-temp-alarm";
					interrupts = <0x0 0x24 0x0 0x3>;
					phandle = <0x29>;
					qcom,temperature-threshold-set = <0x1>;
					reg = <0x2400 0x100>;
				};

				vadc@3100 {
					#address-cells = <0x1>;
					#io-channel-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "qcom,spmi-adc5";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x0 0x31 0x0 0x1>;
					io-channel-ranges;
					phandle = <0x74>;
					pinctrl-0 = <0x72 0x73>;
					pinctrl-names = "default";
					qcom,adc-vdd-reference = <0x753>;
					reg = <0x3100 0x100>;

					camera_flash_therm {
						label = "camera_flash_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x52>;
					};

					die_temp {
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x6>;
					};

					emmc_ufs_therm {
						label = "emmc_ufs_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x53>;
					};

					pa_therm0 {
						label = "pa_therm0";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					quiet_therm {
						label = "quiet_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4e>;
					};

					ref_gnd {
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x0>;
					};

					vcoin {
						label = "vcoin";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x85>;
					};

					vph_pwr {
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x83>;
					};

					vref_1p25 {
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x1>;
					};

					xo_therm {
						label = "xo_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};
			};

			qcom,pm6125@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;

				qcom,pwms@b300 {
					#pwm-cells = <0x2>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x22d>;
					qcom,num-lpg-channels = <0x1>;
					reg = <0xb300 0x100>;
					reg-names = "lpg-base";
					status = "okay";
				};
			};

			qcom,pmi632@2 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x2 0x0>;

				adc_tm@3500 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,adc-tm5";
					interrupt-names = "thr-int-en";
					interrupts = <0x2 0x35 0x0 0x1>;
					io-channels = <0x79 0x53>;
					phandle = <0x61>;
					reg = <0x3500 0x100>;

					skin_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x53>;
					};
				};

				bcl-soc {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,msm-bcl-soc";
					phandle = <0x60>;
				};

				bcl@3d00 {
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,bcl-v5";
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					interrupts = <0x2 0x3d 0x0 0x0 0x2 0x3d 0x1 0x0 0x2 0x3d 0x2 0x0>;
					phandle = <0x5f>;
					qcom,ibat-use-qg-adc-5a;
					reg = <0x3d00 0x100>;
				};

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pmi632_gpio1", "pmi632_gpio2", "pmi632_gpio3", "pmi632_gpio4", "pmi632_gpio5", "pmi632_gpio6", "pmi632_gpio7", "pmi632_gpio8";
					interrupts = <0x2 0xc0 0x0 0x0 0x2 0xc1 0x0 0x0 0x2 0xc2 0x0 0x0 0x2 0xc3 0x0 0x0 0x2 0xc4 0x0 0x0 0x2 0xc5 0x0 0x0 0x2 0xc6 0x0 0x0 0x2 0xc7 0x0 0x0>;
					phandle = <0x22f>;
					reg = <0xc000 0x800>;

					conn_therm {

						conn_therm_default {
							bias-high-impedance;
							phandle = <0x77>;
							pins = "gpio1";
						};
					};

					disp_pins {

						disp_pins_default {
							bias-disable;
							function = "func1";
							output-low;
							phandle = <0x233>;
							pins = "gpio6";
							power-source = <0x0>;
							qcom,drive-strength = <0x2>;
						};
					};

					pmi632_ctm {

						pmi632_ctm_default {
							bias-disable;
							bias-high-impedance;
							phandle = <0x232>;
							pins = "gpio1";
						};
					};

					pmi632_sense {

						pmi632_sense_default {
							bias-disable;
							bias-high-impedance;
							phandle = <0x231>;
							pins = "gpio7", "gpio8";
						};
					};

					skin_therm {

						skin_therm_default {
							bias-high-impedance;
							phandle = <0x78>;
							pins = "gpio3";
						};
					};

					smb_en {

						smb_en_default {
							function = "func1";
							output-enable;
							phandle = <0x230>;
							pins = "gpio2";
						};
					};
				};

				qcom,pbs@7400 {
					compatible = "qcom,qpnp-pbs";
					phandle = <0x7b>;
					reg = <0x7400 0x100>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					phandle = <0x22e>;
					reg = <0x800 0x100>;
				};

				qcom,qpnp-smb5 {
					#address-cells = <0x1>;
					#cooling-cells = <0x2>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-smb5";
					io-channel-names = "usb_in_voltage", "usb_in_current", "chg_temp", "die_temp";
					io-channels = <0x79 0x8 0x79 0x7 0x79 0x9 0x79 0x6>;
					phandle = <0x5a>;
					qcom,pmic-revid = <0x76>;

					qcom,batif@1200 {
						interrupt-names = "bat-temp", "all-chnl-conv-done", "bat-ov", "bat-low", "bat-therm-or-id-missing", "bat-terminal-missing", "buck-oc", "vph-ov";
						interrupts = <0x2 0x12 0x0 0x1 0x2 0x12 0x1 0x1 0x2 0x12 0x2 0x3 0x2 0x12 0x3 0x3 0x2 0x12 0x4 0x3 0x2 0x12 0x5 0x3 0x2 0x12 0x6 0x3 0x2 0x12 0x7 0x3>;
						reg = <0x1200 0x100>;
					};

					qcom,chgr@1000 {
						interrupt-names = "chgr-error", "chg-state-change", "step-chg-state-change", "step-chg-soc-update-fail", "step-chg-soc-update-req", "fg-fvcal-qualified", "vph-alarm", "vph-drop-prechg";
						interrupts = <0x2 0x10 0x0 0x1 0x2 0x10 0x1 0x1 0x2 0x10 0x2 0x1 0x2 0x10 0x3 0x1 0x2 0x10 0x4 0x1 0x2 0x10 0x5 0x1 0x2 0x10 0x6 0x1 0x2 0x10 0x7 0x1>;
						reg = <0x1000 0x100>;
					};

					qcom,dcdc@1100 {
						interrupt-names = "otg-fail", "otg-oc-disable-sw", "otg-oc-hiccup", "bsm-active", "high-duty-cycle", "input-current-limiting", "concurrent-mode-disable", "switcher-power-ok";
						interrupts = <0x2 0x11 0x0 0x1 0x2 0x11 0x1 0x1 0x2 0x11 0x2 0x1 0x2 0x11 0x3 0x3 0x2 0x11 0x4 0x3 0x2 0x11 0x5 0x3 0x2 0x11 0x6 0x1 0x2 0x11 0x7 0x3>;
						reg = <0x1100 0x100>;
					};

					qcom,misc@1600 {
						interrupt-names = "wdog-snarl", "wdog-bark", "aicl-fail", "aicl-done", "smb-en", "imp-trigger", "temp-change", "temp-change-smb";
						interrupts = <0x2 0x16 0x0 0x1 0x2 0x16 0x1 0x1 0x2 0x16 0x2 0x1 0x2 0x16 0x3 0x1 0x2 0x16 0x4 0x3 0x2 0x16 0x5 0x1 0x2 0x16 0x6 0x1 0x2 0x16 0x7 0x1>;
						reg = <0x1600 0x100>;
					};

					qcom,schgm-flash@a600 {
						interrupt-names = "flash-state-change", "ilim1-s1", "ilim2-s2", "vreg-ok";
						interrupts = <0x2 0xa6 0x2 0x1 0x2 0xa6 0x5 0x1 0x2 0xa6 0x6 0x1 0x2 0xa6 0x7 0x3>;
						reg = <0xa600 0x100>;
					};

					qcom,smb5-vbus {
						phandle = <0x234>;
						regulator-name = "smb5-vbus";
					};

					qcom,typec@1500 {
						interrupt-names = "typec-or-rid-detect-change", "typec-vpd-detect", "typec-cc-state-change", "typec-vconn-oc", "typec-vbus-change", "typec-attach-detach", "typec-legacy-cable-detect", "typec-try-snk-src-detect";
						interrupts = <0x2 0x15 0x0 0x3 0x2 0x15 0x1 0x3 0x2 0x15 0x2 0x1 0x2 0x15 0x3 0x1 0x2 0x15 0x4 0x3 0x2 0x15 0x5 0x1 0x2 0x15 0x6 0x1 0x2 0x15 0x7 0x1>;
						reg = <0x1500 0x100>;
					};

					qcom,usb@1300 {
						interrupt-names = "usbin-collapse", "usbin-vashdn", "usbin-uv", "usbin-ov", "usbin-plugin", "usbin-revi-change", "usbin-src-change", "usbin-icl-change";
						interrupts = <0x2 0x13 0x0 0x3 0x2 0x13 0x1 0x3 0x2 0x13 0x2 0x1 0x2 0x13 0x3 0x3 0x2 0x13 0x4 0x3 0x2 0x13 0x5 0x3 0x2 0x13 0x6 0x1 0x2 0x13 0x7 0x1>;
						reg = <0x1300 0x100>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x76>;
					reg = <0x100 0x100>;
				};

				qcom,sdam@b600 {
					compatible = "qcom,spmi-sdam";
					phandle = <0x7a>;
					reg = <0xb600 0x100>;
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,spmi-temp-alarm";
					interrupts = <0x2 0x24 0x0 0x3>;
					phandle = <0x5e>;
					qcom,temperature-threshold-set = <0x1>;
					reg = <0x2400 0x100>;
				};

				qpnp,qg {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-qg";
					io-channel-names = "batt-therm", "batt-id";
					io-channels = <0x79 0x4a 0x79 0x4b>;
					phandle = <0x235>;
					qcom,pmic-revid = <0x76>;

					qcom,qg-sdam@b100 {
						reg = <0xb100 0x100>;
						status = "okay";
					};

					qcom,qgauge@4800 {
						interrupt-names = "qg-batt-missing", "qg-vbat-low", "qg-vbat-empty", "qg-fifo-done", "qg-good-ocv";
						interrupts = <0x2 0x48 0x0 0x3 0x2 0x48 0x1 0x3 0x2 0x48 0x2 0x1 0x2 0x48 0x3 0x1 0x2 0x48 0x4 0x1>;
						reg = <0x4800 0x100>;
						status = "okay";
					};
				};

				vadc@3100 {
					#address-cells = <0x1>;
					#io-channel-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "qcom,spmi-adc5-lite";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x2 0x31 0x0 0x1>;
					io-channel-ranges;
					phandle = <0x79>;
					pinctrl-0 = <0x77 0x78>;
					pinctrl-names = "default";
					qcom,adc-vdd-reference = <0x753>;
					qcom,pmic-revid = <0x76>;
					reg = <0x3100 0x100 0x3700 0x100>;
					reg-names = "adc5-usr-base", "adc5-cal-base";

					bat_id {
						label = "bat_id";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4b>;
					};

					bat_therm {
						label = "bat_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4a>;
					};

					bat_therm_30k {
						label = "bat_therm_30k";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x2a>;
					};

					bat_therm_400k {
						label = "bat_therm_400k";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x6a>;
					};

					chg_temp {
						label = "chg_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x9>;
					};

					conn_therm {
						label = "conn_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x52>;
					};

					die_temp {
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x6>;
					};

					i_parallel {
						label = "i_parallel";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0xa5>;
					};

					ref_gnd {
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x0>;
					};

					skin_therm {
						label = "skin_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x53>;
					};

					usb_in_i_uv {
						label = "usb_in_i_uv";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x7>;
					};

					usb_in_v_div_16 {
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x1 0x10>;
						reg = <0x8>;
					};

					v_i_int_ext {
						label = "v_i_int_vbat_vdata";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0xb0>;
					};

					v_i_parallel {
						label = "v_i_parallel_vbat_vdata";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0xb4>;
					};

					vbat_sns {
						label = "vbat_sns";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x84>;
					};

					vph_pwr {
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x83>;
					};

					vref_1p25 {
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x1>;
					};
				};
			};

			qcom,pmi632@3 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				phandle = <0x236>;
				reg = <0x3 0x0>;

				qcom,leds@d000 {
					compatible = "qcom,tri-led";
					phandle = <0x238>;
					reg = <0xd000 0x100>;

					blue {
						label = "blue";
						led-sources = <0x2>;
						linux,default-trigger = "timer";
						pwms = <0x7c 0x2 0xf4240>;
					};

					green {
						label = "green";
						led-sources = <0x1>;
						linux,default-trigger = "timer";
						pwms = <0x7c 0x1 0xf4240>;
					};

					red {
						label = "red";
						led-sources = <0x0>;
						linux,default-trigger = "timer";
						pwms = <0x7c 0x0 0xf4240>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					interrupts = <0x3 0xd3 0x0 0x1 0x3 0xd3 0x3 0x1 0x3 0xd3 0x4 0x1>;
					label = "flash";
					phandle = <0x23d>;
					qcom,isc-delay = <0xc0>;
					qcom,open-circuit-det;
					qcom,pmic-revid = <0x76>;
					qcom,short-circuit-det;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,thermal-derate-en;
					qcom,vph-droop-det;
					reg = <0xd300 0x100>;
					status = "okay";

					qcom,flash_0 {
						label = "flash";
						phandle = <0x23e>;
						qcom,current-ma = <0x3e8>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x190>;
						qcom,id = <0x0>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
					};

					qcom,flash_1 {
						label = "flash";
						phandle = <0x23f>;
						qcom,current-ma = <0x3e8>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x190>;
						qcom,id = <0x1>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
					};

					qcom,led_switch_0 {
						label = "switch";
						phandle = <0x242>;
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x3>;
						qcom,led-name = "led:switch_0";
					};

					qcom,led_switch_1 {
						label = "switch";
						phandle = <0x243>;
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <0x2>;
						qcom,led-name = "led:switch_1";
					};

					qcom,torch_0 {
						label = "torch";
						phandle = <0x240>;
						qcom,current-ma = <0x12c>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x190>;
						qcom,id = <0x0>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
					};

					qcom,torch_1 {
						label = "torch";
						phandle = <0x241>;
						qcom,current-ma = <0x12c>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x190>;
						qcom,id = <0x1>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
					};
				};

				qcom,pwms@b300 {
					#pwm-cells = <0x2>;
					compatible = "qcom,pwm-lpg";
					nvmem = <0x7a>;
					nvmem-names = "ppg_sdam";
					phandle = <0x7c>;
					qcom,lut-patterns = <0x0 0x0 0x0 0xe 0x1c 0x2a 0x38 0x46 0x54 0x64 0x64 0x54 0x46 0x38 0x2a 0x1c 0xe 0x0 0x0 0x0>;
					qcom,lut-sdam-base = <0x80>;
					qcom,num-lpg-channels = <0x5>;
					qcom,pbs-client = <0x7b>;
					reg = <0xb300 0x500>;
					reg-names = "lpg-base";

					lpg@1 {
						qcom,lpg-chan-id = <0x1>;
						qcom,lpg-sdam-base = <0x48>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <0xc8>;
					};

					lpg@2 {
						qcom,lpg-chan-id = <0x2>;
						qcom,lpg-sdam-base = <0x56>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <0xc8>;
					};

					lpg@3 {
						qcom,lpg-chan-id = <0x3>;
						qcom,lpg-sdam-base = <0x64>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <0xc8>;
					};
				};

				qcom,vibrator@5700 {
					compatible = "qcom,qpnp-vibrator-ldo";
					phandle = <0x237>;
					qcom,disable-overdrive;
					qcom,vib-ldo-volt-uv = <0x2dc6c0>;
					reg = <0x5700 0x100>;
				};

				qpnp-lcdb@ec00 {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-lcdb-regulator";
					interrupt-names = "sc-irq";
					interrupts = <0x3 0xec 0x1 0x1>;
					phandle = <0x239>;
					qcom,pmic-revid = <0x76>;
					qcom,voltage-step-ramp;
					reg = <0xec00 0x100>;

					bst {
						label = "bst";
						phandle = <0x23c>;
						regulator-max-microvolt = <0x5fbfb8>;
						regulator-min-microvolt = <0x47b760>;
						regulator-name = "lcdb_bst";
					};

					ldo {
						label = "ldo";
						phandle = <0x23a>;
						regulator-max-microvolt = <0x5b8d80>;
						regulator-min-microvolt = <0x3d0900>;
						regulator-name = "lcdb_ldo";
					};

					ncp {
						label = "ncp";
						phandle = <0x23b>;
						regulator-max-microvolt = <0x5b8d80>;
						regulator-min-microvolt = <0x3d0900>;
						regulator-name = "lcdb_ncp";
					};
				};
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,tfe0@5c6e000 {
			camss-supply = <0x1bf>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_clk_src", "tfe_clk";
			clock-rates = <0xf424000 0x0 0x1b774000 0x0 0x22551000 0x0>;
			clocks = <0x17 0x27 0x17 0x26>;
			compatible = "qcom,tfe530";
			interrupt-names = "tfe0";
			interrupts = <0x0 0xd3 0x1>;
			phandle = <0x3fb>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			reg = <0x5c6e000 0x5000>;
			reg-cam-base = <0x6e000>;
			reg-names = "tfe0";
			regulator-names = "camss";
			src-clock-name = "tfe_clk_src";
			status = "ok";
		};

		qcom,tfe1@5c75000 {
			camss-supply = <0x1bf>;
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_clk_src", "tfe_clk";
			clock-rates = <0xf424000 0x0 0x1b774000 0x0 0x22551000 0x0>;
			clocks = <0x17 0x2c 0x17 0x2b>;
			compatible = "qcom,tfe530";
			interrupt-names = "tfe1";
			interrupts = <0x0 0xd5 0x1>;
			phandle = <0x3fd>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			reg = <0x5c75000 0x5000>;
			reg-cam-base = <0x75000>;
			reg-names = "tfe1";
			regulator-names = "camss";
			src-clock-name = "tfe_clk_src";
			status = "ok";
		};

		qcom,tfe2@5c7c000 {
			camss-supply = <0x1bf>;
			cell-index = <0x2>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_clk_src", "tfe_clk";
			clock-rates = <0xf424000 0x0 0x1b774000 0x0 0x22551000 0x0>;
			clocks = <0x17 0x31 0x17 0x30>;
			compatible = "qcom,tfe530";
			interrupt-names = "tfe2";
			interrupts = <0x0 0x4e 0x1>;
			phandle = <0x3ff>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			reg = <0x5c7c000 0x5000>;
			reg-cam-base = <0x7c000>;
			reg-names = "tfe2";
			regulator-names = "camss";
			src-clock-name = "tfe_clk_src";
			status = "ok";
		};

		qcom,tfe_csid0@5c6e000 {
			camss-supply = <0x1bf>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_csid_clk_src", "tfe_csid_clk", "cphy_rx_clk_src", "tfe_cphy_rx_clk", "tfe_clk_src", "tfe_clk";
			clock-rates = <0xe4e1c00 0x0 0xe4e1c00 0x0 0xf424000 0x0 0x16e36000 0x0 0x14585555 0x0 0x1b774000 0x0 0x196a5900 0x0 0x16e36000 0x0 0x22551000 0x0>;
			clocks = <0x17 0x2a 0x17 0x29 0x17 0x35 0x17 0x28 0x17 0x27 0x17 0x26>;
			compatible = "qcom,csid530";
			interrupt-names = "csid0";
			interrupts = <0x0 0xd2 0x1>;
			phandle = <0x3fa>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			reg = <0x5c6e000 0x5000 0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x6e000 0x11000 0x13000>;
			reg-names = "csid", "top", "camnoc";
			regulator-names = "camss";
			src-clock-name = "tfe_csid_clk_src";
			status = "ok";
		};

		qcom,tfe_csid1@5c75000 {
			camss-supply = <0x1bf>;
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_csid_clk_src", "tfe_csid_clk", "cphy_rx_clk_src", "tfe_cphy_rx_clk", "tfe_clk_src", "tfe_clk";
			clock-rates = <0xe4e1c00 0x0 0xe4e1c00 0x0 0xf424000 0x0 0x16e36000 0x0 0x14585555 0x0 0x1b774000 0x0 0x196a5900 0x0 0x16e36000 0x0 0x22551000 0x0>;
			clocks = <0x17 0x2f 0x17 0x2e 0x17 0x35 0x17 0x2d 0x17 0x2c 0x17 0x2b>;
			compatible = "qcom,csid530";
			interrupt-names = "csid1";
			interrupts = <0x0 0xd4 0x1>;
			phandle = <0x3fc>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			reg = <0x5c75000 0x5000 0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x75000 0x11000 0x13000>;
			reg-names = "csid", "top", "camnoc";
			regulator-names = "camss";
			src-clock-name = "tfe_csid_clk_src";
			status = "ok";
		};

		qcom,tfe_csid2@5c7c000 {
			camss-supply = <0x1bf>;
			cell-index = <0x2>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_csid_clk_src", "tfe_csid_clk", "cphy_rx_clk_src", "tfe_cphy_rx_clk", "tfe_clk_src", "tfe_clk";
			clock-rates = <0xe4e1c00 0x0 0xe4e1c00 0x0 0xf424000 0x0 0x16e36000 0x0 0x14585555 0x0 0x1b774000 0x0 0x196a5900 0x0 0x16e36000 0x0 0x22551000 0x0>;
			clocks = <0x17 0x34 0x17 0x33 0x17 0x35 0x17 0x32 0x17 0x31 0x17 0x30>;
			compatible = "qcom,csid530";
			interrupt-names = "csid2";
			interrupts = <0x0 0x4d 0x1>;
			phandle = <0x3fe>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			reg = <0x5c7c000 0x5000 0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x7c000 0x11000 0x13000>;
			reg-names = "csid", "top", "camnoc";
			regulator-names = "camss";
			src-clock-name = "tfe_csid_clk_src";
			status = "ok";
		};

		qcom,tpg0@5c66000 {
			camss-supply = <0x1bf>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "false";
			clock-names = "cphy_rx_clk_src", "tfe_0_cphy_rx_clk", "gcc_camss_cphy_0_clk";
			clock-rates = <0xe4e1c00 0x0 0x0 0x14585555 0x0 0x0 0x16e36000 0x0 0x0>;
			clocks = <0x17 0x35 0x17 0x28 0x17 0xa2>;
			compatible = "qcom,tpgv1";
			phandle = <0x400>;
			reg = <0x5c66000 0x400 0x5c11000 0x1000>;
			reg-cam-base = <0x66000 0x11000>;
			reg-names = "tpg0", "top";
			regulator-names = "camss";
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,tpg0@5c68000 {
			camss-supply = <0x1bf>;
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "false";
			clock-names = "cphy_rx_clk_src", "tfe_1_cphy_rx_clk", "gcc_camss_cphy_1_clk";
			clock-rates = <0xe4e1c00 0x0 0x0 0x14585555 0x0 0x0 0x16e36000 0x0 0x0>;
			clocks = <0x17 0x35 0x17 0x2d 0x17 0xa3>;
			compatible = "qcom,tpgv1";
			phandle = <0x401>;
			reg = <0x5c68000 0x400 0x5c11000 0x1000>;
			reg-cam-base = <0x68000 0x11000>;
			reg-names = "tpg0", "top";
			regulator-names = "camss";
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,turing@b300000 {
			clock-names = "xo";
			clocks = <0x10 0x90>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0xf 0x0 0x109 0x1 0x23 0x0 0x0 0x23 0x2 0x0 0x23 0x1 0x0 0x23 0x3 0x0>;
			memory-region = <0x22>;
			qcom,complete-ramdump;
			qcom,firmware-name = "cdsp";
			qcom,mas-crypto = <0x1d>;
			qcom,minidump-as-elf32;
			qcom,minidump-id = <0x7>;
			qcom,pas-id = <0x12>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x24 0x0>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,sysmon-id = <0x7>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0xb300000 0x100000>;
			vdd_cx-supply = <0x21>;
		};

		qcom,venus@5ab0000 {
			clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
			clocks = <0x17 0x92 0x17 0x8c 0x17 0x8d 0x17 0x8f>;
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x81>;
			qcom,ahb-freq = <0xe4e1c00>;
			qcom,core-freq = <0xe4e1c00>;
			qcom,firmware-name = "venus";
			qcom,mas-crypto = <0x1d>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,pas-id = <0x9>;
			qcom,proxy-clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0x5ab0000 0x20000>;
			vdd-supply = <0x80>;
		};

		qcom,vidc@5a00000 {
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk";
			clocks = <0x17 0x92 0x17 0x8d 0x17 0x8c 0x17 0x90 0x17 0x8a 0x17 0x8f>;
			compatible = "qcom,msm-vidc", "qcom,bengal-vidc";
			interrupts = <0x0 0xe1 0x4>;
			phandle = <0x2b9>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00 0x11e1a300 0x16e36000>;
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x0>;
			qcom,clock-freq-threshold = <0x11e1a300>;
			qcom,cx-ipeak-data = <0x13d 0x6>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk";
			reg = <0x5a00000 0x200000>;
			status = "ok";
			venus-core0-supply = <0x13c>;
			venus-supply = <0x80>;

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "performance";
			};

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x254>;
				qcom,mode = "performance";
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x18 0x860 0x0 0x18 0x880 0x0>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x70800000 0x6f800000>;
				qcom,iommu-faults = "non-fatal";
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x18 0x861 0x4>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x4b000000 0x25800000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x18 0x804 0xe0>;
				label = "venus_sec_non_pixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x18 0x863 0x0>;
				label = "venus_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x25800000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x25800000 0x25800000>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x632ea0>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "vidc-ar50-ddr";
			};
		};

		qcom,wdt@f017000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x3 0x1 0x0 0x4 0x4>;
			phandle = <0x1fc>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2490>;
			qcom,wakeup-enable;
			reg = <0xf017000 0x1000>;
			reg-names = "wdt-base";
		};

		qcrypto@1b20000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x10 0x87 0x10 0x87 0x10 0x87 0x10 0x87>;
			compatible = "qcom,qcrypto";
			interrupts = <0x0 0xf7 0x4>;
			iommus = <0x18 0x84 0x11 0x18 0x94 0x11>;
			phandle = <0x1f9>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,iommu-dma = "atomic";
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qfprom@1b40000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,qfprom";
			phandle = <0x225>;
			ranges;
			read-only;
			reg = <0x1b40000 0x7000>;

			adsp_variant@6011 {
				bits = <0x3 0x1>;
				phandle = <0x228>;
				reg = <0x6011 0x1>;
			};

			feat_conf10@602c {
				phandle = <0x227>;
				reg = <0x602c 0x4>;
			};

			feat_conf5@6018 {
				phandle = <0x226>;
				reg = <0x6018 0x4>;
			};

			gpu_gaming_bin@602d {
				bits = <0x5 0x1>;
				phandle = <0x165>;
				reg = <0x602d 0x1>;
			};

			gpu_speed_bin@6006 {
				bits = <0x5 0x8>;
				phandle = <0x164>;
				reg = <0x6006 0x2>;
			};

			stm@20f0 {
				phandle = <0x9d>;
				reg = <0x20f0 0x4>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x4e>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					#cooling-cells = <0x2>;
					phandle = <0x32>;
					qcom,qmi-dev-name = "cdsp_sw";
				};

				hvx {
					#cooling-cells = <0x2>;
					phandle = <0x3e5>;
					qcom,qmi-dev-name = "cdsp_hw";
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				modem_current {
					#cooling-cells = <0x2>;
					phandle = <0x3e2>;
					qcom,qmi-dev-name = "modem_current";
				};

				modem_pa {
					#cooling-cells = <0x2>;
					phandle = <0x31>;
					qcom,qmi-dev-name = "pa";
				};

				modem_proc {
					#cooling-cells = <0x2>;
					phandle = <0x30>;
					qcom,qmi-dev-name = "modem";
				};

				modem_skin {
					#cooling-cells = <0x2>;
					phandle = <0x3e3>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x4d>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};

				modem_wlan {
					#cooling-cells = <0x2>;
					phandle = <0x3e4>;
					qcom,qmi-dev-name = "wlan";
				};
			};
		};

		qrng@1b53000 {
			clock-names = "iface_clk";
			clocks = <0x17 0x54>;
			compatible = "qcom,msm-rng";
			phandle = <0x1f6>;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x493e0>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			reg = <0x1b53000 0x1000>;
		};

		qseecom@61800000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x10 0x88 0x10 0x88 0x10 0x88 0x10 0x88>;
			compatible = "qcom,qseecom";
			memory-region = <0x16>;
			phandle = <0x1f4>;
			qcom,appsbl-qseecom-support;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x30d40 0x61a80 0x37 0x200 0x493e0 0xc3500 0x37 0x200 0x61a80 0xf4240>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qcom,support-fde;
			reg = <0x61800000 0x2100000>;
			reg-names = "secapp-region";
		};

		qusb@1613000 {
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			clocks = <0x10 0x8a 0x17 0x95>;
			compatible = "qcom,qusb2phy";
			phandle = <0x93>;
			phy_type = "utmi";
			qcom,major-rev = <0x1>;
			qcom,phy-clk-scheme = "cmos";
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x81 0x88 0xc0 0x8c 0x30 0x8 0x79 0xc 0x21 0x10 0x14 0x9c 0x80 0x4 0x9f 0x1c 0x0 0x18>;
			qcom,tune2-efuse-bit-pos = <0x19>;
			qcom,tune2-efuse-num-bits = <0x4>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xecd10>;
			reg = <0x1613000 0x180 0x3cb250 0x4 0x1b40258 0x4 0x1612000 0x4>;
			reg-names = "qusb_phy_base", "tcsr_clamp_dig_n_1p8", "tune2_efuse_addr", "eud_enable_reg";
			reset-names = "phy_reset";
			resets = <0x17 0x0>;
			vdd-supply = <0x95>;
			vdda18-supply = <0x96>;
			vdda33-supply = <0x97>;
		};

		replicator@8046000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-qdss";
			phandle = <0x283>;
			reg = <0x8046000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xfa>;
						remote-endpoint = <0xf8>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xf6>;
						remote-endpoint = <0xf9>;
						slave-mode;
					};
				};
			};
		};

		restart@440b000 {
			compatible = "qcom,pshold";
			reg = <0x440b000 0x4 0x3d3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		rpm-glink {
			compatible = "qcom,glink-rpm";
			interrupts = <0x0 0xc2 0x1>;
			mboxes = <0x6c 0x0>;
			qcom,rpm-msg-ram = <0x6b>;

			qcom,rpm_glink_ssr {
				qcom,glink-channels = "glink_ssr";
				qcom,notify-edges = <0x6d 0x6e 0x6f>;
			};
		};

		sdhci@4744000 {
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			clocks = <0x17 0x6a 0x17 0x6b 0x17 0x6d>;
			compatible = "qcom,sdhci-msm-v5", "qcom,sdhci-msm-cqe";
			interrupt-names = "hc_irq", "pwr_irq", "tb_trig_irq";
			interrupts-extended = <0xf 0x0 0x15c 0x4 0xf 0x0 0x160 0x4 0x11 0x13 0x1>;
			phandle = <0x20f>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
			qcom,bus-width = <0x8>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,dll-hsr-list = <0xf642c 0x0 0x0 0x10800 0x80040850>;
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x9>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x1 0x25e 0x0 0x0 0x4e 0x200 0x416 0x640 0x1 0x25e 0x640 0x640 0x4e 0x200 0x5000 0x13880 0x1 0x25e 0x13880 0x13880 0x4e 0x200 0x6400 0x3d090 0x1 0x25e 0xc350 0x208c8 0x4e 0x200 0xc800 0x3d090 0x1 0x25e 0xfde8 0x208c8 0x4e 0x200 0x19000 0x3d090 0x1 0x25e 0xfde8 0x208c8 0x4e 0x200 0x32000 0xc3500 0x1 0x25e 0x30d40 0x493e0 0x4e 0x200 0x32000 0xc3500 0x1 0x25e 0x30d40 0x493e0 0x4e 0x200 0x146cc2 0x3e8000 0x1 0x25e 0x146cc2 0x3e8000>;
			qcom,nonremovable;
			qcom,pm-qos-cmdq-latency-us = <0x1a 0x1a 0x1a 0x1a>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-irq-latency = <0x1a 0x1a>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x1a 0x1a 0x1a 0x1a>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			reg = <0x4744000 0x1000 0x4745000 0x1000 0x4748000 0x8000>;
			reg-names = "hc_mem", "cqhci_mem", "cqhci_ice";
			reset-names = "core_reset";
			resets = <0x17 0x2>;
			status = "disabled";
		};

		sdhci@4784000 {
			clock-names = "iface_clk", "core_clk";
			clocks = <0x17 0x6f 0x17 0x70>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0x15e 0x4 0x0 0x161 0x4>;
			phandle = <0x210>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,bus-width = <0x4>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,dll-hsr-list = <0x7642c 0x0 0x0 0x10800 0x80040868>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x416 0xc80 0x1 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x3d090 0x1 0x260 0x13880 0x208c8 0x51 0x200 0xff50 0x3d090 0x1 0x260 0x186a0 0x208c8 0x51 0x200 0x1fe9e 0x3d090 0x1 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x3d090 0x1 0x260 0x249f0 0x208c8 0x51 0x200 0x3fd3e 0xc3500 0x1 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-irq-latency = <0x1a 0x1a>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x1a 0x1a 0x1a 0x1a>;
			reg = <0x4784000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";
		};

		slim@a5c0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0x11b 0x4 0x0 0x11c 0x4>;
			phandle = <0x1f0>;
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x360>;
			reg = <0xa5c0000 0x2c000 0xa584000 0x20000 0xa66e000 0x2000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical", "slimbus_lpass_mem";
			status = "ok";

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				phandle = <0x1f1>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
			};
		};

		smcinvoke@61800000 {
			compatible = "qcom,smcinvoke";
			phandle = <0x1f5>;
			reg = <0x61800000 0x2100000>;
			reg-names = "secapp-region";
		};

		snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			phandle = <0x25f>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0xe9>;
					remote-endpoint = <0xa3>;
				};
			};
		};

		spi@4a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x17 0x5c 0x17 0x68 0x17 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x14c 0x0 0x0 0x1 0x40 0x0 0x14c 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x147 0x4>;
			phandle = <0x31c>;
			pinctrl-0 = <0x15a>;
			pinctrl-1 = <0x15b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x146>;
			reg = <0x4a80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@4a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x17 0x5e 0x17 0x68 0x17 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x14c 0x0 0x1 0x1 0x40 0x0 0x14c 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x148 0x4>;
			phandle = <0x31d>;
			pinctrl-0 = <0x15c>;
			pinctrl-1 = <0x15d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x146>;
			reg = <0x4a84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@4a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x17 0x66 0x17 0x68 0x17 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x14c 0x0 0x5 0x1 0x40 0x0 0x14c 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x14c 0x4>;
			phandle = <0x31e>;
			pinctrl-0 = <0x15e>;
			pinctrl-1 = <0x15f>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x146>;
			reg = <0x4a94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssphy@1615000 {
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "cfg_ahb_clk";
			clocks = <0x17 0x88 0x17 0x89 0x10 0x8a 0x17 0x86 0x17 0x95>;
			compatible = "qcom,usb-ssphy-qmp-usb3-or-dp";
			core-supply = <0x96>;
			phandle = <0x94>;
			qcom,core-voltage-level = <0x0 0x1b7740 0x1b7740>;
			qcom,qmp-phy-init-seq = <0xac 0x14 0x0 0x34 0x8 0x0 0x174 0x30 0x0 0x3c 0x6 0x0 0xb4 0x0 0x0 0xb8 0x8 0x0 0x70 0xf 0x0 0x19c 0x1 0x0 0x178 0x0 0x0 0xd0 0x82 0x0 0xdc 0x55 0x0 0xe0 0x55 0x0 0xe4 0x3 0x0 0x78 0xb 0x0 0x84 0x16 0x0 0x90 0x28 0x0 0x108 0x80 0x0 0x10c 0x0 0x0 0x184 0xa 0x0 0x4c 0x15 0x0 0x50 0x34 0x0 0x54 0x0 0x0 0xc8 0x0 0x0 0x18c 0x0 0x0 0xcc 0x0 0x0 0x128 0x0 0x0 0xc 0xa 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x14 0x0 0x0 0x18 0x0 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x48 0xf 0x0 0x194 0x6 0x0 0x100 0x80 0x0 0xa8 0x1 0x0 0x430 0xb 0x0 0x830 0xb 0x0 0x444 0x0 0x0 0x844 0x0 0x0 0x43c 0x0 0x0 0x83c 0x0 0x0 0x440 0x0 0x0 0x840 0x0 0x0 0x408 0xa 0x0 0x808 0xa 0x0 0x414 0x6 0x0 0x814 0x6 0x0 0x434 0x75 0x0 0x834 0x75 0x0 0x4d4 0x2 0x0 0x8d4 0x2 0x0 0x4d8 0x4e 0x0 0x8d8 0x4e 0x0 0x4dc 0x18 0x0 0x8dc 0x18 0x0 0x4f8 0x77 0x0 0x8f8 0x77 0x0 0x4fc 0x80 0x0 0x8fc 0x80 0x0 0x4c0 0xa 0x0 0x8c0 0xa 0x0 0x504 0x3 0x0 0x904 0x3 0x0 0x50c 0x16 0x0 0x90c 0x16 0x0 0x500 0x0 0x0 0x900 0x0 0x0 0x564 0x0 0x0 0x964 0x0 0x0 0x260 0x10 0x0 0x660 0x10 0x0 0x2a4 0x12 0x0 0x6a4 0x12 0x0 0x28c 0xc6 0x0 0x68c 0xc6 0x0 0x244 0x0 0x0 0x644 0x0 0x0 0x248 0x0 0x0 0x648 0x0 0x0 0xc0c 0x9f 0x0 0xc24 0x17 0x0 0xc28 0xf 0x0 0xcc8 0x83 0x0 0xcc4 0x2 0x0 0xccc 0x9 0x0 0xcd0 0xa2 0x0 0xcd4 0x85 0x0 0xc80 0xd1 0x0 0xc84 0x1f 0x0 0xc88 0x47 0x0 0xcb8 0x75 0x0 0xcbc 0x13 0x0 0xcb0 0x86 0x0 0xca0 0x4 0x0 0xc8c 0x44 0x0 0xc70 0xe7 0x0 0xc74 0x3 0x0 0xc78 0x40 0x0 0xc7c 0x0 0x0 0xdd8 0x88 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0xd74 0xcd8 0xcdc 0xc04 0xc00 0xc08 0xa00>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xecd10>;
			reg = <0x1615000 0x1000 0x3cb244 0x4>;
			reg-names = "qmp_phy_base", "vls_clamp_reg";
			reset-names = "phy_reset", "phy_phy_reset";
			resets = <0x17 0xa 0x17 0x9>;
			vdd-supply = <0x95>;
		};

		ssusb@4e00000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x92>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "xo", "sleep_clk", "utmi_clk";
			clocks = <0x17 0x80 0x17 0x74 0x17 0x38 0x17 0x86 0x17 0x85 0x17 0x82>;
			compatible = "qcom,dwc-usb3-msm";
			dpdm-supply = <0x93>;
			interrupt-names = "pwr_event_irq", "ss_phy_irq", "hs_phy_irq";
			interrupts = <0x0 0x12e 0x4 0x0 0x1a6 0x4 0x0 0x104 0x4>;
			iommus = <0x18 0x120 0x0>;
			phandle = <0x254>;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,gsi-disable-io-coherency;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x50000000 0x60000000>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x1 0x1 0x3d 0x2a4 0x1 0x1 0x1 0x247 0x1 0x1>;
			qcom,num-gsi-evt-buffs = <0x3>;
			ranges;
			reg = <0x4e00000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x17 0x4>;

			dwc3@4e00000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupt-parent = <0xf>;
				interrupts = <0x0 0xff 0x4>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed";
				reg = <0x4e00000 0xcd00>;
				snps,dis_enblslpm_quirk;
				snps,dis_u2_susphy_quirk;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3-u1u2-disable;
				snps,usb3_lpm_capable;
				tx-fifo-resize;
				usb-core-id = <0x0>;
				usb-phy = <0x93 0x94>;
			};

			qcom,usbbam@0x04f04000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x0 0xfd 0x4>;
				qcom,disable-clk-gating;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0xc121000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0x4f04000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x8064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};
			};
		};

		stm@8002000 {
			arm,primecell-periphid = <0xbb962>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			nvmem-cell-names = "debug_fuse";
			nvmem-cells = <0x9d>;
			phandle = <0x25a>;
			reg = <0x8002000 0x1000 0xe280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";

			port {

				endpoint {
					phandle = <0xeb>;
					remote-endpoint = <0x9e>;
				};
			};
		};

		suspendable-ddr4-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x246>;

			opp-0 {
				opp-hz = <0x0 0x0>;
				opp-supported-hw = <0xa0>;
			};

			opp-1017 {
				opp-hz = <0x0 0x1e4f>;
				opp-supported-hw = <0x80>;
			};

			opp-1353 {
				opp-hz = <0x0 0x2852>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x0 0x2e57>;
				opp-supported-hw = <0x80>;
			};

			opp-1804 {
				opp-hz = <0x0 0x35c3>;
				opp-supported-hw = <0x80>;
			};

			opp-200 {
				opp-hz = <0x0 0x5f5>;
				opp-supported-hw = <0xa0>;
			};

			opp-300 {
				opp-hz = <0x0 0x8f0>;
				opp-supported-hw = <0xa0>;
			};

			opp-451 {
				opp-hz = <0x0 0xd70>;
				opp-supported-hw = <0xa0>;
			};

			opp-547 {
				opp-hz = <0x0 0x104d>;
				opp-supported-hw = <0xa0>;
			};

			opp-681 {
				opp-hz = <0x0 0x144b>;
				opp-supported-hw = <0xa0>;
			};

			opp-768 {
				opp-hz = <0x0 0x16e3>;
				opp-supported-hw = <0xa0>;
			};

			opp-931 {
				opp-hz = <0x0 0x1bbe>;
				opp-supported-hw = <0x20>;
			};
		};

		syscon@00340000 {
			compatible = "syscon";
			phandle = <0x67>;
			reg = <0x340000 0x20000>;
		};

		syscon@447d200 {
			compatible = "syscon";
			phandle = <0x65>;
			reg = <0x447d200 0x100>;
		};

		syscon@5991008 {
			compatible = "syscon";
			phandle = <0x90>;
			reg = <0x5991008 0x4>;
		};

		syscon@5991508 {
			compatible = "syscon";
			phandle = <0x91>;
			reg = <0x5991508 0x4>;
		};

		syscon@5991540 {
			compatible = "syscon";
			phandle = <0x8f>;
			reg = <0x5991540 0x4>;
		};

		syscon@f11101c {
			compatible = "syscon";
			phandle = <0x66>;
			reg = <0xf11101c 0x4>;
		};

		tgu@9900000 {
			arm,primecell-periphid = <0x3b999>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-apss";
			interrupts = <0x0 0x35 0x1 0x0 0x36 0x1 0x0 0x37 0x1 0x0 0x38 0x1>;
			phandle = <0x258>;
			reg = <0x9900000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x8>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-zones {
			phandle = <0x212>;

			camera-lowc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x2a 0x3>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					lmh_cpu_cdev {
						cooling-device = <0x49 0x1 0x1>;
						trip = <0x4f>;
					};
				};

				trips {

					camera-cap-trip {
						hysteresis = <0x1388>;
						phandle = <0x4f>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x2a 0x3>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x4e 0x0 0x0>;
						trip = <0x50>;
					};

					cx_vdd_cdev {
						cooling-device = <0x4b 0x0 0x0>;
						trip = <0x50>;
					};

					modem_vdd_cdev {
						cooling-device = <0x4d 0x0 0x0>;
						trip = <0x50>;
					};

					mx_vdd_cdev {
						cooling-device = <0x4c 0x0 0x0>;
						trip = <0x50>;
					};
				};

				trips {

					camera-trip {
						hysteresis = <0x1388>;
						phandle = <0x50>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2c 0x52>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cdsp-hvx-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0x1>;
				wake-capable-sensor;

				cooling-maps {

					cdsp-cdev0 {
						cooling-device = <0x32 0xffffffff 0xffffffff>;
						trip = <0x44>;
					};

					cdsp-cx-cdev0 {
						cooling-device = <0x2e 0xfffffffe 0xfffffffe>;
						trip = <0x45>;
					};

					cdsp-cx-cdev1 {
						cooling-device = <0x30 0x3 0x3>;
						trip = <0x45>;
					};

					cdsp-cx-cdev2 {
						cooling-device = <0x31 0x3 0x3>;
						trip = <0x45>;
					};

					cdsp-cx-cdev3 {
						cooling-device = <0x32 0xfffffffe 0xfffffffe>;
						trip = <0x45>;
					};

					cxip-cdev {
						cooling-device = <0x43 0x1 0x1>;
						trip = <0x42>;
					};
				};

				trips {

					cdsp-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0x45>;
						temperature = <0x186a0>;
						type = "passive";
					};

					cdsp-trip0 {
						hysteresis = <0x4e20>;
						phandle = <0x42>;
						temperature = <0x17318>;
						type = "passive";
					};

					cdsp-trip1 {
						hysteresis = <0x0>;
						phandle = <0x44>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			cdsp-hvx-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			chg-skin-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x61 0x53>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0x6>;
				wake-capable-sensor;

				cooling-maps {

					cpu4_cdev {
						cooling-device = <0x34 0x1 0x1>;
						trip = <0x3e>;
					};
				};

				trips {

					cpu4-config {
						hysteresis = <0x2710>;
						phandle = <0x3e>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0x7>;
				wake-capable-sensor;

				cooling-maps {

					cpu5_cdev {
						cooling-device = <0x35 0x1 0x1>;
						trip = <0x3f>;
					};
				};

				trips {

					cpu5-config {
						hysteresis = <0x2710>;
						phandle = <0x3f>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0x8>;
				wake-capable-sensor;

				cooling-maps {

					cpu6_cdev {
						cooling-device = <0x37 0x1 0x1>;
						trip = <0x40>;
					};
				};

				trips {

					cpu6-config {
						hysteresis = <0x2710>;
						phandle = <0x40>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0x9>;
				wake-capable-sensor;

				cooling-maps {

					cpu7_cdev {
						cooling-device = <0x38 0x1 0x1>;
						trip = <0x41>;
					};
				};

				trips {

					cpu7-config {
						hysteresis = <0x2710>;
						phandle = <0x41>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0xa>;
				wake-capable-sensor;

				cooling-maps {

					cpu4_cdev {
						cooling-device = <0x34 0x1 0x1>;
						trip = <0x33>;
					};

					cpu5_cdev {
						cooling-device = <0x35 0x1 0x1>;
						trip = <0x33>;
					};
				};

				trips {

					cpu-4-5-config {
						hysteresis = <0x2710>;
						phandle = <0x33>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0xa>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0xb>;
				wake-capable-sensor;

				cooling-maps {

					cpu6_cdev {
						cooling-device = <0x37 0x1 0x1>;
						trip = <0x36>;
					};

					cpu7_cdev {
						cooling-device = <0x38 0x1 0x1>;
						trip = <0x36>;
					};
				};

				trips {

					cpu-6-7-config {
						hysteresis = <0x2710>;
						phandle = <0x36>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0xb>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0xc>;
				wake-capable-sensor;

				cooling-maps {

					cpu0_cdev {
						cooling-device = <0x3a 0x1 0x1>;
						trip = <0x39>;
					};

					cpu1_cdev {
						cooling-device = <0x3b 0x1 0x1>;
						trip = <0x39>;
					};

					cpu2_cdev {
						cooling-device = <0x3c 0x1 0x1>;
						trip = <0x39>;
					};

					cpu3_cdev {
						cooling-device = <0x3d 0x1 0x1>;
						trip = <0x39>;
					};
				};

				trips {

					silv-cpus-config {
						hysteresis = <0x2710>;
						phandle = <0x39>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpuss-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0xc>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			display-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0xe>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			emmc-ufs-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2c 0x53>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			gpu-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0xf>;
				wake-capable-sensor;

				cooling-maps {

					gpu-cx-cdev0 {
						cooling-device = <0x2e 0xfffffffe 0xfffffffe>;
						trip = <0x2f>;
					};

					gpu-cx-cdev1 {
						cooling-device = <0x30 0x3 0x3>;
						trip = <0x2f>;
					};

					gpu-cx-cdev2 {
						cooling-device = <0x31 0x3 0x3>;
						trip = <0x2f>;
					};

					gpu-cx-cdev3 {
						cooling-device = <0x32 0xfffffffe 0xfffffffe>;
						trip = <0x2f>;
					};

					gpu_cdev {
						cooling-device = <0x2e 0xffffffff 0xffffffff>;
						trip = <0x2d>;
					};
				};

				trips {

					gpu-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0x2f>;
						temperature = <0x186a0>;
						type = "passive";
					};

					gpu-trip {
						hysteresis = <0x0>;
						phandle = <0x2d>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpu-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0xf>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			hepta-cpu-max-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						hysteresis = <0x0>;
						temperature = <0x1d4c0>;
						type = "passive";
					};
				};
			};

			mapss-lowc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x2a 0x0>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					lmh_cpu_cdev {
						cooling-device = <0x49 0x1 0x1>;
						trip = <0x48>;
					};
				};

				trips {

					mapss-cap-trip {
						hysteresis = <0x1388>;
						phandle = <0x48>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mapss-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x2a 0x0>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x4e 0x0 0x0>;
						trip = <0x4a>;
					};

					cx_vdd_cdev {
						cooling-device = <0x4b 0x0 0x0>;
						trip = <0x4a>;
					};

					modem_vdd_cdev {
						cooling-device = <0x4d 0x0 0x0>;
						trip = <0x4a>;
					};

					mx_vdd_cdev {
						cooling-device = <0x4c 0x0 0x0>;
						trip = <0x4a>;
					};
				};

				trips {

					mapss-trip {
						hysteresis = <0x1388>;
						phandle = <0x4a>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mapss-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdm-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0xd>;
				wake-capable-sensor;

				cooling-maps {

					mdm0-cx-cdev0 {
						cooling-device = <0x2e 0xfffffffe 0xfffffffe>;
						trip = <0x46>;
					};

					mdm0-cx-cdev1 {
						cooling-device = <0x30 0x3 0x3>;
						trip = <0x46>;
					};

					mdm0-cx-cdev2 {
						cooling-device = <0x31 0x3 0x3>;
						trip = <0x46>;
					};

					mdm0-cx-cdev3 {
						cooling-device = <0x32 0xfffffffe 0xfffffffe>;
						trip = <0x46>;
					};
				};

				trips {

					mdm0-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0x46>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			mdm-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0xd>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdm-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x2a 0x5>;
				wake-capable-sensor;

				cooling-maps {

					mdm1-cx-cdev0 {
						cooling-device = <0x2e 0xfffffffe 0xfffffffe>;
						trip = <0x47>;
					};

					mdm1-cx-cdev1 {
						cooling-device = <0x30 0x3 0x3>;
						trip = <0x47>;
					};

					mdm1-cx-cdev2 {
						cooling-device = <0x31 0x3 0x3>;
						trip = <0x47>;
					};

					mdm1-cx-cdev3 {
						cooling-device = <0x32 0xfffffffe 0xfffffffe>;
						trip = <0x47>;
					};
				};

				trips {

					mdm1-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0x47>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			mdm-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			pa-therm0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2b 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm6125-tz {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x29>;
				wake-capable-sensor;

				trips {

					trip0 {
						hysteresis = <0x0>;
						phandle = <0x213>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x0>;
						phandle = <0x214>;
						temperature = <0x1c138>;
						type = "passive";
					};

					trip2 {
						hysteresis = <0x0>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			pmi632-bcl-lvl0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5f 0x5>;
				wake-capable-sensor;

				trips {

					bcl-lvl0 {
						hysteresis = <0x1>;
						phandle = <0x21c>;
						temperature = <0x1>;
						type = "passive";
					};
				};
			};

			pmi632-bcl-lvl1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5f 0x6>;
				wake-capable-sensor;

				trips {

					bcl-lvl1 {
						hysteresis = <0x1>;
						phandle = <0x21d>;
						temperature = <0x1>;
						type = "passive";
					};
				};
			};

			pmi632-bcl-lvl2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5f 0x7>;
				wake-capable-sensor;

				trips {

					bcl-lvl2 {
						hysteresis = <0x1>;
						phandle = <0x21e>;
						temperature = <0x1>;
						type = "passive";
					};
				};
			};

			pmi632-ibat-lvl0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5f 0x0>;
				wake-capable-sensor;

				trips {

					ibat-lvl0 {
						hysteresis = <0xc8>;
						phandle = <0x217>;
						temperature = <0xfa0>;
						type = "passive";
					};
				};
			};

			pmi632-ibat-lvl1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5f 0x1>;
				wake-capable-sensor;

				trips {

					ibat-lvl1 {
						hysteresis = <0xc8>;
						phandle = <0x218>;
						temperature = <0x1068>;
						type = "passive";
					};
				};
			};

			pmi632-tz {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5e>;
				wake-capable-sensor;

				trips {

					trip0 {
						hysteresis = <0x0>;
						phandle = <0x215>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x0>;
						phandle = <0x216>;
						temperature = <0x1c138>;
						type = "passive";
					};

					trip2 {
						hysteresis = <0x0>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			pmi632-vbat-lvl0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x5f 0x2>;
				tracks-low;
				wake-capable-sensor;

				trips {

					vbat-lvl0 {
						hysteresis = <0x64>;
						phandle = <0x219>;
						temperature = <0xbb8>;
						type = "passive";
					};
				};
			};

			pmi632-vbat-lvl1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x5f 0x3>;
				tracks-low;
				wake-capable-sensor;

				trips {

					vbat-lvl1 {
						hysteresis = <0x64>;
						phandle = <0x21a>;
						temperature = <0xaf0>;
						type = "passive";
					};
				};
			};

			pmi632-vbat-lvl2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x5f 0x4>;
				tracks-low;
				wake-capable-sensor;

				trips {

					vbat-lvl1 {
						hysteresis = <0x64>;
						phandle = <0x21b>;
						temperature = <0xa28>;
						type = "passive";
					};
				};
			};

			quiet-therm-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x7d0>;
				status = "disabled";
				thermal-governor = "step_wise";
				thermal-sensors = <0x2b 0x4e>;
				wake-capable-sensor;

				cooling-maps {

					batt_cdev1 {
						cooling-device = <0x5a 0x2 0x2>;
						trip = <0x59>;
					};

					batt_cdev2 {
						cooling-device = <0x5a 0x4 0x4>;
						trip = <0x5b>;
					};

					batt_cdev3 {
						cooling-device = <0x5a 0x6 0x6>;
						trip = <0x5c>;
					};

					batt_cdev4 {
						cooling-device = <0x5a 0x7 0x7>;
						trip = <0x5d>;
					};

					gold_cdev {
						cooling-device = <0xb 0xffffffff 0xfffffffa>;
						trip = <0x51>;
					};

					gpu_cdev {
						cooling-device = <0x2e 0xffffffff 0xfffffffb>;
						trip = <0x53>;
					};

					hvx_cdev {
						cooling-device = <0x32 0xfffffffe 0xfffffffe>;
						trip = <0x54>;
					};

					mdm_cdev0 {
						cooling-device = <0x30 0x1 0x1>;
						trip = <0x55>;
					};

					mdm_cdev1 {
						cooling-device = <0x31 0x1 0x1>;
						trip = <0x56>;
					};

					mdm_cdev2 {
						cooling-device = <0x31 0x2 0x2>;
						trip = <0x57>;
					};

					mdm_cdev3 {
						cooling-device = <0x31 0x3 0x3>;
						trip = <0x58>;
					};

					mdm_cdev4 {
						cooling-device = <0x30 0x3 0x3>;
						trip = <0x58>;
					};

					silver_cdev {
						cooling-device = <0x7 0xffffffff 0xfffffff9>;
						trip = <0x52>;
					};
				};

				trips {

					batt-trip0 {
						hysteresis = <0x7d0>;
						phandle = <0x59>;
						temperature = <0x9858>;
						type = "passive";
					};

					batt-trip1 {
						hysteresis = <0x7d0>;
						phandle = <0x5b>;
						temperature = <0xa028>;
						type = "passive";
					};

					batt-trip2 {
						hysteresis = <0x7d0>;
						phandle = <0x5c>;
						temperature = <0xa7f8>;
						type = "passive";
					};

					batt-trip3 {
						hysteresis = <0x7d0>;
						phandle = <0x5d>;
						temperature = <0xafc8>;
						type = "passive";
					};

					gold-trip {
						hysteresis = <0x0>;
						phandle = <0x51>;
						temperature = <0x9c40>;
						type = "passive";
					};

					gpu-trip {
						hysteresis = <0x0>;
						phandle = <0x53>;
						temperature = <0xa7f8>;
						type = "passive";
					};

					hvx-trip {
						hysteresis = <0xfa0>;
						phandle = <0x54>;
						temperature = <0xcb20>;
						type = "passive";
					};

					modem-trip0 {
						hysteresis = <0xfa0>;
						phandle = <0x55>;
						temperature = <0x9c40>;
						type = "passive";
					};

					modem-trip1 {
						hysteresis = <0xfa0>;
						phandle = <0x56>;
						temperature = <0xa410>;
						type = "passive";
					};

					modem-trip2 {
						hysteresis = <0xfa0>;
						phandle = <0x57>;
						temperature = <0xa7f8>;
						type = "passive";
					};

					modem-trip3 {
						hysteresis = <0x1388>;
						phandle = <0x58>;
						temperature = <0xc350>;
						type = "passive";
					};

					silver-trip {
						hysteresis = <0x0>;
						phandle = <0x52>;
						temperature = <0xa028>;
						type = "passive";
					};
				};
			};

			quiet-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2b 0x4e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			soc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x60>;
				tracks-low;
				wake-capable-sensor;

				trips {

					low-soc {
						hysteresis = <0x0>;
						phandle = <0x21f>;
						temperature = <0xa>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			wlan-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2a 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2b 0x4c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
		};

		timer@f120000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0xf120000 0x1000>;

			frame@f121000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x7 0x4>;
				reg = <0xf121000 0x1000 0xf122000 0x1000>;
			};

			frame@f123000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0xf123000 0x1000>;
				status = "disabled";
			};

			frame@f124000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0xf124000 0x1000>;
				status = "disabled";
			};

			frame@f125000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0xf125000 0x1000>;
				status = "disabled";
			};

			frame@f126000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0xf126000 0x1000>;
				status = "disabled";
			};

			frame@f127000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0xf127000 0x1000>;
				status = "disabled";
			};

			frame@f128000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0xf128000 0x1000>;
				status = "disabled";
			};
		};

		tmc@8047000 {
			arm,primecell-periphid = <0xbb961>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-csr = <0x9c>;
			coresight-ctis = <0xf5>;
			coresight-name = "coresight-tmc-etf";
			phandle = <0x282>;
			reg = <0x8047000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xf9>;
						remote-endpoint = <0xf6>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xf2>;
						remote-endpoint = <0xf7>;
						slave-mode;
					};
				};
			};
		};

		tmc@8048000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-csr = <0x9c>;
			coresight-ctis = <0xf5>;
			coresight-name = "coresight-tmc-etr";
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x1ad 0x1>;
			iommus = <0x18 0x180 0x0 0x18 0x160 0x0>;
			phandle = <0x284>;
			ranges;
			reg = <0x8048000 0x1000 0x8064000 0x15000>;
			reg-names = "tmc-base", "bam-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xf8>;
						remote-endpoint = <0xfa>;
						slave-mode;
					};
				};
			};
		};

		tpd@9830000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-actpm";
			phandle = <0x272>;
			reg = <0x9830000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xc5>;
					remote-endpoint = <0xb8>;
				};
			};
		};

		tpda@8004000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda";
			phandle = <0x27d>;
			qcom,cmb-elem-size = <0x7 0x20 0x8 0x20 0xa 0x20 0xf 0x40>;
			qcom,dsb-elem-size = <0x0 0x20 0x1 0x20 0x5 0x20 0xc 0x20 0xd 0x20 0xf 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x8004000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xe4>;
						remote-endpoint = <0xd9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x9f>;
						remote-endpoint = <0xda>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0xd1>;
						remote-endpoint = <0xdb>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						phandle = <0xd3>;
						remote-endpoint = <0xdc>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x7>;

					endpoint {
						phandle = <0xa7>;
						remote-endpoint = <0xdd>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x8>;

					endpoint {
						phandle = <0xa8>;
						remote-endpoint = <0xde>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0xa>;

					endpoint {
						phandle = <0xa9>;
						remote-endpoint = <0xdf>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0xc>;

					endpoint {
						phandle = <0xaa>;
						remote-endpoint = <0xe0>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0xd>;

					endpoint {
						phandle = <0xab>;
						remote-endpoint = <0xe1>;
						slave-mode;
					};
				};

				port@9 {
					reg = <0xf>;

					endpoint {
						phandle = <0xac>;
						remote-endpoint = <0xe2>;
						slave-mode;
					};
				};
			};
		};

		tpda@8a04000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-mapss";
			phandle = <0x27a>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x4c>;
			reg = <0x8a04000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xed>;
						remote-endpoint = <0xcf>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xad>;
						remote-endpoint = <0xd0>;
						slave-mode;
					};
				};
			};
		};

		tpda@9832000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-actpm";
			phandle = <0x276>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x4d>;
			reg = <0x9832000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xcc>;
						remote-endpoint = <0xc4>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb8>;
						remote-endpoint = <0xc5>;
						slave-mode;
					};
				};
			};
		};

		tpda@9862000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x277>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x9862000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xce>;
						remote-endpoint = <0xc6>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xba>;
						remote-endpoint = <0xc7>;
						slave-mode;
					};
				};
			};
		};

		tpda@98c0000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-llm-silver";
			phandle = <0x278>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x48>;
			reg = <0x98c0000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xcd>;
						remote-endpoint = <0xc8>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb9>;
						remote-endpoint = <0xc9>;
						slave-mode;
					};
				};
			};
		};

		tpdm@8840000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x261>;
			reg = <0x8840000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xdd>;
					remote-endpoint = <0xa7>;
				};
			};
		};

		tpdm@884c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x263>;
			reg = <0x884c000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xdf>;
					remote-endpoint = <0xa9>;
				};
			};
		};

		tpdm@8850000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x266>;
			reg = <0x8850000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xe2>;
					remote-endpoint = <0xac>;
				};
			};
		};

		tpdm@8860000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing";
			phandle = <0xd4>;
			reg = <0x8860000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xd7>;
					remote-endpoint = <0xa5>;
				};
			};
		};

		tpdm@8870000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x262>;
			qcom,hw-enable-check;
			reg = <0x8870000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xde>;
					remote-endpoint = <0xa8>;
				};
			};
		};

		tpdm@8940000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gpu";
			phandle = <0x25c>;
			reg = <0x8940000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			port {

				endpoint {
					phandle = <0xd2>;
					remote-endpoint = <0xa0>;
				};
			};
		};

		tpdm@899c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			phandle = <0x268>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0xef>;
					remote-endpoint = <0xae>;
				};
			};
		};

		tpdm@89d0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x264>;
			reg = <0x89d0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xe0>;
					remote-endpoint = <0xaa>;
				};
			};
		};

		tpdm@8a01000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mapss";
			phandle = <0x267>;
			reg = <0x8a01000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xd0>;
					remote-endpoint = <0xad>;
				};
			};
		};

		tpdm@8a26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x260>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0xe6>;
					remote-endpoint = <0xa4>;
				};
			};
		};

		tpdm@8a58000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-west";
			phandle = <0x265>;
			reg = <0x8a58000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xe1>;
					remote-endpoint = <0xab>;
				};
			};
		};

		tpdm@8b58000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-center";
			phandle = <0x25b>;
			reg = <0x8b58000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xda>;
					remote-endpoint = <0x9f>;
				};
			};
		};

		tpdm@9860000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x274>;
			reg = <0x9860000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xc7>;
					remote-endpoint = <0xba>;
				};
			};
		};

		tpdm@98a0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x10 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x273>;
			reg = <0x98a0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xc9>;
					remote-endpoint = <0xb9>;
				};
			};
		};

		tsens@c222000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x113 0x4 0x0 0xbe 0x4>;
			phandle = <0x2a>;
			reg = <0x4410000 0x8 0x4411000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			tsens-reinit-wa;
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			phandle = <0xd6>;
			qcom,inst-id = <0xd>;

			port {

				endpoint {
					phandle = <0xd8>;
					remote-endpoint = <0xa6>;
				};
			};
		};

		tz-log@c125720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x1f7>;
			qcom,hyplog-enabled;
			reg = <0xc125720 0x3000>;
		};

		ufshc@4804000 {
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk";
			clocks = <0x17 0x76 0x17 0x73 0x17 0x75 0x17 0x7e 0x17 0x78 0x10 0x0 0x17 0x7d 0x17 0x7c>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			freq-table-hz = <0x2faf080 0xbebc200 0x0 0x0 0x0 0x0 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x164 0x4>;
			lanes-per-direction = <0x1>;
			non-removable;
			phandle = <0x211>;
			phy-names = "ufsphy";
			phys = <0x26>;
			pinctrl-0 = <0x27>;
			pinctrl-1 = <0x28>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "MAX";
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			qcom,pm-qos-cpu-group-latency-us = <0x1a 0x1a>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-default-cpu = <0x0>;
			reg = <0x4804000 0x3000 0x4810000 0x8000>;
			reg-names = "ufs_mem", "ufs_ice";
			reset-names = "core_reset";
			resets = <0x17 0x3>;
			spm-level = <0x5>;
			status = "disabled";
		};

		ufsphy_mem@4807000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x10 0x0 0x17 0xa5 0x17 0x7a>;
			lanes-per-direction = <0x1>;
			phandle = <0x26>;
			reg = <0x4807000 0xdb8>;
			reg-names = "phy_mem";
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x18 0x1cf 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xf>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x255>;
		};

		wake-gic {
			#interrupt-cells = <0x3>;
			compatible = "qcom,mpm-gic-bengal", "qcom,mpm-gic";
			interrupt-controller;
			interrupt-parent = <0xf>;
			interrupts-extended = <0x1 0x0 0xc5 0x1>;
			phandle = <0x1>;
			qcom,num-mpm-irqs = <0x60>;
			reg = <0x45f01b8 0x1000 0xf011008 0x4>;
			reg-names = "vmpm", "ipc";
		};

		wake-gpio {
			#interrupt-cells = <0x2>;
			compatible = "qcom,mpm-gpio";
			interrupt-controller;
			interrupt-parent = <0xf>;
			phandle = <0x143>;
		};
	};
};
