 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_out
Version: K-2015.06-SP2
Date   : Sat Mar  8 16:22:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: memory_reg_55__24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_144_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__24_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__24_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[344] (net)              1        0.001               0.000      0.078 f
  U3083/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2782 (net)                    1        0.001               0.000      0.122 r
  U2093/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2791 (net)                    1        0.001               0.000      0.194 r
  U3474/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1765 (net)                    1        0.001               0.000      0.215 f
  Q_reg_144_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_144_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_143_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__23_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__23_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[343] (net)              1        0.001               0.000      0.078 f
  U3076/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2542 (net)                    1        0.001               0.000      0.122 r
  U1877/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2551 (net)                    1        0.001               0.000      0.194 r
  U3472/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1766 (net)                    1        0.001               0.000      0.215 f
  Q_reg_143_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_143_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_142_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__22_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__22_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[342] (net)              1        0.001               0.000      0.078 f
  U3070/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2652 (net)                    1        0.001               0.000      0.122 r
  U1865/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2661 (net)                    1        0.001               0.000      0.194 r
  U3470/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1767 (net)                    1        0.001               0.000      0.215 f
  Q_reg_142_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_142_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_141_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__21_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__21_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[341] (net)              1        0.001               0.000      0.078 f
  U3063/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2572 (net)                    1        0.001               0.000      0.122 r
  U1849/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2581 (net)                    1        0.001               0.000      0.194 r
  U3468/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1768 (net)                    1        0.001               0.000      0.215 f
  Q_reg_141_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_141_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_139_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__19_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__19_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[339] (net)              1        0.001               0.000      0.078 f
  U3583/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2592 (net)                    1        0.001               0.000      0.122 r
  U3464/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2601 (net)                    1        0.001               0.000      0.194 r
  U3463/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1770 (net)                    1        0.001               0.000      0.215 f
  Q_reg_139_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_139_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_138_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__18_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__18_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[338] (net)              1        0.001               0.000      0.078 f
  U3044/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2602 (net)                    1        0.001               0.000      0.122 r
  U2036/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2611 (net)                    1        0.001               0.000      0.194 r
  U3461/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1771 (net)                    1        0.001               0.000      0.215 f
  Q_reg_138_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_138_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_137_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__17_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__17_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[337] (net)              1        0.001               0.000      0.078 f
  U2205/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2612 (net)                    1        0.001               0.000      0.122 r
  U2018/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2621 (net)                    1        0.001               0.000      0.194 r
  U3604/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1772 (net)                    1        0.001               0.000      0.215 f
  Q_reg_137_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_137_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_136_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__16_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__16_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[336] (net)              1        0.001               0.000      0.078 f
  U3037/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2622 (net)                    1        0.001               0.000      0.122 r
  U1999/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2631 (net)                    1        0.001               0.000      0.194 r
  U3458/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1773 (net)                    1        0.001               0.000      0.215 f
  Q_reg_136_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_136_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_135_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__15_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__15_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[335] (net)              1        0.001               0.000      0.078 f
  U3027/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2632 (net)                    1        0.001               0.000      0.122 r
  U1983/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2641 (net)                    1        0.001               0.000      0.194 r
  U3456/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1774 (net)                    1        0.001               0.000      0.215 f
  Q_reg_135_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_135_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_134_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__14_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__14_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[334] (net)              1        0.001               0.000      0.078 f
  U3024/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2642 (net)                    1        0.001               0.000      0.122 r
  U1966/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2651 (net)                    1        0.001               0.000      0.194 r
  U3454/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1775 (net)                    1        0.001               0.000      0.215 f
  Q_reg_134_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_134_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_133_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__13_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__13_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[333] (net)              1        0.001               0.000      0.078 f
  U3014/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2662 (net)                    1        0.001               0.000      0.122 r
  U1950/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2671 (net)                    1        0.001               0.000      0.194 r
  U3452/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1776 (net)                    1        0.001               0.000      0.215 f
  Q_reg_133_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_133_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_132_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__12_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__12_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[332] (net)              1        0.001               0.000      0.078 f
  U3011/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3172 (net)                    1        0.001               0.000      0.122 r
  U1933/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3181 (net)                    1        0.001               0.000      0.194 r
  U3449/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1777 (net)                    1        0.001               0.000      0.215 f
  Q_reg_132_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_132_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_131_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__11_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__11_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[331] (net)              1        0.001               0.000      0.078 f
  U3005/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3162 (net)                    1        0.001               0.000      0.122 r
  U1917/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3171 (net)                    1        0.001               0.000      0.194 r
  U3447/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1778 (net)                    1        0.001               0.000      0.215 f
  Q_reg_131_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_131_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_130_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__10_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__10_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[330] (net)              1        0.001               0.000      0.078 f
  U2998/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3152 (net)                    1        0.001               0.000      0.122 r
  U1901/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3161 (net)                    1        0.001               0.000      0.194 r
  U3445/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1779 (net)                    1        0.001               0.000      0.215 f
  Q_reg_130_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_130_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_129_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__9_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_55__9_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[329] (net)              1        0.001               0.000      0.078 f
  U2992/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3440 (net)                    1        0.001               0.000      0.122 r
  U1898/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3449 (net)                    1        0.001               0.000      0.194 r
  U3443/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1780 (net)                    1        0.001               0.000      0.215 f
  Q_reg_129_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_129_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_128_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__8_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_55__8_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[328] (net)              1        0.001               0.000      0.078 f
  U2985/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3430 (net)                    1        0.001               0.000      0.122 r
  U1930/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3439 (net)                    1        0.001               0.000      0.194 r
  U3441/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1781 (net)                    1        0.001               0.000      0.215 f
  Q_reg_128_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_128_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_127_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__7_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_55__7_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[327] (net)              1        0.001               0.000      0.078 f
  U2979/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3420 (net)                    1        0.001               0.000      0.122 r
  U1953/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3429 (net)                    1        0.001               0.000      0.194 r
  U3439/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1782 (net)                    1        0.001               0.000      0.215 f
  Q_reg_127_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_127_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_126_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__6_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_55__6_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[326] (net)              1        0.001               0.000      0.078 f
  U2972/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3410 (net)                    1        0.001               0.000      0.122 r
  U1988/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3419 (net)                    1        0.001               0.000      0.194 r
  U3437/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1783 (net)                    1        0.001               0.000      0.215 f
  Q_reg_126_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_126_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_125_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__5_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_55__5_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[325] (net)              1        0.001               0.000      0.078 f
  U2966/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3400 (net)                    1        0.001               0.000      0.122 r
  U2014/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3409 (net)                    1        0.001               0.000      0.194 r
  U3435/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1784 (net)                    1        0.001               0.000      0.215 f
  Q_reg_125_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_125_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_124_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__4_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_55__4_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[324] (net)              1        0.001               0.000      0.078 f
  U3575/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3390 (net)                    1        0.001               0.000      0.122 r
  U3433/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3399 (net)                    1        0.001               0.000      0.194 r
  U3432/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1785 (net)                    1        0.001               0.000      0.215 f
  Q_reg_124_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_124_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_123_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__3_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_55__3_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[323] (net)              1        0.001               0.000      0.078 f
  U2198/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3380 (net)                    1        0.001               0.000      0.122 r
  U1832/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3389 (net)                    1        0.001               0.000      0.194 r
  U3603/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1786 (net)                    1        0.001               0.000      0.215 f
  Q_reg_123_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_123_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_122_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__2_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_55__2_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[322] (net)              1        0.001               0.000      0.078 f
  U2950/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3072 (net)                    1        0.001               0.000      0.122 r
  U1853/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3081 (net)                    1        0.001               0.000      0.194 r
  U3429/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1787 (net)                    1        0.001               0.000      0.215 f
  Q_reg_122_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_122_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_121_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__1_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_55__1_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[321] (net)              1        0.001               0.000      0.078 f
  U2947/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3360 (net)                    1        0.001               0.000      0.122 r
  U1881/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3369 (net)                    1        0.001               0.000      0.194 r
  U3427/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1788 (net)                    1        0.001               0.000      0.215 f
  Q_reg_121_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_121_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_55__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_120_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__0_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_55__0_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[320] (net)              1        0.001               0.000      0.078 f
  U2937/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3042 (net)                    1        0.001               0.000      0.122 r
  U1890/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3051 (net)                    1        0.001               0.000      0.194 r
  U3425/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1789 (net)                    1        0.001               0.000      0.215 f
  Q_reg_120_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_120_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__39_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_119_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__39_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__39_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[399] (net)              1        0.001               0.000      0.078 f
  U2934/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2672 (net)                    1        0.001               0.000      0.122 r
  U1880/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2681 (net)                    1        0.001               0.000      0.194 r
  U3423/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1710 (net)                    1        0.001               0.000      0.215 f
  Q_reg_119_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_119_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_118_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__38_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__38_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[398] (net)              1        0.001               0.000      0.078 f
  U2924/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2682 (net)                    1        0.001               0.000      0.122 r
  U1869/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2691 (net)                    1        0.001               0.000      0.194 r
  U3421/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1711 (net)                    1        0.001               0.000      0.215 f
  Q_reg_118_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_118_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_117_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__37_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__37_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[397] (net)              1        0.001               0.000      0.078 f
  U2921/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2692 (net)                    1        0.001               0.000      0.122 r
  U1859/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2701 (net)                    1        0.001               0.000      0.194 r
  U3418/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1712 (net)                    1        0.001               0.000      0.215 f
  Q_reg_117_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_117_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_116_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__36_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__36_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[396] (net)              1        0.001               0.000      0.078 f
  U2915/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2702 (net)                    1        0.001               0.000      0.122 r
  U1848/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2711 (net)                    1        0.001               0.000      0.194 r
  U3416/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1713 (net)                    1        0.001               0.000      0.215 f
  Q_reg_116_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_116_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__35_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_115_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__35_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__35_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[395] (net)              1        0.001               0.000      0.078 f
  U2908/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2712 (net)                    1        0.001               0.000      0.122 r
  U1835/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2721 (net)                    1        0.001               0.000      0.194 r
  U3414/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1714 (net)                    1        0.001               0.000      0.215 f
  Q_reg_115_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_115_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__34_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_114_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__34_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__34_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[394] (net)              1        0.001               0.000      0.078 f
  U2902/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2722 (net)                    1        0.001               0.000      0.122 r
  U1827/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2731 (net)                    1        0.001               0.000      0.194 r
  U3412/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1715 (net)                    1        0.001               0.000      0.215 f
  Q_reg_114_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_114_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__33_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_113_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__33_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__33_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[393] (net)              1        0.001               0.000      0.078 f
  U2895/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2732 (net)                    1        0.001               0.000      0.122 r
  U1817/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2741 (net)                    1        0.001               0.000      0.194 r
  U3410/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1716 (net)                    1        0.001               0.000      0.215 f
  Q_reg_113_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_113_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_112_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__32_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__32_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[392] (net)              1        0.001               0.000      0.078 f
  U2889/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2742 (net)                    1        0.001               0.000      0.122 r
  U1826/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2751 (net)                    1        0.001               0.000      0.194 r
  U3408/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1717 (net)                    1        0.001               0.000      0.215 f
  Q_reg_112_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_112_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_111_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__31_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__31_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[391] (net)              1        0.001               0.000      0.078 f
  U2882/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2752 (net)                    1        0.001               0.000      0.122 r
  U2035/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2761 (net)                    1        0.001               0.000      0.194 r
  U3406/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1718 (net)                    1        0.001               0.000      0.215 f
  Q_reg_111_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_111_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_110_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__30_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__30_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[390] (net)              1        0.001               0.000      0.078 f
  U2876/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2762 (net)                    1        0.001               0.000      0.122 r
  U2021/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2771 (net)                    1        0.001               0.000      0.194 r
  U3404/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1719 (net)                    1        0.001               0.000      0.215 f
  Q_reg_110_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_110_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_109_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__29_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__29_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[389] (net)              1        0.001               0.000      0.078 f
  U3567/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2772 (net)                    1        0.001               0.000      0.122 r
  U3402/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2781 (net)                    1        0.001               0.000      0.194 r
  U3602/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1720 (net)                    1        0.001               0.000      0.215 f
  Q_reg_109_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_109_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_108_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__28_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__28_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[388] (net)              1        0.001               0.000      0.078 f
  U2869/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3092 (net)                    1        0.001               0.000      0.122 r
  U2006/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3101 (net)                    1        0.001               0.000      0.194 r
  U3400/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1721 (net)                    1        0.001               0.000      0.215 f
  Q_reg_108_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_108_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_107_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__27_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__27_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[387] (net)              1        0.001               0.000      0.078 f
  U2859/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3112 (net)                    1        0.001               0.000      0.122 r
  U1997/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3121 (net)                    1        0.001               0.000      0.194 r
  U3398/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1722 (net)                    1        0.001               0.000      0.215 f
  Q_reg_107_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_107_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_106_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__26_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__26_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[386] (net)              1        0.001               0.000      0.078 f
  U2856/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3132 (net)                    1        0.001               0.000      0.122 r
  U1987/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3141 (net)                    1        0.001               0.000      0.194 r
  U3396/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1723 (net)                    1        0.001               0.000      0.215 f
  Q_reg_106_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_106_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_105_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__25_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__25_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[385] (net)              1        0.001               0.000      0.078 f
  U2846/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2962 (net)                    1        0.001               0.000      0.122 r
  U1973/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2971 (net)                    1        0.001               0.000      0.194 r
  U3394/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1724 (net)                    1        0.001               0.000      0.215 f
  Q_reg_105_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_105_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_104_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__24_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__24_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[384] (net)              1        0.001               0.000      0.078 f
  U2843/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3012 (net)                    1        0.001               0.000      0.122 r
  U1961/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3021 (net)                    1        0.001               0.000      0.194 r
  U3392/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1725 (net)                    1        0.001               0.000      0.215 f
  Q_reg_104_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_104_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_103_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__23_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__23_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[383] (net)              1        0.001               0.000      0.078 f
  U2833/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3002 (net)                    1        0.001               0.000      0.122 r
  U1948/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3011 (net)                    1        0.001               0.000      0.194 r
  U3390/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1726 (net)                    1        0.001               0.000      0.215 f
  Q_reg_103_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_103_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_102_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__22_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__22_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[382] (net)              1        0.001               0.000      0.078 f
  U2830/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3212 (net)                    1        0.001               0.000      0.122 r
  U1939/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3221 (net)                    1        0.001               0.000      0.194 r
  U3387/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1727 (net)                    1        0.001               0.000      0.215 f
  Q_reg_102_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_102_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_101_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__21_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__21_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[381] (net)              1        0.001               0.000      0.078 f
  U2824/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3232 (net)                    1        0.001               0.000      0.122 r
  U1931/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3241 (net)                    1        0.001               0.000      0.194 r
  U3385/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1728 (net)                    1        0.001               0.000      0.215 f
  Q_reg_101_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_101_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_100_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__20_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__20_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[380] (net)              1        0.001               0.000      0.078 f
  U2817/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3252 (net)                    1        0.001               0.000      0.122 r
  U1921/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3261 (net)                    1        0.001               0.000      0.194 r
  U3383/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1729 (net)                    1        0.001               0.000      0.215 f
  Q_reg_100_/D (EDFQD1)                             0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_100_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_99_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__19_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__19_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[379] (net)              1        0.001               0.000      0.078 f
  U2811/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2982 (net)                    1        0.001               0.000      0.122 r
  U1910/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2991 (net)                    1        0.001               0.000      0.194 r
  U3381/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1730 (net)                    1        0.001               0.000      0.215 f
  Q_reg_99_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_99_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_98_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__18_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__18_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[378] (net)              1        0.001               0.000      0.078 f
  U2804/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3052 (net)                    1        0.001               0.000      0.122 r
  U1896/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3061 (net)                    1        0.001               0.000      0.194 r
  U3379/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1731 (net)                    1        0.001               0.000      0.215 f
  Q_reg_98_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_98_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_97_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__17_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__17_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[377] (net)              1        0.001               0.000      0.078 f
  U2798/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3022 (net)                    1        0.001               0.000      0.122 r
  U1824/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3031 (net)                    1        0.001               0.000      0.194 r
  U3377/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1732 (net)                    1        0.001               0.000      0.215 f
  Q_reg_97_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_97_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_96_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__16_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__16_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[376] (net)              1        0.001               0.000      0.078 f
  U2791/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3182 (net)                    1        0.001               0.000      0.122 r
  U1897/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3191 (net)                    1        0.001               0.000      0.194 r
  U3375/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1733 (net)                    1        0.001               0.000      0.215 f
  Q_reg_96_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_96_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_95_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__15_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__15_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[375] (net)              1        0.001               0.000      0.078 f
  U2185/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3192 (net)                    1        0.001               0.000      0.122 r
  U1902/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3201 (net)                    1        0.001               0.000      0.194 r
  U3601/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1734 (net)                    1        0.001               0.000      0.215 f
  Q_reg_95_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_95_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_93_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__13_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__13_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[373] (net)              1        0.001               0.000      0.078 f
  U2779/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2862 (net)                    1        0.001               0.000      0.122 r
  U1915/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2871 (net)                    1        0.001               0.000      0.194 r
  U3369/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1736 (net)                    1        0.001               0.000      0.215 f
  Q_reg_93_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_93_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_92_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__12_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__12_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[372] (net)              1        0.001               0.000      0.078 f
  U2769/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3222 (net)                    1        0.001               0.000      0.122 r
  U1922/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3231 (net)                    1        0.001               0.000      0.194 r
  U3367/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1737 (net)                    1        0.001               0.000      0.215 f
  Q_reg_92_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_92_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_91_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__11_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__11_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[371] (net)              1        0.001               0.000      0.078 f
  U2766/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2902 (net)                    1        0.001               0.000      0.122 r
  U1928/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2911 (net)                    1        0.001               0.000      0.194 r
  U3365/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1738 (net)                    1        0.001               0.000      0.215 f
  Q_reg_91_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_91_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_89_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__9_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__9_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[369] (net)              1        0.001               0.000      0.078 f
  U2753/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2922 (net)                    1        0.001               0.000      0.122 r
  U1941/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2931 (net)                    1        0.001               0.000      0.194 r
  U3361/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1740 (net)                    1        0.001               0.000      0.215 f
  Q_reg_89_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_89_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_88_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__8_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__8_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[368] (net)              1        0.001               0.000      0.078 f
  U2743/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3280 (net)                    1        0.001               0.000      0.122 r
  U1946/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3289 (net)                    1        0.001               0.000      0.194 r
  U3359/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1741 (net)                    1        0.001               0.000      0.215 f
  Q_reg_88_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_88_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_86_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__6_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__6_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[366] (net)              1        0.001               0.000      0.078 f
  U2734/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3290 (net)                    1        0.001               0.000      0.122 r
  U1957/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3299 (net)                    1        0.001               0.000      0.194 r
  U3354/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1743 (net)                    1        0.001               0.000      0.215 f
  Q_reg_86_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_86_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_85_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__5_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__5_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[365] (net)              1        0.001               0.000      0.078 f
  U2727/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n1914 (net)                    1        0.001               0.000      0.122 r
  U1963/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1923 (net)                    1        0.001               0.000      0.194 r
  U3352/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1744 (net)                    1        0.001               0.000      0.215 f
  Q_reg_85_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_85_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_84_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__4_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__4_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[364] (net)              1        0.001               0.000      0.078 f
  U2721/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3300 (net)                    1        0.001               0.000      0.122 r
  U1967/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3309 (net)                    1        0.001               0.000      0.194 r
  U3350/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1745 (net)                    1        0.001               0.000      0.215 f
  Q_reg_84_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_84_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_83_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__3_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__3_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[363] (net)              1        0.001               0.000      0.078 f
  U2714/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n1924 (net)                    1        0.001               0.000      0.122 r
  U1975/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1933 (net)                    1        0.001               0.000      0.194 r
  U3348/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1746 (net)                    1        0.001               0.000      0.215 f
  Q_reg_83_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_83_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_82_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__2_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__2_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[362] (net)              1        0.001               0.000      0.078 f
  U2708/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2882 (net)                    1        0.001               0.000      0.122 r
  U1980/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2891 (net)                    1        0.001               0.000      0.194 r
  U3346/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1747 (net)                    1        0.001               0.000      0.215 f
  Q_reg_82_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_82_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_81_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__1_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__1_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[361] (net)              1        0.001               0.000      0.078 f
  U2701/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3320 (net)                    1        0.001               0.000      0.122 r
  U1985/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3329 (net)                    1        0.001               0.000      0.194 r
  U3344/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1748 (net)                    1        0.001               0.000      0.215 f
  Q_reg_81_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_81_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_54__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_80_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__0_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__0_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[360] (net)              1        0.001               0.000      0.078 f
  U2178/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2454 (net)                    1        0.001               0.000      0.122 r
  U1994/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2463 (net)                    1        0.001               0.000      0.194 r
  U3600/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1749 (net)                    1        0.001               0.000      0.215 f
  Q_reg_80_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_80_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_78_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__38_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__38_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[438] (net)              1        0.001               0.000      0.078 f
  U2689/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3340 (net)                    1        0.001               0.000      0.122 r
  U2005/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3349 (net)                    1        0.001               0.000      0.194 r
  U3338/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1671 (net)                    1        0.001               0.000      0.215 f
  Q_reg_78_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_78_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_77_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__37_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__37_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[437] (net)              1        0.001               0.000      0.078 f
  U2679/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n1884 (net)                    1        0.001               0.000      0.122 r
  U2013/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1893 (net)                    1        0.001               0.000      0.194 r
  U3336/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1672 (net)                    1        0.001               0.000      0.215 f
  Q_reg_77_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_77_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_72_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__32_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__32_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[432] (net)              1        0.001               0.000      0.078 f
  U2650/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3370 (net)                    1        0.001               0.000      0.122 r
  U2042/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3379 (net)                    1        0.001               0.000      0.194 r
  U3325/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1677 (net)                    1        0.001               0.000      0.215 f
  Q_reg_72_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_72_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_69_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__29_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__29_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[429] (net)              1        0.001               0.000      0.078 f
  U2631/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2792 (net)                    1        0.001               0.000      0.122 r
  U1816/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2801 (net)                    1        0.001               0.000      0.194 r
  U3319/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1680 (net)                    1        0.001               0.000      0.215 f
  Q_reg_69_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_69_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_67_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__27_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__27_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[427] (net)              1        0.001               0.000      0.078 f
  U2618/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2802 (net)                    1        0.001               0.000      0.122 r
  U1833/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2811 (net)                    1        0.001               0.000      0.194 r
  U3315/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1682 (net)                    1        0.001               0.000      0.215 f
  Q_reg_67_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_67_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_65_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__25_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__25_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[425] (net)              1        0.001               0.000      0.078 f
  U2611/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2822 (net)                    1        0.001               0.000      0.122 r
  U1847/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2831 (net)                    1        0.001               0.000      0.194 r
  U3312/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1684 (net)                    1        0.001               0.000      0.215 f
  Q_reg_65_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_65_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_62_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__22_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__22_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[422] (net)              1        0.001               0.000      0.078 f
  U2588/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2832 (net)                    1        0.001               0.000      0.122 r
  U1866/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2841 (net)                    1        0.001               0.000      0.194 r
  U3305/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1687 (net)                    1        0.001               0.000      0.215 f
  Q_reg_62_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_62_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_60_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__20_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__20_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[420] (net)              1        0.001               0.000      0.078 f
  U2575/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2842 (net)                    1        0.001               0.000      0.122 r
  U1879/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2851 (net)                    1        0.001               0.000      0.194 r
  U3301/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1689 (net)                    1        0.001               0.000      0.215 f
  Q_reg_60_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_60_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_57_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__17_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__17_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[417] (net)              1        0.001               0.000      0.078 f
  U2559/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2532 (net)                    1        0.001               0.000      0.122 r
  U2080/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2541 (net)                    1        0.001               0.000      0.194 r
  U3294/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1692 (net)                    1        0.001               0.000      0.215 f
  Q_reg_57_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_57_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_46_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__6_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__6_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[406] (net)              1        0.001               0.000      0.078 f
  U2494/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3330 (net)                    1        0.001               0.000      0.122 r
  U2088/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3339 (net)                    1        0.001               0.000      0.194 r
  U3272/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1703 (net)                    1        0.001               0.000      0.215 f
  Q_reg_46_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_46_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_45_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__5_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__5_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[405] (net)              1        0.001               0.000      0.078 f
  U2484/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n1864 (net)                    1        0.001               0.000      0.122 r
  U2057/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1873 (net)                    1        0.001               0.000      0.194 r
  U3270/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1704 (net)                    1        0.001               0.000      0.215 f
  Q_reg_45_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_45_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_42_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__2_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__2_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[402] (net)              1        0.001               0.000      0.078 f
  U2468/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2912 (net)                    1        0.001               0.000      0.122 r
  U2081/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2921 (net)                    1        0.001               0.000      0.194 r
  U3263/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1707 (net)                    1        0.001               0.000      0.215 f
  Q_reg_42_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_42_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_53__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_40_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__0_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__0_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[400] (net)              1        0.001               0.000      0.078 f
  U2455/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2872 (net)                    1        0.001               0.000      0.122 r
  U2087/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2881 (net)                    1        0.001               0.000      0.194 r
  U3259/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1709 (net)                    1        0.001               0.000      0.215 f
  Q_reg_40_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_40_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__39_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_39_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__39_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__39_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[479] (net)              1        0.001               0.000      0.078 f
  U2449/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2084 (net)                    1        0.001               0.000      0.122 r
  U2077/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2093 (net)                    1        0.001               0.000      0.194 r
  U3257/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1630 (net)                    1        0.001               0.000      0.215 f
  Q_reg_39_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_39_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_38_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__38_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__38_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[478] (net)              1        0.001               0.000      0.078 f
  U2442/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2114 (net)                    1        0.001               0.000      0.122 r
  U2090/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2123 (net)                    1        0.001               0.000      0.194 r
  U3255/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1631 (net)                    1        0.001               0.000      0.215 f
  Q_reg_38_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_38_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__33_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_33_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__33_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__33_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[473] (net)              1        0.001               0.000      0.078 f
  U2416/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n1984 (net)                    1        0.001               0.000      0.122 r
  U1878/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1993 (net)                    1        0.001               0.000      0.194 r
  U3245/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1636 (net)                    1        0.001               0.000      0.215 f
  Q_reg_33_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_33_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_32_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__32_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__32_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[472] (net)              1        0.001               0.000      0.078 f
  U2406/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3082 (net)                    1        0.001               0.000      0.122 r
  U1870/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3091 (net)                    1        0.001               0.000      0.194 r
  U3243/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1637 (net)                    1        0.001               0.000      0.215 f
  Q_reg_32_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_32_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_31_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__31_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__31_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[471] (net)              1        0.001               0.000      0.078 f
  U2403/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3102 (net)                    1        0.001               0.000      0.122 r
  U1856/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3111 (net)                    1        0.001               0.000      0.194 r
  U3241/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1638 (net)                    1        0.001               0.000      0.215 f
  Q_reg_31_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_31_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_30_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__30_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__30_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[470] (net)              1        0.001               0.000      0.078 f
  U2393/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3122 (net)                    1        0.001               0.000      0.122 r
  U1846/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3131 (net)                    1        0.001               0.000      0.194 r
  U3239/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1639 (net)                    1        0.001               0.000      0.215 f
  Q_reg_30_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_30_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_29_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__29_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__29_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[469] (net)              1        0.001               0.000      0.078 f
  U2390/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3142 (net)                    1        0.001               0.000      0.122 r
  U1836/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3151 (net)                    1        0.001               0.000      0.194 r
  U3237/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1640 (net)                    1        0.001               0.000      0.215 f
  Q_reg_29_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_29_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_28_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__28_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__28_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[468] (net)              1        0.001               0.000      0.078 f
  U2380/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2972 (net)                    1        0.001               0.000      0.122 r
  U1814/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2981 (net)                    1        0.001               0.000      0.194 r
  U3235/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1641 (net)                    1        0.001               0.000      0.215 f
  Q_reg_28_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_28_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_27_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__27_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__27_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[467] (net)              1        0.001               0.000      0.078 f
  U2377/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2952 (net)                    1        0.001               0.000      0.122 r
  U1811/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2961 (net)                    1        0.001               0.000      0.194 r
  U3232/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1642 (net)                    1        0.001               0.000      0.215 f
  Q_reg_27_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_27_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_26_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__26_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__26_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[466] (net)              1        0.001               0.000      0.078 f
  U2371/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3202 (net)                    1        0.001               0.000      0.122 r
  U2041/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3211 (net)                    1        0.001               0.000      0.194 r
  U3230/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1643 (net)                    1        0.001               0.000      0.215 f
  Q_reg_26_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_26_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_25_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__25_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__25_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[465] (net)              1        0.001               0.000      0.078 f
  U2364/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3062 (net)                    1        0.001               0.000      0.122 r
  U2033/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3071 (net)                    1        0.001               0.000      0.194 r
  U3228/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1644 (net)                    1        0.001               0.000      0.215 f
  Q_reg_25_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_25_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_24_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__24_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__24_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[464] (net)              1        0.001               0.000      0.078 f
  U2358/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3242 (net)                    1        0.001               0.000      0.122 r
  U2022/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3251 (net)                    1        0.001               0.000      0.194 r
  U3226/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1645 (net)                    1        0.001               0.000      0.215 f
  Q_reg_24_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_24_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_23_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__23_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__23_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[463] (net)              1        0.001               0.000      0.078 f
  U2351/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3266 (net)                    1        0.001               0.000      0.122 r
  U2011/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3279 (net)                    1        0.001               0.000      0.194 r
  U3224/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1646 (net)                    1        0.001               0.000      0.215 f
  Q_reg_23_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_23_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_22_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__22_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__22_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[462] (net)              1        0.001               0.000      0.078 f
  U2345/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2992 (net)                    1        0.001               0.000      0.122 r
  U1998/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3001 (net)                    1        0.001               0.000      0.194 r
  U3222/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1647 (net)                    1        0.001               0.000      0.215 f
  Q_reg_22_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_22_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_21_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__21_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__21_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[461] (net)              1        0.001               0.000      0.078 f
  U2157/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3310 (net)                    1        0.001               0.000      0.122 r
  U1986/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3319 (net)                    1        0.001               0.000      0.194 r
  U3596/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1648 (net)                    1        0.001               0.000      0.215 f
  Q_reg_21_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_21_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_20_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__20_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__20_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[460] (net)              1        0.001               0.000      0.078 f
  U2338/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3032 (net)                    1        0.001               0.000      0.122 r
  U1977/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3041 (net)                    1        0.001               0.000      0.194 r
  U3219/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1649 (net)                    1        0.001               0.000      0.215 f
  Q_reg_20_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_20_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_19_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__19_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__19_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[459] (net)              1        0.001               0.000      0.078 f
  U3519/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n3350 (net)                    1        0.001               0.000      0.122 r
  U3217/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3359 (net)                    1        0.001               0.000      0.194 r
  U3216/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1650 (net)                    1        0.001               0.000      0.215 f
  Q_reg_19_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_19_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_18_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__18_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__18_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[458] (net)              1        0.001               0.000      0.078 f
  U2325/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2104 (net)                    1        0.001               0.000      0.122 r
  U1954/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2113 (net)                    1        0.001               0.000      0.194 r
  U3214/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1651 (net)                    1        0.001               0.000      0.215 f
  Q_reg_18_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_18_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_15_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__15_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__15_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[455] (net)              1        0.001               0.000      0.078 f
  U2302/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2054 (net)                    1        0.001               0.000      0.122 r
  U1924/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2063 (net)                    1        0.001               0.000      0.194 r
  U3208/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1654 (net)                    1        0.001               0.000      0.215 f
  Q_reg_15_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_15_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_14_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__14_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__14_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[454] (net)              1        0.001               0.000      0.078 f
  U2299/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2014 (net)                    1        0.001               0.000      0.122 r
  U1911/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2023 (net)                    1        0.001               0.000      0.194 r
  U3206/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1655 (net)                    1        0.001               0.000      0.215 f
  Q_reg_14_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_14_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_12_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__12_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__12_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[452] (net)              1        0.001               0.000      0.078 f
  U2286/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2154 (net)                    1        0.001               0.000      0.122 r
  U1894/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2163 (net)                    1        0.001               0.000      0.194 r
  U3201/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1657 (net)                    1        0.001               0.000      0.215 f
  Q_reg_12_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_12_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_10_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__10_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__10_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[450] (net)              1        0.001               0.000      0.078 f
  U2273/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n1974 (net)                    1        0.001               0.000      0.122 r
  U1936/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1983 (net)                    1        0.001               0.000      0.194 r
  U3197/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1659 (net)                    1        0.001               0.000      0.215 f
  Q_reg_10_/D (EDFQD1)                              0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_10_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__7_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__7_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[447] (net)              1        0.001               0.000      0.078 f
  U2254/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2064 (net)                    1        0.001               0.000      0.122 r
  U2002/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2073 (net)                    1        0.001               0.000      0.194 r
  U3191/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1662 (net)                    1        0.001               0.000      0.215 f
  Q_reg_7_/D (EDFQD1)                               0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_7_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__5_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__5_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[445] (net)              1        0.001               0.000      0.078 f
  U2247/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2024 (net)                    1        0.001               0.000      0.122 r
  U2040/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2033 (net)                    1        0.001               0.000      0.194 r
  U3188/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1664 (net)                    1        0.001               0.000      0.215 f
  Q_reg_5_/D (EDFQD1)                               0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_5_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__1_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__1_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[441] (net)              1        0.001               0.000      0.078 f
  U2221/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n2518 (net)                    1        0.001               0.000      0.122 r
  U1875/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2531 (net)                    1        0.001               0.000      0.194 r
  U3179/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1668 (net)                    1        0.001               0.000      0.215 f
  Q_reg_1_/D (EDFQD1)                               0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_1_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


  Startpoint: memory_reg_52__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__0_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__0_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[440] (net)              1        0.001               0.000      0.078 f
  U2146/ZN (AOI22D0)                                0.082     0.044      0.122 r
  n1944 (net)                    1        0.001               0.000      0.122 r
  U2048/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1953 (net)                    1        0.001               0.000      0.194 r
  U3594/ZN (CKND2D0)                                0.021     0.020      0.215 f
  n1669 (net)                    1        0.001               0.000      0.215 f
  Q_reg_0_/D (EDFQD1)                               0.021     0.000      0.215 f
  data arrival time                                                      0.215

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_0_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.051      0.949
  data required time                                                     0.949
  -------------------------------------------------------------------------------
  data required time                                                     0.949
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.735


1
