//-----------------------------------------------------------------------------
// Copyright (c) 2017-2020 informedcitizenry <informedcitizenry@gmail.com>
//
// Licensed under the MIT license. See LICENSE for full license information.
// 
//-----------------------------------------------------------------------------

//using DotNetAsm;
using System;
using System.Collections.Generic;
using System.Diagnostics.CodeAnalysis;
using System.Linq;

namespace Core6502DotNet.z80
{
    public sealed partial class Z80Asm : AssemblerBase
    {
        enum Mode : uint
        {
            Implied     = 0b00000000000000000000000000000000,
            Bit1        = 0b00000000000000000000000000000001,
            Bit2        = 0b00000000000000000000000000000010,
            Bit3        = 0b00000000000000000000000000000011,
            Bit4        = 0b00000000000000000000000000000100,
            Bit5        = 0b00000000000000000000000000000101,
            Bit6        = 0b00000000000000000000000000000110,
            Bit7        = 0b00000000000000000000000000000111,
            BitOp       = 0b00000000000000000000000000001000,
            Immediate   = 0b00000000000000000000000000010000,
            Indirect    = 0b00000000000000000000000000100000,
            Indexed     = 0b00000000000000000000000001000000,
            PageZero    = 0b00000000000000000000000010000000,
            Extended    = 0b00000000000000000000000110000000,
            A           = 0b00000000000000000000001000000000,
            AF          = 0b00000000000000000000010000000000,
            B           = 0b00000000000000000000100000000000,
            C           = 0b00000000000000000001000000000000,
            D           = 0b00000000000000000010000000000000,
            E           = 0b00000000000000000100000000000000,
            H           = 0b00000000000000001000000000000000,
            L           = 0b00000000000000010000000000000000,
            XH          = 0b00000000000000100000000000000000,
            XL          = 0b00000000000001000000000000000000,
            YH          = 0b00000000000010000000000000000000,
            YL          = 0b00000000000100000000000000000000,
            SP          = 0b00000000001000000000000000000000,
            ShadowAF    = 0b00000000010000000000000000000000,
            M           = 0b00000000100000000000000000000000,
            NC          = 0b00000001000000000000000000000000,
            NZ          = 0b00000010000000000000000000000000,
            P           = 0b00000100000000000000000000000000,
            PE          = 0b00001000000000000000000000000000,
            PO          = 0b00010000000000000000000000000000,
            Z           = 0b00100000000000000000000000000000,
            I           = 0b01000000000000000000000000000000,
            R           = 0b10000000000000000000000000000000,
			SizeMask	= 0b00000000000000000000000110000000,
			BC          = B         | C,
            DE          = D         | E,
            HL          = H         | L,
            IX          = XH        | XL,
            IY          = YH        | YL,
            IndBC       = Indirect  | BC,
            IndC        = Indirect  | C,
            IndDE       = Indirect  | DE,
            IndHL       = Indirect  | HL,
            IndIX       = Indirect  | IX,
            IndIY       = Indirect  | IY,
            IndSp       = Indirect  | SP,
            IndIndIx    = Indirect  | IX        | Indexed | PageZero,
            IndIndIy    = Indirect  | IY        | Indexed | PageZero,
            IndPZ       = Indirect  | PageZero,
            IndExt      = Indirect  | Extended,
            BitOp0      = Implied   | BitOp,
            BitOp1      = Bit1      | BitOp,
            BitOp2      = Bit2      | BitOp,
            BitOp3      = Bit3      | BitOp,
            BitOp4      = Bit4      | BitOp,
            BitOp5      = Bit5      | BitOp,
            BitOp6      = Bit6      | BitOp,
            BitOp7      = Bit7      | BitOp
        }

        class MnemMode : IEquatable<MnemMode>
        {
            public MnemMode()
            {
                Mnemonic = string.Empty;
                Operands = new Mode[3];
            }

            public MnemMode(string mnemonic, Mode[] modes)
            {
                Mnemonic = mnemonic;
                Operands = modes;
            }

            public string Mnemonic { get; set; }

            public Mode[] Operands { get; set; }

            public bool Equals([AllowNull] MnemMode other)
                => Mnemonic.Equals(other.Mnemonic) &&
                   Operands.SequenceEqual(other.Operands);

            public override int GetHashCode()
			{
				var hash = 17;
				if (!string.IsNullOrEmpty(Mnemonic))
					hash = (hash * 23) | Mnemonic.GetHashCode();
				if (Operands != null)
				{
					foreach (var o in Operands)
						hash = (hash * 23) | o.GetHashCode();
				}
				return hash;
			}
                

            public override bool Equals(object obj)
            {
                var other = obj as MnemMode;
                if (other != null)
                    return Equals(other);
                return false;
            }
        }

		static readonly Dictionary<string, Mode> _namedModes = new Dictionary<string, Mode>
		{
			{ "a",   Mode.A         },
			{ "af",  Mode.AF        },
			{ "af'", Mode.ShadowAF  },
			{ "b",   Mode.B         },
			{ "bc",  Mode.BC        },
			{ "c",   Mode.C         },
			{ "d",   Mode.D         },
			{ "de",  Mode.DE        },
			{ "e",   Mode.E         },
			{ "h",   Mode.H         },
			{ "hl",  Mode.HL        },
			{ "i",   Mode.I         },
			{ "ix",  Mode.IX        },
			{ "ixh", Mode.XH        },
			{ "ixl", Mode.XL        },
			{ "iy",  Mode.IY        },
			{ "iyh", Mode.YH        },
			{ "iyl", Mode.YL        },
			{ "l",   Mode.L         },
			{ "m",   Mode.M         },
			{ "nc",  Mode.NC        },
			{ "nz",  Mode.NZ        },
			{ "p",   Mode.P         },
			{ "pe",  Mode.PE        },
			{ "po",  Mode.PO        },
			{ "r",   Mode.R         },
			{ "sp",  Mode.SP        },
			{ "z",   Mode.Z			}	
		};

		static readonly Dictionary<Mode, string> _disassemblyFormats = new Dictionary<Mode, string>
		{     
			{ Mode.Implied, string.Empty	},
			{ Mode.A,		"a"				},
			{ Mode.AF,		"af"			},
			{ Mode.B,		"b"				},
			{ Mode.BC,      "bc"			},
			{ Mode.C,       "c"				},		
			{ Mode.D,		"d"				},
			{ Mode.DE,		"de"			},
			{ Mode.E,		"e"  			},
			{ Mode.Extended,"${0:x4}"		},
			{ Mode.H,		"h"				},
			{ Mode.HL,		"hl"			},
			{ Mode.I,		"i"				},
			{ Mode.IndBC,	"(bc)"			},
			{ Mode.IndC,	"(c)"			},
			{ Mode.IndDE,	"(de)"			},
			{ Mode.IndExt,	"(${0:x4})"		},
			{ Mode.IndHL,	"(hl)"			},
			{ Mode.IndIndIx,"(ix+${0:x2})"	},
			{ Mode.IndIndIy,"(iy+${0:x2})"	},
			{ Mode.IndIX,	"(ix)"			},
			{ Mode.IndIY,	"(iy)"			},
			{ Mode.IndPZ,	"(${0:x2})"		},
			{ Mode.IndSp,	"(sp)"			},
			{ Mode.IX,		"ix"			},
			{ Mode.IY,		"iy"			},
			{ Mode.L,		"l"				},
			{ Mode.M,		"m"				},
			{ Mode.NC,		"nc"			},
			{ Mode.NZ,		"nz"			},
			{ Mode.P,		"p"				},
			{ Mode.PageZero,"${0:x2}"		},
			{ Mode.PE,		"pe"			},
			{ Mode.PO,		"po"			},
			{ Mode.R,		"r"				},
			{ Mode.ShadowAF,"af'"			},
			{ Mode.SP,		"sp"			},
			{ Mode.XH,		"ixh"			},
			{ Mode.XL,		"ixl"			},
			{ Mode.YH,		"iyh"			},
			{ Mode.YL,		"iyl"			},
			{ Mode.Z,		"z"				}
		};

		static readonly Dictionary<MnemMode, CpuInstruction> _z80Instructions = new Dictionary<MnemMode, CpuInstruction>
		{
			{ new MnemMode("nop",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x00,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.BC,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0x01,    3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndBC,   Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x02,    1) },
			{ new MnemMode("inc",  new Mode[]{ Mode.BC,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x03,    1) },
			{ new MnemMode("inc",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x04,    1) },
			{ new MnemMode("dec",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x05,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x06,    2) },
			{ new MnemMode("rlca", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x07,    1) },
			{ new MnemMode("ex",   new Mode[]{ Mode.AF,      Mode.ShadowAF,Mode.Implied }), new CpuInstruction("z80", 0x08,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.HL,      Mode.BC,      Mode.Implied }), new CpuInstruction("z80", 0x09,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.IndBC,   Mode.Implied }), new CpuInstruction("z80", 0x0a,    1) },
			{ new MnemMode("dec",  new Mode[]{ Mode.BC,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0b,    1) },
			{ new MnemMode("inc",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0c,    1) },
			{ new MnemMode("dec",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0d,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x0e,    2) },
			{ new MnemMode("rrca", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0f,    1) },
			{ new MnemMode("djnz", new Mode[]{ Mode.Extended,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x10,    2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.DE,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0x11,    3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndDE,   Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x12,    1) },
			{ new MnemMode("inc",  new Mode[]{ Mode.DE,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x13,    1) },
			{ new MnemMode("inc",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x14,    1) },
			{ new MnemMode("dec",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x15,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x16,    2) },
			{ new MnemMode("rla",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x17,    1) },
			{ new MnemMode("jr",   new Mode[]{ Mode.Extended,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x18,    2) },
			{ new MnemMode("add",  new Mode[]{ Mode.HL,      Mode.DE,      Mode.Implied }), new CpuInstruction("z80", 0x19,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.IndDE,   Mode.Implied }), new CpuInstruction("z80", 0x1a,    1) },
			{ new MnemMode("dec",  new Mode[]{ Mode.DE,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1b,    1) },
			{ new MnemMode("inc",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1c,    1) },
			{ new MnemMode("dec",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1d,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x1e,    2) },
			{ new MnemMode("rra",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1f,    1) },
			{ new MnemMode("jr",   new Mode[]{ Mode.NZ,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0x20,    2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.HL,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0x21,    3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndExt,  Mode.HL,      Mode.Implied }), new CpuInstruction("z80", 0x22,    3) },
			{ new MnemMode("inc",  new Mode[]{ Mode.HL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x23,    1) },
			{ new MnemMode("inc",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x24,    1) },
			{ new MnemMode("dec",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x25,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x26,    2) },
			{ new MnemMode("daa",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x27,    1) },
			{ new MnemMode("daa",  new Mode[]{ Mode.A,		 Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x27,    1) },
			{ new MnemMode("jr",   new Mode[]{ Mode.Z,       Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0x28,    2) },
			{ new MnemMode("add",  new Mode[]{ Mode.HL,      Mode.HL,      Mode.Implied }), new CpuInstruction("z80", 0x29,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.HL,      Mode.IndExt,  Mode.Implied }), new CpuInstruction("z80", 0x2a,    3) },
			{ new MnemMode("dec",  new Mode[]{ Mode.HL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2b,    1) },
			{ new MnemMode("inc",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2c,    1) },
			{ new MnemMode("dec",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2d,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x2e,    2) },
			{ new MnemMode("cpl",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2f,    1) },
			{ new MnemMode("cpl",  new Mode[]{ Mode.A,		 Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2f,    1) },
			{ new MnemMode("jr",   new Mode[]{ Mode.NC,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0x30,    2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.SP,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0x31,    3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndExt,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x32,    3) },
			{ new MnemMode("inc",  new Mode[]{ Mode.SP,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x33,    1) },
			{ new MnemMode("inc",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x34,    1) },
			{ new MnemMode("dec",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x35,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndHL,   Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x36,    2) },
			{ new MnemMode("scf",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x37,    1) },
			{ new MnemMode("jr",   new Mode[]{ Mode.C,       Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0x38,    2) },
			{ new MnemMode("add",  new Mode[]{ Mode.HL,      Mode.SP,      Mode.Implied }), new CpuInstruction("z80", 0x39,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.IndExt,  Mode.Implied }), new CpuInstruction("z80", 0x3a,    3) },
			{ new MnemMode("dec",  new Mode[]{ Mode.SP,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3b,    1) },
			{ new MnemMode("inc",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3c,    1) },
			{ new MnemMode("dec",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3d,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x3e,    2) },
			{ new MnemMode("ccf",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3f,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x40,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x41,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x42,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x43,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x44,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x45,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x46,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x47,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x48,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x49,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x4a,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x4b,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x4c,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x4d,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x4e,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x4f,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x50,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x51,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x52,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x53,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x54,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x55,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x56,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x57,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x58,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x59,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x5a,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x5b,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x5c,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x5d,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x5e,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x5f,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x60,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x61,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x62,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x63,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x64,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x65,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x66,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x67,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x68,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x69,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x6a,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x6b,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x6c,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x6d,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x6e,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x6f,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndHL,   Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x70,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndHL,   Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x71,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndHL,   Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x72,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndHL,   Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x73,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndHL,   Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x74,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndHL,   Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x75,    1) },
			{ new MnemMode("halt", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x76,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndHL,   Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x77,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x78,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x79,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x7a,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x7b,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x7c,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x7d,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x7e,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x7f,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x80,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x81,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x82,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x83,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x84,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x85,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x86,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x87,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x80,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x81,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x82,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x83,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x84,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x85,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x86,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x87,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x88,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x89,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x8a,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x8b,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x8c,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x8d,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x8e,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x8f,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x88,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x89,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x8a,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x8b,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x8c,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x8d,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x8e,    1) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x8f,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.A,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x88,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.A,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x89,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.A,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x8a,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.A,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x8b,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.A,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x8c,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.A,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x8d,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.A,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x8e,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.A,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x8f,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x90,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x91,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x92,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x93,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x94,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x95,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x96,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x97,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x98,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x99,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x9a,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x9b,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x9c,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x9d,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x9e,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x9f,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x98,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x99,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x9a,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x9b,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x9c,    1) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x9d,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa0,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.A,       Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xa0,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa1,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.A,       Mode.C,	   Mode.Implied }), new CpuInstruction("z80", 0xa1,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa2,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.D,       Mode.A,	   Mode.Implied }), new CpuInstruction("z80", 0xa2,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa3,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa4,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.A,       Mode.H,	   Mode.Implied }), new CpuInstruction("z80", 0xa4,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa5,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.A,       Mode.L,	   Mode.Implied }), new CpuInstruction("z80", 0xa5,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa6,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.A,       Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xa6,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa7,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.A,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xa7,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa8,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.A,       Mode.B,	   Mode.Implied }), new CpuInstruction("z80", 0xa8,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa9,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.A,       Mode.C,	   Mode.Implied }), new CpuInstruction("z80", 0xa9,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xaa,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.A,       Mode.D,	   Mode.Implied }), new CpuInstruction("z80", 0xaa,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xab,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.A,       Mode.E,	   Mode.Implied }), new CpuInstruction("z80", 0xab,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xac,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.A,       Mode.H,	   Mode.Implied }), new CpuInstruction("z80", 0xac,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xad,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.A,       Mode.L,	   Mode.Implied }), new CpuInstruction("z80", 0xad,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xae,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.A,		 Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xae,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xAF,    1) },
			{ new MnemMode("xor",  new Mode[]{ Mode.A,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xAF,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb0,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.A,       Mode.B,	   Mode.Implied }), new CpuInstruction("z80", 0xb0,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb1,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.A,       Mode.C,	   Mode.Implied }), new CpuInstruction("z80", 0xb1,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb2,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.A,       Mode.D,	   Mode.Implied }), new CpuInstruction("z80", 0xb2,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb3,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.A,       Mode.E,	   Mode.Implied }), new CpuInstruction("z80", 0xb3,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb4,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.A,       Mode.H,	   Mode.Implied }), new CpuInstruction("z80", 0xb4,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb5,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.A,       Mode.L,	   Mode.Implied }), new CpuInstruction("z80", 0xb5,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb6,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.A,		 Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xb6,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb7,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.A,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xb7,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb8,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.A,       Mode.B,	   Mode.Implied }), new CpuInstruction("z80", 0xb8,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb9,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.A,       Mode.C,	   Mode.Implied }), new CpuInstruction("z80", 0xb9,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xba,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.A,       Mode.D,	   Mode.Implied }), new CpuInstruction("z80", 0xba,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbb,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.A,       Mode.E,	   Mode.Implied }), new CpuInstruction("z80", 0xbb,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbc,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.A,       Mode.H,	   Mode.Implied }), new CpuInstruction("z80", 0xbc,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbd,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.A,       Mode.L,	   Mode.Implied }), new CpuInstruction("z80", 0xbd,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbe,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.A,		 Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xbe,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbf,    1) },
			{ new MnemMode("cp",   new Mode[]{ Mode.A,       Mode.A,	   Mode.Implied }), new CpuInstruction("z80", 0xbf,    1) },
			{ new MnemMode("ret",  new Mode[]{ Mode.NZ,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xc0,    1) },
			{ new MnemMode("pop",  new Mode[]{ Mode.BC,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xc1,    1) },
			{ new MnemMode("jp",   new Mode[]{ Mode.NZ,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xc2,    3) },
			{ new MnemMode("jp",   new Mode[]{ Mode.Extended,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xc3,    3) },
			{ new MnemMode("call", new Mode[]{ Mode.NZ,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xc4,    3) },
			{ new MnemMode("push", new Mode[]{ Mode.BC,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xc5,    1) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0xc6,    2) },
			{ new MnemMode("rst",  new Mode[]{ Mode.BitOp0,  Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xc7,    1) },
			{ new MnemMode("ret",  new Mode[]{ Mode.Z,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xc8,    1) },
			{ new MnemMode("ret",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xc9,    1) },
			{ new MnemMode("jp",   new Mode[]{ Mode.Z,       Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xca,    3) },
			{ new MnemMode("call", new Mode[]{ Mode.Z,       Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xcc,    3) },
			{ new MnemMode("call", new Mode[]{ Mode.Extended,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xcd,    3) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0xce,    2) },
			{ new MnemMode("rst",  new Mode[]{ Mode.BitOp1,  Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xcf,    1) },
			{ new MnemMode("ret",  new Mode[]{ Mode.NC,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xd0,    1) },
			{ new MnemMode("pop",  new Mode[]{ Mode.DE,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xd1,    1) },
			{ new MnemMode("jp",   new Mode[]{ Mode.NC,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xd2,    3) },
			{ new MnemMode("out",  new Mode[]{ Mode.IndPZ,   Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xd3,    2) },
			{ new MnemMode("call", new Mode[]{ Mode.NC,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xd4,    3) },
			{ new MnemMode("push", new Mode[]{ Mode.DE,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xd5,    1) },
			{ new MnemMode("sub",  new Mode[]{ Mode.PageZero,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xd6,    2) },
			{ new MnemMode("rst",  new Mode[]{ Mode.BitOp2,  Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xd7,    1) },
			{ new MnemMode("ret",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xd8,    1) },
			{ new MnemMode("exx",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xd9,    1) },
			{ new MnemMode("jp",   new Mode[]{ Mode.C,       Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xda,    3) },
			{ new MnemMode("in",   new Mode[]{ Mode.A,       Mode.IndPZ,   Mode.Implied }), new CpuInstruction("z80", 0xdb,    2) },
			{ new MnemMode("call", new Mode[]{ Mode.C,       Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xdc,    3) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0xde,    2) },
			{ new MnemMode("rst",  new Mode[]{ Mode.BitOp3,  Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xdf,    1) },
			{ new MnemMode("ret",  new Mode[]{ Mode.PO,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe0,    1) },
			{ new MnemMode("pop",  new Mode[]{ Mode.HL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe1,    1) },
			{ new MnemMode("jp",   new Mode[]{ Mode.PO,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xe2,    3) },
			{ new MnemMode("ex",   new Mode[]{ Mode.IndSp,   Mode.HL,      Mode.Implied }), new CpuInstruction("z80", 0xe3,    1) },
			{ new MnemMode("call", new Mode[]{ Mode.PO,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xe4,    3) },
			{ new MnemMode("push", new Mode[]{ Mode.HL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe5,    1) },
			{ new MnemMode("and",  new Mode[]{ Mode.PageZero,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe6,    2) },
			{ new MnemMode("rst",  new Mode[]{ Mode.BitOp4,  Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe7,    1) },
			{ new MnemMode("ret",  new Mode[]{ Mode.PE,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe8,    1) },
			{ new MnemMode("jp",   new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe9,    1) },
			{ new MnemMode("jp",   new Mode[]{ Mode.PE,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xea,    3) },
			{ new MnemMode("ex",   new Mode[]{ Mode.DE,      Mode.HL,      Mode.Implied }), new CpuInstruction("z80", 0xeb,    1) },
			{ new MnemMode("call", new Mode[]{ Mode.PE,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xec,    3) },
			{ new MnemMode("xor",  new Mode[]{ Mode.PageZero,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xee,    2) },
			{ new MnemMode("rst",  new Mode[]{ Mode.BitOp5,  Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xef,    1) },
			{ new MnemMode("ret",  new Mode[]{ Mode.P,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xf0,    1) },
			{ new MnemMode("pop",  new Mode[]{ Mode.AF,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xf1,    1) },
			{ new MnemMode("jp",   new Mode[]{ Mode.P,       Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xf2,    3) },
			{ new MnemMode("di",   new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xf3,    1) },
			{ new MnemMode("call", new Mode[]{ Mode.P,       Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xf4,    3) },
			{ new MnemMode("push", new Mode[]{ Mode.AF,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xf5,    1) },
			{ new MnemMode("or",   new Mode[]{ Mode.PageZero,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xf6,    2) },
			{ new MnemMode("rst",  new Mode[]{ Mode.BitOp6,  Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xf7,    1) },
			{ new MnemMode("ret",  new Mode[]{ Mode.M,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xf8,    1) },
			{ new MnemMode("ld",   new Mode[]{ Mode.SP,      Mode.HL,      Mode.Implied }), new CpuInstruction("z80", 0xf9,    1) },
			{ new MnemMode("jp",   new Mode[]{ Mode.M,       Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xfa,    3) },
			{ new MnemMode("ei",   new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xfb,    1) },
			{ new MnemMode("call", new Mode[]{ Mode.M,       Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0xfc,    3) },
			{ new MnemMode("cp",   new Mode[]{ Mode.PageZero,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xfe,    2) },
			{ new MnemMode("rst",  new Mode[]{ Mode.BitOp7,  Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xff,    1) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x00cb,   2) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x01cb,   2) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x02cb,   2) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x03cb,   2) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x04cb,   2) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x05cb,   2) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x06cb,   2) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x07cb,   2) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x08cb,   2) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x09cb,   2) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0acb,   2) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0bcb,   2) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0ccb,   2) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0dcb,   2) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0ecb,   2) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0fcb,   2) },
			{ new MnemMode("rl",   new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x10cb,   2) },
			{ new MnemMode("rl",   new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x11cb,   2) },
			{ new MnemMode("rl",   new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x12cb,   2) },
			{ new MnemMode("rl",   new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x13cb,   2) },
			{ new MnemMode("rl",   new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x14cb,   2) },
			{ new MnemMode("rl",   new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x15cb,   2) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x16cb,   2) },
			{ new MnemMode("rl",   new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x17cb,   2) },
			{ new MnemMode("rr",   new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x18cb,   2) },
			{ new MnemMode("rr",   new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x19cb,   2) },
			{ new MnemMode("rr",   new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1acb,   2) },
			{ new MnemMode("rr",   new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1bcb,   2) },
			{ new MnemMode("rr",   new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1ccb,   2) },
			{ new MnemMode("rr",   new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1dcb,   2) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1ecb,   2) },
			{ new MnemMode("rr",   new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1fcb,   2) },
			{ new MnemMode("sla",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x20cb,   2) },
			{ new MnemMode("sla",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x21cb,   2) },
			{ new MnemMode("sla",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x22cb,   2) },
			{ new MnemMode("sla",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x23cb,   2) },
			{ new MnemMode("sla",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x24cb,   2) },
			{ new MnemMode("sla",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x25cb,   2) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x26cb,   2) },
			{ new MnemMode("sla",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x27cb,   2) },
			{ new MnemMode("sra",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x28cb,   2) },
			{ new MnemMode("sra",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x29cb,   2) },
			{ new MnemMode("sra",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2acb,   2) },
			{ new MnemMode("sra",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2bcb,   2) },
			{ new MnemMode("sra",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2ccb,   2) },
			{ new MnemMode("sra",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2dcb,   2) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2ecb,   2) },
			{ new MnemMode("sra",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2fcb,   2) },
			{ new MnemMode("sll",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x30cb,   2) },
			{ new MnemMode("sll",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x31cb,   2) },
			{ new MnemMode("sll",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x32cb,   2) },
			{ new MnemMode("sll",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x33cb,   2) },
			{ new MnemMode("sll",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x34cb,   2) },
			{ new MnemMode("sll",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x35cb,   2) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x36cb,   2) },
			{ new MnemMode("sll",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x37cb,   2) },
			{ new MnemMode("srl",  new Mode[]{ Mode.B,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x38cb,   2) },
			{ new MnemMode("srl",  new Mode[]{ Mode.C,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x39cb,   2) },
			{ new MnemMode("srl",  new Mode[]{ Mode.D,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3acb,   2) },
			{ new MnemMode("srl",  new Mode[]{ Mode.E,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3bcb,   2) },
			{ new MnemMode("srl",  new Mode[]{ Mode.H,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3ccb,   2) },
			{ new MnemMode("srl",  new Mode[]{ Mode.L,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3dcb,   2) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndHL,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3ecb,   2) },
			{ new MnemMode("srl",  new Mode[]{ Mode.A,       Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3fcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x40cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x41cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x42cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x43cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x44cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x45cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x46cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x47cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x48cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x49cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x4acb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x4bcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x4ccb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x4dcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x4ecb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x4fcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x50cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x51cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x52cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x53cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x54cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x55cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x56cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x57cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x58cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x59cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x5acb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x5bcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x5ccb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x5dcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x5ecb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x5fcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x60cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x61cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x62cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x63cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x64cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x65cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x66cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x67cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x68cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x69cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x6acb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x6bcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x6ccb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x6dcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x6ecb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x6fcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x70cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x71cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x72cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x73cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x74cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x75cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x76cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x77cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x78cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x79cb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x7acb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x7bcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x7ccb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x7dcb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x7ecb,   2) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x7fcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x80cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x81cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x82cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x83cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x84cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x85cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x86cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x87cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x88cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x89cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x8acb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x8bcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x8ccb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x8dcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x8ecb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x8fcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x90cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x91cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x92cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x93cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x94cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x95cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x96cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x97cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x98cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x99cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x9acb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x9bcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x9ccb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x9dcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0x9ecb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x9fcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xa0cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xa1cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xa2cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xa3cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xa4cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xa5cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xa6cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xa7cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xa8cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xa9cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xaacb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xabcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xaccb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xadcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xaecb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xAFcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xb0cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xb1cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xb2cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xb3cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xb4cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xb5cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xb6cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xb7cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xb8cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xb9cb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xbacb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xbbcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xbccb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xbdcb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xbecb,   2) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xbfcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xc0cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xc1cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xc2cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xc3cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xc4cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xc5cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xc6cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xc7cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xc8cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xc9cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xcacb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xcbcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xcccb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xcdcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xcecb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xcfcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xd0cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xd1cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xd2cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xd3cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xd4cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xd5cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xd6cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xd7cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xd8cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xd9cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xdacb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xdbcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xdccb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xddcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xdecb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xdfcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xe0cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xe1cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xe2cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xe3cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xe4cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xe5cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xe6cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xe7cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xe8cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xe9cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xeacb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xebcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xeccb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xedcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xeecb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xefcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xf0cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xf1cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xf2cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xf3cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xf4cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xf5cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xf6cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xf7cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0xf8cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0xf9cb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0xfacb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0xfbcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0xfccb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0xfdcb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndHL,   Mode.Implied }), new CpuInstruction("z80", 0xfecb,   2) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0xffcb,   2) },
			{ new MnemMode("in",   new Mode[]{ Mode.B,       Mode.IndC,    Mode.Implied }), new CpuInstruction("z80", 0x40ed,   2) },
			{ new MnemMode("out",  new Mode[]{ Mode.IndC,    Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x41ed,   2) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.HL,      Mode.BC,      Mode.Implied }), new CpuInstruction("z80", 0x42ed,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndExt,  Mode.BC,      Mode.Implied }), new CpuInstruction("z80", 0x43ed,   4) },
			{ new MnemMode("neg",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x44ed,   2) },
			{ new MnemMode("retn", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x45ed,   2) },
			{ new MnemMode("im",   new Mode[]{ Mode.PageZero,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x46ed,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.I,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x47ed,   2) },
			{ new MnemMode("in",   new Mode[]{ Mode.C,       Mode.IndC,    Mode.Implied }), new CpuInstruction("z80", 0x48ed,   2) },
			{ new MnemMode("out",  new Mode[]{ Mode.IndC,    Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x49ed,   2) },
			{ new MnemMode("adc",  new Mode[]{ Mode.HL,      Mode.BC,      Mode.Implied }), new CpuInstruction("z80", 0x4aed,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.BC,      Mode.IndExt,  Mode.Implied }), new CpuInstruction("z80", 0x4bed,   4) },
			{ new MnemMode("reti", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x4ded,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.R,       Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x4fed,   2) },
			{ new MnemMode("in",   new Mode[]{ Mode.D,       Mode.IndC,    Mode.Implied }), new CpuInstruction("z80", 0x50ed,   2) },
			{ new MnemMode("out",  new Mode[]{ Mode.IndC,    Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x51ed,   2) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.HL,      Mode.DE,      Mode.Implied }), new CpuInstruction("z80", 0x52ed,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndExt,  Mode.DE,      Mode.Implied }), new CpuInstruction("z80", 0x53ed,   4) },
			{ new MnemMode("im",   new Mode[]{ Mode.BitOp1,  Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x56ed,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.I,       Mode.Implied }), new CpuInstruction("z80", 0x57ed,   2) },
			{ new MnemMode("in",   new Mode[]{ Mode.E,       Mode.IndC,    Mode.Implied }), new CpuInstruction("z80", 0x58ed,   2) },
			{ new MnemMode("out",  new Mode[]{ Mode.IndC,    Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x59ed,   2) },
			{ new MnemMode("adc",  new Mode[]{ Mode.HL,      Mode.DE,      Mode.Implied }), new CpuInstruction("z80", 0x5aed,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.DE,      Mode.IndExt,  Mode.Implied }), new CpuInstruction("z80", 0x5bed,   4) },
			{ new MnemMode("im",   new Mode[]{ Mode.BitOp2,  Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x5eed,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.R,       Mode.Implied }), new CpuInstruction("z80", 0x5fed,   2) },
			{ new MnemMode("in",   new Mode[]{ Mode.H,       Mode.IndC,    Mode.Implied }), new CpuInstruction("z80", 0x60ed,   2) },
			{ new MnemMode("out",  new Mode[]{ Mode.IndC,    Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x61ed,   2) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.HL,      Mode.HL,      Mode.Implied }), new CpuInstruction("z80", 0x62ed,   2) },
			{ new MnemMode("rrd",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x67ed,   2) },
			{ new MnemMode("in",   new Mode[]{ Mode.L,       Mode.IndC,    Mode.Implied }), new CpuInstruction("z80", 0x68ed,   2) },
			{ new MnemMode("out",  new Mode[]{ Mode.IndC,    Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x69ed,   2) },
			{ new MnemMode("adc",  new Mode[]{ Mode.HL,      Mode.HL,      Mode.Implied }), new CpuInstruction("z80", 0x6aed,   2) },
			{ new MnemMode("rld",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x6fed,   2) },
			{ new MnemMode("in",   new Mode[]{ Mode.IndC,    Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x70ed,   2) },
			{ new MnemMode("out",  new Mode[]{ Mode.IndC,    Mode.BitOp0,  Mode.Implied }), new CpuInstruction("z80", 0x71ed,   2) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.HL,      Mode.SP,      Mode.Implied }), new CpuInstruction("z80", 0x72ed,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndExt,  Mode.SP,      Mode.Implied }), new CpuInstruction("z80", 0x73ed,   4) },
			{ new MnemMode("in",   new Mode[]{ Mode.A,       Mode.IndC,    Mode.Implied }), new CpuInstruction("z80", 0x78ed,   2) },
			{ new MnemMode("out",  new Mode[]{ Mode.IndC,    Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x79ed,   2) },
			{ new MnemMode("adc",  new Mode[]{ Mode.HL,      Mode.SP,      Mode.Implied }), new CpuInstruction("z80", 0x7aed,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.SP,      Mode.IndExt,  Mode.Implied }), new CpuInstruction("z80", 0x7bed,   4) },
			{ new MnemMode("ldi",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa0ed,   2) },
			{ new MnemMode("cpi",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa1ed,   2) },
			{ new MnemMode("ini",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa2ed,   2) },
			{ new MnemMode("outi", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa3ed,   2) },
			{ new MnemMode("ldd",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa8ed,   2) },
			{ new MnemMode("cpd",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa9ed,   2) },
			{ new MnemMode("ind",  new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xaaed,   2) },
			{ new MnemMode("outd", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xabed,   2) },
			{ new MnemMode("ldir", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb0ed,   2) },
			{ new MnemMode("cpir", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb1ed,   2) },
			{ new MnemMode("inir", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb2ed,   2) },
			{ new MnemMode("otir", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb3ed,   2) },
			{ new MnemMode("lddr", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb8ed,   2) },
			{ new MnemMode("cpdr", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb9ed,   2) },
			{ new MnemMode("indr", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbaed,   2) },
			{ new MnemMode("otdr", new Mode[]{ Mode.Implied, Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbbed,   2) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIx,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x00cbdd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIx,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x01cbdd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIx,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x02cbdd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIx,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x03cbdd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIx,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x04cbdd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIx,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x05cbdd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x06cbdd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIx,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x07cbdd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIx,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x08cbdd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIx,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x09cbdd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIx,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x0acbdd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIx,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x0bcbdd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIx,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x0ccbdd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIx,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x0dcbdd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0ecbdd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIx,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x0fcbdd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIx,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x10cbdd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIx,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x11cbdd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIx,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x12cbdd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIx,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x13cbdd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIx,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x14cbdd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIx,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x15cbdd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x16cbdd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIx,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x17cbdd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIx,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x18cbdd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIx,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x19cbdd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIx,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x1acbdd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIx,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x1bcbdd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIx,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x1ccbdd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIx,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x1dcbdd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1ecbdd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIx,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x1fcbdd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIx,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x20cbdd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIx,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x21cbdd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIx,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x22cbdd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIx,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x23cbdd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIx,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x24cbdd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIx,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x25cbdd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x26cbdd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIx,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x27cbdd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIx,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x28cbdd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIx,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x29cbdd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIx,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x2acbdd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIx,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x2bcbdd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIx,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x2ccbdd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIx,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x2dcbdd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2ecbdd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIx,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x2fcbdd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIx,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x30cbdd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIx,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x31cbdd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIx,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x32cbdd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIx,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x33cbdd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIx,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x34cbdd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIx,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x35cbdd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x36cbdd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIx,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x37cbdd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIx,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x38cbdd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIx,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x39cbdd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIx,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x3acbdd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIx,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x3bcbdd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIx,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x3ccbdd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIx,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x3dcbdd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3ecbdd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIx,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x3fcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x40cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x41cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x42cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x43cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x44cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x45cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x46cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x47cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x48cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x49cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x4acbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x4bcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x4ccbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x4dcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x4ecbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x4fcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x50cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x51cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x52cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x53cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x54cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x55cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x56cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x57cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x58cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x59cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x5acbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x5bcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x5ccbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x5dcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x5ecbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x5fcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x60cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x61cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x62cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x63cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x64cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x65cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x66cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x67cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x68cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x69cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x6acbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x6bcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x6ccbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x6dcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x6ecbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x6fcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x70cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x71cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x72cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x73cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x74cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x75cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x76cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x77cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x78cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x79cbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x7acbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x7bcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x7ccbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x7dcbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x7ecbdd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x7fcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x80cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x81cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x82cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x83cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x84cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x85cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x86cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x87cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x88cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x89cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x8acbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x8bcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x8ccbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x8dcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x8ecbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x8fcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x90cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x91cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x92cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x93cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x94cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x95cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x96cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x97cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0x98cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0x99cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0x9acbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0x9bcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0x9ccbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0x9dcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x9ecbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0x9fcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xa0cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xa1cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xa2cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xa3cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xa4cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xa5cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xa6cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xa7cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xa8cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xa9cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xaacbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xabcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xaccbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xadcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xaecbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xAFcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xb0cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xb1cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xb2cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xb3cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xb4cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xb5cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xb6cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xb7cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xb8cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xb9cbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xbacbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xbbcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xbccbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xbdcbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xbecbdd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xbfcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xc0cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xc1cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xc2cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xc3cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xc4cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xc5cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xc6cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xc7cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xc8cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xc9cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xcacbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xcbcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xcccbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xcdcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xcecbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xcfcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xd0cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xd1cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xd2cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xd3cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xd4cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xd5cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xd6cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xd7cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xd8cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xd9cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xdacbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xdbcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xdccbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xddcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xdecbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xdfcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xe0cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xe1cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xe2cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xe3cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xe4cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xe5cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xe6cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xe7cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xe8cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xe9cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xeacbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xebcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xeccbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xedcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xeecbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xefcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xf0cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xf1cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xf2cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xf3cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xf4cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xf5cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xf6cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xf7cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.B       }), new CpuInstruction("z80", 0xf8cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.C       }), new CpuInstruction("z80", 0xf9cbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.D       }), new CpuInstruction("z80", 0xfacbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.E       }), new CpuInstruction("z80", 0xfbcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.H       }), new CpuInstruction("z80", 0xfccbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.L       }), new CpuInstruction("z80", 0xfdcbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0xfecbdd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIx,Mode.A       }), new CpuInstruction("z80", 0xffcbdd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIy,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x00cbfd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIy,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x01cbfd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIy,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x02cbfd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIy,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x03cbfd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIy,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x04cbfd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIy,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x05cbfd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x06cbfd, 4) },
			{ new MnemMode("rlc",  new Mode[]{ Mode.IndIndIy,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x07cbfd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIy,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x08cbfd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIy,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x09cbfd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIy,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x0acbfd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIy,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x0bcbfd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIy,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x0ccbfd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIy,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x0dcbfd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x0ecbfd, 4) },
			{ new MnemMode("rrc",  new Mode[]{ Mode.IndIndIy,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x0fcbfd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIy,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x10cbfd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIy,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x11cbfd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIy,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x12cbfd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIy,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x13cbfd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIy,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x14cbfd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIy,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x15cbfd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x16cbfd, 4) },
			{ new MnemMode("rl",   new Mode[]{ Mode.IndIndIy,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x17cbfd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIy,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x18cbfd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIy,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x19cbfd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIy,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x1acbfd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIy,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x1bcbfd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIy,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x1ccbfd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIy,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x1dcbfd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x1ecbfd, 4) },
			{ new MnemMode("rr",   new Mode[]{ Mode.IndIndIy,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x1fcbfd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIy,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x20cbfd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIy,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x21cbfd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIy,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x22cbfd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIy,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x23cbfd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIy,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x24cbfd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIy,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x25cbfd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x26cbfd, 4) },
			{ new MnemMode("sla",  new Mode[]{ Mode.IndIndIy,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x27cbfd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIy,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x28cbfd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIy,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x29cbfd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIy,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x2acbfd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIy,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x2bcbfd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIy,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x2ccbfd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIy,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x2dcbfd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2ecbfd, 4) },
			{ new MnemMode("sra",  new Mode[]{ Mode.IndIndIy,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x2fcbfd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIy,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x30cbfd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIy,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x31cbfd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIy,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x32cbfd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIy,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x33cbfd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIy,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x34cbfd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIy,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x35cbfd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x36cbfd, 4) },
			{ new MnemMode("sll",  new Mode[]{ Mode.IndIndIy,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x37cbfd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIy,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x38cbfd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIy,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x39cbfd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIy,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x3acbfd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIy,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x3bcbfd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIy,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x3ccbfd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIy,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x3dcbfd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x3ecbfd, 4) },
			{ new MnemMode("srl",  new Mode[]{ Mode.IndIndIy,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x3fcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x40cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x41cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x42cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x43cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x44cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x45cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x46cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x47cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x48cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x49cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x4acbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x4bcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x4ccbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x4dcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x4ecbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x4fcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x50cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x51cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x52cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x53cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x54cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x55cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x56cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x57cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x58cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x59cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x5acbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x5bcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x5ccbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x5dcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x5ecbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x5fcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x60cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x61cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x62cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x63cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x64cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x65cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x66cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x67cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x68cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x69cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x6acbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x6bcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x6ccbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x6dcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x6ecbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x6fcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x70cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x71cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x72cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x73cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x74cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x75cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x76cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x77cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x78cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x79cbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x7acbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x7bcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x7ccbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x7dcbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x7ecbfd, 4) },
			{ new MnemMode("bit",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x7fcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x80cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x81cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x82cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x83cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x84cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x85cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x86cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x87cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x88cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x89cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x8acbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x8bcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x8ccbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x8dcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x8ecbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x8fcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x90cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x91cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x92cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x93cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x94cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x95cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x96cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x97cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0x98cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0x99cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0x9acbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0x9bcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0x9ccbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0x9dcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x9ecbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0x9fcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xa0cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xa1cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xa2cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xa3cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xa4cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xa5cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xa6cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xa7cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xa8cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xa9cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xaacbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xabcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xaccbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xadcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xaecbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xAFcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xb0cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xb1cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xb2cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xb3cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xb4cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xb5cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xb6cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xb7cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xb8cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xb9cbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xbacbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xbbcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xbccbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xbdcbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xbecbfd, 4) },
			{ new MnemMode("res",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xbfcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xc0cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xc1cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xc2cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xc3cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xc4cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xc5cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xc7cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp0,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xc6cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xc8cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xc9cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xcacbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xcbcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xcccbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xcdcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xcecbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp1,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xcfcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xd0cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xd1cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xd2cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xd3cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xd4cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xd5cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xd6cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp2,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xd7cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xd8cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xd9cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xdacbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xdbcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xdccbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xddcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xdecbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp3,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xdfcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xe0cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xe1cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xe2cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xe3cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xe4cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xe5cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xe6cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp4,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xe7cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xe8cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xe9cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xeacbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xebcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xeccbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xedcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xeecbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp5,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xefcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xf0cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xf1cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xf2cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xf3cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xf4cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xf5cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xf6cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp6,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xf7cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.B       }), new CpuInstruction("z80", 0xf8cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.C       }), new CpuInstruction("z80", 0xf9cbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.D       }), new CpuInstruction("z80", 0xfacbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.E       }), new CpuInstruction("z80", 0xfbcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.H       }), new CpuInstruction("z80", 0xfccbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.L       }), new CpuInstruction("z80", 0xfdcbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0xfecbfd, 4) },
			{ new MnemMode("set",  new Mode[]{ Mode.BitOp7,  Mode.IndIndIy,Mode.A       }), new CpuInstruction("z80", 0xffcbfd, 4) },
			{ new MnemMode("add",  new Mode[]{ Mode.IX,      Mode.BC,      Mode.Implied }), new CpuInstruction("z80", 0x09dd,   2) },
			{ new MnemMode("add",  new Mode[]{ Mode.IX,      Mode.DE,      Mode.Implied }), new CpuInstruction("z80", 0x19dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IX,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0x21dd,   4) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndExt,  Mode.IX,      Mode.Implied }), new CpuInstruction("z80", 0x22dd,   4) },
			{ new MnemMode("inc",  new Mode[]{ Mode.IX,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x23dd,   2) },
			{ new MnemMode("inc",  new Mode[]{ Mode.XH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x24dd,   2) },
			{ new MnemMode("dec",  new Mode[]{ Mode.XH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x25dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XH,      Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x26dd,   3) },
			{ new MnemMode("add",  new Mode[]{ Mode.IX,      Mode.IX,      Mode.Implied }), new CpuInstruction("z80", 0x29dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IX,      Mode.IndExt,  Mode.Implied }), new CpuInstruction("z80", 0x2add,   4) },
			{ new MnemMode("dec",  new Mode[]{ Mode.IX,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2bdd,   2) },
			{ new MnemMode("inc",  new Mode[]{ Mode.XL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2cdd,   2) },
			{ new MnemMode("dec",  new Mode[]{ Mode.XL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2ddd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XL,      Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x2edd,   3) },
			{ new MnemMode("inc",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x34dd,   3) },
			{ new MnemMode("dec",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x35dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIx,Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x36dd,   4) },
			{ new MnemMode("add",  new Mode[]{ Mode.IX,      Mode.SP,      Mode.Implied }), new CpuInstruction("z80", 0x39dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.XH,      Mode.Implied }), new CpuInstruction("z80", 0x44dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.XL,      Mode.Implied }), new CpuInstruction("z80", 0x45dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x46dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.XH,      Mode.Implied }), new CpuInstruction("z80", 0x4cdd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.XL,      Mode.Implied }), new CpuInstruction("z80", 0x4ddd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x4edd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.XH,      Mode.Implied }), new CpuInstruction("z80", 0x54dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.XL,      Mode.Implied }), new CpuInstruction("z80", 0x55dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x56dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.XH,      Mode.Implied }), new CpuInstruction("z80", 0x5cdd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.XL,      Mode.Implied }), new CpuInstruction("z80", 0x5ddd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x5edd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XH,      Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x60dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XH,      Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x61dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XH,      Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x62dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XH,      Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x63dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XH,      Mode.XH,      Mode.Implied }), new CpuInstruction("z80", 0x64dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XH,      Mode.XL,      Mode.Implied }), new CpuInstruction("z80", 0x65dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x66dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XH,      Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x67dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XL,      Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x68dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XL,      Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x69dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XL,      Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x6add,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XL,      Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x6bdd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XL,      Mode.XH,      Mode.Implied }), new CpuInstruction("z80", 0x6cdd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XL,      Mode.XL,      Mode.Implied }), new CpuInstruction("z80", 0x6ddd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x6edd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.XL,      Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x6fdd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIx,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x70dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIx,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x71dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIx,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x72dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIx,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x73dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIx,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x74dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIx,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x75dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIx,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x77dd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.XH,      Mode.Implied }), new CpuInstruction("z80", 0x7cdd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.XL,      Mode.Implied }), new CpuInstruction("z80", 0x7ddd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x7edd,   3) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.XH,      Mode.Implied }), new CpuInstruction("z80", 0x84dd,   2) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.XL,      Mode.Implied }), new CpuInstruction("z80", 0x85dd,   2) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x86dd,   3) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.XH,      Mode.Implied }), new CpuInstruction("z80", 0x8cdd,   2) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.XL,      Mode.Implied }), new CpuInstruction("z80", 0x8ddd,   2) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x8edd,   3) },
			{ new MnemMode("sub",  new Mode[]{ Mode.XH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x94dd,   2) },
			{ new MnemMode("sub",  new Mode[]{ Mode.XL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x95dd,   2) },
			{ new MnemMode("sub",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x96dd,   3) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.XH,      Mode.Implied }), new CpuInstruction("z80", 0x9cdd,   2) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.XL,      Mode.Implied }), new CpuInstruction("z80", 0x9ddd,   2) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.IndIndIx,Mode.Implied }), new CpuInstruction("z80", 0x9edd,   3) },
			{ new MnemMode("and",  new Mode[]{ Mode.XH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa4dd,   2) },
			{ new MnemMode("and",  new Mode[]{ Mode.XL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa5dd,   2) },
			{ new MnemMode("and",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa6dd,   3) },
			{ new MnemMode("xor",  new Mode[]{ Mode.XH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xacdd,   2) },
			{ new MnemMode("xor",  new Mode[]{ Mode.XL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xaddd,   2) },
			{ new MnemMode("xor",  new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xaedd,   3) },
			{ new MnemMode("or",   new Mode[]{ Mode.XH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb4dd,   2) },
			{ new MnemMode("or",   new Mode[]{ Mode.XL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb5dd,   2) },
			{ new MnemMode("or",   new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb6dd,   3) },
			{ new MnemMode("cp",   new Mode[]{ Mode.XH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbcdd,   2) },
			{ new MnemMode("cp",   new Mode[]{ Mode.XL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbddd,   2) },
			{ new MnemMode("cp",   new Mode[]{ Mode.IndIndIx,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbedd,   3) },
			{ new MnemMode("pop",  new Mode[]{ Mode.IX,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe1dd,   2) },
			{ new MnemMode("ex",   new Mode[]{ Mode.IndSp,   Mode.IX,      Mode.Implied }), new CpuInstruction("z80", 0xe3dd,   2) },
			{ new MnemMode("push", new Mode[]{ Mode.IX,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe5dd,   2) },
			{ new MnemMode("jp",   new Mode[]{ Mode.IndIX,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe9dd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.SP,      Mode.IX,      Mode.Implied }), new CpuInstruction("z80", 0xf9dd,   2) },
			{ new MnemMode("add",  new Mode[]{ Mode.IY,      Mode.BC,      Mode.Implied }), new CpuInstruction("z80", 0x09fd,   2) },
			{ new MnemMode("add",  new Mode[]{ Mode.IY,      Mode.DE,      Mode.Implied }), new CpuInstruction("z80", 0x19fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IY,      Mode.Extended,Mode.Implied }), new CpuInstruction("z80", 0x21fd,   4) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndExt,  Mode.IY,      Mode.Implied }), new CpuInstruction("z80", 0x22fd,   4) },
			{ new MnemMode("inc",  new Mode[]{ Mode.IY,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x23fd,   2) },
			{ new MnemMode("inc",  new Mode[]{ Mode.YH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x24fd,   2) },
			{ new MnemMode("dec",  new Mode[]{ Mode.YH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x25fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YH,      Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x26fd,   3) },
			{ new MnemMode("add",  new Mode[]{ Mode.IY,      Mode.IY,      Mode.Implied }), new CpuInstruction("z80", 0x29fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IY,      Mode.IndExt,  Mode.Implied }), new CpuInstruction("z80", 0x2AFd,   4) },
			{ new MnemMode("dec",  new Mode[]{ Mode.IY,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2bfd,   2) },
			{ new MnemMode("inc",  new Mode[]{ Mode.YL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2cfd,   2) },
			{ new MnemMode("dec",  new Mode[]{ Mode.YL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x2dfd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YL,      Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x2efd,   3) },
			{ new MnemMode("inc",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x34fd,   3) },
			{ new MnemMode("dec",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x35fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIy,Mode.PageZero,Mode.Implied }), new CpuInstruction("z80", 0x36fd,   4) },
			{ new MnemMode("add",  new Mode[]{ Mode.IY,      Mode.SP,      Mode.Implied }), new CpuInstruction("z80", 0x39fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.YH,      Mode.Implied }), new CpuInstruction("z80", 0x44fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.YL,      Mode.Implied }), new CpuInstruction("z80", 0x45fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.B,       Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x46fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.YH,      Mode.Implied }), new CpuInstruction("z80", 0x4cfd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.YL,      Mode.Implied }), new CpuInstruction("z80", 0x4dfd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.C,       Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x4efd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.YH,      Mode.Implied }), new CpuInstruction("z80", 0x54fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.YL,      Mode.Implied }), new CpuInstruction("z80", 0x55fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.D,       Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x56fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.YH,      Mode.Implied }), new CpuInstruction("z80", 0x5cfd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.YL,      Mode.Implied }), new CpuInstruction("z80", 0x5dfd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.E,       Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x5efd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YH,      Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x60fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YH,      Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x61fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YH,      Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x62fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YH,      Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x63fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YH,      Mode.YH,      Mode.Implied }), new CpuInstruction("z80", 0x64fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YH,      Mode.YL,      Mode.Implied }), new CpuInstruction("z80", 0x65fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.H,       Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x66fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YH,      Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x67fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YL,      Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x68fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YL,      Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x69fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YL,      Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x6AFd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YL,      Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x6bfd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YL,      Mode.YH,      Mode.Implied }), new CpuInstruction("z80", 0x6cfd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YL,      Mode.YL,      Mode.Implied }), new CpuInstruction("z80", 0x6dfd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.L,       Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x6efd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.YL,      Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x6ffd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIy,Mode.B,       Mode.Implied }), new CpuInstruction("z80", 0x70fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIy,Mode.C,       Mode.Implied }), new CpuInstruction("z80", 0x71fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIy,Mode.D,       Mode.Implied }), new CpuInstruction("z80", 0x72fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIy,Mode.E,       Mode.Implied }), new CpuInstruction("z80", 0x73fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIy,Mode.H,       Mode.Implied }), new CpuInstruction("z80", 0x74fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIy,Mode.L,       Mode.Implied }), new CpuInstruction("z80", 0x75fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.IndIndIy,Mode.A,       Mode.Implied }), new CpuInstruction("z80", 0x77fd,   3) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.YH,      Mode.Implied }), new CpuInstruction("z80", 0x7cfd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.YL,      Mode.Implied }), new CpuInstruction("z80", 0x7dfd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.A,       Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x7efd,   3) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.YH,      Mode.Implied }), new CpuInstruction("z80", 0x84fd,   2) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.YL,      Mode.Implied }), new CpuInstruction("z80", 0x85fd,   2) },
			{ new MnemMode("add",  new Mode[]{ Mode.A,       Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x86fd,   3) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.YH,      Mode.Implied }), new CpuInstruction("z80", 0x8cfd,   2) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.YL,      Mode.Implied }), new CpuInstruction("z80", 0x8dfd,   2) },
			{ new MnemMode("adc",  new Mode[]{ Mode.A,       Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x8efd,   3) },
			{ new MnemMode("sub",  new Mode[]{ Mode.YH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x94fd,   2) },
			{ new MnemMode("sub",  new Mode[]{ Mode.YL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x95fd,   2) },
			{ new MnemMode("sub",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0x96fd,   3) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.YH,      Mode.Implied }), new CpuInstruction("z80", 0x9cfd,   2) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.YL,      Mode.Implied }), new CpuInstruction("z80", 0x9dfd,   2) },
			{ new MnemMode("sbc",  new Mode[]{ Mode.A,       Mode.IndIndIy,Mode.Implied }), new CpuInstruction("z80", 0x9efd,   3) },
			{ new MnemMode("and",  new Mode[]{ Mode.YH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa4fd,   2) },
			{ new MnemMode("and",  new Mode[]{ Mode.YL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa5fd,   2) },
			{ new MnemMode("and",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xa6fd,   3) },
			{ new MnemMode("xor",  new Mode[]{ Mode.YH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xacfd,   2) },
			{ new MnemMode("xor",  new Mode[]{ Mode.YL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xadfd,   2) },
			{ new MnemMode("xor",  new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xaefd,   3) },
			{ new MnemMode("or",   new Mode[]{ Mode.YH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb4fd,   2) },
			{ new MnemMode("or",   new Mode[]{ Mode.YL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb5fd,   2) },
			{ new MnemMode("or",   new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xb6fd,   3) },
			{ new MnemMode("cp",   new Mode[]{ Mode.YH,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbcfd,   2) },
			{ new MnemMode("cp",   new Mode[]{ Mode.YL,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbdfd,   2) },
			{ new MnemMode("cp",   new Mode[]{ Mode.IndIndIy,Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xbefd,   3) },
			{ new MnemMode("pop",  new Mode[]{ Mode.IY,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe1fd,   2) },
			{ new MnemMode("ex",   new Mode[]{ Mode.IndSp,   Mode.IY,      Mode.Implied }), new CpuInstruction("z80", 0xe3fd,   2) },
			{ new MnemMode("push", new Mode[]{ Mode.IY,      Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe5fd,   2) },
			{ new MnemMode("jp",   new Mode[]{ Mode.IndIY,   Mode.Implied, Mode.Implied }), new CpuInstruction("z80", 0xe9fd,   2) },
			{ new MnemMode("ld",   new Mode[]{ Mode.SP,      Mode.IY,      Mode.Implied }), new CpuInstruction("z80", 0xf9fd,   2) }
		};

		static double[] _evals = new double[3];
	}
}