// Seed: 556306445
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  id_6(
      .id_0(1), .id_1(1), .id_2(id_1), .id_3(id_2)
  );
endmodule
module module_0 (
    id_1,
    id_2,
    module_1,
    id_3
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  wire id_9, id_10, id_11;
  assign id_10 = id_6;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_5,
      id_9,
      id_5
  );
endmodule
