

================================================================
== Vitis HLS Report for 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'
================================================================
* Date:           Thu Jan 25 13:08:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pool
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   325143|  20.000 ns|  3.251 ms|    2|  325143|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_36_4_VITIS_LOOP_37_5  |        0|   325141|        22|          5|          1|  0 ~ 65025|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|    715|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     205|    390|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    267|    -|
|Register         |        -|    -|    1002|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    1207|   1404|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U2     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2|  205|  390|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+---------------------------------+--------------+
    |              Instance              |              Module             |  Expression  |
    +------------------------------------+---------------------------------+--------------+
    |mac_muladd_16s_16ns_16ns_48_4_1_U4  |mac_muladd_16s_16ns_16ns_48_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16ns_16ns_48_4_1_U5  |mac_muladd_16s_16ns_16ns_48_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16ns_16ns_48_4_1_U6  |mac_muladd_16s_16ns_16ns_48_4_1  |  i0 + i1 * i2|
    |mul_mul_16s_16ns_32_4_1_U7          |mul_mul_16s_16ns_32_4_1          |       i0 * i1|
    +------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_289_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln36_1_fu_315_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln36_fu_352_p2                 |         +|   0|  0|  23|          16|          16|
    |add_ln43_fu_486_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln44_fu_445_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln45_fu_404_p2                 |         +|   0|  0|  71|          64|          64|
    |jj_1_fu_370_p2                     |         +|   0|  0|  15|           8|           1|
    |lhs_V_fu_325_p2                    |         +|   0|  0|  23|          16|          16|
    |ret_V_3_fu_429_p2                  |         +|   0|  0|  55|          48|          48|
    |ret_V_6_fu_388_p2                  |         +|   0|  0|  55|          48|          48|
    |ret_V_fu_470_p2                    |         +|   0|  0|  55|          48|          48|
    |and_ln44_1_fu_676_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_670_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln45_1_fu_617_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln45_fu_611_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_398                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_455                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_1_fu_301_p2            |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1027_fu_283_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln44_1_fu_654_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln44_2_fu_557_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln44_3_fu_562_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln44_fu_648_p2                |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln45_1_fu_595_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln45_2_fu_543_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln45_3_fu_548_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln45_fu_589_p2                |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state16_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_io                 |        or|   0|  0|   2|           1|           1|
    |or_ln44_1_fu_666_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_660_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln45_1_fu_607_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln45_fu_601_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln36_1_fu_343_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln36_fu_307_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln44_fu_682_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln45_fu_623_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 715|         567|         496|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_jj_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_sum_1_load_1         |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_1_load_2         |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_1_load_3         |   9|          2|   32|         64|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |grp_fu_233_p1                         |  14|          3|   32|         96|
    |grp_load_fu_237_p1                    |  20|          4|   32|        128|
    |ii_fu_114                             |   9|          2|    8|         16|
    |indvar_flatten_fu_118                 |   9|          2|   16|         32|
    |jj_fu_110                             |   9|          2|    8|         16|
    |m_axi_gmem_ARADDR                     |  20|          4|   64|        256|
    |sum_1_fu_122                          |  20|          4|   32|        128|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 267|         57|  330|        952|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln1027_reg_802                |  16|   0|   16|          0|
    |add_ln36_1_reg_822                |   8|   0|    8|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |bitcast_ln44_reg_948              |  32|   0|   32|          0|
    |bitcast_ln45_reg_932              |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_912          |  32|   0|   32|          0|
    |gmem_addr_1_reg_885               |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_897          |  32|   0|   32|          0|
    |gmem_addr_2_reg_879               |  64|   0|   64|          0|
    |gmem_addr_read_reg_927            |  32|   0|   32|          0|
    |gmem_addr_reg_891                 |  64|   0|   64|          0|
    |icmp_ln1027_1_reg_812             |   1|   0|    1|          0|
    |icmp_ln1027_reg_798               |   1|   0|    1|          0|
    |icmp_ln44_2_reg_954               |   1|   0|    1|          0|
    |icmp_ln44_3_reg_959               |   1|   0|    1|          0|
    |icmp_ln45_2_reg_938               |   1|   0|    1|          0|
    |icmp_ln45_3_reg_943               |   1|   0|    1|          0|
    |ii_fu_114                         |   8|   0|    8|          0|
    |ii_load_reg_807                   |   8|   0|    8|          0|
    |indvar_flatten_fu_118             |  16|   0|   16|          0|
    |jj_fu_110                         |   8|   0|    8|          0|
    |lhs_V_4_reg_852                   |  48|   0|   48|          0|
    |lhs_V_5_reg_847                   |  48|   0|   48|          0|
    |mul_ln36_1_reg_872                |  48|   0|   48|          0|
    |mul_ln36_reg_862                  |  32|   0|   32|          0|
    |reg_242                           |  32|   0|   32|          0|
    |ret_V_8_reg_857                   |  48|   0|   48|          0|
    |rhs_V_1_cast_reg_790              |  16|   0|   32|         16|
    |rhs_V_2_cast_reg_785              |  16|   0|   48|         32|
    |select_ln36_reg_817               |   8|   0|    8|          0|
    |select_ln44_reg_974               |  32|   0|   32|          0|
    |select_ln45_reg_969               |  32|   0|   32|          0|
    |sum_1_fu_122                      |  32|   0|   32|          0|
    |sum_2_reg_979                     |  32|   0|   32|          0|
    |tmp_1_reg_917                     |   8|   0|    8|          0|
    |tmp_4_reg_902                     |   8|   0|    8|          0|
    |trunc_ln44_1_reg_922              |  23|   0|   23|          0|
    |trunc_ln45_1_reg_907              |  23|   0|   23|          0|
    |zext_ln1495_cast_reg_778          |  16|   0|   48|         32|
    |icmp_ln1027_reg_798               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1002|  32| 1019|         80|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|grp_fu_361_p_din0    |  out|   33|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|grp_fu_361_p_din1    |  out|   16|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|grp_fu_361_p_dout0   |   in|   48|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|grp_fu_361_p_ce      |  out|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|sum                  |   in|   32|     ap_none|                                            sum|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                           gmem|       pointer|
|mul_i92              |   in|   16|     ap_none|                                        mul_i92|        scalar|
|Kx                   |   in|    8|     ap_none|                                             Kx|        scalar|
|select_ln25_1        |   in|   16|     ap_none|                                  select_ln25_1|        scalar|
|rhs_V_1              |   in|   16|     ap_none|                                        rhs_V_1|        scalar|
|rhs_V_2              |   in|   16|     ap_none|                                        rhs_V_2|        scalar|
|mul_ln40             |   in|   16|     ap_none|                                       mul_ln40|        scalar|
|mode                 |   in|    2|     ap_none|                                           mode|        scalar|
|zext_ln1495          |   in|   16|     ap_none|                                    zext_ln1495|        scalar|
|feature_in           |   in|   64|     ap_none|                                     feature_in|        scalar|
|sum_3_out            |  out|   32|      ap_vld|                                      sum_3_out|       pointer|
|sum_3_out_ap_vld     |  out|    1|      ap_vld|                                      sum_3_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 5, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.92>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 25 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 26 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 28 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_in"   --->   Operation 29 'read' 'feature_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1495_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln1495"   --->   Operation 30 'read' 'zext_ln1495_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %mode"   --->   Operation 31 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mul_ln40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln40"   --->   Operation 32 'read' 'mul_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rhs_V_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rhs_V_2"   --->   Operation 33 'read' 'rhs_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_V_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rhs_V_1"   --->   Operation 34 'read' 'rhs_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%select_ln25_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %select_ln25_1"   --->   Operation 35 'read' 'select_ln25_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Kx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Kx"   --->   Operation 36 'read' 'Kx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mul_i92_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_i92"   --->   Operation 37 'read' 'mul_i92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum"   --->   Operation 38 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1495_cast = zext i16 %zext_ln1495_read"   --->   Operation 39 'zext' 'zext_ln1495_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i16 %rhs_V_2_read"   --->   Operation 40 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i16 %rhs_V_1_read"   --->   Operation 41 'zext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.82ns)   --->   "%store_ln0 = store i32 %sum_read, i32 %sum_1"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %ii"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %jj"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten"   --->   Operation 48 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.42ns)   --->   "%icmp_ln1027 = icmp_eq  i16 %indvar_flatten_load, i16 %mul_i92_read"   --->   Operation 51 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.07ns)   --->   "%add_ln1027 = add i16 %indvar_flatten_load, i16 1"   --->   Operation 52 'add' 'add_ln1027' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc102.loopexit, void %for.end104.loopexit.exitStub"   --->   Operation 53 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%jj_load = load i8 %jj"   --->   Operation 54 'load' 'jj_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ii_load = load i8 %ii" [pool_core.cpp:36]   --->   Operation 55 'load' 'ii_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.55ns)   --->   "%icmp_ln1027_1 = icmp_eq  i8 %jj_load, i8 %Kx_read"   --->   Operation 56 'icmp' 'icmp_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.24ns)   --->   "%select_ln36 = select i1 %icmp_ln1027_1, i8 0, i8 %jj_load" [pool_core.cpp:36]   --->   Operation 57 'select' 'select_ln36' <Predicate = (!icmp_ln1027)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln36_1 = add i8 %ii_load, i8 1" [pool_core.cpp:36]   --->   Operation 58 'add' 'add_ln36_1' <Predicate = (!icmp_ln1027)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %select_ln36" [pool_core.cpp:40]   --->   Operation 59 'zext' 'zext_ln40' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.07ns)   --->   "%lhs_V = add i16 %zext_ln40, i16 %mul_ln40_read" [pool_core.cpp:40]   --->   Operation 60 'add' 'lhs_V' <Predicate = (!icmp_ln1027)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.95ns)   --->   "%switch_ln41 = switch i2 %mode_read, void %for.inc, i2 0, void %sw.bb, i2 1, void %sw.bb39, i2 2, void %sw.bb66" [pool_core.cpp:41]   --->   Operation 61 'switch' 'switch_ln41' <Predicate = (!icmp_ln1027)> <Delay = 0.95>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i16 %lhs_V"   --->   Operation 62 'sext' 'sext_ln186_2' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node lhs_V_5)   --->   "%rhs_V_4 = mul i32 %sext_ln186_2, i32 %rhs_V_1_cast"   --->   Operation 63 'mul' 'rhs_V_4' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i16 %lhs_V"   --->   Operation 64 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node lhs_V_4)   --->   "%rhs_V = mul i32 %sext_ln186_1, i32 %rhs_V_1_cast"   --->   Operation 65 'mul' 'rhs_V' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i16 %lhs_V"   --->   Operation 66 'sext' 'sext_ln186' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 0.00>
ST_1 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%ret_V_7 = mul i32 %sext_ln186, i32 %rhs_V_1_cast"   --->   Operation 67 'mul' 'ret_V_7' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.47>
ST_2 : Operation 68 [1/1] (1.24ns)   --->   "%select_ln36_1 = select i1 %icmp_ln1027_1, i8 %add_ln36_1, i8 %ii_load" [pool_core.cpp:36]   --->   Operation 68 'select' 'select_ln36_1' <Predicate = (!icmp_ln1027)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %select_ln36_1" [pool_core.cpp:36]   --->   Operation 69 'zext' 'zext_ln36' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.07ns)   --->   "%add_ln36 = add i16 %zext_ln36, i16 %select_ln25_1_read" [pool_core.cpp:36]   --->   Operation 70 'add' 'add_ln36' <Predicate = (!icmp_ln1027)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i16 %add_ln36" [pool_core.cpp:36]   --->   Operation 71 'sext' 'sext_ln36' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 72 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln36 = mul i32 %sext_ln36, i32 %rhs_V_1_cast" [pool_core.cpp:36]   --->   Operation 72 'mul' 'mul_ln36' <Predicate = (!icmp_ln1027)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node lhs_V_5)   --->   "%rhs_V_4 = mul i32 %sext_ln186_2, i32 %rhs_V_1_cast"   --->   Operation 73 'mul' 'rhs_V_4' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [2/3] (1.05ns) (grouped into DSP with root node lhs_V_4)   --->   "%rhs_V = mul i32 %sext_ln186_1, i32 %rhs_V_1_cast"   --->   Operation 74 'mul' 'rhs_V' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%ret_V_7 = mul i32 %sext_ln186, i32 %rhs_V_1_cast"   --->   Operation 75 'mul' 'ret_V_7' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln37 = store i16 %add_ln1027, i16 %indvar_flatten" [pool_core.cpp:37]   --->   Operation 76 'store' 'store_ln37' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln37 = store i8 %select_ln36_1, i8 %ii" [pool_core.cpp:37]   --->   Operation 77 'store' 'store_ln37' <Predicate = (!icmp_ln1027)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 78 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln36 = mul i32 %sext_ln36, i32 %rhs_V_1_cast" [pool_core.cpp:36]   --->   Operation 78 'mul' 'mul_ln36' <Predicate = (!icmp_ln1027)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node lhs_V_5)   --->   "%rhs_V_4 = mul i32 %sext_ln186_2, i32 %rhs_V_1_cast"   --->   Operation 79 'mul' 'rhs_V_4' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node lhs_V_5)   --->   "%sext_ln1495_2 = sext i32 %rhs_V_4"   --->   Operation 80 'sext' 'sext_ln1495_2' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.10ns) (root node of the DSP)   --->   "%lhs_V_5 = add i48 %zext_ln1495_cast, i48 %sext_ln1495_2"   --->   Operation 81 'add' 'lhs_V_5' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node lhs_V_4)   --->   "%rhs_V = mul i32 %sext_ln186_1, i32 %rhs_V_1_cast"   --->   Operation 82 'mul' 'rhs_V' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into DSP with root node lhs_V_4)   --->   "%sext_ln1495_1 = sext i32 %rhs_V"   --->   Operation 83 'sext' 'sext_ln1495_1' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%lhs_V_4 = add i48 %zext_ln1495_cast, i48 %sext_ln1495_1"   --->   Operation 84 'add' 'lhs_V_4' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%ret_V_7 = mul i32 %sext_ln186, i32 %rhs_V_1_cast"   --->   Operation 85 'mul' 'ret_V_7' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%sext_ln1495 = sext i32 %ret_V_7"   --->   Operation 86 'sext' 'sext_ln1495' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = add i48 %zext_ln1495_cast, i48 %sext_ln1495"   --->   Operation 87 'add' 'ret_V_8' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 88 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln36 = mul i32 %sext_ln36, i32 %rhs_V_1_cast" [pool_core.cpp:36]   --->   Operation 88 'mul' 'mul_ln36' <Predicate = (!icmp_ln1027)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/2] (2.10ns) (root node of the DSP)   --->   "%lhs_V_5 = add i48 %zext_ln1495_cast, i48 %sext_ln1495_2"   --->   Operation 89 'add' 'lhs_V_5' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/2] (2.10ns) (root node of the DSP)   --->   "%lhs_V_4 = add i48 %zext_ln1495_cast, i48 %sext_ln1495_1"   --->   Operation 90 'add' 'lhs_V_4' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = add i48 %zext_ln1495_cast, i48 %sext_ln1495"   --->   Operation 91 'add' 'ret_V_8' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 92 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln36 = mul i32 %sext_ln36, i32 %rhs_V_1_cast" [pool_core.cpp:36]   --->   Operation 92 'mul' 'mul_ln36' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (1.91ns)   --->   "%jj_1 = add i8 %select_ln36, i8 1" [pool_core.cpp:37]   --->   Operation 93 'add' 'jj_1' <Predicate = (!icmp_ln1027)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln37 = store i8 %jj_1, i8 %jj" [pool_core.cpp:37]   --->   Operation 94 'store' 'store_ln37' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body28" [pool_core.cpp:37]   --->   Operation 95 'br' 'br_ln37' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i32 %mul_ln36" [pool_core.cpp:36]   --->   Operation 96 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [2/2] (6.91ns)   --->   "%mul_ln36_1 = mul i48 %sext_ln36_1, i48 %rhs_V_2_cast" [pool_core.cpp:36]   --->   Operation 97 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_4_VITIS_LOOP_37_5_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65025, i64 0"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/2] (6.91ns)   --->   "%mul_ln36_1 = mul i48 %sext_ln36_1, i48 %rhs_V_2_cast" [pool_core.cpp:36]   --->   Operation 100 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [pool_core.cpp:37]   --->   Operation 102 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.62>
ST_8 : Operation 103 [1/1] (3.10ns)   --->   "%ret_V_6 = add i48 %lhs_V_5, i48 %mul_ln36_1"   --->   Operation 103 'add' 'ret_V_6' <Predicate = (mode_read == 2)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %ret_V_6, i2 0" [pool_core.cpp:45]   --->   Operation 104 'bitconcatenate' 'shl_ln3' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i50 %shl_ln3" [pool_core.cpp:45]   --->   Operation 105 'sext' 'sext_ln45_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (3.52ns)   --->   "%add_ln45 = add i64 %sext_ln45_1, i64 %feature_in_read" [pool_core.cpp:45]   --->   Operation 106 'add' 'add_ln45' <Predicate = (mode_read == 2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45, i32 2, i32 63" [pool_core.cpp:45]   --->   Operation 107 'partselect' 'trunc_ln3' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i62 %trunc_ln3" [pool_core.cpp:45]   --->   Operation 108 'sext' 'sext_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln45" [pool_core.cpp:45]   --->   Operation 109 'getelementptr' 'gmem_addr_2' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (3.10ns)   --->   "%ret_V_3 = add i48 %lhs_V_4, i48 %mul_ln36_1"   --->   Operation 110 'add' 'ret_V_3' <Predicate = (mode_read == 1)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %ret_V_3, i2 0" [pool_core.cpp:44]   --->   Operation 111 'bitconcatenate' 'shl_ln2' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i50 %shl_ln2" [pool_core.cpp:44]   --->   Operation 112 'sext' 'sext_ln44_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (3.52ns)   --->   "%add_ln44 = add i64 %sext_ln44_1, i64 %feature_in_read" [pool_core.cpp:44]   --->   Operation 113 'add' 'add_ln44' <Predicate = (mode_read == 1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln44, i32 2, i32 63" [pool_core.cpp:44]   --->   Operation 114 'partselect' 'trunc_ln2' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %trunc_ln2" [pool_core.cpp:44]   --->   Operation 115 'sext' 'sext_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln44" [pool_core.cpp:44]   --->   Operation 116 'getelementptr' 'gmem_addr_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (3.10ns)   --->   "%ret_V = add i48 %ret_V_8, i48 %mul_ln36_1"   --->   Operation 117 'add' 'ret_V' <Predicate = (mode_read == 0)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %ret_V, i2 0" [pool_core.cpp:43]   --->   Operation 118 'bitconcatenate' 'shl_ln1' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i50 %shl_ln1" [pool_core.cpp:43]   --->   Operation 119 'sext' 'sext_ln43_1' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (3.52ns)   --->   "%add_ln43 = add i64 %sext_ln43_1, i64 %feature_in_read" [pool_core.cpp:43]   --->   Operation 120 'add' 'add_ln43' <Predicate = (mode_read == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43, i32 2, i32 63" [pool_core.cpp:43]   --->   Operation 121 'partselect' 'trunc_ln1' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i62 %trunc_ln1" [pool_core.cpp:43]   --->   Operation 122 'sext' 'sext_ln43' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln43" [pool_core.cpp:43]   --->   Operation 123 'getelementptr' 'gmem_addr' <Predicate = (mode_read == 0)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 124 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 124 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 125 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 125 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 126 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 127 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 127 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 128 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 129 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 130 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 130 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 131 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 131 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 132 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 133 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 133 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 134 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 134 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 135 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 136 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 136 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 137 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 137 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 138 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 139 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 139 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 140 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 140 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 141 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 142 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 142 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 143 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 143 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 144 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 145 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2" [pool_core.cpp:45]   --->   Operation 145 'read' 'gmem_addr_2_read' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_2_read, i32 23, i32 30" [pool_core.cpp:45]   --->   Operation 146 'partselect' 'tmp_4' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i32 %gmem_addr_2_read" [pool_core.cpp:45]   --->   Operation 147 'trunc' 'trunc_ln45_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1" [pool_core.cpp:44]   --->   Operation 148 'read' 'gmem_addr_1_read' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_1_read, i32 23, i32 30" [pool_core.cpp:44]   --->   Operation 149 'partselect' 'tmp_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i32 %gmem_addr_1_read" [pool_core.cpp:44]   --->   Operation 150 'trunc' 'trunc_ln44_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [pool_core.cpp:43]   --->   Operation 151 'read' 'gmem_addr_read' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%sum_1_load_3 = load i32 %sum_1" [pool_core.cpp:45]   --->   Operation 152 'load' 'sum_1_load_3' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %gmem_addr_2_read" [pool_core.cpp:45]   --->   Operation 153 'bitcast' 'bitcast_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (1.55ns)   --->   "%icmp_ln45_2 = icmp_ne  i8 %tmp_4, i8 255" [pool_core.cpp:45]   --->   Operation 154 'icmp' 'icmp_ln45_2' <Predicate = (mode_read == 2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (2.44ns)   --->   "%icmp_ln45_3 = icmp_eq  i23 %trunc_ln45_1, i23 0" [pool_core.cpp:45]   --->   Operation 155 'icmp' 'icmp_ln45_3' <Predicate = (mode_read == 2)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %sum_1_load_3, i32 %bitcast_ln45" [pool_core.cpp:45]   --->   Operation 156 'fcmp' 'tmp_5' <Predicate = (mode_read == 2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%sum_1_load_2 = load i32 %sum_1" [pool_core.cpp:44]   --->   Operation 157 'load' 'sum_1_load_2' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i32 %gmem_addr_1_read" [pool_core.cpp:44]   --->   Operation 158 'bitcast' 'bitcast_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (1.55ns)   --->   "%icmp_ln44_2 = icmp_ne  i8 %tmp_1, i8 255" [pool_core.cpp:44]   --->   Operation 159 'icmp' 'icmp_ln44_2' <Predicate = (mode_read == 1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (2.44ns)   --->   "%icmp_ln44_3 = icmp_eq  i23 %trunc_ln44_1, i23 0" [pool_core.cpp:44]   --->   Operation 160 'icmp' 'icmp_ln44_3' <Predicate = (mode_read == 1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %sum_1_load_2, i32 %bitcast_ln44" [pool_core.cpp:44]   --->   Operation 161 'fcmp' 'tmp_2' <Predicate = (mode_read == 1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load i32 %sum_1" [pool_core.cpp:43]   --->   Operation 162 'load' 'sum_1_load_1' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %gmem_addr_read" [pool_core.cpp:43]   --->   Operation 163 'bitcast' 'bitcast_ln43' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_17 : Operation 164 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %bitcast_ln43" [pool_core.cpp:43]   --->   Operation 164 'fadd' 'sum_2' <Predicate = (mode_read == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1"   --->   Operation 197 'load' 'sum_1_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_3_out, i32 %sum_1_load"   --->   Operation 198 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 199 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %sum_1_load_3" [pool_core.cpp:45]   --->   Operation 165 'bitcast' 'bitcast_ln45_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln45_1, i32 23, i32 30" [pool_core.cpp:45]   --->   Operation 166 'partselect' 'tmp_3' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %bitcast_ln45_1" [pool_core.cpp:45]   --->   Operation 167 'trunc' 'trunc_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_ne  i8 %tmp_3, i8 255" [pool_core.cpp:45]   --->   Operation 168 'icmp' 'icmp_ln45' <Predicate = (mode_read == 2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (2.44ns)   --->   "%icmp_ln45_1 = icmp_eq  i23 %trunc_ln45, i23 0" [pool_core.cpp:45]   --->   Operation 169 'icmp' 'icmp_ln45_1' <Predicate = (mode_read == 2)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln45_1)   --->   "%or_ln45 = or i1 %icmp_ln45_1, i1 %icmp_ln45" [pool_core.cpp:45]   --->   Operation 170 'or' 'or_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln45_1)   --->   "%or_ln45_1 = or i1 %icmp_ln45_3, i1 %icmp_ln45_2" [pool_core.cpp:45]   --->   Operation 171 'or' 'or_ln45_1' <Predicate = (mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %sum_1_load_3, i32 %bitcast_ln45" [pool_core.cpp:45]   --->   Operation 172 'fcmp' 'tmp_5' <Predicate = (mode_read == 2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln45_1)   --->   "%and_ln45 = and i1 %tmp_5, i1 %or_ln45" [pool_core.cpp:45]   --->   Operation 173 'and' 'and_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln45_1 = and i1 %and_ln45, i1 %or_ln45_1" [pool_core.cpp:45]   --->   Operation 174 'and' 'and_ln45_1' <Predicate = (mode_read == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %and_ln45_1, i32 %sum_1_load_3, i32 %bitcast_ln45" [pool_core.cpp:45]   --->   Operation 175 'select' 'select_ln45' <Predicate = (mode_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln44_1 = bitcast i32 %sum_1_load_2" [pool_core.cpp:44]   --->   Operation 176 'bitcast' 'bitcast_ln44_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln44_1, i32 23, i32 30" [pool_core.cpp:44]   --->   Operation 177 'partselect' 'tmp' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %bitcast_ln44_1" [pool_core.cpp:44]   --->   Operation 178 'trunc' 'trunc_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (1.55ns)   --->   "%icmp_ln44 = icmp_ne  i8 %tmp, i8 255" [pool_core.cpp:44]   --->   Operation 179 'icmp' 'icmp_ln44' <Predicate = (mode_read == 1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (2.44ns)   --->   "%icmp_ln44_1 = icmp_eq  i23 %trunc_ln44, i23 0" [pool_core.cpp:44]   --->   Operation 180 'icmp' 'icmp_ln44_1' <Predicate = (mode_read == 1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_1)   --->   "%or_ln44 = or i1 %icmp_ln44_1, i1 %icmp_ln44" [pool_core.cpp:44]   --->   Operation 181 'or' 'or_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_1)   --->   "%or_ln44_1 = or i1 %icmp_ln44_3, i1 %icmp_ln44_2" [pool_core.cpp:44]   --->   Operation 182 'or' 'or_ln44_1' <Predicate = (mode_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %sum_1_load_2, i32 %bitcast_ln44" [pool_core.cpp:44]   --->   Operation 183 'fcmp' 'tmp_2' <Predicate = (mode_read == 1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_1)   --->   "%and_ln44 = and i1 %tmp_2, i1 %or_ln44" [pool_core.cpp:44]   --->   Operation 184 'and' 'and_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln44_1 = and i1 %and_ln44, i1 %or_ln44_1" [pool_core.cpp:44]   --->   Operation 185 'and' 'and_ln44_1' <Predicate = (mode_read == 1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %and_ln44_1, i32 %bitcast_ln44, i32 %sum_1_load_2" [pool_core.cpp:44]   --->   Operation 186 'select' 'select_ln44' <Predicate = (mode_read == 1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 187 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %bitcast_ln43" [pool_core.cpp:43]   --->   Operation 187 'fadd' 'sum_2' <Predicate = (mode_read == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 188 [1/1] (1.82ns)   --->   "%store_ln45 = store i32 %select_ln45, i32 %sum_1" [pool_core.cpp:45]   --->   Operation 188 'store' 'store_ln45' <Predicate = (mode_read == 2)> <Delay = 1.82>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [pool_core.cpp:45]   --->   Operation 189 'br' 'br_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (1.82ns)   --->   "%store_ln44 = store i32 %select_ln44, i32 %sum_1" [pool_core.cpp:44]   --->   Operation 190 'store' 'store_ln44' <Predicate = (mode_read == 1)> <Delay = 1.82>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc" [pool_core.cpp:44]   --->   Operation 191 'br' 'br_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_19 : Operation 192 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %bitcast_ln43" [pool_core.cpp:43]   --->   Operation 192 'fadd' 'sum_2' <Predicate = (mode_read == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 193 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %bitcast_ln43" [pool_core.cpp:43]   --->   Operation 193 'fadd' 'sum_2' <Predicate = (mode_read == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 194 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %bitcast_ln43" [pool_core.cpp:43]   --->   Operation 194 'fadd' 'sum_2' <Predicate = (mode_read == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.82>
ST_22 : Operation 195 [1/1] (1.82ns)   --->   "%store_ln43 = store i32 %sum_2, i32 %sum_1" [pool_core.cpp:43]   --->   Operation 195 'store' 'store_ln43' <Predicate = (mode_read == 0)> <Delay = 1.82>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [pool_core.cpp:43]   --->   Operation 196 'br' 'br_ln43' <Predicate = (mode_read == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_i92]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Kx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln25_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1495]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj                  (alloca           ) [ 01111100000000000000000]
ii                  (alloca           ) [ 01100000000000000000000]
indvar_flatten      (alloca           ) [ 01100000000000000000000]
sum_1               (alloca           ) [ 01111111111111111111111]
feature_in_read     (read             ) [ 01111111100000000000000]
zext_ln1495_read    (read             ) [ 00000000000000000000000]
mode_read           (read             ) [ 01111111111111111111111]
mul_ln40_read       (read             ) [ 00000000000000000000000]
rhs_V_2_read        (read             ) [ 00000000000000000000000]
rhs_V_1_read        (read             ) [ 00000000000000000000000]
select_ln25_1_read  (read             ) [ 00100000000000000000000]
Kx_read             (read             ) [ 00000000000000000000000]
mul_i92_read        (read             ) [ 00000000000000000000000]
sum_read            (read             ) [ 00000000000000000000000]
zext_ln1495_cast    (zext             ) [ 00111000000000000000000]
rhs_V_2_cast        (zext             ) [ 01111111000000000000000]
rhs_V_1_cast        (zext             ) [ 00111100000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000]
indvar_flatten_load (load             ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000]
icmp_ln1027         (icmp             ) [ 01111111111111111100000]
add_ln1027          (add              ) [ 00100000000000000000000]
br_ln1027           (br               ) [ 00000000000000000000000]
jj_load             (load             ) [ 00000000000000000000000]
ii_load             (load             ) [ 00100000000000000000000]
icmp_ln1027_1       (icmp             ) [ 00100000000000000000000]
select_ln36         (select           ) [ 00111100000000000000000]
add_ln36_1          (add              ) [ 00100000000000000000000]
zext_ln40           (zext             ) [ 00000000000000000000000]
lhs_V               (add              ) [ 00000000000000000000000]
switch_ln41         (switch           ) [ 00000000000000000000000]
sext_ln186_2        (sext             ) [ 00110000000000000000000]
sext_ln186_1        (sext             ) [ 00110000000000000000000]
sext_ln186          (sext             ) [ 00110000000000000000000]
select_ln36_1       (select           ) [ 00000000000000000000000]
zext_ln36           (zext             ) [ 00000000000000000000000]
add_ln36            (add              ) [ 00000000000000000000000]
sext_ln36           (sext             ) [ 00011100000000000000000]
store_ln37          (store            ) [ 00000000000000000000000]
store_ln37          (store            ) [ 00000000000000000000000]
rhs_V_4             (mul              ) [ 00000000000000000000000]
sext_ln1495_2       (sext             ) [ 00001000000000000000000]
rhs_V               (mul              ) [ 00000000000000000000000]
sext_ln1495_1       (sext             ) [ 00001000000000000000000]
ret_V_7             (mul              ) [ 00000000000000000000000]
sext_ln1495         (sext             ) [ 00001000000000000000000]
lhs_V_5             (add              ) [ 01110111100000000000000]
lhs_V_4             (add              ) [ 01110111100000000000000]
ret_V_8             (add              ) [ 01110111100000000000000]
mul_ln36            (mul              ) [ 01000010000000000000000]
jj_1                (add              ) [ 00000000000000000000000]
store_ln37          (store            ) [ 00000000000000000000000]
br_ln37             (br               ) [ 00000000000000000000000]
sext_ln36_1         (sext             ) [ 00100001000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000000]
mul_ln36_1          (mul              ) [ 00010000100000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000]
specloopname_ln37   (specloopname     ) [ 00000000000000000000000]
ret_V_6             (add              ) [ 00000000000000000000000]
shl_ln3             (bitconcatenate   ) [ 00000000000000000000000]
sext_ln45_1         (sext             ) [ 00000000000000000000000]
add_ln45            (add              ) [ 00000000000000000000000]
trunc_ln3           (partselect       ) [ 00000000000000000000000]
sext_ln45           (sext             ) [ 00000000000000000000000]
gmem_addr_2         (getelementptr    ) [ 01111100011111111000000]
ret_V_3             (add              ) [ 00000000000000000000000]
shl_ln2             (bitconcatenate   ) [ 00000000000000000000000]
sext_ln44_1         (sext             ) [ 00000000000000000000000]
add_ln44            (add              ) [ 00000000000000000000000]
trunc_ln2           (partselect       ) [ 00000000000000000000000]
sext_ln44           (sext             ) [ 00000000000000000000000]
gmem_addr_1         (getelementptr    ) [ 01111100011111111000000]
ret_V               (add              ) [ 00000000000000000000000]
shl_ln1             (bitconcatenate   ) [ 00000000000000000000000]
sext_ln43_1         (sext             ) [ 00000000000000000000000]
add_ln43            (add              ) [ 00000000000000000000000]
trunc_ln1           (partselect       ) [ 00000000000000000000000]
sext_ln43           (sext             ) [ 00000000000000000000000]
gmem_addr           (getelementptr    ) [ 01111100011111111000000]
gmem_load_2_req     (readreq          ) [ 00000000000000000000000]
gmem_load_1_req     (readreq          ) [ 00000000000000000000000]
gmem_load_req       (readreq          ) [ 00000000000000000000000]
gmem_addr_2_read    (read             ) [ 00100000000000000100000]
tmp_4               (partselect       ) [ 00100000000000000100000]
trunc_ln45_1        (trunc            ) [ 00100000000000000100000]
gmem_addr_1_read    (read             ) [ 00100000000000000100000]
tmp_1               (partselect       ) [ 00100000000000000100000]
trunc_ln44_1        (trunc            ) [ 00100000000000000100000]
gmem_addr_read      (read             ) [ 00100000000000000100000]
sum_1_load_3        (load             ) [ 00010000000000000010000]
bitcast_ln45        (bitcast          ) [ 00010000000000000010000]
icmp_ln45_2         (icmp             ) [ 00010000000000000010000]
icmp_ln45_3         (icmp             ) [ 00010000000000000010000]
sum_1_load_2        (load             ) [ 00010000000000000010000]
bitcast_ln44        (bitcast          ) [ 00010000000000000010000]
icmp_ln44_2         (icmp             ) [ 00010000000000000010000]
icmp_ln44_3         (icmp             ) [ 00010000000000000010000]
sum_1_load_1        (load             ) [ 01011100000000000011110]
bitcast_ln43        (bitcast          ) [ 01011100000000000011110]
bitcast_ln45_1      (bitcast          ) [ 00000000000000000000000]
tmp_3               (partselect       ) [ 00000000000000000000000]
trunc_ln45          (trunc            ) [ 00000000000000000000000]
icmp_ln45           (icmp             ) [ 00000000000000000000000]
icmp_ln45_1         (icmp             ) [ 00000000000000000000000]
or_ln45             (or               ) [ 00000000000000000000000]
or_ln45_1           (or               ) [ 00000000000000000000000]
tmp_5               (fcmp             ) [ 00000000000000000000000]
and_ln45            (and              ) [ 00000000000000000000000]
and_ln45_1          (and              ) [ 00000000000000000000000]
select_ln45         (select           ) [ 00001000000000000001000]
bitcast_ln44_1      (bitcast          ) [ 00000000000000000000000]
tmp                 (partselect       ) [ 00000000000000000000000]
trunc_ln44          (trunc            ) [ 00000000000000000000000]
icmp_ln44           (icmp             ) [ 00000000000000000000000]
icmp_ln44_1         (icmp             ) [ 00000000000000000000000]
or_ln44             (or               ) [ 00000000000000000000000]
or_ln44_1           (or               ) [ 00000000000000000000000]
tmp_2               (fcmp             ) [ 00000000000000000000000]
and_ln44            (and              ) [ 00000000000000000000000]
and_ln44_1          (and              ) [ 00000000000000000000000]
select_ln44         (select           ) [ 00001000000000000001000]
store_ln45          (store            ) [ 00000000000000000000000]
br_ln45             (br               ) [ 00000000000000000000000]
store_ln44          (store            ) [ 00000000000000000000000]
br_ln44             (br               ) [ 00000000000000000000000]
sum_2               (fadd             ) [ 00100000000000000000001]
store_ln43          (store            ) [ 00000000000000000000000]
br_ln43             (br               ) [ 00000000000000000000000]
sum_1_load          (load             ) [ 00000000000000000000000]
write_ln0           (write            ) [ 00000000000000000000000]
ret_ln0             (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_i92">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i92"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Kx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln25_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rhs_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rhs_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mul_ln40">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mode">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln1495">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="feature_in">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_in"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sum_3_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_3_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_36_4_VITIS_LOOP_37_5_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i48.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="jj_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ii_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sum_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="feature_in_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_in_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln1495_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1495_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mode_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mul_ln40_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln40_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="rhs_V_2_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_V_2_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="rhs_V_1_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_V_1_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln25_1_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln25_1_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="Kx_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kx_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mul_i92_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i92_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sum_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_readreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_readreq_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_readreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="gmem_addr_2_read_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="8"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/16 "/>
</bind>
</comp>

<comp id="212" class="1004" name="gmem_addr_1_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="8"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/16 "/>
</bind>
</comp>

<comp id="217" class="1004" name="gmem_addr_read_read_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="8"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/16 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln0_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/17 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/17 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/17 tmp_2/17 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="16"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load_3/17 sum_1_load_2/17 sum_1_load_1/17 "/>
</bind>
</comp>

<comp id="242" class="1005" name="reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_load_3 sum_1_load_2 sum_1_load_1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln1495_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_cast/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="rhs_V_2_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="1" index="1" bw="48" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="rhs_V_1_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_cast/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln0_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln0_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln0_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln0_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln1027_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln1027_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="jj_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jj_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="ii_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln1027_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln36_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="0" index="2" bw="8" slack="0"/>
<pin id="311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln36_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln40_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="lhs_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln186_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_2/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln186_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln186_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln36_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="8" slack="1"/>
<pin id="346" dir="0" index="2" bw="8" slack="1"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln36_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln36_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="1"/>
<pin id="355" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln36_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln37_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="1"/>
<pin id="363" dir="0" index="1" bw="16" slack="1"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln37_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="1"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="jj_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="4"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_1/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln37_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="4"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln36_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="5"/>
<pin id="386" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36_1/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ret_V_6_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="34" slack="4"/>
<pin id="390" dir="0" index="1" bw="48" slack="1"/>
<pin id="391" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="shl_ln3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="50" slack="0"/>
<pin id="394" dir="0" index="1" bw="48" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln45_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="50" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_1/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln45_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="50" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="7"/>
<pin id="407" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="62" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="0" index="2" bw="3" slack="0"/>
<pin id="413" dir="0" index="3" bw="7" slack="0"/>
<pin id="414" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln45_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="62" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="gmem_addr_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="ret_V_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="34" slack="4"/>
<pin id="431" dir="0" index="1" bw="48" slack="1"/>
<pin id="432" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="shl_ln2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="50" slack="0"/>
<pin id="435" dir="0" index="1" bw="48" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln44_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="50" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_1/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln44_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="50" slack="0"/>
<pin id="447" dir="0" index="1" bw="64" slack="7"/>
<pin id="448" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="62" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="0" index="2" bw="3" slack="0"/>
<pin id="454" dir="0" index="3" bw="7" slack="0"/>
<pin id="455" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln44_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="62" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="gmem_addr_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="ret_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="34" slack="4"/>
<pin id="472" dir="0" index="1" bw="48" slack="1"/>
<pin id="473" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="shl_ln1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="50" slack="0"/>
<pin id="476" dir="0" index="1" bw="48" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln43_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="50" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_1/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln43_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="50" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="7"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="62" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="0"/>
<pin id="494" dir="0" index="2" bw="3" slack="0"/>
<pin id="495" dir="0" index="3" bw="7" slack="0"/>
<pin id="496" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln43_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="62" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="gmem_addr_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="64" slack="0"/>
<pin id="508" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="0" index="3" bw="6" slack="0"/>
<pin id="516" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/16 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln45_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45_1/16 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln44_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_1/16 "/>
</bind>
</comp>

<comp id="539" class="1004" name="bitcast_ln45_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45/17 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln45_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="1"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_2/17 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln45_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="23" slack="1"/>
<pin id="550" dir="0" index="1" bw="23" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_3/17 "/>
</bind>
</comp>

<comp id="553" class="1004" name="bitcast_ln44_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44/17 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln44_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_2/17 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln44_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="23" slack="1"/>
<pin id="564" dir="0" index="1" bw="23" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_3/17 "/>
</bind>
</comp>

<comp id="567" class="1004" name="bitcast_ln43_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/17 "/>
</bind>
</comp>

<comp id="571" class="1004" name="bitcast_ln45_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_1/18 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="0" index="3" bw="6" slack="0"/>
<pin id="580" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/18 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln45_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/18 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln45_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/18 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln45_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="23" slack="0"/>
<pin id="597" dir="0" index="1" bw="23" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_1/18 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln45_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/18 "/>
</bind>
</comp>

<comp id="607" class="1004" name="or_ln45_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="0" index="1" bw="1" slack="1"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45_1/18 "/>
</bind>
</comp>

<comp id="611" class="1004" name="and_ln45_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln45/18 "/>
</bind>
</comp>

<comp id="617" class="1004" name="and_ln45_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln45_1/18 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln45_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="1"/>
<pin id="626" dir="0" index="2" bw="32" slack="1"/>
<pin id="627" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/18 "/>
</bind>
</comp>

<comp id="630" class="1004" name="bitcast_ln44_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44_1/18 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln44_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/18 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln44_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="8" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/18 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln44_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="23" slack="0"/>
<pin id="656" dir="0" index="1" bw="23" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_1/18 "/>
</bind>
</comp>

<comp id="660" class="1004" name="or_ln44_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/18 "/>
</bind>
</comp>

<comp id="666" class="1004" name="or_ln44_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="0" index="1" bw="1" slack="1"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_1/18 "/>
</bind>
</comp>

<comp id="670" class="1004" name="and_ln44_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/18 "/>
</bind>
</comp>

<comp id="676" class="1004" name="and_ln44_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_1/18 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln44_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="1"/>
<pin id="685" dir="0" index="2" bw="32" slack="1"/>
<pin id="686" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/18 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln45_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="0" index="1" bw="32" slack="18"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/19 "/>
</bind>
</comp>

<comp id="693" class="1004" name="store_ln44_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="0" index="1" bw="32" slack="18"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/19 "/>
</bind>
</comp>

<comp id="697" class="1004" name="store_ln43_store_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="0" index="1" bw="32" slack="21"/>
<pin id="700" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/22 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sum_1_load_load_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="16"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load/17 "/>
</bind>
</comp>

<comp id="705" class="1007" name="grp_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="0"/>
<pin id="707" dir="0" index="1" bw="16" slack="0"/>
<pin id="708" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="709" dir="1" index="3" bw="48" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="rhs_V_4/1 sext_ln1495_2/3 lhs_V_5/3 "/>
</bind>
</comp>

<comp id="712" class="1007" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="0" index="1" bw="16" slack="0"/>
<pin id="715" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="716" dir="1" index="3" bw="48" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="rhs_V/1 sext_ln1495_1/3 lhs_V_4/3 "/>
</bind>
</comp>

<comp id="719" class="1007" name="grp_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="723" dir="1" index="3" bw="48" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_7/1 sext_ln1495/3 ret_V_8/3 "/>
</bind>
</comp>

<comp id="726" class="1007" name="grp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="0"/>
<pin id="728" dir="0" index="1" bw="16" slack="1"/>
<pin id="729" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36/2 "/>
</bind>
</comp>

<comp id="731" class="1005" name="jj_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="738" class="1005" name="ii_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="745" class="1005" name="indvar_flatten_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="0"/>
<pin id="747" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="752" class="1005" name="sum_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="feature_in_read_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="7"/>
<pin id="764" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="feature_in_read "/>
</bind>
</comp>

<comp id="769" class="1005" name="mode_read_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="2" slack="1"/>
<pin id="771" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="773" class="1005" name="select_ln25_1_read_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="1"/>
<pin id="775" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_1_read "/>
</bind>
</comp>

<comp id="778" class="1005" name="zext_ln1495_cast_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="48" slack="2"/>
<pin id="780" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1495_cast "/>
</bind>
</comp>

<comp id="785" class="1005" name="rhs_V_2_cast_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="48" slack="5"/>
<pin id="787" dir="1" index="1" bw="48" slack="5"/>
</pin_list>
<bind>
<opset="rhs_V_2_cast "/>
</bind>
</comp>

<comp id="790" class="1005" name="rhs_V_1_cast_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_1_cast "/>
</bind>
</comp>

<comp id="798" class="1005" name="icmp_ln1027_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="802" class="1005" name="add_ln1027_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="1"/>
<pin id="804" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1027 "/>
</bind>
</comp>

<comp id="807" class="1005" name="ii_load_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="1"/>
<pin id="809" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ii_load "/>
</bind>
</comp>

<comp id="812" class="1005" name="icmp_ln1027_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="select_ln36_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="4"/>
<pin id="819" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="822" class="1005" name="add_ln36_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="1"/>
<pin id="824" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="sext_ln186_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln186_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="sext_ln186_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln186_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="sext_ln186_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln186 "/>
</bind>
</comp>

<comp id="842" class="1005" name="sext_ln36_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36 "/>
</bind>
</comp>

<comp id="847" class="1005" name="lhs_V_5_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="48" slack="4"/>
<pin id="849" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opset="lhs_V_5 "/>
</bind>
</comp>

<comp id="852" class="1005" name="lhs_V_4_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="48" slack="4"/>
<pin id="854" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opset="lhs_V_4 "/>
</bind>
</comp>

<comp id="857" class="1005" name="ret_V_8_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="48" slack="4"/>
<pin id="859" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="862" class="1005" name="mul_ln36_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln36 "/>
</bind>
</comp>

<comp id="867" class="1005" name="sext_ln36_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="48" slack="1"/>
<pin id="869" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="mul_ln36_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="48" slack="1"/>
<pin id="874" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln36_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="gmem_addr_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="885" class="1005" name="gmem_addr_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="891" class="1005" name="gmem_addr_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="gmem_addr_2_read_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_4_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="1"/>
<pin id="904" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="907" class="1005" name="trunc_ln45_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="23" slack="1"/>
<pin id="909" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln45_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="gmem_addr_1_read_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="1"/>
<pin id="919" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="trunc_ln44_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="23" slack="1"/>
<pin id="924" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln44_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="gmem_addr_read_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="932" class="1005" name="bitcast_ln45_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45 "/>
</bind>
</comp>

<comp id="938" class="1005" name="icmp_ln45_2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_2 "/>
</bind>
</comp>

<comp id="943" class="1005" name="icmp_ln45_3_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_3 "/>
</bind>
</comp>

<comp id="948" class="1005" name="bitcast_ln44_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln44 "/>
</bind>
</comp>

<comp id="954" class="1005" name="icmp_ln44_2_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="1"/>
<pin id="956" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln44_2 "/>
</bind>
</comp>

<comp id="959" class="1005" name="icmp_ln44_3_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln44_3 "/>
</bind>
</comp>

<comp id="964" class="1005" name="bitcast_ln43_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln43 "/>
</bind>
</comp>

<comp id="969" class="1005" name="select_ln45_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="974" class="1005" name="select_ln44_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44 "/>
</bind>
</comp>

<comp id="979" class="1005" name="sum_2_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="94" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="94" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="94" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="96" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="96" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="96" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="108" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="251"><net_src comp="132" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="150" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="156" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="180" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="56" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="174" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="280" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="168" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="295" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="298" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="307" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="144" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="325" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="325" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="351"><net_src comp="343" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="369"><net_src comp="343" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="397"><net_src comp="86" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="88" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="90" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="92" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="422"><net_src comp="409" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="2" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="438"><net_src comp="86" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="456"><net_src comp="88" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="445" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="90" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="92" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="463"><net_src comp="450" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="2" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="479"><net_src comp="86" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="68" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="486" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="90" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="92" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="491" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="2" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="517"><net_src comp="98" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="207" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="100" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="102" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="524"><net_src comp="207" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="98" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="212" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="100" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="102" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="212" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="539" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="547"><net_src comp="104" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="106" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="561"><net_src comp="104" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="106" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="574"><net_src comp="242" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="98" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="100" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="102" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="588"><net_src comp="571" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="575" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="104" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="585" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="106" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="589" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="615"><net_src comp="233" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="601" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="607" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="242" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="242" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="98" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="100" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="102" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="647"><net_src comp="630" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="634" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="104" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="644" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="106" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="648" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="674"><net_src comp="233" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="660" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="666" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="242" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="704"><net_src comp="701" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="710"><net_src comp="331" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="256" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="335" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="256" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="339" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="256" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="357" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="110" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="741"><net_src comp="114" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="748"><net_src comp="118" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="755"><net_src comp="122" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="759"><net_src comp="752" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="760"><net_src comp="752" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="765"><net_src comp="126" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="772"><net_src comp="138" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="162" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="781"><net_src comp="248" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="788"><net_src comp="252" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="793"><net_src comp="256" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="797"><net_src comp="790" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="801"><net_src comp="283" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="289" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="810"><net_src comp="298" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="815"><net_src comp="301" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="820"><net_src comp="307" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="825"><net_src comp="315" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="830"><net_src comp="331" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="835"><net_src comp="335" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="840"><net_src comp="339" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="845"><net_src comp="357" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="850"><net_src comp="705" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="855"><net_src comp="712" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="860"><net_src comp="719" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="865"><net_src comp="726" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="870"><net_src comp="380" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="875"><net_src comp="383" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="882"><net_src comp="423" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="888"><net_src comp="464" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="894"><net_src comp="505" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="900"><net_src comp="207" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="905"><net_src comp="511" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="910"><net_src comp="521" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="915"><net_src comp="212" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="920"><net_src comp="525" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="925"><net_src comp="535" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="930"><net_src comp="217" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="935"><net_src comp="539" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="941"><net_src comp="543" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="946"><net_src comp="548" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="951"><net_src comp="553" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="957"><net_src comp="557" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="962"><net_src comp="562" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="967"><net_src comp="567" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="972"><net_src comp="623" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="977"><net_src comp="682" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="982"><net_src comp="229" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="697" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: sum_3_out | {17 }
 - Input state : 
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : sum | {1 }
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : gmem | {9 10 11 12 13 14 15 16 }
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : mul_i92 | {1 }
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : Kx | {1 }
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : select_ln25_1 | {1 }
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : rhs_V_1 | {1 }
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : rhs_V_2 | {1 }
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : mul_ln40 | {1 }
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : mode | {1 }
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : zext_ln1495 | {1 }
	Port: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 : feature_in | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln1027 : 2
		add_ln1027 : 2
		br_ln1027 : 3
		jj_load : 1
		ii_load : 1
		icmp_ln1027_1 : 2
		select_ln36 : 3
		add_ln36_1 : 2
		zext_ln40 : 4
		lhs_V : 5
		sext_ln186_2 : 6
		rhs_V_4 : 7
		sext_ln186_1 : 6
		rhs_V : 7
		sext_ln186 : 6
		ret_V_7 : 7
	State 2
		zext_ln36 : 1
		add_ln36 : 2
		sext_ln36 : 3
		mul_ln36 : 4
		store_ln37 : 1
	State 3
		sext_ln1495_2 : 1
		lhs_V_5 : 2
		sext_ln1495_1 : 1
		lhs_V_4 : 2
		sext_ln1495 : 1
		ret_V_8 : 2
	State 4
	State 5
		store_ln37 : 1
	State 6
		mul_ln36_1 : 1
	State 7
	State 8
		shl_ln3 : 1
		sext_ln45_1 : 2
		add_ln45 : 3
		trunc_ln3 : 4
		sext_ln45 : 5
		gmem_addr_2 : 6
		shl_ln2 : 1
		sext_ln44_1 : 2
		add_ln44 : 3
		trunc_ln2 : 4
		sext_ln44 : 5
		gmem_addr_1 : 6
		shl_ln1 : 1
		sext_ln43_1 : 2
		add_ln43 : 3
		trunc_ln1 : 4
		sext_ln43 : 5
		gmem_addr : 6
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_5 : 1
		tmp_2 : 1
		sum_2 : 1
		write_ln0 : 1
	State 18
		tmp_3 : 1
		trunc_ln45 : 1
		icmp_ln45 : 2
		icmp_ln45_1 : 2
		or_ln45 : 3
		and_ln45 : 3
		and_ln45_1 : 3
		select_ln45 : 3
		tmp : 1
		trunc_ln44 : 1
		icmp_ln44 : 2
		icmp_ln44_1 : 2
		or_ln44 : 3
		and_ln44 : 3
		and_ln44_1 : 3
		select_ln44 : 3
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_229           |    2    |   205   |   390   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln1027_fu_289       |    0    |    0    |    23   |
|          |        add_ln36_1_fu_315       |    0    |    0    |    15   |
|          |          lhs_V_fu_325          |    0    |    0    |    23   |
|          |         add_ln36_fu_352        |    0    |    0    |    23   |
|          |           jj_1_fu_370          |    0    |    0    |    15   |
|    add   |         ret_V_6_fu_388         |    0    |    0    |    55   |
|          |         add_ln45_fu_404        |    0    |    0    |    71   |
|          |         ret_V_3_fu_429         |    0    |    0    |    55   |
|          |         add_ln44_fu_445        |    0    |    0    |    71   |
|          |          ret_V_fu_470          |    0    |    0    |    55   |
|          |         add_ln43_fu_486        |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_383           |    2    |   165   |    50   |
|          |           grp_fu_726           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       icmp_ln1027_fu_283       |    0    |    0    |    13   |
|          |      icmp_ln1027_1_fu_301      |    0    |    0    |    11   |
|          |       icmp_ln45_2_fu_543       |    0    |    0    |    11   |
|          |       icmp_ln45_3_fu_548       |    0    |    0    |    15   |
|   icmp   |       icmp_ln44_2_fu_557       |    0    |    0    |    11   |
|          |       icmp_ln44_3_fu_562       |    0    |    0    |    15   |
|          |        icmp_ln45_fu_589        |    0    |    0    |    11   |
|          |       icmp_ln45_1_fu_595       |    0    |    0    |    15   |
|          |        icmp_ln44_fu_648        |    0    |    0    |    11   |
|          |       icmp_ln44_1_fu_654       |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln36_fu_307       |    0    |    0    |    8    |
|  select  |      select_ln36_1_fu_343      |    0    |    0    |    8    |
|          |       select_ln45_fu_623       |    0    |    0    |    32   |
|          |       select_ln44_fu_682       |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln45_fu_601         |    0    |    0    |    2    |
|    or    |        or_ln45_1_fu_607        |    0    |    0    |    2    |
|          |         or_ln44_fu_660         |    0    |    0    |    2    |
|          |        or_ln44_1_fu_666        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |         and_ln45_fu_611        |    0    |    0    |    2    |
|    and   |        and_ln45_1_fu_617       |    0    |    0    |    2    |
|          |         and_ln44_fu_670        |    0    |    0    |    2    |
|          |        and_ln44_1_fu_676       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_705           |    1    |    0    |    0    |
|  muladd  |           grp_fu_712           |    1    |    0    |    0    |
|          |           grp_fu_719           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |   feature_in_read_read_fu_126  |    0    |    0    |    0    |
|          |  zext_ln1495_read_read_fu_132  |    0    |    0    |    0    |
|          |      mode_read_read_fu_138     |    0    |    0    |    0    |
|          |    mul_ln40_read_read_fu_144   |    0    |    0    |    0    |
|          |    rhs_V_2_read_read_fu_150    |    0    |    0    |    0    |
|          |    rhs_V_1_read_read_fu_156    |    0    |    0    |    0    |
|   read   | select_ln25_1_read_read_fu_162 |    0    |    0    |    0    |
|          |       Kx_read_read_fu_168      |    0    |    0    |    0    |
|          |    mul_i92_read_read_fu_174    |    0    |    0    |    0    |
|          |      sum_read_read_fu_180      |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_207  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_212  |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_217   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_186       |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_193       |    0    |    0    |    0    |
|          |       grp_readreq_fu_200       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_222     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_233           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     zext_ln1495_cast_fu_248    |    0    |    0    |    0    |
|          |       rhs_V_2_cast_fu_252      |    0    |    0    |    0    |
|   zext   |       rhs_V_1_cast_fu_256      |    0    |    0    |    0    |
|          |        zext_ln40_fu_321        |    0    |    0    |    0    |
|          |        zext_ln36_fu_348        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sext_ln186_2_fu_331      |    0    |    0    |    0    |
|          |       sext_ln186_1_fu_335      |    0    |    0    |    0    |
|          |        sext_ln186_fu_339       |    0    |    0    |    0    |
|          |        sext_ln36_fu_357        |    0    |    0    |    0    |
|          |       sext_ln36_1_fu_380       |    0    |    0    |    0    |
|   sext   |       sext_ln45_1_fu_400       |    0    |    0    |    0    |
|          |        sext_ln45_fu_419        |    0    |    0    |    0    |
|          |       sext_ln44_1_fu_441       |    0    |    0    |    0    |
|          |        sext_ln44_fu_460        |    0    |    0    |    0    |
|          |       sext_ln43_1_fu_482       |    0    |    0    |    0    |
|          |        sext_ln43_fu_501        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         shl_ln3_fu_392         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln2_fu_433         |    0    |    0    |    0    |
|          |         shl_ln1_fu_474         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        trunc_ln3_fu_409        |    0    |    0    |    0    |
|          |        trunc_ln2_fu_450        |    0    |    0    |    0    |
|          |        trunc_ln1_fu_491        |    0    |    0    |    0    |
|partselect|          tmp_4_fu_511          |    0    |    0    |    0    |
|          |          tmp_1_fu_525          |    0    |    0    |    0    |
|          |          tmp_3_fu_575          |    0    |    0    |    0    |
|          |           tmp_fu_634           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln45_1_fu_521      |    0    |    0    |    0    |
|   trunc  |       trunc_ln44_1_fu_535      |    0    |    0    |    0    |
|          |        trunc_ln45_fu_585       |    0    |    0    |    0    |
|          |        trunc_ln44_fu_644       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    8    |   370   |   1141  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln1027_reg_802    |   16   |
|    add_ln36_1_reg_822    |    8   |
|   bitcast_ln43_reg_964   |   32   |
|   bitcast_ln44_reg_948   |   32   |
|   bitcast_ln45_reg_932   |   32   |
|  feature_in_read_reg_762 |   64   |
| gmem_addr_1_read_reg_912 |   32   |
|    gmem_addr_1_reg_885   |   32   |
| gmem_addr_2_read_reg_897 |   32   |
|    gmem_addr_2_reg_879   |   32   |
|  gmem_addr_read_reg_927  |   32   |
|     gmem_addr_reg_891    |   32   |
|   icmp_ln1027_1_reg_812  |    1   |
|    icmp_ln1027_reg_798   |    1   |
|    icmp_ln44_2_reg_954   |    1   |
|    icmp_ln44_3_reg_959   |    1   |
|    icmp_ln45_2_reg_938   |    1   |
|    icmp_ln45_3_reg_943   |    1   |
|      ii_load_reg_807     |    8   |
|        ii_reg_738        |    8   |
|  indvar_flatten_reg_745  |   16   |
|        jj_reg_731        |    8   |
|      lhs_V_4_reg_852     |   48   |
|      lhs_V_5_reg_847     |   48   |
|     mode_read_reg_769    |    2   |
|    mul_ln36_1_reg_872    |   48   |
|     mul_ln36_reg_862     |   32   |
|          reg_242         |   32   |
|      ret_V_8_reg_857     |   48   |
|   rhs_V_1_cast_reg_790   |   32   |
|   rhs_V_2_cast_reg_785   |   48   |
|select_ln25_1_read_reg_773|   16   |
|    select_ln36_reg_817   |    8   |
|    select_ln44_reg_974   |   32   |
|    select_ln45_reg_969   |   32   |
|   sext_ln186_1_reg_832   |   32   |
|   sext_ln186_2_reg_827   |   32   |
|    sext_ln186_reg_837    |   32   |
|    sext_ln36_1_reg_867   |   48   |
|     sext_ln36_reg_842    |   32   |
|       sum_1_reg_752      |   32   |
|       sum_2_reg_979      |   32   |
|       tmp_1_reg_917      |    8   |
|       tmp_4_reg_902      |    8   |
|   trunc_ln44_1_reg_922   |   23   |
|   trunc_ln45_1_reg_907   |   23   |
| zext_ln1495_cast_reg_778 |   48   |
+--------------------------+--------+
|           Total          |  1198  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_229 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_229 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_233 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_233 |  p1  |   4  |  32  |   128  ||    20   |
| grp_fu_383 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_705 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_705 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_712 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_712 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_719 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_719 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_726 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   656  || 19.6525 ||   134   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   370  |  1141  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   134  |
|  Register |    -   |    -   |  1198  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   19   |  1568  |  1275  |
+-----------+--------+--------+--------+--------+
