<?xml version='1.0' encoding='UTF-8'?>
<Library LVVersion="17004020">
	<Property Name="NI.Lib.Icon" Type="Bin">&amp;Q"!)!!!!!)!"1!&amp;!!!-!%!!!@````]!!!!"!!%!!!(]!!!*Q(C=\&gt;7R=2MR%!81N=?"5X&lt;A91M&lt;/W-,&lt;'&amp;&lt;9+K1,7Q,&lt;)%N&lt;!NMA3X)DW?-RJ(JQ"I\%%Z,(@`BA#==ZB3RN;]28_,V7@P_W`:R`&gt;HV*SU_WE@\N_XF[3:^^TX\+2YP)D7K6;G-RV3P)R`ZS%=_]J'XP/5N&lt;XH,7V\SEJ?]Z#5P?=J4HP+5JTTFWS%0?=B$DD1G(R/.1==!IT.+D)`B':\B'2Z@9XC':XC':XBUC?%:HO%:HO&amp;R7QT0]!T0]!S0I4&lt;*&lt;)?=:XA-(]X40-X40-VDSGC?"GC4N9(&lt;)"D2,L;4ZGG?ZH%;T&gt;-]T&gt;-]T?.S.%`T.%`T.)^&lt;NF8J4@-YZ$S'C?)JHO)JHO)R&gt;"20]220]230[;*YCK=ASI2F=)1I.Z5/Z5PR&amp;)^@54T&amp;5TT&amp;5TQO&lt;5_INJ6Z;"[(H#&gt;ZEC&gt;ZEC&gt;Z$"(*ETT*ETT*9^B)HO2*HO2*(F.&amp;]C20]C2)GN4UE1:,.[:/+5A?0^NOS?UJ^3&lt;*\9B9GT@7JISVW7*NIFC&lt;)^:$D`5Q9TWE7)M@;V&amp;D,6;M29DVR]6#R],%GC47T9_/=@&gt;Z5V&gt;V57&gt;V5E&gt;V5(OV?^T[FTP?\`?YX7ZRP6\D=LH%_8S/U_E5R_-R$I&gt;$\0@\W/VW&lt;[_"&lt;Y[X&amp;],0^^+,]T_J&gt;`J@_B_]'_.T`$KO.@I"O[^NF!!!!!!</Property>
	<Property Name="NI.Lib.Lic.Feature" Type="Str">LabVIEW_PRTK:17.0.0</Property>
	<Property Name="NI.Lib.LocalName" Type="Str">Electrical Power Suite</Property>
	<Property Name="NI.Lib.SourceVersion" Type="Int">385892384</Property>
	<Property Name="NI.Lib.Version" Type="Str">1.0.0.0</Property>
	<Property Name="NI.LV.All.SourceOnly" Type="Bool">false</Property>
	<Item Name="Common" Type="Folder">
		<Item Name="subVIs" Type="Folder">
			<Item Name="fpga_Channel Index.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Common/subVIs/fpga_Channel Index.vi"/>
		</Item>
	</Item>
	<Item Name="Definite Time Delay" Type="Folder">
		<Item Name="subVIs" Type="Folder">
			<Item Name="fpga_Feedback Var.ctl" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Definite Time Delay/subVIs/fpga_Feedback Var.ctl"/>
			<Item Name="fpga_State.ctl" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Definite Time Delay/subVIs/fpga_State.ctl"/>
			<Item Name="fpga_Tick Node.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Definite Time Delay/subVIs/fpga_Tick Node.vi"/>
			<Item Name="fpga_Time Delay Cfg.ctl" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Definite Time Delay/subVIs/fpga_Time Delay Cfg.ctl"/>
			<Item Name="fpga_Timer Feedback Var.ctl" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Definite Time Delay/subVIs/fpga_Timer Feedback Var.ctl"/>
			<Item Name="fpga_Timer.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Definite Time Delay/subVIs/fpga_Timer.vi"/>
		</Item>
		<Item Name="FPGA Definite Time Delay.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Definite Time Delay/FPGA Definite Time Delay.vi"/>
	</Item>
	<Item Name="Inverse Time Delay" Type="Folder">
		<Item Name="subVIs" Type="Folder">
			<Property Name="NI.SortType" Type="Int">0</Property>
			<Item Name="fpga_Equal 1.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/subVIs/fpga_Equal 1.vi"/>
			<Item Name="fpga_Instantaneous Reset.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/subVIs/fpga_Instantaneous Reset.vi"/>
			<Item Name="fpga_Integration Core.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/subVIs/fpga_Integration Core.vi"/>
			<Item Name="fpga_Locate Memory.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/subVIs/fpga_Locate Memory.vi"/>
			<Item Name="fpga_Previous Integration (DT Reset).vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/subVIs/fpga_Previous Integration (DT Reset).vi"/>
			<Item Name="fpga_Previous Integration.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/subVIs/fpga_Previous Integration.vi"/>
			<Item Name="fpga_Previous Timestamp.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/subVIs/fpga_Previous Timestamp.vi"/>
			<Item Name="fpga_Reset State.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/subVIs/fpga_Reset State.vi"/>
		</Item>
		<Item Name="FPGA Inverse Time Delay (Definite Reset).vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/FPGA Inverse Time Delay (Definite Reset).vi"/>
		<Item Name="FPGA Inverse Time Delay (Dependent Reset).vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/FPGA Inverse Time Delay (Dependent Reset).vi"/>
		<Item Name="FPGA Inverse Time Delay.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Inverse Time Delay/FPGA Inverse Time Delay.vi"/>
	</Item>
	<Item Name="Protection Measurement" Type="Folder">
		<Item Name="subVIs" Type="Folder">
			<Item Name="fpga_Fund FIFO Control.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_Fund FIFO Control.vi"/>
			<Item Name="fpga_Fund Filter Constant.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_Fund Filter Constant.vi"/>
			<Item Name="fpga_Fund LP1 Filter.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_Fund LP1 Filter.vi"/>
			<Item Name="fpga_Fund LP1 Process.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_Fund LP1 Process.vi"/>
			<Item Name="fpga_Fund LP2 Filter Parallel Path.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_Fund LP2 Filter Parallel Path.vi"/>
			<Item Name="fpga_Fund LP2 Process.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_Fund LP2 Process.vi"/>
			<Item Name="fpga_FundLP1ControlUnit.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_FundLP1ControlUnit.vi"/>
			<Item Name="fpga_FundLP2ControlUnit.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_FundLP2ControlUnit.vi"/>
			<Item Name="fpga_FundMagnitudePhase.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_FundMagnitudePhase.vi"/>
			<Item Name="fpga_OutputFrequency.ctl" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_OutputFrequency.ctl"/>
			<Item Name="fpga_OutputMagPhase.ctl" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/subVIs/fpga_OutputMagPhase.ctl"/>
		</Item>
		<Item Name="FPGA Measurement for Protection.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Protection Measurement/FPGA Measurement for Protection.vi"/>
	</Item>
	<Item Name="Reclosing Logic" Type="Folder">
		<Item Name="subVIs" Type="Folder">
			<Item Name="fpga_Check Sequence Status.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Reclosing Logic/subVIs/fpga_Check Sequence Status.vi"/>
			<Item Name="fpga_Lockout Control.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Reclosing Logic/subVIs/fpga_Lockout Control.vi"/>
			<Item Name="fpga_Reclaim Control.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Reclosing Logic/subVIs/fpga_Reclaim Control.vi"/>
			<Item Name="fpga_Recloser Logic Setting.ctl" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Reclosing Logic/subVIs/fpga_Recloser Logic Setting.ctl"/>
			<Item Name="fpga_Recloser Sequence Status.ctl" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Reclosing Logic/subVIs/fpga_Recloser Sequence Status.ctl"/>
			<Item Name="fpga_Shot Control.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Reclosing Logic/subVIs/fpga_Shot Control.vi"/>
			<Item Name="fpga_Wait Function.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Reclosing Logic/subVIs/fpga_Wait Function.vi"/>
		</Item>
		<Item Name="FPGA Reclosing Logic.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Reclosing Logic/FPGA Reclosing Logic.vi"/>
	</Item>
	<Item Name="Threshold" Type="Folder">
		<Property Name="NI.SortType" Type="Int">3</Property>
		<Item Name="subVIs" Type="Folder">
			<Item Name="fpga_Pick-up Setting.ctl" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Threshold/subVIs/fpga_Pick-up Setting.ctl"/>
		</Item>
		<Item Name="FPGA Threshold.vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Threshold/FPGA Threshold.vi"/>
		<Item Name="FPGA Threshold (Over).vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Threshold/FPGA Threshold (Over).vi"/>
		<Item Name="FPGA Threshold (Under).vi" Type="VI" URL="/&lt;vilib&gt;/addons/Electrical Power/Protection/Threshold/FPGA Threshold (Under).vi"/>
	</Item>
</Library>
