
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'cppan22' on host 'ic22' (Linux_x86_64 version 3.10.0-1160.95.1.el7.x86_64) on Sun Nov 05 16:58:27 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_EMO'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_kernel_EMO 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_EMO/proj_kernel_EMO'.
WARNING: [HLS 200-40] No /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_EMO/proj_kernel_EMO/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files kernel_EMO.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_EMO.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_stage0.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_stage1.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_stage2.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_stage3.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_stage4.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_attention_3.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_attention_3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_attention_4.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_attention_4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files BatchNorm.cpp 
INFO: [HLS 200-10] Adding design file 'BatchNorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files LayerNorm.cpp 
INFO: [HLS 200-10] Adding design file 'LayerNorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ComputeSkip.cpp 
INFO: [HLS 200-10] Adding design file 'ComputeSkip.cpp' to the project
INFO: [HLS 200-1510] Running: add_files DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Pointwise_conv.cpp 
INFO: [HLS 200-10] Adding design file 'Pointwise_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ReLU.cpp 
INFO: [HLS 200-10] Adding design file 'ReLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files SiLU.cpp 
INFO: [HLS 200-10] Adding design file 'SiLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files GeLU.cpp 
INFO: [HLS 200-10] Adding design file 'GeLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Clear_data_3.cpp 
INFO: [HLS 200-10] Adding design file 'Clear_data_3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Clear_data_4.cpp 
INFO: [HLS 200-10] Adding design file 'Clear_data_4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Split_data_to_7.cpp 
INFO: [HLS 200-10] Adding design file 'Split_data_to_7.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_EMO_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'kernel_EMO_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ILSVRC2012_val_00047654.JPEG 
INFO: [HLS 200-10] Adding design file 'ILSVRC2012_val_00047654.JPEG' to the project
INFO: [HLS 200-1510] Running: add_files stage0_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage0_parameters.txt' to the project
INFO: [HLS 200-1510] Running: add_files stage1_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage1_parameters.txt' to the project
INFO: [HLS 200-1510] Running: add_files stage2_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage2_parameters.txt' to the project
INFO: [HLS 200-1510] Running: add_files stage3_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage3_parameters.txt' to the project
INFO: [HLS 200-1510] Running: add_files stage4_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage4_parameters.txt' to the project
INFO: [HLS 200-1510] Running: set_top kernel_EMO 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_EMO/proj_kernel_EMO/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_EMO/proj_kernel_EMO/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 50 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -z stack-size=10485760 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_EMO_test.cpp in debug mode
   Compiling ../../../../Split_data_to_7.cpp in debug mode
   Compiling ../../../../Clear_data_4.cpp in debug mode
   Compiling ../../../../Clear_data_3.cpp in debug mode
   Compiling ../../../../GeLU.cpp in debug mode
   Compiling ../../../../SiLU.cpp in debug mode
   Compiling ../../../../ReLU.cpp in debug mode
   Compiling ../../../../Pointwise_conv.cpp in debug mode
   Compiling ../../../../DW_conv.cpp in debug mode
   Compiling ../../../../ComputeSkip.cpp in debug mode
   Compiling ../../../../LayerNorm.cpp in debug mode
   Compiling ../../../../BatchNorm.cpp in debug mode
   Compiling ../../../../kernel_attention_4.cpp in debug mode
   Compiling ../../../../kernel_attention_3.cpp in debug mode
   Compiling ../../../../kernel_stage4.cpp in debug mode
   Compiling ../../../../kernel_stage3.cpp in debug mode
   Compiling ../../../../kernel_stage2.cpp in debug mode
   Compiling ../../../../kernel_stage1.cpp in debug mode
   Compiling ../../../../kernel_stage0.cpp in debug mode
   Compiling ../../../../kernel_EMO.cpp in debug mode
   Generating csim.exe
HOST-INFO: loading stage4.0.norm.norm.weight value...
HOST-INFO: loading stage4.0.norm.norm.bias value...
HOST-INFO: loading stage4.0.v.conv.weight value...
HOST-INFO: loading stage4.0.v.conv.bias value...
HOST-INFO: loading stage4.0.conv_local.conv.weight value...
HOST-INFO: loading stage4.0.conv_local.norm.weight value...
HOST-INFO: loading stage4.0.conv_local.norm.bias value...
HOST-INFO: loading stage4.0.conv_local.norm.running_mean value...
HOST-INFO: loading stage4.0.conv_local.norm.running_var value...
HOST-INFO: loading stage4.0.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage4.0.proj.conv.weight value...
HOST-INFO: loading stage4.1.norm.norm.weight value...
HOST-INFO: loading stage4.1.norm.norm.bias value...
HOST-INFO: loading stage4.1.qk.conv.weight value...
HOST-INFO: loading stage4.1.qk.conv.bias value...
HOST-INFO: loading stage4.1.v.conv.weight value...
HOST-INFO: loading stage4.1.v.conv.bias value...
HOST-INFO: loading stage4.1.conv_local.conv.weight value...
HOST-INFO: loading stage4.1.conv_local.norm.weight value...
HOST-INFO: loading stage4.1.conv_local.norm.bias value...
HOST-INFO: loading stage4.1.conv_local.norm.running_mean value...
HOST-INFO: loading stage4.1.conv_local.norm.running_var value...
HOST-INFO: loading stage4.1.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage4.1.proj.conv.weight value...
HOST-INFO: loading stage4.2.norm.norm.weight value...
HOST-INFO: loading stage4.2.norm.norm.bias value...
HOST-INFO: loading stage4.2.qk.conv.weight value...
HOST-INFO: loading stage4.2.qk.conv.bias value...
HOST-INFO: loading stage4.2.v.conv.weight value...
HOST-INFO: loading stage4.2.v.conv.bias value...
HOST-INFO: loading stage4.2.conv_local.conv.weight value...
HOST-INFO: loading stage4.2.conv_local.norm.weight value...
HOST-INFO: loading stage4.2.conv_local.norm.bias value...
HOST-INFO: loading stage4.2.conv_local.norm.running_mean value...
HOST-INFO: loading stage4.2.conv_local.norm.running_var value...
HOST-INFO: loading stage4.2.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage4.2.proj.conv.weight value...
0.399361 0.488889 0.759182 0.738385
0.580339 0.56035 0.850843 0.828232
0.625749 0.523792 0.717544 0.688993
0.557245 0.46647 0.648038 0.610195
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 284.3 seconds. CPU system time: 13.73 seconds. Elapsed time: 298.85 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 289.02 seconds. Total CPU system time: 14.45 seconds. Total elapsed time: 303.11 seconds; peak allocated memory: 776.172 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Nov  5 17:03:29 2023...
