strict digraph "" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb9217988d0>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb921798f50>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:IF" -> "18:IF"	[cond="['load']",
		label="!(load)",
		lineno=16];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb9212e1f10>",
		fillcolor=firebrick,
		label="17:NS
out <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb9212e1f10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "17:NS"	[cond="['load']",
		label=load,
		lineno=16];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb921798c50>",
		fillcolor=firebrick,
		label="19:NS
out <= { out[6:0], out[7] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb921798c50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "19:NS"	[cond="['amount']",
		label=amount,
		lineno=18];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb9212eb0d0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb9212eb110>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "16:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb9212eb150>",
		fillcolor=firebrick,
		label="15:NS
out <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb9212eb150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:IF" -> "15:NS"	[cond="['reset']",
		label=reset,
		lineno=14];
	"Leaf_12:AL"	[def_var="['out']",
		label="Leaf_12:AL"];
	"19:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"15:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb9212eb350>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'load', 'amount', 'data', 'out']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
}
