$date
  Thu Sep 29 14:50:41 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux4 $end
$var reg 4 ! d0[3:0] $end
$var reg 4 " d1[3:0] $end
$var reg 4 # d2[3:0] $end
$var reg 4 $ d3[3:0] $end
$var reg 2 % s[1:0] $end
$var reg 4 & y[3:0] $end
$var reg 4 ' low[3:0] $end
$var reg 4 ( high[3:0] $end
$scope module lowmux $end
$var reg 4 ) d0[3:0] $end
$var reg 4 * d1[3:0] $end
$var reg 1 + s $end
$var reg 4 , y[3:0] $end
$upscope $end
$scope module highmux $end
$var reg 4 - d0[3:0] $end
$var reg 4 . d1[3:0] $end
$var reg 1 / s $end
$var reg 4 0 y[3:0] $end
$upscope $end
$scope module finalmux $end
$var reg 4 1 d0[3:0] $end
$var reg 4 2 d1[3:0] $end
$var reg 1 3 s $end
$var reg 4 4 y[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0001 !
b0010 "
b0011 #
b0100 $
b00 %
b0001 &
b0001 '
b0011 (
b0001 )
b0010 *
0+
b0001 ,
b0011 -
b0100 .
0/
b0011 0
b0001 1
b0011 2
03
b0001 4
#2000000
b01 %
b0010 &
b0010 '
b0100 (
1+
b0010 ,
1/
b0100 0
b0010 1
b0100 2
b0010 4
#4000000
b10 %
b0011 &
b0001 '
b0011 (
0+
b0001 ,
0/
b0011 0
b0001 1
b0011 2
13
b0011 4
#6000000
b11 %
b0100 &
b0010 '
b0100 (
1+
b0010 ,
1/
b0100 0
b0010 1
b0100 2
b0100 4
#8000000
