

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 01:40:03 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  56641561|  56641561| 0.566 sec | 0.566 sec |  56641561|  56641561|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+----------+----------+----------+-----------+-----------+------+----------+
        |          |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x   |  56641560|  56641560|   4720130|          -|          -|    12|    no    |
        | + l_y    |   4720128|   4720128|      6146|          -|          -|   768|    no    |
        |  ++ l_r  |      6144|      6144|        16|          -|          -|   384|    no    |
        +----------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x float]* %v1_1), !map !7"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x float]* %v1_0), !map !14"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_1), !map !20"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_0), !map !26"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v2), !map !31"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %0 ], [ %x, %l_B_x_end ]"   --->   Operation 27 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp eq i4 %x_0, -4" [kernel.cpp:25]   --->   Operation 28 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [kernel.cpp:25]   --->   Operation 30 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %5, label %l_B_x_begin" [kernel.cpp:25]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [kernel.cpp:25]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [kernel.cpp:25]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %x_0, i9 0)" [kernel.cpp:33]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i13 %tmp_2 to i14" [kernel.cpp:33]   --->   Operation 35 'zext' 'zext_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %x_0, i7 0)" [kernel.cpp:33]   --->   Operation 36 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i11 %tmp_3 to i14" [kernel.cpp:33]   --->   Operation 37 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.67ns)   --->   "%sub_ln33 = sub i14 %zext_ln33, %zext_ln33_1" [kernel.cpp:33]   --->   Operation 38 'sub' 'sub_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0, i10 0)" [kernel.cpp:42]   --->   Operation 39 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i14 %tmp_4 to i15" [kernel.cpp:42]   --->   Operation 40 'zext' 'zext_ln42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0, i8 0)" [kernel.cpp:42]   --->   Operation 41 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i12 %tmp_5 to i15" [kernel.cpp:42]   --->   Operation 42 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.81ns)   --->   "%sub_ln42 = sub i15 %zext_ln42, %zext_ln42_1" [kernel.cpp:42]   --->   Operation 43 'sub' 'sub_ln42' <Predicate = (!icmp_ln25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 44 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:45]   --->   Operation 45 'ret' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%y_0 = phi i10 [ 0, %l_B_x_begin ], [ %y, %l_y_end ]"   --->   Operation 46 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.77ns)   --->   "%icmp_ln26 = icmp eq i10 %y_0, -256" [kernel.cpp:26]   --->   Operation 47 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 48 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%y = add i10 %y_0, 1" [kernel.cpp:26]   --->   Operation 49 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %l_B_x_end, label %l_y_begin" [kernel.cpp:26]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [kernel.cpp:26]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [kernel.cpp:26]   --->   Operation 52 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %y_0 to i15" [kernel.cpp:34]   --->   Operation 53 'zext' 'zext_ln34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %y_0, i9 0)" [kernel.cpp:34]   --->   Operation 54 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i19 %tmp_6 to i20" [kernel.cpp:34]   --->   Operation 55 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %y_0, i7 0)" [kernel.cpp:34]   --->   Operation 56 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i17 %tmp_7 to i20" [kernel.cpp:34]   --->   Operation 57 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.16ns)   --->   "%sub_ln34 = sub i20 %zext_ln34_1, %zext_ln34_2" [kernel.cpp:34]   --->   Operation 58 'sub' 'sub_ln34' <Predicate = (!icmp_ln26)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.94ns)   --->   "%add_ln42 = add i15 %sub_ln42, %zext_ln34" [kernel.cpp:42]   --->   Operation 59 'add' 'add_ln42' <Predicate = (!icmp_ln26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i15 %add_ln42 to i64" [kernel.cpp:42]   --->   Operation 60 'sext' 'sext_ln42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [9216 x float]* %v2, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 61 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 62 'br' <Predicate = (!icmp_ln26)> <Delay = 1.76>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp) nounwind" [kernel.cpp:44]   --->   Operation 63 'specregionend' 'empty_7' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 64 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.44>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%v11_0 = phi float [ 0.000000e+00, %l_y_begin ], [ %v12_1, %4 ]" [kernel.cpp:37]   --->   Operation 65 'phi' 'v11_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%r_0_0 = phi i10 [ 0, %l_y_begin ], [ %add_ln30, %4 ]" [kernel.cpp:30]   --->   Operation 66 'phi' 'r_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384) nounwind"   --->   Operation 67 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %r_0_0, -256" [kernel.cpp:30]   --->   Operation 68 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %l_y_end, label %4" [kernel.cpp:30]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %r_0_0, i32 1, i32 9)" [kernel.cpp:33]   --->   Operation 70 'partselect' 'tmp_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i9 %tmp_8 to i20" [kernel.cpp:33]   --->   Operation 71 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i9 %tmp_8 to i14" [kernel.cpp:33]   --->   Operation 72 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.81ns)   --->   "%add_ln33 = add i14 %zext_ln33_3, %sub_ln33" [kernel.cpp:33]   --->   Operation 73 'add' 'add_ln33' <Predicate = (!icmp_ln30)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i14 %add_ln33 to i64" [kernel.cpp:33]   --->   Operation 74 'sext' 'sext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%v0_0_addr = getelementptr [4608 x float]* %v0_0, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 75 'getelementptr' 'v0_0_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%v0_1_addr = getelementptr [4608 x float]* %v0_1, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 76 'getelementptr' 'v0_1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.19ns)   --->   "%add_ln34 = add i20 %zext_ln33_2, %sub_ln34" [kernel.cpp:34]   --->   Operation 77 'add' 'add_ln34' <Predicate = (!icmp_ln30)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i20 %add_ln34 to i64" [kernel.cpp:34]   --->   Operation 78 'sext' 'sext_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%v1_0_addr = getelementptr [294912 x float]* %v1_0, i64 0, i64 %sext_ln34" [kernel.cpp:34]   --->   Operation 79 'getelementptr' 'v1_0_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%v1_1_addr = getelementptr [294912 x float]* %v1_1, i64 0, i64 %sext_ln34" [kernel.cpp:34]   --->   Operation 80 'getelementptr' 'v1_1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:33]   --->   Operation 81 'load' 'v0_0_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%v1_0_load = load float* %v1_0_addr, align 4" [kernel.cpp:34]   --->   Operation 82 'load' 'v1_0_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:33]   --->   Operation 83 'load' 'v0_1_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%v1_1_load = load float* %v1_1_addr, align 4" [kernel.cpp:34]   --->   Operation 84 'load' 'v1_1_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln30 = add i10 %r_0_0, 2" [kernel.cpp:30]   --->   Operation 85 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (3.25ns)   --->   "store float %v11_0, float* %v2_addr, align 4" [kernel.cpp:42]   --->   Operation 86 'store' <Predicate = (icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_1) nounwind" [kernel.cpp:43]   --->   Operation 87 'specregionend' 'empty_6' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 88 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:33]   --->   Operation 89 'load' 'v0_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%v1_0_load = load float* %v1_0_addr, align 4" [kernel.cpp:34]   --->   Operation 90 'load' 'v1_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:33]   --->   Operation 91 'load' 'v0_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 92 [1/2] (3.25ns)   --->   "%v1_1_load = load float* %v1_1_addr, align 4" [kernel.cpp:34]   --->   Operation 92 'load' 'v1_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 93 [4/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:35]   --->   Operation 93 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [4/4] (5.70ns)   --->   "%v10_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:35]   --->   Operation 94 'fmul' 'v10_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 95 [3/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:35]   --->   Operation 95 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [3/4] (5.70ns)   --->   "%v10_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:35]   --->   Operation 96 'fmul' 'v10_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 97 [2/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:35]   --->   Operation 97 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [2/4] (5.70ns)   --->   "%v10_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:35]   --->   Operation 98 'fmul' 'v10_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 99 [1/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:35]   --->   Operation 99 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/4] (5.70ns)   --->   "%v10_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:35]   --->   Operation 100 'fmul' 'v10_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 101 [5/5] (7.25ns)   --->   "%v1 = fadd float %v, %v11_0" [kernel.cpp:37]   --->   Operation 101 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 102 [4/5] (7.25ns)   --->   "%v1 = fadd float %v, %v11_0" [kernel.cpp:37]   --->   Operation 102 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 103 [3/5] (7.25ns)   --->   "%v1 = fadd float %v, %v11_0" [kernel.cpp:37]   --->   Operation 103 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 104 [2/5] (7.25ns)   --->   "%v1 = fadd float %v, %v11_0" [kernel.cpp:37]   --->   Operation 104 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 105 [1/5] (7.25ns)   --->   "%v1 = fadd float %v, %v11_0" [kernel.cpp:37]   --->   Operation 105 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 106 [5/5] (7.25ns)   --->   "%v12_1 = fadd float %v10_1, %v1" [kernel.cpp:37]   --->   Operation 106 'fadd' 'v12_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 107 [4/5] (7.25ns)   --->   "%v12_1 = fadd float %v10_1, %v1" [kernel.cpp:37]   --->   Operation 107 'fadd' 'v12_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 108 [3/5] (7.25ns)   --->   "%v12_1 = fadd float %v10_1, %v1" [kernel.cpp:37]   --->   Operation 108 'fadd' 'v12_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 109 [2/5] (7.25ns)   --->   "%v12_1 = fadd float %v10_1, %v1" [kernel.cpp:37]   --->   Operation 109 'fadd' 'v12_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [kernel.cpp:30]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/5] (7.25ns)   --->   "%v12_1 = fadd float %v10_1, %v1" [kernel.cpp:37]   --->   Operation 111 'fadd' 'v12_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000]
br_ln25           (br               ) [ 01111111111111111111]
x_0               (phi              ) [ 00100000000000000000]
icmp_ln25         (icmp             ) [ 00111111111111111111]
empty             (speclooptripcount) [ 00000000000000000000]
x                 (add              ) [ 01111111111111111111]
br_ln25           (br               ) [ 00000000000000000000]
specloopname_ln25 (specloopname     ) [ 00000000000000000000]
tmp               (specregionbegin  ) [ 00011111111111111111]
tmp_2             (bitconcatenate   ) [ 00000000000000000000]
zext_ln33         (zext             ) [ 00000000000000000000]
tmp_3             (bitconcatenate   ) [ 00000000000000000000]
zext_ln33_1       (zext             ) [ 00000000000000000000]
sub_ln33          (sub              ) [ 00011111111111111111]
tmp_4             (bitconcatenate   ) [ 00000000000000000000]
zext_ln42         (zext             ) [ 00000000000000000000]
tmp_5             (bitconcatenate   ) [ 00000000000000000000]
zext_ln42_1       (zext             ) [ 00000000000000000000]
sub_ln42          (sub              ) [ 00011111111111111111]
br_ln26           (br               ) [ 00111111111111111111]
ret_ln45          (ret              ) [ 00000000000000000000]
y_0               (phi              ) [ 00010000000000000000]
icmp_ln26         (icmp             ) [ 00111111111111111111]
empty_4           (speclooptripcount) [ 00000000000000000000]
y                 (add              ) [ 00111111111111111111]
br_ln26           (br               ) [ 00000000000000000000]
specloopname_ln26 (specloopname     ) [ 00000000000000000000]
tmp_1             (specregionbegin  ) [ 00001111111111111111]
zext_ln34         (zext             ) [ 00000000000000000000]
tmp_6             (bitconcatenate   ) [ 00000000000000000000]
zext_ln34_1       (zext             ) [ 00000000000000000000]
tmp_7             (bitconcatenate   ) [ 00000000000000000000]
zext_ln34_2       (zext             ) [ 00000000000000000000]
sub_ln34          (sub              ) [ 00001111111111111111]
add_ln42          (add              ) [ 00000000000000000000]
sext_ln42         (sext             ) [ 00000000000000000000]
v2_addr           (getelementptr    ) [ 00001111111111111111]
br_ln30           (br               ) [ 00111111111111111111]
empty_7           (specregionend    ) [ 00000000000000000000]
br_ln25           (br               ) [ 01111111111111111111]
v11_0             (phi              ) [ 00001111111111100000]
r_0_0             (phi              ) [ 00001000000000000000]
empty_5           (speclooptripcount) [ 00000000000000000000]
icmp_ln30         (icmp             ) [ 00111111111111111111]
br_ln30           (br               ) [ 00000000000000000000]
tmp_8             (partselect       ) [ 00000000000000000000]
zext_ln33_2       (zext             ) [ 00000000000000000000]
zext_ln33_3       (zext             ) [ 00000000000000000000]
add_ln33          (add              ) [ 00000000000000000000]
sext_ln33         (sext             ) [ 00000000000000000000]
v0_0_addr         (getelementptr    ) [ 00000100000000000000]
v0_1_addr         (getelementptr    ) [ 00000100000000000000]
add_ln34          (add              ) [ 00000000000000000000]
sext_ln34         (sext             ) [ 00000000000000000000]
v1_0_addr         (getelementptr    ) [ 00000100000000000000]
v1_1_addr         (getelementptr    ) [ 00000100000000000000]
add_ln30          (add              ) [ 00111111111111111111]
store_ln42        (store            ) [ 00000000000000000000]
empty_6           (specregionend    ) [ 00000000000000000000]
br_ln26           (br               ) [ 00111111111111111111]
v0_0_load         (load             ) [ 00000011110000000000]
v1_0_load         (load             ) [ 00000011110000000000]
v0_1_load         (load             ) [ 00000011110000000000]
v1_1_load         (load             ) [ 00000011110000000000]
v                 (fmul             ) [ 00000000001111100000]
v10_1             (fmul             ) [ 00000000001111111111]
v1                (fadd             ) [ 00000000000000011111]
specloopname_ln30 (specloopname     ) [ 00000000000000000000]
v12_1             (fadd             ) [ 00111111111111111111]
br_ln30           (br               ) [ 00111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="v2_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="15" slack="0"/>
<pin id="82" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="v0_0_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="14" slack="0"/>
<pin id="89" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_0_addr/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="v0_1_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_1_addr/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="v1_0_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="20" slack="0"/>
<pin id="103" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_0_addr/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v1_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="20" slack="0"/>
<pin id="110" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_1_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0_0_load/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="19" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_0_load/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="13" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0_1_load/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="19" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_1_load/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln42_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="1"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="x_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="y_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="1"/>
<pin id="155" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="y_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="v11_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v11_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="v11_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v11_0/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="r_0_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="1"/>
<pin id="179" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_0_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="r_0_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_0/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v1/10 v12_1/15 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="32" slack="1"/>
<pin id="200" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v10_1/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln25_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="x_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln33_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="13" slack="0"/>
<pin id="223" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln33_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sub_ln33_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="0" index="1" bw="11" slack="0"/>
<pin id="240" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln42_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="14" slack="0"/>
<pin id="253" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln42_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln42_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="0"/>
<pin id="270" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln26_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="y_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln34_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_6_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="19" slack="0"/>
<pin id="291" dir="0" index="1" bw="10" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln34_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="19" slack="0"/>
<pin id="299" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_7_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="17" slack="0"/>
<pin id="303" dir="0" index="1" bw="10" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln34_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="0"/>
<pin id="311" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sub_ln34_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="19" slack="0"/>
<pin id="315" dir="0" index="1" bw="17" slack="0"/>
<pin id="316" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln42_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="15" slack="1"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln42_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln30_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="9" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_8_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="0" index="3" bw="5" slack="0"/>
<pin id="340" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln33_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln33_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln33_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="14" slack="2"/>
<pin id="356" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln33_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="14" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln34_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="0" index="1" bw="20" slack="1"/>
<pin id="367" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln34_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="20" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln30_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/4 "/>
</bind>
</comp>

<comp id="384" class="1005" name="x_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="389" class="1005" name="sub_ln33_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="2"/>
<pin id="391" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln33 "/>
</bind>
</comp>

<comp id="394" class="1005" name="sub_ln42_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="1"/>
<pin id="396" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln42 "/>
</bind>
</comp>

<comp id="402" class="1005" name="y_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="407" class="1005" name="sub_ln34_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="20" slack="1"/>
<pin id="409" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="412" class="1005" name="v2_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="14" slack="1"/>
<pin id="414" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr "/>
</bind>
</comp>

<comp id="420" class="1005" name="v0_0_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="13" slack="1"/>
<pin id="422" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v0_0_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="v0_1_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="13" slack="1"/>
<pin id="427" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v0_1_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="v1_0_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="19" slack="1"/>
<pin id="432" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="v1_0_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="v1_1_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="19" slack="1"/>
<pin id="437" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="v1_1_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="add_ln30_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="445" class="1005" name="v0_0_load_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0_0_load "/>
</bind>
</comp>

<comp id="450" class="1005" name="v1_0_load_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_0_load "/>
</bind>
</comp>

<comp id="455" class="1005" name="v0_1_load_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0_1_load "/>
</bind>
</comp>

<comp id="460" class="1005" name="v1_1_load_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_1_load "/>
</bind>
</comp>

<comp id="465" class="1005" name="v_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="470" class="1005" name="v10_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="6"/>
<pin id="472" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="v10_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="v1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="v12_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v12_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="60" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="60" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="60" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="60" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="60" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="85" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="99" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="92" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="106" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="176"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="164" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="205"><net_src comp="146" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="146" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="146" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="146" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="221" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="146" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="44" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="146" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="251" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="157" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="157" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="157" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="157" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="157" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="297" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="285" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="333"><net_src comp="181" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="181" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="335" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="335" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="368"><net_src comp="345" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="379"><net_src comp="181" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="207" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="392"><net_src comp="237" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="397"><net_src comp="267" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="405"><net_src comp="279" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="410"><net_src comp="313" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="415"><net_src comp="78" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="423"><net_src comp="85" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="428"><net_src comp="92" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="433"><net_src comp="99" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="438"><net_src comp="106" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="443"><net_src comp="375" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="448"><net_src comp="113" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="453"><net_src comp="119" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="458"><net_src comp="125" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="463"><net_src comp="131" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="468"><net_src comp="193" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="473"><net_src comp="197" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="478"><net_src comp="188" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="483"><net_src comp="188" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v2 | {4 }
 - Input state : 
	Port: top : v0_0 | {4 5 }
	Port: top : v0_1 | {4 5 }
	Port: top : v1_0 | {4 5 }
	Port: top : v1_1 | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		x : 1
		br_ln25 : 2
		tmp_2 : 1
		zext_ln33 : 2
		tmp_3 : 1
		zext_ln33_1 : 2
		sub_ln33 : 3
		tmp_4 : 1
		zext_ln42 : 2
		tmp_5 : 1
		zext_ln42_1 : 2
		sub_ln42 : 3
	State 3
		icmp_ln26 : 1
		y : 1
		br_ln26 : 2
		zext_ln34 : 1
		tmp_6 : 1
		zext_ln34_1 : 2
		tmp_7 : 1
		zext_ln34_2 : 2
		sub_ln34 : 3
		add_ln42 : 2
		sext_ln42 : 3
		v2_addr : 4
	State 4
		icmp_ln30 : 1
		br_ln30 : 2
		tmp_8 : 1
		zext_ln33_2 : 2
		zext_ln33_3 : 2
		add_ln33 : 3
		sext_ln33 : 4
		v0_0_addr : 5
		v0_1_addr : 5
		add_ln34 : 3
		sext_ln34 : 4
		v1_0_addr : 5
		v1_1_addr : 5
		v0_0_load : 6
		v1_0_load : 6
		v0_1_load : 6
		v1_1_load : 6
		add_ln30 : 1
		store_ln42 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_193     |    3    |   143   |   321   |
|          |     grp_fu_197     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_188     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|          |      x_fu_207      |    0    |    0    |    13   |
|          |      y_fu_279      |    0    |    0    |    14   |
|    add   |   add_ln42_fu_319  |    0    |    0    |    21   |
|          |   add_ln33_fu_353  |    0    |    0    |    19   |
|          |   add_ln34_fu_364  |    0    |    0    |    27   |
|          |   add_ln30_fu_375  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln33_fu_237  |    0    |    0    |    17   |
|    sub   |   sub_ln42_fu_267  |    0    |    0    |    19   |
|          |   sub_ln34_fu_313  |    0    |    0    |    26   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln25_fu_201  |    0    |    0    |    9    |
|   icmp   |  icmp_ln26_fu_273  |    0    |    0    |    13   |
|          |  icmp_ln30_fu_329  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_2_fu_213    |    0    |    0    |    0    |
|          |    tmp_3_fu_225    |    0    |    0    |    0    |
|bitconcatenate|    tmp_4_fu_243    |    0    |    0    |    0    |
|          |    tmp_5_fu_255    |    0    |    0    |    0    |
|          |    tmp_6_fu_289    |    0    |    0    |    0    |
|          |    tmp_7_fu_301    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln33_fu_221  |    0    |    0    |    0    |
|          | zext_ln33_1_fu_233 |    0    |    0    |    0    |
|          |  zext_ln42_fu_251  |    0    |    0    |    0    |
|          | zext_ln42_1_fu_263 |    0    |    0    |    0    |
|   zext   |  zext_ln34_fu_285  |    0    |    0    |    0    |
|          | zext_ln34_1_fu_297 |    0    |    0    |    0    |
|          | zext_ln34_2_fu_309 |    0    |    0    |    0    |
|          | zext_ln33_2_fu_345 |    0    |    0    |    0    |
|          | zext_ln33_3_fu_349 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln42_fu_324  |    0    |    0    |    0    |
|   sext   |  sext_ln33_fu_358  |    0    |    0    |    0    |
|          |  sext_ln34_fu_369  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_8_fu_335    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    8    |   491   |   1237  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln30_reg_440|   10   |
|  r_0_0_reg_177  |   10   |
| sub_ln33_reg_389|   14   |
| sub_ln34_reg_407|   20   |
| sub_ln42_reg_394|   15   |
|v0_0_addr_reg_420|   13   |
|v0_0_load_reg_445|   32   |
|v0_1_addr_reg_425|   13   |
|v0_1_load_reg_455|   32   |
|  v10_1_reg_470  |   32   |
|  v11_0_reg_164  |   32   |
|  v12_1_reg_480  |   32   |
|v1_0_addr_reg_430|   19   |
|v1_0_load_reg_450|   32   |
|v1_1_addr_reg_435|   19   |
|v1_1_load_reg_460|   32   |
|    v1_reg_475   |   32   |
| v2_addr_reg_412 |   14   |
|    v_reg_465    |   32   |
|   x_0_reg_142   |    4   |
|    x_reg_384    |    4   |
|   y_0_reg_153   |   10   |
|    y_reg_402    |   10   |
+-----------------+--------+
|      Total      |   463  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_119 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_125 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_131 |  p0  |   2  |  19  |   38   ||    9    |
|   v11_0_reg_164   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_188    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_188    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   320  ||  12.383 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   491  |  1237  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   463  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   12   |   954  |  1300  |
+-----------+--------+--------+--------+--------+
