`timescale 1ns / 1ps


// Coordinates what BRAM's are connected to what inputs
// owns all the BRAMs.  Carefully coded to avoid triggering
// https://support.xilinx.com/s/question/0D54U000076hQ0GSAU/intermittent-struct-member-access-misbehavior?language=en_US
module BramOrchestrator(
        
    );
endmodule
