// Copyright (c) 2024-2025 Beijing Institute of Open Source Chip (BOSC)
// Copyright (c) 2020-2025 Institute of Computing Technology, Chinese Academy of Sciences
// Copyright (c) 2020-2021 Peng Cheng Laboratory
//
// XiangShan is licensed under Mulan PSL v2.
// You can use this software according to the terms and conditions of the Mulan PSL v2.
// You may obtain a copy of Mulan PSL v2 at:
//          https://license.coscl.org.cn/MulanPSL2
//
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
// EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
// MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
//
// See the Mulan PSL v2 for more details.

package xiangshan.frontend.bpu.mbtb

import chisel3._
import chisel3.util.log2Up
import xiangshan.HasXSParameter
import xiangshan.frontend.PrunedAddr
import xiangshan.frontend.bpu.TargetFixHelper

trait Helpers extends HasMainBtbParameters with HasXSParameter with TargetFixHelper {
  def getSetIndex(pc: PrunedAddr): UInt =
    pc(SetIdxLen + InternalBankIdxLen + FetchBlockSizeWidth - 1, InternalBankIdxLen + FetchBlockSizeWidth)

  def getReplacerSetIndex(pc: PrunedAddr): UInt =
    pc(SetIdxLen + FetchBlockAlignWidth - 1, FetchBlockAlignWidth)

  def getAlignBankIndex(pc: PrunedAddr): UInt =
    pc(FetchBlockSizeWidth - 1, FetchBlockAlignWidth)

  def getTargetUpper(pc: PrunedAddr): UInt =
    pc(VAddrBits - 1, TargetWidth + instOffsetBits)

  def getTargetLowerBits(target: PrunedAddr): UInt =
    target(TargetWidth + instOffsetBits - 1, instOffsetBits)

  def getInternalBankIndex(pc: PrunedAddr): UInt =
    pc(InternalBankIdxLen + FetchBlockSizeWidth - 1, FetchBlockSizeWidth)

  def getTag(pc: PrunedAddr): UInt =
    pc(
      TagWidth + InternalBankIdxLen + SetIdxLen + FetchBlockSizeWidth - 1,
      InternalBankIdxLen + SetIdxLen + FetchBlockSizeWidth
    )

  def detectMultiHit(hitMask: IndexedSeq[Bool], position: IndexedSeq[UInt]): (Bool, Bool, UInt, Vec[Bool]) = {
    require(hitMask.length == position.length)
    require(hitMask.length >= 2)
    val isMultiHit        = WireDefault(false.B)
    val isHigherAlignBank = WireDefault(false.B)
    val multiHitWayIdx    = WireDefault(0.U(log2Up(NumWay).W))
    val multiHitMask      = VecInit(Seq.fill(NumWay * NumAlignBanks)(false.B))
    for {
      i <- 0 until NumWay * NumAlignBanks
      j <- i + 1 until NumWay * NumAlignBanks
    } {
      val bothHit      = hitMask(i) && hitMask(j)
      val samePosition = position(i) === position(j)
      when(bothHit && samePosition) {
        isMultiHit        := true.B
        isHigherAlignBank := i.U >= NumWay.U
        multiHitWayIdx    := (i % NumWay).U
        multiHitMask(i)   := true.B
      }
    }
    (isMultiHit, isHigherAlignBank, multiHitWayIdx, multiHitMask)
  }
}
