Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Jul 20 04:01:03 2025
| Host         : coder-hftsoi-hls3 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
| Design       : hls_dummy
| Device       : xcu250-figd2104-2L-e
| Speed File   : -2L
| Design State : Optimized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                               Instance                               |                                   Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| hls_dummy                                                            |                                                                     (top) |      26199 |      26199 |       0 |    0 | 11335 |      0 |      0 |    0 |          0 |
|   (hls_dummy)                                                        |                                                                     (top) |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|   Block_entry24_proc_U0                                              |                                              hls_dummy_Block_entry24_proc |          0 |          0 |       0 |    0 |   150 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_1_U                                     |                                                   hls_dummy_fifo_w16_d2_S |         35 |         35 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_2_U                                     |                                                 hls_dummy_fifo_w16_d2_S_0 |         36 |         36 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_3_U                                     |                                                 hls_dummy_fifo_w16_d2_S_1 |         36 |         36 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_4_U                                     |                                                 hls_dummy_fifo_w16_d2_S_2 |         46 |         46 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_5_U                                     |                                                 hls_dummy_fifo_w16_d2_S_3 |         37 |         37 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_6_U                                     |                                                 hls_dummy_fifo_w16_d2_S_4 |         35 |         35 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_7_U                                     |                                                 hls_dummy_fifo_w16_d2_S_5 |         36 |         36 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_8_U                                     |                                                 hls_dummy_fifo_w16_d2_S_6 |         39 |         39 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_9_U                                     |                                                 hls_dummy_fifo_w16_d2_S_7 |         35 |         35 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_U                                       |                                                 hls_dummy_fifo_w16_d2_S_8 |         36 |         36 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|   sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_10_1_10_4_U0 | hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_10_1_10_4 |      25828 |      25828 |       0 |    0 | 10835 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+


