
# Traffic Light Controller â€“ RTL Design and Basic Testbench Verification

This project implements a **Finite State Machine (FSM)-based Traffic Light Controller** using Verilog. It follows a well-defined sequence of state transitionsâ€”IDLE â†’ RED â†’ YELLOW â†’ GREEN â†’ IDLEâ€”and is verified through a basic Verilog testbench with stimulus generation and waveform observation.

---

## ğŸ”§ Features

- FSM-based RTL design in Verilog
- Three-light output (Red, Yellow, Green) based on state logic
- Clock and reset-driven state transitions
- Functional simulation with waveform-based validation

---

## ğŸ“ Directory Structure

```bash
traffic_light_controller/
â”‚
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ traffic_light.v
â”‚
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ traffic_light_top_tb.v
â”‚
â”œâ”€â”€ doc/
â”‚   â”œâ”€â”€ fsm_diagram.png
â”‚   â””â”€â”€ waveform_snapshots/
â”‚       â”œâ”€â”€ idle_state.png
â”‚       â”œâ”€â”€ red_state.png
â”‚       â”œâ”€â”€ yellow_state.png
â”‚       â”œâ”€â”€ green_state.png
â”‚
â””â”€â”€ README.md
```

---

## ğŸ“Œ FSM Design Summary

- **Inputs:** `clk`, `reset_b`, `start`
- **Outputs:** `red`, `yellow`, `green`
- **States:**
  - `IDLE`: All lights OFF
  - `RED`: Red ON
  - `YELLOW`: Yellow ON
  - `GREEN`: Green ON
- **Timing (in simulation time units):**
  - RED: 50ns, YELLOW: 30ns, GREEN: 70ns

---

## âœ… Verification Strategy

- Stimulus is applied using a basic Verilog testbench (`traffic_light_top_tb.v`)
- Clock generation and reset sequencing handled in testbench
- Start signal triggered to test full FSM cycle
- Outputs observed through waveform viewer (e.g., GTKWave, ModelSim)

---

## ğŸ§  Key Concepts Demonstrated

- FSM Design using `case` statements
- State encoding and transition logic
- Clocked behavior with asynchronous reset
- Separate logic for Next State and Output

---

## ğŸƒ Run Instructions

```bash
# Compile and simulate (example with ModelSim)
vlog rtl/traffic_light.v tb/traffic_light_top_tb.v
vsim -c work.traffic_light_top_tb -do "run 200ns; quit"
```

---

## ğŸ“š Learning Outcomes

- FSM-based RTL design fundamentals
- Separation of Present State Register (PSR) and Next State Logic (NSL)
- Simulation-based functional validation without SystemVerilog classes

---

## ğŸ‘¨â€ğŸ’» Author

- **Uchchhash Sarkar**

---

## ğŸ“œ License

This project is for educational purpose only.
