Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_hls_xfft2real_top glbl -Oenable_linking_all_libraries -prj hls_xfft2real.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s hls_xfft2real -debug wave 
Multi-threading is on. Using 18 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_axi_s_din.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_axi_s_dout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_kernel_monitor_top.v:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_xfft2real_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_fifo_w32_d8_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_fifo_w32_d8_S_shiftReg
INFO: [VRFC 10-311] analyzing module hls_xfft2real_fifo_w32_d8_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Loop_realfft_be_buffer_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_Loop_realfft_be_buffer_proc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Loop_realfft_be_descramble_proc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_Loop_realfft_be_descramble_proc2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Loop_realfft_be_rev_real_hi_proc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_Loop_realfft_be_rev_real_hi_proc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Loop_realfft_be_stream_output_proc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_Loop_realfft_be_stream_output_proc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_mul_mul_16s_15ns_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module hls_xfft2real_mul_mul_16s_15ns_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_mul_mul_16s_16s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module hls_xfft2real_mul_mul_16s_16s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_regslice_both
INFO: [VRFC 10-311] analyzing module hls_xfft2real_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc4_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc4_U0_shiftReg
INFO: [VRFC 10-311] analyzing module hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc4_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_ap_rst_n_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hls_xfft2real_ap_rst_n_if'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_kernel_monitor_top.v:30]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_idx0_monitor.v:58]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_idx0_monitor.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hls_xfft2real_descramble_buf_M_r...
Compiling module xil_defaultlib.hls_xfft2real_descramble_buf_M_r...
Compiling module xil_defaultlib.hls_xfft2real_twid_rom_M_real_V_...
Compiling module xil_defaultlib.hls_xfft2real_twid_rom_M_real_V_...
Compiling module xil_defaultlib.hls_xfft2real_twid_rom_M_imag_V_...
Compiling module xil_defaultlib.hls_xfft2real_twid_rom_M_imag_V_...
Compiling module xil_defaultlib.hls_xfft2real_Block_ZN8ap_fixedI...
Compiling module xil_defaultlib.hls_xfft2real_regslice_both(Data...
Compiling module xil_defaultlib.hls_xfft2real_Loop_realfft_be_bu...
Compiling module xil_defaultlib.hls_xfft2real_mul_mul_16s_15ns_3...
Compiling module xil_defaultlib.hls_xfft2real_mul_mul_16s_15ns_3...
Compiling module xil_defaultlib.hls_xfft2real_mul_mul_16s_16s_31...
Compiling module xil_defaultlib.hls_xfft2real_mul_mul_16s_16s_31...
Compiling module xil_defaultlib.hls_xfft2real_mac_muladd_16s_15n...
Compiling module xil_defaultlib.hls_xfft2real_mac_muladd_16s_15n...
Compiling module xil_defaultlib.hls_xfft2real_mac_mulsub_16s_16s...
Compiling module xil_defaultlib.hls_xfft2real_mac_mulsub_16s_16s...
Compiling module xil_defaultlib.hls_xfft2real_flow_control_loop_...
Compiling module xil_defaultlib.hls_xfft2real_Loop_realfft_be_de...
Compiling module xil_defaultlib.hls_xfft2real_Loop_realfft_be_de...
Compiling module xil_defaultlib.hls_xfft2real_flow_control_loop_...
Compiling module xil_defaultlib.hls_xfft2real_Loop_realfft_be_re...
Compiling module xil_defaultlib.hls_xfft2real_Loop_realfft_be_st...
Compiling module xil_defaultlib.hls_xfft2real_fifo_w32_d8_S_shif...
Compiling module xil_defaultlib.hls_xfft2real_fifo_w32_d8_S
Compiling module xil_defaultlib.hls_xfft2real_start_for_Loop_rea...
Compiling module xil_defaultlib.hls_xfft2real_start_for_Loop_rea...
Compiling module xil_defaultlib.hls_xfft2real
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=48)
Compiling module xil_defaultlib.AESL_axi_s_din
Compiling module xil_defaultlib.AESL_axi_s_dout
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.rewind_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hls_xfft2real_top
Compiling module work.glbl
Built simulation snapshot hls_xfft2real
