[![GPLv3 License](https://img.shields.io/badge/License-GPL%20v3-yellow.svg)](https://opensource.org/licenses/)
[![VUnit Tests](https://github.com/nselvara/chipdev.io/workflows/VUnit%20Tests/badge.svg)](https://github.com/nselvara/chipdev.io/actions)

# ChipDev.io Quest Solutions ‚Äì in VHDL-2008

This repository contains synthesizable hardware design solutions for selected [ChipDev.io](https://chipdev.io/question-list) quests.
Each solution is implemented in **VHDL-2008**, includes a testbench using [VUnit](https://vunit.github.io/) for automation, and can be simulated both locally and on [EDA Playground](https://edaplayground.com/).
A `tb_xy_wave.do` file is also provided to preload signals and variables for convenient waveform inspection in ModelSim.

These examples serve as a learning resource or starting point for building, simulating, and verifying digital designs in a structured way.

## üîç Quests Implemented

> [!NOTE]
> All challenges are from [chipdev.io/question-list](https://chipdev.io/question-list)
> Each challenge is solved in **VHDL-2008** with **VUnit** testbenches
> *(Difficulty and companies shown for reference)*

> [!NOTE]
> Quest #27 is missing from the chipdev.io website's numbered sequence. In this repository, 28 is referred to as the 27th quest.

1. **Simple Router** ‚Äì üü¢ Easy ‚Äì üè¢ Apple, Nvidia
   Design a router that directs packets to outputs based on destination.

2. **Second Largest** ‚Äì üü¢ Easy ‚Äì üè¢ Nvidia, Intel
   Identify the second largest number from a set of inputs.

3. **Rounding Division** ‚Äì üü† Medium ‚Äì üè¢ Apple
   Perform integer division and round the result.

4. **Gray Code Counter** ‚Äì üî¥ Hard ‚Äì üè¢ Google, Qualcomm
   Implement a counter using Gray code sequence.

5. **Reversing Bits** ‚Äì üü¢ Easy ‚Äì üè¢ AMD, Broadcom
   Reverse the bits of a binary input word.

6. **Edge Detector** ‚Äì üü¢ Easy ‚Äì üè¢ Nvidia, Tesla
   Detect rising and falling edges on an input signal.

7. **Parallel-in, Serial-out Shift Register** ‚Äì üü¢ Easy ‚Äì üè¢ Tesla, Apple
   Load data in parallel and shift it out serially.

8. **Serial-in, Parallel-out Shift Register** ‚Äì üü¢ Easy ‚Äì üè¢ Nvidia, AMD
   Shift data in serially and output it in parallel.

9. **Fibonacci Generator** ‚Äì üü¢ Easy ‚Äì üè¢ Cadence, Synopsys
   Generate numbers in the Fibonacci sequence.

10. **Counting Ones** ‚Äì üü¢ Easy ‚Äì üè¢ Microsoft, ARM
    Count the number of 1‚Äôs in a binary vector.

11. **Gray Code to Binary** ‚Äì üü† Medium ‚Äì üè¢ Google, Synopsys
    Convert Gray code to binary representation.

12. **Trailing Zeroes** ‚Äì üü¢ Easy ‚Äì üè¢ Tesla, Microsoft
    Count trailing 0s in a binary number.

13. **One-Hot Detector** ‚Äì üü¢ Easy ‚Äì üè¢ Broadcom
    Check if exactly one bit is set.

14. **Stopwatch Timer** ‚Äì üü¢ Easy ‚Äì üè¢ Intel, Cadence
    Create a stopwatch with start/stop/reset.

15. **Sequence Detector** ‚Äì üü¢ Easy ‚Äì üè¢ Apple, AMD
    FSM to detect a specific binary pattern.

16. **Divisible by 3** ‚Äì üü† Medium ‚Äì üè¢ Google, Broadcom
    Check divisibility by 3 using binary logic.

17. **Divisible by 5** ‚Äì üü† Medium ‚Äì üè¢ Nvidia, Cadence
    Check divisibility by 5 using binary logic.

18. **Palindrome Detector** ‚Äì üü¢ Easy ‚Äì üè¢ Tesla, Synopsys
    Determine if a binary string is a palindrome.

19. **Programmable Sequence Detector** ‚Äì üü† Medium ‚Äì üè¢ AMD, ARM
    Detect a binary pattern defined at runtime.

20. **Divide-by-Evens Clock Divider** ‚Äì üü¢ Easy ‚Äì üè¢ Intel, ARM
    Clock divider that supports even divisors only.

21. **FizzBuzz** ‚Äì üü¢ Easy ‚Äì üè¢ Intel, Broadcom
    Hardware implementation of the FizzBuzz game.

22. **Full Adder** ‚Äì üü¢ Easy ‚Äì üè¢ Tesla, AMD
    1-bit full adder with carry-in and carry-out.

23. **Basic ALU (Intro to Verilog)** ‚Äì üü¢ Easy ‚Äì üè¢ Microsoft
    Simple ALU supporting arithmetic and logic ops.

24. **Ripple Carry Adder** ‚Äì üü† Medium ‚Äì üè¢ Nvidia, Cadence
    Multi-bit adder using ripple carry full adders.

25. **Flip-Flop Array** ‚Äì üü† Medium ‚Äì üè¢ Apple, AMD
    Array of D flip-flops for holding data.

26. **Multi-Bit FIFO** ‚Äì üî¥ Hard ‚Äì üè¢ Tesla, Synopsys
    FIFO with multi-bit enqueue/dequeue logic.

27. **Dot Product** ‚Äì üü† Medium ‚Äì üè¢ Intel, Qualcomm
    Compute the dot product of two binary vectors.

28. **Binary to Thermometer Decoder** ‚Äì üü¢ Easy ‚Äì üè¢ Intel, Cadence
    Convert binary input to thermometer code.

29. **Thermometer Code Detector** ‚Äì üü¢ Easy ‚Äì üè¢ Google, Cadence
    Check if input follows thermometer encoding.

30. **2-Read 1-Write Register File** ‚Äì üî¥ Hard ‚Äì üè¢ Tesla, AMD
    Register file with two read ports and one write port.

31. **Configurable 8-Bit LFSR** ‚Äì üü† Medium ‚Äì üè¢ Google, Synopsys
    LFSR with selectable seed and tap positions.

32. **Carry-Select Adder** ‚Äì üü† Medium ‚Äì üè¢ Intel, ARM
    Adder optimized using carry-select structure.

33. **Bubble Sort** ‚Äì üü† Medium ‚Äì üè¢ Tesla, Google
    Sort a vector of values using bubble sort.

34. **Mealy Finite State Machine (FSM)** ‚Äì üü¢ Easy ‚Äì üè¢ Google, Microsoft
    FSM where outputs depend on both current state and input.

## Minimum System Requirements

- **OS**: (Anything that can run the following)
  * **IDE**:
    - [`VSCode latest`](https://code.visualstudio.com/download) with following plugins:
      - [`Python`](https://marketplace.visualstudio.com/items?itemName=ms-python.python) by Microsoft
      - [`Pylance`](https://marketplace.visualstudio.com/items?itemName=ms-python.vscode-pylance) by Microsoft
      - [`Draw.io`](https://marketplace.visualstudio.com/items?itemName=hediet.vscode-drawio) by Henning Dieterichs
      - [`Draw.io Integration: WaveDrom plugin`](https://marketplace.visualstudio.com/items?itemName=nopeslide.vscode-drawio-plugin-wavedrom) by nopeslide
      - [`TerosHDL`](https://marketplace.visualstudio.com/items?itemName=teros-technology.teroshdl) by Teros Technology
      - [`VHDL-LS`](https://marketplace.visualstudio.com/items?itemName=hbohlin.vhdl-ls) by Henrik Bohlin (Deactivate the one provided by TerosHDL)
  * **VHDL Simulator**: (Anything that supports **VHDL-2008**):
  * **Script execution environment**:
    - `Python 3.11.4` to automatise testing via **VUnit**

## Initial Setup

### Clone repository

- Open terminal
- Run `git clone git@github.com:nselvara/chipdev.io.git`
- Run `cd "Project name"`
- Run `code .` to open VSCode in the current directory

### Create Virtual Environment in VSCode

#### Via GUI

- Open VSCode
- Press `CTRL + Shift + P`
- Search for `Python: Create Environment` command
- Select `Venv`
- Select the latest Python version
- Select [`requirements.txt`](./ip/requirements.txt) file
- Wait till it creates and activates it automatically

#### Via Terminal

- Open VSCode
- Press `CTRL + J` if it's **Windows** or ``CTRL+` `` for **Linux** to open the terminal
- Run `python -m venv .venv` in Windows Terminal (CMD) or `python3 -m venv .venv` in Linux Terminal
- Run `.\.venv\Scripts\activate` on Windows or `source .venv/bin/activate` on Linux
- Run `pip install -r requirements.txt` to install all of the dependencies
- Click on `Yes` when the prompt appears in the right bottom corner

#### Additonal Info

For more info see page: [Python environments in VS Code](https://code.visualstudio.com/docs/python/environments)

## Running simulation

### Option 1: EDA Playground (Web-Based)

You can simulate this project on [EDA Playground](https://www.edaplayground.com/) without installing anything locally. Use the following settings:

- **Testbench + Design**: `VHDL`
- **Top entity**: `tb_test_entity` (or whatever your testbench entity is called)
- ‚úÖ **Enable `VUnit`** (required to use VUnit checks like `check_equal`)

> [!WARNING]
> Enabling **VUnit** will automatically create a `testbench.py` file.
> **Do not delete this file**, as it is required for:
>
> - Initializing the VUnit test runner
> - Loading `vunit_lib` correctly
> - Enabling procedures such as `check_equal`, `check_true`, etc.

> [!WARNING]
> However, EDA Playground will **not create any VHDL testbench** for you.
> Therefore, you need to **manually create your own VHDL testbench file**:
>
> - Click the ‚ûï symbol next to the file list
> - Name it `tb.vhd` (or your own testbench name)
>   - Paste your testbench VHDL code into it

- ‚úÖ Select `OSVVM` under Libraries if your testbench uses OSVVM features
- **Tools & Simulators**: `Aldec Riviera Pro 2022.04` or newer
- **Compile Options**: `-2008`
- ‚úÖ Check `Open EPWave after run`
- ‚úÖ Check `Use run.do Tcl file` or `Use run.bash shell script` for more control (optional)

These settings ensure compatibility with your VUnit-based testbenches and allow waveform viewing through EPWave.

### Option 2: Local ModelSim/QuestaSim

#### Environment variables

Make sure the environment variable for ModelSim or QuestaSim is set, if not:

> [!Important]
> Don't forget to write the correct path to the ModelSim/QuestaSim folder

##### Linux

Open terminal and run either of the following commands:

> [!Caution]
> Don't forget to write `>>` instead of `>` if you want to append to the file else you

```bash
echo "export VUNIT_MODELSIM_PATH=/opt/modelsim/modelsim_dlx/linuxpe" >> ~/.bashrc
# $questa_fe is the path to the folder where QuestaSim is installed
echo "export VUNIT_MODELSIM_PATH=\"$questa_fe/21.4/questa_fe/win64/\"" >> ~/.bashrc
```

Then restart the terminal or run `source ~/.bashrc` command.

#### Windows

Open PowerShell and run either of the following commands:

```bat
setx /m VUNIT_MODELSIM_PATH C:\modelsim_dlx64_2020.4\win64pe\
setx /m VUNIT_MODELSIM_PATH C:\intelFPGA_pro\21.4\questa_fe\win64\
```

### Run Simulation Locally

This project uses **VUnit** for automated VHDL testbench simulation.
The script [`test_runner.py`](ip/test_runner.py) acts as a wrapper, so you don‚Äôt need to deal with VUnit internals.

#### ‚öôÔ∏è How to Run

1. **Open VSCode** (or any editor/terminal).
2. To run **all testbenches**, simply execute:

   ```bash
   ./.venv/Scripts/python.exe ./ip/test_runner.py
   ```

##### What the script does

- Uses `run_all_testbenches_lib` internally.
  - This hides the VUnit implementation
- Looks for testbenches in the `./ip/` folder.
- Runs all files matching `tb_*.vhd` (recursive pattern `**`).
- GUI can be enabled via `gui=True` in `test_runner.py`.

##### Optional Customisation

You can change the following arguments in `test_runner.py`:

```python
run_all_testbenches_lib(
    path="./ip/",                 # Path where the HDL & tb files are located
    tb_pattern="**",              # Match all testbenches
    timeout_ms=1.0,               # Timeout in milliseconds
    gui=False,                    # Set to True to open ModelSim/QuestaSim GUI
    compile_only=False,           # Only compile, don‚Äôt run simulations
    clean=False,                  # Clean before building
    debug=False,                  # Enable debug logging
    use_xilinx_libs=False,        # Add Xilinx simulation libraries
    use_intel_altera_libs=False,  # Add Intel/Altera simulation libraries
    excluded_list=[],             # List of testbenches to exclude
    xunit_xml="./test/res.xml"    # Output file for test results
)
```
