/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz -o objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib -o objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/mergeLib.pl asap7_merged  ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib  ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib  ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib  ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib > objects/asap7/riscv_v_hier/base/lib/merged.lib
mkdir -p results/asap7/riscv_v_hier/base/
echo 6400.0 > results/asap7/riscv_v_hier/base/clock_period.txt
mkdir -p ./results/asap7/riscv_v_hier/base ./logs/asap7/riscv_v_hier/base ./reports/asap7/riscv_v_hier/base ./objects/asap7/riscv_v_hier/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_hier/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_hier/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v'.
64.1. Analyzing design hierarchy..
64.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_memory'.
64.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_execute'.
64.4. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_decode'.
64.5. Analyzing design hierarchy..
64.6. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf'.
64.7. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf_ctrl'.
64.8. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr'.
64.9. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr_ctrl'.
64.10. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_ctrl'.
64.11. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_swizzle'.
Warning: Replacing memory \data_swizzle with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_swizzle.v:32
64.12. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bypass'.
64.13. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_decode_element'.
Warning: Replacing memory \valid_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_decode_element.v:262
Warning: Replacing memory \merge_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_decode_element.v:234
Warning: Replacing memory \is_reduct_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_decode_element.v:177
64.14. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_exe_alu'.
64.15. Analyzing design hierarchy..
64.16. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_permutation_ALU'.
64.17. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_arithmetic_ALU'.
64.18. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_logic_ALU'.
64.19. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_A4EAF_A7C6B'.
64.20. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_EE621_F935D'.
64.21. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
64.22. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300C0'.
64.23. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_EA379'.
64.24. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_1F582_5645A'.
64.25. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C3F9D_39151'.
64.26. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_A8A75'.
64.27. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_7EB58'.
64.28. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300B3_9090A'.
64.29. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
64.30. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
64.31. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
64.32. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
64.33. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
64.34. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_63257_B3D37'.
64.35. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_96DA9_C2B4E'.
64.36. Analyzing design hierarchy..
64.37. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_shifter'.
Warning: Replacing memory \mux_shift_block with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_shifter.v:171, ./designs/src/riscv_v_hier/convert_to_v/riscv_v_shifter.v:158, ./designs/src/riscv_v_hier/convert_to_v/riscv_v_shifter.v:138, ./designs/src/riscv_v_hier/convert_to_v/riscv_v_shifter.v:125
64.38. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_xor'.
64.39. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_or'.
64.40. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_and'.
64.41. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_extend'.
Warning: Replacing memory \src_ext_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_extend.v:53
64.42. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_mul'.
Warning: Replacing memory \srcB_sign_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_mul.v:93
Warning: Replacing memory \srcA_sign_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_mul.v:92
64.43. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_adder'.
Warning: Replacing memory \result_set_greater_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_adder.v:295
Warning: Replacing memory \result_set_less_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_adder.v:303, ./designs/src/riscv_v_hier/convert_to_v/riscv_v_adder.v:294
Warning: Replacing memory \result_set_nequal_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_adder.v:293
Warning: Replacing memory \result_set_equal_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_adder.v:303, ./designs/src/riscv_v_hier/convert_to_v/riscv_v_adder.v:292
Warning: Replacing memory \zf_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_adder.v:270
Warning: Replacing memory \flags_mask_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_adder.v:229
64.44. Analyzing design hierarchy..
64.45. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.46. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_reduct_src'.
64.47. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_twos_comp_sel'.
Warning: Replacing memory \complement_ext_osize with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/riscv_v_twos_comp_sel.v:40
64.48. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_128bits'.
./designs/src/riscv_v_hier/convert_to_v/vedic_mul_unsigned_128bits.v:166: Warning: Range [1279:640] select out of bounds on signal `\prev_result_mul_ha_hb': Setting 384 MSB bits to undef.
64.49. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_twos_comp_sel'.
64.50. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_and'.
64.51. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_or'.
64.52. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_xor'.
64.53. Executing AST frontend in derive mode using pre-parsed AST for module `\shifter'.
64.54. Analyzing design hierarchy..
64.55. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.56. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_64bits'.
64.57. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.58. Analyzing design hierarchy..
64.59. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder'.
./designs/src/riscv_v_hier/convert_to_v/full_adder.v:51: Warning: Identifier `\C' is implicitly declared.
./designs/src/riscv_v_hier/convert_to_v/full_adder.v:51: Warning: Range select out of bounds on signal `\C': Setting result bit to undef.
64.60. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.61. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.62. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_32bits'.
64.63. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.64. Analyzing design hierarchy..
64.65. Executing AST frontend in derive mode using pre-parsed AST for module `\behavioral_adder'.
64.66. Executing AST frontend in derive mode using pre-parsed AST for module `\behavioral_adder'.
64.67. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.68. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_16bits'.
64.69. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.70. Analyzing design hierarchy..
64.71. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.72. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_8bits'.
64.73. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.74. Analyzing design hierarchy..
64.75. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_4bits'.
64.76. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.77. Analyzing design hierarchy..
64.78. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.79. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.80. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_2bits'.
64.81. Analyzing design hierarchy..
64.82. Executing AST frontend in derive mode using pre-parsed AST for module `\multiplier_2bit'.
Warning: Replacing memory \partial with list of registers. See ./designs/src/riscv_v_hier/convert_to_v/multiplier_2bit.v:21
64.83. Analyzing design hierarchy..
64.84. Executing AST frontend in derive mode using pre-parsed AST for module `\half_adder'.
64.85. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.86. Analyzing design hierarchy..
64.87. Analyzing design hierarchy..
Preserving module riscv_v
Preserving module riscv_v_decode
Preserving module riscv_v_execute
Preserving module riscv_v_rf
Preserving module riscv_v_csr
Preserving module riscv_v_exe_alu
Preserving module riscv_v_logic_ALU
Preserving module riscv_v_arithmetic_ALU
Preserving module riscv_v_permutation_ALU
Preserving module riscv_v_adder
Preserving module riscv_v_mul
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_hier/base/clock_period.txt
Setting clock period to 6400.0
65. Executing HIERARCHY pass (managing design hierarchy).
65.1. Analyzing design hierarchy..
65.2. Analyzing design hierarchy..
66. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_logic_ALU because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_permutation_ALU because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_exe_alu because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_decode_element because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_bypass because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_swizzle because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_ctrl because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_rf because it contains processes (run 'proc' command first).
Warning: Ignoring module multiplier_2bit because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_4bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_8bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_16bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_32bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_64bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_128bits because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_mul because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000010000 because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_reduct_src because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_adder because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_extend because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\shifter\WIDTH=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bc7794a3be0ebc5361b6e14a3e2778c05284a1fa\riscv_v_stage_96DA9_C2B4E because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$2146347be6a9291281141c11ae06b78a5225aa18\riscv_v_stage_63257_B3D37 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9e949b9bffcb9d058dc19aa5601422ad5176c498\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$266c03143c54df1c5adf4fb754caa2bfb30aec62\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$a4a107c8fd8bbbb154137ac64da59878dc940c06\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$81cda7e927670c58dd35f63665b91a63979e2586\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000011 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$7cb81b2a58a0ce3b23aac10cc1e4ce73effc8cd8\riscv_v_stage_300B3_9090A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_7EB58\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_A8A75\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$66f095aa6b745ec1c33aa614deef06d74992a802\riscv_v_stage_C3F9D_39151 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$433693f630673d0138e5544704a879f7986b6287\riscv_v_stage_1F582_5645A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_EA379\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_300C0\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$b0230628c117cc5e1d7c014133e13870b792ff24\riscv_v_stage_EE621_F935D because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$71bc36355404bda2cb143f978c0a68e4506de527\riscv_v_stage_A4EAF_A7C6B because it contains processes (run 'proc' command first).
67. Executing RTLIL backend.
Warnings: 60 unique messages, 66 total
End of script. Logfile hash: 77be563564, CPU: user 1.39s system 0.03s, MEM: 83.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 54% 2x hierarchy (0 sec), 35% 6x read_liberty (0 sec), ...
Elapsed time: 0:01.51[h:]min:sec. CPU time: user 1.47 sys 0.04 (99%). Peak memory: 86272KB.
mkdir -p ./results/asap7/riscv_v_hier/base ./logs/asap7/riscv_v_hier/base ./reports/asap7/riscv_v_hier/base
(export VERILOG_FILES=./results/asap7/riscv_v_hier/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_hier/base/1_1_yosys_hier_report.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
8. Executing HIERARCHY pass (managing design hierarchy).
8.1. Analyzing design hierarchy..
8.2. Analyzing design hierarchy..
Preserving module riscv_v
Preserving module riscv_v_decode
Preserving module riscv_v_execute
Preserving module riscv_v_rf
Preserving module riscv_v_csr
Preserving module riscv_v_exe_alu
Preserving module riscv_v_logic_ALU
Preserving module riscv_v_arithmetic_ALU
Preserving module riscv_v_permutation_ALU
Preserving module riscv_v_adder
Preserving module riscv_v_mul
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_hier/base/clock_period.txt
Setting clock period to 6400.0
synth -top riscv_v -run :fine
9. Executing SYNTH pass.
9.1. Executing HIERARCHY pass (managing design hierarchy).
9.1.1. Analyzing design hierarchy..
9.1.2. Analyzing design hierarchy..
9.2. Executing PROC pass (convert processes to netlists).
9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
9.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
9.2.4. Executing PROC_INIT pass (extract init attributes).
9.2.5. Executing PROC_ARST pass (detect async resets in processes).
9.2.6. Executing PROC_ROM pass (convert switches to ROMs).
9.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
9.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
9.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Warning: Async reset value `\rst_val' is not constant!
9.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
9.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
9.2.12. Executing OPT_EXPR pass (perform const folding).
9.3. Executing OPT_EXPR pass (perform const folding).
9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5. Executing CHECK pass (checking for obvious problems).
Warning: Wire half_adder.\cout is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [6] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [5] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [4] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [3] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [2] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [1] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [0] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [2] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [1] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [0] is used but has no driver.
9.6. Executing OPT pass (performing simple optimizations).
9.6.1. Executing OPT_EXPR pass (perform const folding).
9.6.2. Executing OPT_MERGE pass (detect identical cells).
9.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.6.5. Executing OPT_MERGE pass (detect identical cells).
9.6.6. Executing OPT_DFF pass (perform DFF optimizations).
9.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.6.8. Executing OPT_EXPR pass (perform const folding).
9.6.9. Rerunning OPT passes. (Maybe there is more to do..)
9.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.6.12. Executing OPT_MERGE pass (detect identical cells).
9.6.13. Executing OPT_DFF pass (perform DFF optimizations).
9.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
9.6.15. Executing OPT_EXPR pass (perform const folding).
9.6.16. Finished OPT passes. (There is nothing left to do.)
9.7. Executing FSM pass (extract and optimize FSM).
9.7.1. Executing FSM_DETECT pass (finding FSMs in design).
9.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).
9.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).
9.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
9.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
9.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
9.8. Executing OPT pass (performing simple optimizations).
9.8.1. Executing OPT_EXPR pass (perform const folding).
9.8.2. Executing OPT_MERGE pass (detect identical cells).
9.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.8.5. Executing OPT_MERGE pass (detect identical cells).
9.8.6. Executing OPT_DFF pass (perform DFF optimizations).
9.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8.8. Executing OPT_EXPR pass (perform const folding).
9.8.9. Rerunning OPT passes. (Maybe there is more to do..)
9.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.8.12. Executing OPT_MERGE pass (detect identical cells).
9.8.13. Executing OPT_DFF pass (perform DFF optimizations).
9.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8.15. Executing OPT_EXPR pass (perform const folding).
9.8.16. Rerunning OPT passes. (Maybe there is more to do..)
9.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.8.19. Executing OPT_MERGE pass (detect identical cells).
9.8.20. Executing OPT_DFF pass (perform DFF optimizations).
9.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8.22. Executing OPT_EXPR pass (perform const folding).
9.8.23. Finished OPT passes. (There is nothing left to do.)
9.9. Executing WREDUCE pass (reducing word size of cells).
9.10. Executing PEEPOPT pass (run peephole optimizers).
9.11. Executing OPT_CLEAN pass (remove unused cells and wires).
9.12. Executing ALUMACC pass (create $alu and $macc cells).
9.13. Executing SHARE pass (SAT-based resource sharing).
9.14. Executing OPT pass (performing simple optimizations).
9.14.1. Executing OPT_EXPR pass (perform const folding).
9.14.2. Executing OPT_MERGE pass (detect identical cells).
9.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.14.5. Executing OPT_MERGE pass (detect identical cells).
9.14.6. Executing OPT_DFF pass (perform DFF optimizations).
9.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.14.8. Executing OPT_EXPR pass (perform const folding).
9.14.9. Rerunning OPT passes. (Maybe there is more to do..)
9.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.14.12. Executing OPT_MERGE pass (detect identical cells).
9.14.13. Executing OPT_DFF pass (perform DFF optimizations).
9.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
9.14.15. Executing OPT_EXPR pass (perform const folding).
9.14.16. Finished OPT passes. (There is nothing left to do.)
9.15. Executing MEMORY pass.
9.15.1. Executing OPT_MEM pass (optimize memories).
9.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
9.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
9.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
9.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
9.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
9.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
9.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
9.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
9.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).
9.16. Executing OPT_CLEAN pass (remove unused cells and wires).
10. Executing SYNTH pass.
10.1. Executing OPT pass (performing simple optimizations).
10.1.1. Executing OPT_EXPR pass (perform const folding).
10.1.2. Executing OPT_MERGE pass (detect identical cells).
10.1.3. Executing OPT_DFF pass (perform DFF optimizations).
10.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
10.1.5. Finished fast OPT passes.
10.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
10.3. Executing OPT pass (performing simple optimizations).
10.3.1. Executing OPT_EXPR pass (perform const folding).
10.3.2. Executing OPT_MERGE pass (detect identical cells).
10.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.3.5. Executing OPT_MERGE pass (detect identical cells).
10.3.6. Executing OPT_SHARE pass.
10.3.7. Executing OPT_DFF pass (perform DFF optimizations).
10.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
10.3.9. Executing OPT_EXPR pass (perform const folding).
10.3.10. Rerunning OPT passes. (Maybe there is more to do..)
10.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.3.13. Executing OPT_MERGE pass (detect identical cells).
10.3.14. Executing OPT_SHARE pass.
10.3.15. Executing OPT_DFF pass (perform DFF optimizations).
10.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
10.3.17. Executing OPT_EXPR pass (perform const folding).
10.3.18. Finished OPT passes. (There is nothing left to do.)
10.4. Executing TECHMAP pass (map to technology primitives).
10.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
10.4.2. Continuing TECHMAP pass.
10.4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.18. Executing OPT_EXPR pass (perform const folding).
10.4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.25. Executing OPT_EXPR pass (perform const folding).
10.4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.32. Executing OPT_EXPR pass (perform const folding).
10.4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.39. Executing OPT_EXPR pass (perform const folding).
10.4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.46. Executing OPT_EXPR pass (perform const folding).
10.4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.53. Executing OPT_EXPR pass (perform const folding).
10.4.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.60. Executing OPT_EXPR pass (perform const folding).
10.4.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.67. Executing OPT_EXPR pass (perform const folding).
10.4.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.74. Executing OPT_EXPR pass (perform const folding).
10.4.80. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.81. Executing OPT_EXPR pass (perform const folding).
10.4.87. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.88. Executing OPT_EXPR pass (perform const folding).
10.4.94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.95. Executing OPT_EXPR pass (perform const folding).
10.4.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.102. Executing OPT_EXPR pass (perform const folding).
10.4.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.109. Executing OPT_EXPR pass (perform const folding).
10.4.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.116. Executing OPT_EXPR pass (perform const folding).
10.4.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4.118. Executing OPT_EXPR pass (perform const folding).
10.5. Executing OPT pass (performing simple optimizations).
10.5.1. Executing OPT_EXPR pass (perform const folding).
10.5.2. Executing OPT_MERGE pass (detect identical cells).
10.5.3. Executing OPT_DFF pass (perform DFF optimizations).
10.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
10.5.5. Finished fast OPT passes.
10.6. Executing ABC pass (technology mapping using ABC).
10.6.1. Extracting gate netlist of module `$paramod$2146347be6a9291281141c11ae06b78a5225aa18\riscv_v_stage_63257_B3D37' to `<abc-temp-dir>/input.blif'..
10.6.2. Extracting gate netlist of module `$paramod$266c03143c54df1c5adf4fb754caa2bfb30aec62\riscv_v_stage_969A4_CCEB1' to `<abc-temp-dir>/input.blif'..
10.6.3. Extracting gate netlist of module `$paramod$3744b0218f0ffa4a23ee8c995a012bae21f8ee80\adder_nbit' to `<abc-temp-dir>/input.blif'..
10.6.4. Extracting gate netlist of module `$paramod$3d7841fc4227cc20dede9fd4e47982483a6b3a8d\adder_nbit' to `<abc-temp-dir>/input.blif'..
10.6.5. Extracting gate netlist of module `$paramod$433693f630673d0138e5544704a879f7986b6287\riscv_v_stage_1F582_5645A' to `<abc-temp-dir>/input.blif'..
10.6.6. Extracting gate netlist of module `$paramod$66f095aa6b745ec1c33aa614deef06d74992a802\riscv_v_stage_C3F9D_39151' to `<abc-temp-dir>/input.blif'..
10.6.7. Extracting gate netlist of module `$paramod$71bc36355404bda2cb143f978c0a68e4506de527\riscv_v_stage_A4EAF_A7C6B' to `<abc-temp-dir>/input.blif'..
10.6.8. Extracting gate netlist of module `$paramod$7cb81b2a58a0ce3b23aac10cc1e4ce73effc8cd8\riscv_v_stage_300B3_9090A' to `<abc-temp-dir>/input.blif'..
10.6.9. Extracting gate netlist of module `$paramod$8043d229f65b81b7973dc2fbbbc78977b59416a3\adder_nbit' to `<abc-temp-dir>/input.blif'..
10.6.10. Extracting gate netlist of module `$paramod$81cda7e927670c58dd35f63665b91a63979e2586\riscv_v_stage_E6BB0_71521' to `<abc-temp-dir>/input.blif'..
10.6.11. Extracting gate netlist of module `$paramod$9e949b9bffcb9d058dc19aa5601422ad5176c498\riscv_v_stage_969A4_CCEB1' to `<abc-temp-dir>/input.blif'..
10.6.12. Extracting gate netlist of module `$paramod$a4a107c8fd8bbbb154137ac64da59878dc940c06\riscv_v_stage_E6BB0_71521' to `<abc-temp-dir>/input.blif'..
10.6.13. Extracting gate netlist of module `$paramod$a598233daee5e562ea0fc5641e9a27b086f6d5fc\adder_nbit' to `<abc-temp-dir>/input.blif'..
10.6.14. Extracting gate netlist of module `$paramod$b0230628c117cc5e1d7c014133e13870b792ff24\riscv_v_stage_EE621_F935D' to `<abc-temp-dir>/input.blif'..
10.6.15. Extracting gate netlist of module `$paramod$ba9c8fcda47c1854100c1df208eb6f5917d520df\adder_nbit' to `<abc-temp-dir>/input.blif'..
10.6.16. Extracting gate netlist of module `$paramod$bc7794a3be0ebc5361b6e14a3e2778c05284a1fa\riscv_v_stage_96DA9_C2B4E' to `<abc-temp-dir>/input.blif'..
10.6.17. Extracting gate netlist of module `$paramod$c930ae2319550b5483d8466b9c0c87ca8f320f36\adder_nbit' to `<abc-temp-dir>/input.blif'..
10.6.18. Extracting gate netlist of module `$paramod$e14793dbf79c4bc0ffd313a6c8d5b69d4b6266a0\adder_nbit' to `<abc-temp-dir>/input.blif'..
10.6.19. Extracting gate netlist of module `$paramod$e5a987086d62438497040e78982269065c4529f6\adder_nbit' to `<abc-temp-dir>/input.blif'..
10.6.20. Extracting gate netlist of module `$paramod\behavioral_adder\WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
10.6.21. Extracting gate netlist of module `$paramod\behavioral_adder\WIDTH=s32'00000000000000000000000000010000' to `<abc-temp-dir>/input.blif'..
10.6.22. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000000100' to `<abc-temp-dir>/input.blif'..
10.6.23. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
10.6.24. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000010000' to `<abc-temp-dir>/input.blif'..
10.6.25. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
10.6.26. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000001000000' to `<abc-temp-dir>/input.blif'..
10.6.27. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000010000000' to `<abc-temp-dir>/input.blif'..
10.6.28. Extracting gate netlist of module `$paramod\riscv_v_bitwise_and\DATA_WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
10.6.29. Extracting gate netlist of module `$paramod\riscv_v_bitwise_or\DATA_WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
10.6.30. Extracting gate netlist of module `$paramod\riscv_v_bitwise_xor\DATA_WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
10.6.31. Extracting gate netlist of module `$paramod\riscv_v_stage_300C0\NUM_STAGES=s32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
10.6.32. Extracting gate netlist of module `$paramod\riscv_v_stage_7EB58\NUM_STAGES=s32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
10.6.33. Extracting gate netlist of module `$paramod\riscv_v_stage_A8A75\NUM_STAGES=s32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
10.6.34. Extracting gate netlist of module `$paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
10.6.35. Extracting gate netlist of module `$paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000011' to `<abc-temp-dir>/input.blif'..
10.6.36. Extracting gate netlist of module `$paramod\riscv_v_stage_EA379\NUM_STAGES=s32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
10.6.37. Extracting gate netlist of module `$paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
10.6.38. Extracting gate netlist of module `$paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000010000' to `<abc-temp-dir>/input.blif'..
10.6.39. Extracting gate netlist of module `$paramod\shifter\WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
10.6.40. Extracting gate netlist of module `\full_adder' to `<abc-temp-dir>/input.blif'..
10.6.41. Extracting gate netlist of module `\half_adder' to `<abc-temp-dir>/input.blif'..
10.6.42. Extracting gate netlist of module `\multiplier_2bit' to `<abc-temp-dir>/input.blif'..
10.6.43. Extracting gate netlist of module `\riscv_v' to `<abc-temp-dir>/input.blif'..
10.6.44. Extracting gate netlist of module `\riscv_v_adder' to `<abc-temp-dir>/input.blif'..
10.6.45. Extracting gate netlist of module `\riscv_v_arithmetic_ALU' to `<abc-temp-dir>/input.blif'..
10.6.46. Extracting gate netlist of module `\riscv_v_bw_and' to `<abc-temp-dir>/input.blif'..
10.6.47. Extracting gate netlist of module `\riscv_v_bw_or' to `<abc-temp-dir>/input.blif'..
10.6.48. Extracting gate netlist of module `\riscv_v_bw_xor' to `<abc-temp-dir>/input.blif'..
10.6.49. Extracting gate netlist of module `\riscv_v_bypass' to `<abc-temp-dir>/input.blif'..
10.6.50. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
10.6.51. Extracting gate netlist of module `\riscv_v_csr_ctrl' to `<abc-temp-dir>/input.blif'..
10.6.52. Extracting gate netlist of module `\riscv_v_ctrl' to `<abc-temp-dir>/input.blif'..
10.6.53. Extracting gate netlist of module `\riscv_v_decode' to `<abc-temp-dir>/input.blif'..
10.6.54. Extracting gate netlist of module `\riscv_v_decode_element' to `<abc-temp-dir>/input.blif'..
10.6.55. Extracting gate netlist of module `\riscv_v_exe_alu' to `<abc-temp-dir>/input.blif'..
10.6.56. Extracting gate netlist of module `\riscv_v_execute' to `<abc-temp-dir>/input.blif'..
10.6.57. Extracting gate netlist of module `\riscv_v_extend' to `<abc-temp-dir>/input.blif'..
10.6.58. Extracting gate netlist of module `\riscv_v_logic_ALU' to `<abc-temp-dir>/input.blif'..
10.6.59. Extracting gate netlist of module `\riscv_v_mul' to `<abc-temp-dir>/input.blif'..
10.6.60. Extracting gate netlist of module `\riscv_v_permutation_ALU' to `<abc-temp-dir>/input.blif'..
10.6.61. Extracting gate netlist of module `\riscv_v_reduct_src' to `<abc-temp-dir>/input.blif'..
10.6.62. Extracting gate netlist of module `\riscv_v_rf' to `<abc-temp-dir>/input.blif'..
10.6.63. Extracting gate netlist of module `\riscv_v_rf_ctrl' to `<abc-temp-dir>/input.blif'..
10.6.64. Extracting gate netlist of module `\riscv_v_shifter' to `<abc-temp-dir>/input.blif'..
10.6.65. Extracting gate netlist of module `\riscv_v_swizzle' to `<abc-temp-dir>/input.blif'..
10.6.66. Extracting gate netlist of module `\vedic_mul_unsigned_128bits' to `<abc-temp-dir>/input.blif'..
10.6.67. Extracting gate netlist of module `\vedic_mul_unsigned_16bits' to `<abc-temp-dir>/input.blif'..
10.6.68. Extracting gate netlist of module `\vedic_mul_unsigned_2bits' to `<abc-temp-dir>/input.blif'..
10.6.69. Extracting gate netlist of module `\vedic_mul_unsigned_32bits' to `<abc-temp-dir>/input.blif'..
10.6.70. Extracting gate netlist of module `\vedic_mul_unsigned_4bits' to `<abc-temp-dir>/input.blif'..
10.6.71. Extracting gate netlist of module `\vedic_mul_unsigned_64bits' to `<abc-temp-dir>/input.blif'..
10.6.72. Extracting gate netlist of module `\vedic_mul_unsigned_8bits' to `<abc-temp-dir>/input.blif'..
10.7. Executing OPT pass (performing simple optimizations).
10.7.1. Executing OPT_EXPR pass (perform const folding).
10.7.2. Executing OPT_MERGE pass (detect identical cells).
10.7.3. Executing OPT_DFF pass (perform DFF optimizations).
10.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
10.7.5. Finished fast OPT passes.
10.8. Executing HIERARCHY pass (managing design hierarchy).
10.8.1. Analyzing design hierarchy..
10.8.2. Analyzing design hierarchy..
10.9. Printing statistics.
10.10. Executing CHECK pass (checking for obvious problems).
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
11.2. Continuing TECHMAP pass.
12. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D*!SE+!D*!SI+SE*!SI' in pin attribute of cell 'SDFLx1_ASAP7_75t_R' - skipping.
Warning: Found unsupported expression 'D*!SE+!D*!SI+SE*!SI' in pin attribute of cell 'SDFLx2_ASAP7_75t_R' - skipping.
Warning: Found unsupported expression 'D*!SE+!D*!SI+SE*!SI' in pin attribute of cell 'SDFLx3_ASAP7_75t_R' - skipping.
Warning: Found unsupported expression 'D*!SE+!D*!SI+SE*!SI' in pin attribute of cell 'SDFLx4_ASAP7_75t_R' - skipping.
Warning: Found unsupported expression 'D*!SE+!D*!SI+SE*!SI' in pin attribute of cell 'SDFHx1_ASAP7_75t_R' - skipping.
Warning: Found unsupported expression 'D*!SE+!D*!SI+SE*!SI' in pin attribute of cell 'SDFHx2_ASAP7_75t_R' - skipping.
Warning: Found unsupported expression 'D*!SE+!D*!SI+SE*!SI' in pin attribute of cell 'SDFHx3_ASAP7_75t_R' - skipping.
Warning: Found unsupported expression 'D*!SE+!D*!SI+SE*!SI' in pin attribute of cell 'SDFHx4_ASAP7_75t_R' - skipping.
12.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_hier/base/lib/merged.lib -constr ./objects/asap7/riscv_v_hier/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 6400.0
13. Executing ABC pass (technology mapping using ABC).
13.1. Extracting gate netlist of module `$paramod$2146347be6a9291281141c11ae06b78a5225aa18\riscv_v_stage_63257_B3D37' to `<abc-temp-dir>/input.blif'..
13.1.1. Executing ABC.
13.1.2. Re-integrating ABC results.
13.2. Extracting gate netlist of module `$paramod$266c03143c54df1c5adf4fb754caa2bfb30aec62\riscv_v_stage_969A4_CCEB1' to `<abc-temp-dir>/input.blif'..
13.2.1. Executing ABC.
13.2.2. Re-integrating ABC results.
13.3. Extracting gate netlist of module `$paramod$3744b0218f0ffa4a23ee8c995a012bae21f8ee80\adder_nbit' to `<abc-temp-dir>/input.blif'..
13.4. Extracting gate netlist of module `$paramod$3d7841fc4227cc20dede9fd4e47982483a6b3a8d\adder_nbit' to `<abc-temp-dir>/input.blif'..
13.5. Extracting gate netlist of module `$paramod$433693f630673d0138e5544704a879f7986b6287\riscv_v_stage_1F582_5645A' to `<abc-temp-dir>/input.blif'..
13.5.1. Executing ABC.
13.5.2. Re-integrating ABC results.
13.6. Extracting gate netlist of module `$paramod$66f095aa6b745ec1c33aa614deef06d74992a802\riscv_v_stage_C3F9D_39151' to `<abc-temp-dir>/input.blif'..
13.6.1. Executing ABC.
13.6.2. Re-integrating ABC results.
13.7. Extracting gate netlist of module `$paramod$71bc36355404bda2cb143f978c0a68e4506de527\riscv_v_stage_A4EAF_A7C6B' to `<abc-temp-dir>/input.blif'..
13.7.1. Executing ABC.
13.7.2. Re-integrating ABC results.
13.8. Extracting gate netlist of module `$paramod$7cb81b2a58a0ce3b23aac10cc1e4ce73effc8cd8\riscv_v_stage_300B3_9090A' to `<abc-temp-dir>/input.blif'..
13.8.1. Executing ABC.
13.8.2. Re-integrating ABC results.
13.9. Extracting gate netlist of module `$paramod$8043d229f65b81b7973dc2fbbbc78977b59416a3\adder_nbit' to `<abc-temp-dir>/input.blif'..
13.10. Extracting gate netlist of module `$paramod$81cda7e927670c58dd35f63665b91a63979e2586\riscv_v_stage_E6BB0_71521' to `<abc-temp-dir>/input.blif'..
13.10.1. Executing ABC.
13.10.2. Re-integrating ABC results.
13.11. Extracting gate netlist of module `$paramod$9e949b9bffcb9d058dc19aa5601422ad5176c498\riscv_v_stage_969A4_CCEB1' to `<abc-temp-dir>/input.blif'..
13.11.1. Executing ABC.
13.11.2. Re-integrating ABC results.
13.12. Extracting gate netlist of module `$paramod$a4a107c8fd8bbbb154137ac64da59878dc940c06\riscv_v_stage_E6BB0_71521' to `<abc-temp-dir>/input.blif'..
13.12.1. Executing ABC.
13.12.2. Re-integrating ABC results.
13.13. Extracting gate netlist of module `$paramod$a598233daee5e562ea0fc5641e9a27b086f6d5fc\adder_nbit' to `<abc-temp-dir>/input.blif'..
13.14. Extracting gate netlist of module `$paramod$b0230628c117cc5e1d7c014133e13870b792ff24\riscv_v_stage_EE621_F935D' to `<abc-temp-dir>/input.blif'..
13.14.1. Executing ABC.
13.14.2. Re-integrating ABC results.
13.15. Extracting gate netlist of module `$paramod$ba9c8fcda47c1854100c1df208eb6f5917d520df\adder_nbit' to `<abc-temp-dir>/input.blif'..
13.16. Extracting gate netlist of module `$paramod$bc7794a3be0ebc5361b6e14a3e2778c05284a1fa\riscv_v_stage_96DA9_C2B4E' to `<abc-temp-dir>/input.blif'..
13.16.1. Executing ABC.
13.16.2. Re-integrating ABC results.
13.17. Extracting gate netlist of module `$paramod$c930ae2319550b5483d8466b9c0c87ca8f320f36\adder_nbit' to `<abc-temp-dir>/input.blif'..
13.18. Extracting gate netlist of module `$paramod$e14793dbf79c4bc0ffd313a6c8d5b69d4b6266a0\adder_nbit' to `<abc-temp-dir>/input.blif'..
13.19. Extracting gate netlist of module `$paramod$e5a987086d62438497040e78982269065c4529f6\adder_nbit' to `<abc-temp-dir>/input.blif'..
13.20. Extracting gate netlist of module `$paramod\behavioral_adder\WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
13.20.1. Executing ABC.
13.20.2. Re-integrating ABC results.
13.21. Extracting gate netlist of module `$paramod\behavioral_adder\WIDTH=s32'00000000000000000000000000010000' to `<abc-temp-dir>/input.blif'..
13.21.1. Executing ABC.
13.21.2. Re-integrating ABC results.
13.22. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000000100' to `<abc-temp-dir>/input.blif'..
13.23. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
13.24. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000010000' to `<abc-temp-dir>/input.blif'..
13.25. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
13.26. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000001000000' to `<abc-temp-dir>/input.blif'..
13.27. Extracting gate netlist of module `$paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000010000000' to `<abc-temp-dir>/input.blif'..
13.28. Extracting gate netlist of module `$paramod\riscv_v_bitwise_and\DATA_WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
13.28.1. Executing ABC.
13.28.2. Re-integrating ABC results.
13.29. Extracting gate netlist of module `$paramod\riscv_v_bitwise_or\DATA_WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
13.29.1. Executing ABC.
13.29.2. Re-integrating ABC results.
13.30. Extracting gate netlist of module `$paramod\riscv_v_bitwise_xor\DATA_WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
13.30.1. Executing ABC.
13.30.2. Re-integrating ABC results.
13.31. Extracting gate netlist of module `$paramod\riscv_v_stage_300C0\NUM_STAGES=s32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
13.31.1. Executing ABC.
13.31.2. Re-integrating ABC results.
13.32. Extracting gate netlist of module `$paramod\riscv_v_stage_7EB58\NUM_STAGES=s32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
13.32.1. Executing ABC.
13.32.2. Re-integrating ABC results.
13.33. Extracting gate netlist of module `$paramod\riscv_v_stage_A8A75\NUM_STAGES=s32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
13.33.1. Executing ABC.
13.33.2. Re-integrating ABC results.
13.34. Extracting gate netlist of module `$paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
13.34.1. Executing ABC.
13.34.2. Re-integrating ABC results.
13.35. Extracting gate netlist of module `$paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000011' to `<abc-temp-dir>/input.blif'..
13.35.1. Executing ABC.
13.35.2. Re-integrating ABC results.
13.36. Extracting gate netlist of module `$paramod\riscv_v_stage_EA379\NUM_STAGES=s32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
13.36.1. Executing ABC.
13.36.2. Re-integrating ABC results.
13.37. Extracting gate netlist of module `$paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
13.37.1. Executing ABC.
13.37.2. Re-integrating ABC results.
13.38. Extracting gate netlist of module `$paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000010000' to `<abc-temp-dir>/input.blif'..
13.38.1. Executing ABC.
13.38.2. Re-integrating ABC results.
13.39. Extracting gate netlist of module `$paramod\shifter\WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
13.39.1. Executing ABC.
13.39.2. Re-integrating ABC results.
13.40. Extracting gate netlist of module `\full_adder' to `<abc-temp-dir>/input.blif'..
13.40.1. Executing ABC.
13.40.2. Re-integrating ABC results.
13.41. Extracting gate netlist of module `\half_adder' to `<abc-temp-dir>/input.blif'..
13.41.1. Executing ABC.
13.41.2. Re-integrating ABC results.
13.42. Extracting gate netlist of module `\multiplier_2bit' to `<abc-temp-dir>/input.blif'..
13.42.1. Executing ABC.
13.42.2. Re-integrating ABC results.
13.43. Extracting gate netlist of module `\riscv_v' to `<abc-temp-dir>/input.blif'..
13.44. Extracting gate netlist of module `\riscv_v_adder' to `<abc-temp-dir>/input.blif'..
13.44.1. Executing ABC.
13.44.2. Re-integrating ABC results.
13.45. Extracting gate netlist of module `\riscv_v_arithmetic_ALU' to `<abc-temp-dir>/input.blif'..
13.45.1. Executing ABC.
13.45.2. Re-integrating ABC results.
13.46. Extracting gate netlist of module `\riscv_v_bw_and' to `<abc-temp-dir>/input.blif'..
13.46.1. Executing ABC.
13.46.2. Re-integrating ABC results.
13.47. Extracting gate netlist of module `\riscv_v_bw_or' to `<abc-temp-dir>/input.blif'..
13.47.1. Executing ABC.
13.47.2. Re-integrating ABC results.
13.48. Extracting gate netlist of module `\riscv_v_bw_xor' to `<abc-temp-dir>/input.blif'..
13.48.1. Executing ABC.
13.48.2. Re-integrating ABC results.
13.49. Extracting gate netlist of module `\riscv_v_bypass' to `<abc-temp-dir>/input.blif'..
13.49.1. Executing ABC.
13.49.2. Re-integrating ABC results.
13.50. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
13.50.1. Executing ABC.
13.50.2. Re-integrating ABC results.
13.51. Extracting gate netlist of module `\riscv_v_csr_ctrl' to `<abc-temp-dir>/input.blif'..
13.51.1. Executing ABC.
13.51.2. Re-integrating ABC results.
13.52. Extracting gate netlist of module `\riscv_v_ctrl' to `<abc-temp-dir>/input.blif'..
13.52.1. Executing ABC.
13.52.2. Re-integrating ABC results.
13.53. Extracting gate netlist of module `\riscv_v_decode' to `<abc-temp-dir>/input.blif'..
13.54. Extracting gate netlist of module `\riscv_v_decode_element' to `<abc-temp-dir>/input.blif'..
13.54.1. Executing ABC.
13.54.2. Re-integrating ABC results.
13.55. Extracting gate netlist of module `\riscv_v_exe_alu' to `<abc-temp-dir>/input.blif'..
13.55.1. Executing ABC.
13.55.2. Re-integrating ABC results.
13.56. Extracting gate netlist of module `\riscv_v_execute' to `<abc-temp-dir>/input.blif'..
13.57. Extracting gate netlist of module `\riscv_v_extend' to `<abc-temp-dir>/input.blif'..
13.57.1. Executing ABC.
13.57.2. Re-integrating ABC results.
13.58. Extracting gate netlist of module `\riscv_v_logic_ALU' to `<abc-temp-dir>/input.blif'..
13.58.1. Executing ABC.
13.58.2. Re-integrating ABC results.
13.59. Extracting gate netlist of module `\riscv_v_mul' to `<abc-temp-dir>/input.blif'..
13.59.1. Executing ABC.
13.59.2. Re-integrating ABC results.
13.60. Extracting gate netlist of module `\riscv_v_permutation_ALU' to `<abc-temp-dir>/input.blif'..
13.60.1. Executing ABC.
13.60.2. Re-integrating ABC results.
13.61. Extracting gate netlist of module `\riscv_v_reduct_src' to `<abc-temp-dir>/input.blif'..
13.61.1. Executing ABC.
13.61.2. Re-integrating ABC results.
13.62. Extracting gate netlist of module `\riscv_v_rf' to `<abc-temp-dir>/input.blif'..
13.62.1. Executing ABC.
13.62.2. Re-integrating ABC results.
13.63. Extracting gate netlist of module `\riscv_v_rf_ctrl' to `<abc-temp-dir>/input.blif'..
13.63.1. Executing ABC.
13.63.2. Re-integrating ABC results.
13.64. Extracting gate netlist of module `\riscv_v_shifter' to `<abc-temp-dir>/input.blif'..
13.64.1. Executing ABC.
13.64.2. Re-integrating ABC results.
13.65. Extracting gate netlist of module `\riscv_v_swizzle' to `<abc-temp-dir>/input.blif'..
13.65.1. Executing ABC.
13.65.2. Re-integrating ABC results.
13.66. Extracting gate netlist of module `\vedic_mul_unsigned_128bits' to `<abc-temp-dir>/input.blif'..
13.66.1. Executing ABC.
13.66.2. Re-integrating ABC results.
13.67. Extracting gate netlist of module `\vedic_mul_unsigned_16bits' to `<abc-temp-dir>/input.blif'..
13.67.1. Executing ABC.
13.67.2. Re-integrating ABC results.
13.68. Extracting gate netlist of module `\vedic_mul_unsigned_2bits' to `<abc-temp-dir>/input.blif'..
13.69. Extracting gate netlist of module `\vedic_mul_unsigned_32bits' to `<abc-temp-dir>/input.blif'..
13.69.1. Executing ABC.
13.69.2. Re-integrating ABC results.
13.70. Extracting gate netlist of module `\vedic_mul_unsigned_4bits' to `<abc-temp-dir>/input.blif'..
13.70.1. Executing ABC.
13.70.2. Re-integrating ABC results.
13.71. Extracting gate netlist of module `\vedic_mul_unsigned_64bits' to `<abc-temp-dir>/input.blif'..
13.71.1. Executing ABC.
13.71.2. Re-integrating ABC results.
13.72. Extracting gate netlist of module `\vedic_mul_unsigned_8bits' to `<abc-temp-dir>/input.blif'..
13.72.1. Executing ABC.
13.72.2. Re-integrating ABC results.
14. Printing statistics.
Ungroup modules of size 100
15. Executing HIERARCHY pass (managing design hierarchy).
15.1. Analyzing design hierarchy..
15.2. Analyzing design hierarchy..
Found module riscv_v
Found module riscv_v_decode
Found module riscv_v_csr
Found module riscv_v_csr_ctrl
Found module $paramod$433693f630673d0138e5544704a879f7986b6287\riscv_v_stage_1F582_5645A
Found module $paramod$66f095aa6b745ec1c33aa614deef06d74992a802\riscv_v_stage_C3F9D_39151
Found module $paramod\riscv_v_stage_300C0\NUM_STAGES=s32'00000000000000000000000000000001
Found module $paramod\riscv_v_stage_7EB58\NUM_STAGES=s32'00000000000000000000000000000001
Found module $paramod\riscv_v_stage_A8A75\NUM_STAGES=s32'00000000000000000000000000000001
Found module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001
Found module $paramod\riscv_v_stage_EA379\NUM_STAGES=s32'00000000000000000000000000000001
Found module riscv_v_ctrl
Found module $paramod$71bc36355404bda2cb143f978c0a68e4506de527\riscv_v_stage_A4EAF_A7C6B
Found module $paramod$b0230628c117cc5e1d7c014133e13870b792ff24\riscv_v_stage_EE621_F935D
Found module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001
Found module riscv_v_rf
Found module riscv_v_rf_ctrl
Found module $paramod$2146347be6a9291281141c11ae06b78a5225aa18\riscv_v_stage_63257_B3D37
Found module $paramod$266c03143c54df1c5adf4fb754caa2bfb30aec62\riscv_v_stage_969A4_CCEB1
Found module $paramod$7cb81b2a58a0ce3b23aac10cc1e4ce73effc8cd8\riscv_v_stage_300B3_9090A
Found module $paramod$81cda7e927670c58dd35f63665b91a63979e2586\riscv_v_stage_E6BB0_71521
Found module $paramod$9e949b9bffcb9d058dc19aa5601422ad5176c498\riscv_v_stage_969A4_CCEB1
Found module $paramod$a4a107c8fd8bbbb154137ac64da59878dc940c06\riscv_v_stage_E6BB0_71521
Found module $paramod$bc7794a3be0ebc5361b6e14a3e2778c05284a1fa\riscv_v_stage_96DA9_C2B4E
Found module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000011
Found module riscv_v_execute
Found module riscv_v_bypass
Found module riscv_v_decode_element
Found module riscv_v_exe_alu
Found module riscv_v_arithmetic_ALU
Found module riscv_v_adder
Found module $paramod$3744b0218f0ffa4a23ee8c995a012bae21f8ee80\adder_nbit
Found module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000001000
Found module full_adder
Found module riscv_v_reduct_src
Found module riscv_v_extend
Found module riscv_v_mul
Found module $paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000001000
Found module $paramod$c930ae2319550b5483d8466b9c0c87ca8f320f36\adder_nbit
Found module $paramod\behavioral_adder\WIDTH=s32'00000000000000000000000000001000
Found module $paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000010000
Found module $paramod$a598233daee5e562ea0fc5641e9a27b086f6d5fc\adder_nbit
Found module $paramod\behavioral_adder\WIDTH=s32'00000000000000000000000000010000
Found module vedic_mul_unsigned_128bits
Found module $paramod$3d7841fc4227cc20dede9fd4e47982483a6b3a8d\adder_nbit
Found module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000010000000
Found module full_adder
Found module vedic_mul_unsigned_64bits
Found module $paramod$e14793dbf79c4bc0ffd313a6c8d5b69d4b6266a0\adder_nbit
Found module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000001000000
Found module full_adder
Found module vedic_mul_unsigned_32bits
Found module $paramod$e5a987086d62438497040e78982269065c4529f6\adder_nbit
Found module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000100000
Found module full_adder
Found module vedic_mul_unsigned_16bits
Found module $paramod$ba9c8fcda47c1854100c1df208eb6f5917d520df\adder_nbit
Found module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000010000
Found module full_adder
Found module vedic_mul_unsigned_8bits
Found module $paramod$3744b0218f0ffa4a23ee8c995a012bae21f8ee80\adder_nbit
Found module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000001000
Found module full_adder
Found module vedic_mul_unsigned_4bits
Found module $paramod$8043d229f65b81b7973dc2fbbbc78977b59416a3\adder_nbit
Found module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000000100
Found module full_adder
Found module vedic_mul_unsigned_2bits
Found module multiplier_2bit
Found module half_adder
Found module riscv_v_logic_ALU
Found module riscv_v_bw_and
Found module $paramod\riscv_v_bitwise_and\DATA_WIDTH=s32'00000000000000000000000000001000
Found module riscv_v_reduct_src
Found module riscv_v_bw_or
Found module $paramod\riscv_v_bitwise_or\DATA_WIDTH=s32'00000000000000000000000000001000
Found module riscv_v_reduct_src
Found module riscv_v_bw_xor
Found module $paramod\riscv_v_bitwise_xor\DATA_WIDTH=s32'00000000000000000000000000001000
Found module riscv_v_reduct_src
Found module riscv_v_shifter
Found module $paramod\shifter\WIDTH=s32'00000000000000000000000000001000
Found module riscv_v_permutation_ALU
Found module riscv_v_swizzle
16. Printing statistics.
Preserving module: \riscv_v (area: 20268.795240)
17. Printing statistics.
Preserving module: \riscv_v_decode (area: 5174.660700)
18. Printing statistics.
Flattening module \riscv_v_csr (area: 24.100740)
19. Printing statistics.
Flattening module \riscv_v_csr_ctrl (area: 18.443700)
20. Printing statistics.
Flattening module $paramod$433693f630673d0138e5544704a879f7986b6287\riscv_v_stage_1F582_5645A (area: 1.501740)
21. Printing statistics.
Flattening module $paramod$66f095aa6b745ec1c33aa614deef06d74992a802\riscv_v_stage_C3F9D_39151 (area: 1.501740)
22. Printing statistics.
Flattening module $paramod\riscv_v_stage_300C0\NUM_STAGES=s32'00000000000000000000000000000001 (area: 0.349920)
23. Printing statistics.
Flattening module $paramod\riscv_v_stage_7EB58\NUM_STAGES=s32'00000000000000000000000000000001 (area: 2.449440)
24. Printing statistics.
Flattening module $paramod\riscv_v_stage_A8A75\NUM_STAGES=s32'00000000000000000000000000000001 (area: 2.012040)
25. Printing statistics.
Flattening module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001 (area: 0.349920)
26. Printing statistics.
Flattening module $paramod\riscv_v_stage_EA379\NUM_STAGES=s32'00000000000000000000000000000001 (area: 0.539460)
27. Printing statistics.
Flattening module \riscv_v_ctrl (area: 29.539080)
28. Printing statistics.
Flattening module $paramod$71bc36355404bda2cb143f978c0a68e4506de527\riscv_v_stage_A4EAF_A7C6B (area: 1.108080)
29. Printing statistics.
Flattening module $paramod$b0230628c117cc5e1d7c014133e13870b792ff24\riscv_v_stage_EE621_F935D (area: 1.108080)
30. Printing statistics.
Flattening module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001 (area: 0.349920)
31. Printing statistics.
Preserving module: \riscv_v_rf (area: 4981.986000)
32. Printing statistics.
Preserving module: \riscv_v_rf_ctrl (area: 120.591180)
33. Printing statistics.
Flattening module $paramod$2146347be6a9291281141c11ae06b78a5225aa18\riscv_v_stage_63257_B3D37 (area: 5.540400)
34. Printing statistics.
Flattening module $paramod$266c03143c54df1c5adf4fb754caa2bfb30aec62\riscv_v_stage_969A4_CCEB1 (area: 26.069040)
35. Printing statistics.
Flattening module $paramod$7cb81b2a58a0ce3b23aac10cc1e4ce73effc8cd8\riscv_v_stage_300B3_9090A (area: 3.324240)
36. Printing statistics.
Flattening module $paramod$81cda7e927670c58dd35f63665b91a63979e2586\riscv_v_stage_E6BB0_71521 (area: 9.331200)
37. Printing statistics.
Flattening module $paramod$9e949b9bffcb9d058dc19aa5601422ad5176c498\riscv_v_stage_969A4_CCEB1 (area: 37.703880)
38. Printing statistics.
Flattening module $paramod$a4a107c8fd8bbbb154137ac64da59878dc940c06\riscv_v_stage_E6BB0_71521 (area: 6.298560)
39. Printing statistics.
Flattening module $paramod$bc7794a3be0ebc5361b6e14a3e2778c05284a1fa\riscv_v_stage_96DA9_C2B4E (area: 2.245320)
40. Printing statistics.
Flattening module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000011 (area: 0.612360)
41. Printing statistics.
Preserving module: \riscv_v_execute (area: 15094.134540)
42. Printing statistics.
Preserving module: \riscv_v_bypass (area: 194.920020)
43. Printing statistics.
Flattening module \riscv_v_decode_element (area: 34.831620)
44. Printing statistics.
Preserving module: \riscv_v_exe_alu (area: 14802.067980)
45. Printing statistics.
Preserving module: \riscv_v_arithmetic_ALU (area: 13888.528920)
46. Printing statistics.
Preserving module: \riscv_v_adder (area: 525.171600)
47. Printing statistics.
Flattening module $paramod$3744b0218f0ffa4a23ee8c995a012bae21f8ee80\adder_nbit (area: 2.799360)
48. Printing statistics.
Flattening module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000001000 (area: 2.799360)
49. Printing statistics.
Flattening module \full_adder (area: 0.349920)
50. Printing statistics.
Flattening module \riscv_v_reduct_src (area: 47.137140)
51. Printing statistics.
Flattening module \riscv_v_extend (area: 42.646500)
52. Printing statistics.
Preserving module: \riscv_v_mul (area: 13288.328640)
53. Printing statistics.
Preserving module: $paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000001000 (area: 135.521100)
54. Printing statistics.
Flattening module $paramod$c930ae2319550b5483d8466b9c0c87ca8f320f36\adder_nbit (area: 6.765120)
55. Printing statistics.
Flattening module $paramod\behavioral_adder\WIDTH=s32'00000000000000000000000000001000 (area: 6.765120)
56. Printing statistics.
Preserving module: $paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000010000 (area: 238.485060)
57. Printing statistics.
Flattening module $paramod$a598233daee5e562ea0fc5641e9a27b086f6d5fc\adder_nbit (area: 11.707740)
58. Printing statistics.
Flattening module $paramod\behavioral_adder\WIDTH=s32'00000000000000000000000000010000 (area: 11.707740)
59. Printing statistics.
Preserving module: \vedic_mul_unsigned_128bits (area: 12526.144560)
60. Printing statistics.
Flattening module $paramod$3d7841fc4227cc20dede9fd4e47982483a6b3a8d\adder_nbit (area: 44.789760)
61. Printing statistics.
Flattening module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000010000000 (area: 44.789760)
62. Printing statistics.
Flattening module \full_adder (area: 0.349920)
63. Printing statistics.
Preserving module: \vedic_mul_unsigned_64bits (area: 3097.900080)
64. Printing statistics.
Flattening module $paramod$e14793dbf79c4bc0ffd313a6c8d5b69d4b6266a0\adder_nbit (area: 22.394880)
65. Printing statistics.
Flattening module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000001000000 (area: 22.394880)
66. Printing statistics.
Flattening module \full_adder (area: 0.349920)
67. Printing statistics.
Preserving module: \vedic_mul_unsigned_32bits (area: 757.635120)
68. Printing statistics.
Flattening module $paramod$e5a987086d62438497040e78982269065c4529f6\adder_nbit (area: 11.197440)
69. Printing statistics.
Flattening module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000100000 (area: 11.197440)
70. Printing statistics.
Flattening module \full_adder (area: 0.349920)
71. Printing statistics.
Preserving module: \vedic_mul_unsigned_16bits (area: 180.966960)
72. Printing statistics.
Flattening module $paramod$ba9c8fcda47c1854100c1df208eb6f5917d520df\adder_nbit (area: 5.598720)
73. Printing statistics.
Flattening module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000010000 (area: 5.598720)
74. Printing statistics.
Flattening module \full_adder (area: 0.349920)
75. Printing statistics.
Flattening module \vedic_mul_unsigned_8bits (area: 40.998960)
76. Printing statistics.
Flattening module $paramod$3744b0218f0ffa4a23ee8c995a012bae21f8ee80\adder_nbit (area: 2.799360)
77. Printing statistics.
Flattening module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000001000 (area: 2.799360)
78. Printing statistics.
Flattening module \full_adder (area: 0.349920)
79. Printing statistics.
Flattening module \vedic_mul_unsigned_4bits (area: 8.106480)
80. Printing statistics.
Flattening module $paramod$8043d229f65b81b7973dc2fbbbc78977b59416a3\adder_nbit (area: 1.399680)
81. Printing statistics.
Flattening module $paramod\ripple_carry_adder\WIDTH=s32'00000000000000000000000000000100 (area: 1.399680)
82. Printing statistics.
Flattening module \full_adder (area: 0.349920)
83. Printing statistics.
Flattening module \vedic_mul_unsigned_2bits (area: 0.933120)
84. Printing statistics.
Flattening module \multiplier_2bit (area: 0.933120)
85. Printing statistics.
Flattening module \half_adder (area: 0.174960)
86. Printing statistics.
Preserving module: \riscv_v_logic_ALU (area: 882.935640)
87. Printing statistics.
Flattening module \riscv_v_bw_and (area: 91.606140)
88. Printing statistics.
Flattening module $paramod\riscv_v_bitwise_and\DATA_WIDTH=s32'00000000000000000000000000001000 (area: 1.166400)
89. Printing statistics.
Flattening module \riscv_v_reduct_src (area: 47.137140)
90. Printing statistics.
Flattening module \riscv_v_bw_or (area: 99.727200)
91. Printing statistics.
Flattening module $paramod\riscv_v_bitwise_or\DATA_WIDTH=s32'00000000000000000000000000001000 (area: 1.399680)
92. Printing statistics.
Flattening module \riscv_v_reduct_src (area: 47.137140)
93. Printing statistics.
Flattening module \riscv_v_bw_xor (area: 99.727200)
94. Printing statistics.
Flattening module $paramod\riscv_v_bitwise_xor\DATA_WIDTH=s32'00000000000000000000000000001000 (area: 1.399680)
95. Printing statistics.
Flattening module \riscv_v_reduct_src (area: 47.137140)
96. Printing statistics.
Preserving module: \riscv_v_shifter (area: 517.954500)
97. Printing statistics.
Flattening module $paramod\shifter\WIDTH=s32'00000000000000000000000000001000 (area: 14.638320)
98. Printing statistics.
Flattening module \riscv_v_permutation_ALU (area: 17.773020)
99. Printing statistics.
Flattening module \riscv_v_swizzle (area: 62.314920)
Warnings: 20 unique messages, 107 total
End of script. Logfile hash: eb1ab66cce, CPU: user 550.74s system 17.24s, MEM: 20367.91 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 31% 122x opt_expr (199 sec), 12% 28x opt_clean (82 sec), ...
Elapsed time: 10:41.19[h:]min:sec. CPU time: user 620.10 sys 21.04 (99%). Peak memory: 20856740KB.
mkdir -p ./results/asap7/riscv_v_hier/base ./logs/asap7/riscv_v_hier/base ./reports/asap7/riscv_v_hier/base ./objects/asap7/riscv_v_hier/base
(export VERILOG_FILES=./results/asap7/riscv_v_hier/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_hier/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_hier/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
8. Executing HIERARCHY pass (managing design hierarchy).
8.1. Analyzing design hierarchy..
8.2. Analyzing design hierarchy..
Preserving module riscv_v
Preserving module riscv_v_decode
Preserving module riscv_v_execute
Preserving module riscv_v_rf
Preserving module riscv_v_csr
Preserving module riscv_v_exe_alu
Preserving module riscv_v_logic_ALU
Preserving module riscv_v_arithmetic_ALU
Preserving module riscv_v_permutation_ALU
Preserving module riscv_v_adder
Preserving module riscv_v_mul
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_hier/base/clock_period.txt
Setting clock period to 6400.0
9. Executing HIERARCHY pass (managing design hierarchy).
9.1. Analyzing design hierarchy..
9.2. Analyzing design hierarchy..
synth -top riscv_v -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
10. Executing SYNTH pass.
10.1. Executing HIERARCHY pass (managing design hierarchy).
10.1.1. Analyzing design hierarchy..
10.1.2. Analyzing design hierarchy..
10.2. Executing PROC pass (convert processes to netlists).
10.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
10.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
10.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
10.2.4. Executing PROC_INIT pass (extract init attributes).
10.2.5. Executing PROC_ARST pass (detect async resets in processes).
10.2.6. Executing PROC_ROM pass (convert switches to ROMs).
10.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
10.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
10.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Warning: Async reset value `\rst_val' is not constant!
10.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
10.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
10.2.12. Executing OPT_EXPR pass (perform const folding).
10.3. Executing FLATTEN pass (flatten design).
10.4. Executing OPT_EXPR pass (perform const folding).
10.5. Executing OPT_CLEAN pass (remove unused cells and wires).
10.6. Executing CHECK pass (checking for obvious problems).
Warning: Wire riscv_v_decode.\vlenb_exe [6] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [5] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [4] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [3] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [2] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [1] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [0] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [2] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [1] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [0] is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_lb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_lb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_hb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_hb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_lb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_lb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_hb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_hb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_lb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_lb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_hb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_hb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_lb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_lb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_hb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_hb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_lb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_lb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_hb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_hb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_lb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_lb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_hb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_hb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_lb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_lb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_hb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_hb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_lb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_lb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_lb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_hb.mid_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_hb.low_adder.get_ripple_carry_adder.adder.gen_adder[1].adder.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_hb.high_adder.get_ripple_carry_adder.adder.gen_adder[3].adder.B is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_lb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_lb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_lb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_lb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_hb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_hb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_hb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_la_hb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_lb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_lb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_lb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_lb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_hb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_hb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_hb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_lb.mul_ha_hb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_lb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_lb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_lb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_lb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_hb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_hb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_hb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_la_hb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_lb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_lb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_lb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_lb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_hb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_hb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_hb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_la_hb.mul_ha_hb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_lb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_lb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_lb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_lb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_hb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_hb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_hb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_la_hb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_lb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_lb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_lb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_lb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_hb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_hb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_hb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_lb.mul_ha_hb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_lb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_lb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_lb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_lb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_hb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_hb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_hb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_la_hb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_lb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_lb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_lb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_lb.mul_ha_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_hb.mul_la_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_hb.mul_la_hb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_hb.mul_ha_lb.mul.ha1.A is used but has no driver.
Warning: Wire vedic_mul_unsigned_16bits.\mul_ha_hb.mul_ha_hb.mul_ha_hb.mul.ha1.A is used but has no driver.
10.7. Executing OPT pass (performing simple optimizations).
10.7.1. Executing OPT_EXPR pass (perform const folding).
10.7.2. Executing OPT_MERGE pass (detect identical cells).
10.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.7.5. Executing OPT_MERGE pass (detect identical cells).
10.7.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.7.8. Executing OPT_EXPR pass (perform const folding).
10.7.9. Rerunning OPT passes. (Maybe there is more to do..)
10.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.7.12. Executing OPT_MERGE pass (detect identical cells).
10.7.13. Executing OPT_DFF pass (perform DFF optimizations).
10.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.7.15. Executing OPT_EXPR pass (perform const folding).
10.7.16. Finished OPT passes. (There is nothing left to do.)
10.8. Executing FSM pass (extract and optimize FSM).
10.8.1. Executing FSM_DETECT pass (finding FSMs in design).
10.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
10.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
10.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
10.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
10.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
10.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
10.9. Executing OPT pass (performing simple optimizations).
10.9.1. Executing OPT_EXPR pass (perform const folding).
10.9.2. Executing OPT_MERGE pass (detect identical cells).
10.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.9.5. Executing OPT_MERGE pass (detect identical cells).
10.9.6. Executing OPT_DFF pass (perform DFF optimizations).
10.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.9.8. Executing OPT_EXPR pass (perform const folding).
10.9.9. Rerunning OPT passes. (Maybe there is more to do..)
10.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.9.12. Executing OPT_MERGE pass (detect identical cells).
10.9.13. Executing OPT_DFF pass (perform DFF optimizations).
10.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.9.15. Executing OPT_EXPR pass (perform const folding).
10.9.16. Rerunning OPT passes. (Maybe there is more to do..)
10.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.9.19. Executing OPT_MERGE pass (detect identical cells).
10.9.20. Executing OPT_DFF pass (perform DFF optimizations).
10.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
10.9.22. Executing OPT_EXPR pass (perform const folding).
10.9.23. Finished OPT passes. (There is nothing left to do.)
10.10. Executing WREDUCE pass (reducing word size of cells).
10.11. Executing PEEPOPT pass (run peephole optimizers).
10.12. Executing OPT_CLEAN pass (remove unused cells and wires).
10.13. Executing ALUMACC pass (create $alu and $macc cells).
10.14. Executing SHARE pass (SAT-based resource sharing).
10.15. Executing OPT pass (performing simple optimizations).
10.15.1. Executing OPT_EXPR pass (perform const folding).
10.15.2. Executing OPT_MERGE pass (detect identical cells).
10.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.15.5. Executing OPT_MERGE pass (detect identical cells).
10.15.6. Executing OPT_DFF pass (perform DFF optimizations).
10.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15.8. Executing OPT_EXPR pass (perform const folding).
10.15.9. Rerunning OPT passes. (Maybe there is more to do..)
10.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.15.12. Executing OPT_MERGE pass (detect identical cells).
10.15.13. Executing OPT_DFF pass (perform DFF optimizations).
10.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15.15. Executing OPT_EXPR pass (perform const folding).
10.15.16. Finished OPT passes. (There is nothing left to do.)
10.16. Executing MEMORY pass.
10.16.1. Executing OPT_MEM pass (optimize memories).
10.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
10.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
10.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
10.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
10.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
10.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
10.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
10.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
10.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
10.17. Executing OPT_CLEAN pass (remove unused cells and wires).
11. Executing SYNTH pass.
11.1. Executing OPT pass (performing simple optimizations).
11.1.1. Executing OPT_EXPR pass (perform const folding).
11.1.2. Executing OPT_MERGE pass (detect identical cells).
11.1.3. Executing OPT_DFF pass (perform DFF optimizations).
11.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
11.1.5. Rerunning OPT passes. (Removed registers in this run.)
11.1.6. Executing OPT_EXPR pass (perform const folding).
11.1.7. Executing OPT_MERGE pass (detect identical cells).
11.1.8. Executing OPT_DFF pass (perform DFF optimizations).
11.1.9. Executing OPT_CLEAN pass (remove unused cells and wires).
11.1.10. Finished fast OPT passes.
11.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
11.3. Executing OPT pass (performing simple optimizations).
11.3.1. Executing OPT_EXPR pass (perform const folding).
11.3.2. Executing OPT_MERGE pass (detect identical cells).
11.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
11.3.5. Executing OPT_MERGE pass (detect identical cells).
11.3.6. Executing OPT_SHARE pass.
11.3.7. Executing OPT_DFF pass (perform DFF optimizations).
11.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
11.3.9. Executing OPT_EXPR pass (perform const folding).
11.3.10. Rerunning OPT passes. (Maybe there is more to do..)
11.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
11.3.13. Executing OPT_MERGE pass (detect identical cells).
11.3.14. Executing OPT_SHARE pass.
11.3.15. Executing OPT_DFF pass (perform DFF optimizations).
11.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
11.3.17. Executing OPT_EXPR pass (perform const folding).
11.3.18. Finished OPT passes. (There is nothing left to do.)
11.4. Executing TECHMAP pass (map to technology primitives).
11.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
11.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
11.4.3. Continuing TECHMAP pass.
11.4.15. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.16. Executing OPT_EXPR pass (perform const folding).
11.4.29. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.30. Executing OPT_EXPR pass (perform const folding).
11.4.36. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.37. Executing OPT_EXPR pass (perform const folding).
11.4.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.44. Executing OPT_EXPR pass (perform const folding).
11.4.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.51. Executing OPT_EXPR pass (perform const folding).
11.4.57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.58. Executing OPT_EXPR pass (perform const folding).
11.4.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.65. Executing OPT_EXPR pass (perform const folding).
11.4.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.72. Executing OPT_EXPR pass (perform const folding).
11.4.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.79. Executing OPT_EXPR pass (perform const folding).
11.4.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.86. Executing OPT_EXPR pass (perform const folding).
11.4.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.93. Executing OPT_EXPR pass (perform const folding).
11.4.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.100. Executing OPT_EXPR pass (perform const folding).
11.4.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.107. Executing OPT_EXPR pass (perform const folding).
11.4.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.114. Executing OPT_EXPR pass (perform const folding).
11.4.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.121. Executing OPT_EXPR pass (perform const folding).
11.4.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.128. Executing OPT_EXPR pass (perform const folding).
11.4.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4.130. Executing OPT_EXPR pass (perform const folding).
11.5. Executing OPT pass (performing simple optimizations).
11.5.1. Executing OPT_EXPR pass (perform const folding).
11.5.2. Executing OPT_MERGE pass (detect identical cells).
11.5.3. Executing OPT_DFF pass (perform DFF optimizations).
11.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
11.5.5. Finished fast OPT passes.
11.6. Executing ABC pass (technology mapping using ABC).
11.6.1. Extracting gate netlist of module `$paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
11.6.2. Extracting gate netlist of module `$paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000010000' to `<abc-temp-dir>/input.blif'..
11.6.3. Extracting gate netlist of module `\riscv_v' to `<abc-temp-dir>/input.blif'..
11.6.4. Extracting gate netlist of module `\riscv_v_adder' to `<abc-temp-dir>/input.blif'..
11.6.5. Extracting gate netlist of module `\riscv_v_arithmetic_ALU' to `<abc-temp-dir>/input.blif'..
11.6.6. Extracting gate netlist of module `\riscv_v_bypass' to `<abc-temp-dir>/input.blif'..
11.6.7. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
11.6.8. Extracting gate netlist of module `\riscv_v_decode' to `<abc-temp-dir>/input.blif'..
11.6.9. Extracting gate netlist of module `\riscv_v_exe_alu' to `<abc-temp-dir>/input.blif'..
11.6.10. Extracting gate netlist of module `\riscv_v_execute' to `<abc-temp-dir>/input.blif'..
11.6.11. Extracting gate netlist of module `\riscv_v_logic_ALU' to `<abc-temp-dir>/input.blif'..
11.6.12. Extracting gate netlist of module `\riscv_v_mul' to `<abc-temp-dir>/input.blif'..
11.6.13. Extracting gate netlist of module `\riscv_v_permutation_ALU' to `<abc-temp-dir>/input.blif'..
11.6.14. Extracting gate netlist of module `\riscv_v_rf' to `<abc-temp-dir>/input.blif'..
11.6.15. Extracting gate netlist of module `\riscv_v_rf_ctrl' to `<abc-temp-dir>/input.blif'..
11.6.16. Extracting gate netlist of module `\riscv_v_shifter' to `<abc-temp-dir>/input.blif'..
11.6.17. Extracting gate netlist of module `\vedic_mul_unsigned_128bits' to `<abc-temp-dir>/input.blif'..
11.6.18. Extracting gate netlist of module `\vedic_mul_unsigned_16bits' to `<abc-temp-dir>/input.blif'..
11.6.19. Extracting gate netlist of module `\vedic_mul_unsigned_32bits' to `<abc-temp-dir>/input.blif'..
11.6.20. Extracting gate netlist of module `\vedic_mul_unsigned_64bits' to `<abc-temp-dir>/input.blif'..
11.7. Executing OPT pass (performing simple optimizations).
11.7.1. Executing OPT_EXPR pass (perform const folding).
11.7.2. Executing OPT_MERGE pass (detect identical cells).
11.7.3. Executing OPT_DFF pass (perform DFF optimizations).
11.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
11.7.5. Finished fast OPT passes.
11.8. Executing HIERARCHY pass (managing design hierarchy).
11.8.1. Analyzing design hierarchy..
11.8.2. Analyzing design hierarchy..
11.9. Printing statistics.
11.10. Executing CHECK pass (checking for obvious problems).
12. Executing OPT pass (performing simple optimizations).
12.1. Executing OPT_EXPR pass (perform const folding).
12.2. Executing OPT_MERGE pass (detect identical cells).
12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.5. Executing OPT_MERGE pass (detect identical cells).
12.6. Executing OPT_DFF pass (perform DFF optimizations).
12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
12.8. Executing OPT_EXPR pass (perform const folding).
12.9. Rerunning OPT passes. (Maybe there is more to do..)
12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.12. Executing OPT_MERGE pass (detect identical cells).
12.13. Executing OPT_DFF pass (perform DFF optimizations).
12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
12.15. Executing OPT_EXPR pass (perform const folding).
12.16. Finished OPT passes. (There is nothing left to do.)
13. Executing TECHMAP pass (map to technology primitives).
13.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
13.2. Continuing TECHMAP pass.
14. Executing TECHMAP pass (map to technology primitives).
14.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
14.2. Continuing TECHMAP pass.
15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
16. Executing OPT pass (performing simple optimizations).
16.1. Executing OPT_EXPR pass (perform const folding).
16.2. Executing OPT_MERGE pass (detect identical cells).
16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
16.5. Executing OPT_MERGE pass (detect identical cells).
16.6. Executing OPT_DFF pass (perform DFF optimizations).
16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
16.8. Executing OPT_EXPR pass (perform const folding).
16.9. Rerunning OPT passes. (Maybe there is more to do..)
16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
16.12. Executing OPT_MERGE pass (detect identical cells).
16.13. Executing OPT_DFF pass (perform DFF optimizations).
16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
16.15. Executing OPT_EXPR pass (perform const folding).
16.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_hier/base/lib/merged.lib -constr ./objects/asap7/riscv_v_hier/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 6400.0
17. Executing ABC pass (technology mapping using ABC).
17.1. Extracting gate netlist of module `$paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
17.1.1. Executing ABC.
17.1.2. Re-integrating ABC results.
17.2. Extracting gate netlist of module `$paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000010000' to `<abc-temp-dir>/input.blif'..
17.2.1. Executing ABC.
17.2.2. Re-integrating ABC results.
17.3. Extracting gate netlist of module `\riscv_v' to `<abc-temp-dir>/input.blif'..
17.4. Extracting gate netlist of module `\riscv_v_adder' to `<abc-temp-dir>/input.blif'..
17.4.1. Executing ABC.
17.4.2. Re-integrating ABC results.
17.5. Extracting gate netlist of module `\riscv_v_arithmetic_ALU' to `<abc-temp-dir>/input.blif'..
17.5.1. Executing ABC.
17.5.2. Re-integrating ABC results.
17.6. Extracting gate netlist of module `\riscv_v_bypass' to `<abc-temp-dir>/input.blif'..
17.6.1. Executing ABC.
17.6.2. Re-integrating ABC results.
17.7. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
17.7.1. Executing ABC.
17.7.2. Re-integrating ABC results.
17.8. Extracting gate netlist of module `\riscv_v_decode' to `<abc-temp-dir>/input.blif'..
17.8.1. Executing ABC.
17.8.2. Re-integrating ABC results.
17.9. Extracting gate netlist of module `\riscv_v_exe_alu' to `<abc-temp-dir>/input.blif'..
17.9.1. Executing ABC.
17.9.2. Re-integrating ABC results.
17.10. Extracting gate netlist of module `\riscv_v_execute' to `<abc-temp-dir>/input.blif'..
17.10.1. Executing ABC.
17.10.2. Re-integrating ABC results.
17.11. Extracting gate netlist of module `\riscv_v_logic_ALU' to `<abc-temp-dir>/input.blif'..
17.11.1. Executing ABC.
17.11.2. Re-integrating ABC results.
17.12. Extracting gate netlist of module `\riscv_v_mul' to `<abc-temp-dir>/input.blif'..
17.12.1. Executing ABC.
17.12.2. Re-integrating ABC results.
17.13. Extracting gate netlist of module `\riscv_v_permutation_ALU' to `<abc-temp-dir>/input.blif'..
17.13.1. Executing ABC.
17.13.2. Re-integrating ABC results.
17.14. Extracting gate netlist of module `\riscv_v_rf' to `<abc-temp-dir>/input.blif'..
17.14.1. Executing ABC.
17.14.2. Re-integrating ABC results.
17.15. Extracting gate netlist of module `\riscv_v_rf_ctrl' to `<abc-temp-dir>/input.blif'..
17.15.1. Executing ABC.
17.15.2. Re-integrating ABC results.
17.16. Extracting gate netlist of module `\riscv_v_shifter' to `<abc-temp-dir>/input.blif'..
17.16.1. Executing ABC.
17.16.2. Re-integrating ABC results.
17.17. Extracting gate netlist of module `\vedic_mul_unsigned_128bits' to `<abc-temp-dir>/input.blif'..
17.17.1. Executing ABC.
17.17.2. Re-integrating ABC results.
17.18. Extracting gate netlist of module `\vedic_mul_unsigned_16bits' to `<abc-temp-dir>/input.blif'..
17.18.1. Executing ABC.
17.18.2. Re-integrating ABC results.
17.19. Extracting gate netlist of module `\vedic_mul_unsigned_32bits' to `<abc-temp-dir>/input.blif'..
17.19.1. Executing ABC.
17.19.2. Re-integrating ABC results.
17.20. Extracting gate netlist of module `\vedic_mul_unsigned_64bits' to `<abc-temp-dir>/input.blif'..
17.20.1. Executing ABC.
17.20.2. Re-integrating ABC results.
18. Executing SETUNDEF pass (replace undef values with defined constants).
19. Executing SPLITNETS pass (splitting up multi-bit signals).
20. Executing OPT_CLEAN pass (remove unused cells and wires).
21. Executing HILOMAP pass (mapping to constant drivers).
22. Executing INSBUF pass (insert buffer cells for connected wires).
23. Executing CHECK pass (checking for obvious problems).
24. Printing statistics.
25. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_hier/constraint.sdc ./results/asap7/riscv_v_hier/base/1_synth.sdc
Warnings: 139 unique messages, 162 total
End of script. Logfile hash: e67390dc79, CPU: user 497.75s system 15.84s, MEM: 20413.28 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 32% 130x opt_expr (187 sec), 14% 34x opt_clean (83 sec), ...
Elapsed time: 9:46.03[h:]min:sec. CPU time: user 567.82 sys 18.18 (99%). Peak memory: 20903196KB.
mkdir -p ./results/asap7/riscv_v_hier/base ./logs/asap7/riscv_v_hier/base ./reports/asap7/riscv_v_hier/base
cp ./results/asap7/riscv_v_hier/base/1_1_yosys.v ./results/asap7/riscv_v_hier/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/asap7/riscv_v_hier/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 155437
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 740 rows of 3703 site asap7sc7p5t.
[INFO RSZ-0026] Removed 21642 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 15665 u^2 39% utilization.
Elapsed time: 1:14.48[h:]min:sec. CPU time: user 73.96 sys 0.52 (99%). Peak memory: 987488KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:02.16[h:]min:sec. CPU time: user 1.91 sys 0.24 (99%). Peak memory: 455804KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_hier/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_hier/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.22[h:]min:sec. CPU time: user 0.13 sys 0.09 (100%). Peak memory: 100332KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
No macros found: Skipping macro_placement
Elapsed time: 0:02.24[h:]min:sec. CPU time: user 2.00 sys 0.23 (100%). Peak memory: 450664KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 1480 endcaps.
[INFO TAP-0005] Inserted 2968 tapcells.
Elapsed time: 0:02.03[h:]min:sec. CPU time: user 1.81 sys 0.21 (100%). Peak memory: 373484KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:05.83[h:]min:sec. CPU time: user 5.56 sys 0.26 (100%). Peak memory: 479168KB.
cp ./results/asap7/riscv_v_hier/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_hier/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            138243
[INFO GPL-0007] NumPlaceInstances:       133795
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 158226
[INFO GPL-0011] NumPins:                 479419
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       15665.466 um^2
[INFO GPL-0019] Util:                    39.338 %
[INFO GPL-0020] StdInstsArea:         15665.466 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    348870
[INFO GPL-0032] FillerInit:NumGNets:     158226
[INFO GPL-0033] FillerInit:NumGPins:     479419
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.117 um^2
[INFO GPL-0025] IdealBinArea:             0.117 um^2
[INFO GPL-0026] IdealBinCnt:             341225
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.391  0.391 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            138243
[INFO GPL-0007] NumPlaceInstances:       133795
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 158226
[INFO GPL-0011] NumPins:                 479146
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       15665.466 um^2
[INFO GPL-0019] Util:                    39.338 %
[INFO GPL-0020] StdInstsArea:         15665.466 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    244878
[INFO GPL-0032] FillerInit:NumGNets:     158226
[INFO GPL-0033] FillerInit:NumGPins:     479146
[INFO GPL-0023] TargetDensity:            0.707
[INFO GPL-0024] AvrgPlaceInstArea:        0.117 um^2
[INFO GPL-0025] IdealBinArea:             0.166 um^2
[INFO GPL-0026] IdealBinCnt:             241140
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  0.782  0.781 )
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter:    1 overflow: 0.997 HPWL: 85252409
[NesterovSolve] Iter:   10 overflow: 0.997 HPWL: 15991764
[NesterovSolve] Iter:   20 overflow: 0.998 HPWL: 12868062
[NesterovSolve] Iter:   30 overflow: 0.998 HPWL: 12075147
[NesterovSolve] Iter:   40 overflow: 0.998 HPWL: 11804852
[NesterovSolve] Iter:   50 overflow: 0.998 HPWL: 11670461
[NesterovSolve] Iter:   60 overflow: 0.998 HPWL: 11591808
[NesterovSolve] Iter:   70 overflow: 0.998 HPWL: 11538677
[NesterovSolve] Iter:   80 overflow: 0.998 HPWL: 11556290
[NesterovSolve] Iter:   90 overflow: 0.997 HPWL: 11910442
[NesterovSolve] Iter:  100 overflow: 0.997 HPWL: 13144872
[NesterovSolve] Iter:  110 overflow: 0.997 HPWL: 15730458
[NesterovSolve] Iter:  120 overflow: 0.997 HPWL: 20053488
[NesterovSolve] Iter:  130 overflow: 0.996 HPWL: 26479500
[NesterovSolve] Iter:  140 overflow: 0.994 HPWL: 35150657
[NesterovSolve] Iter:  150 overflow: 0.991 HPWL: 44799213
[NesterovSolve] Iter:  160 overflow: 0.986 HPWL: 54715657
[NesterovSolve] Iter:  170 overflow: 0.978 HPWL: 65355418
[NesterovSolve] Iter:  180 overflow: 0.967 HPWL: 84943390
[NesterovSolve] Iter:  190 overflow: 0.955 HPWL: 104906077
[NesterovSolve] Iter:  200 overflow: 0.939 HPWL: 125696459
[NesterovSolve] Iter:  210 overflow: 0.916 HPWL: 150525495
[NesterovSolve] Iter:  220 overflow: 0.882 HPWL: 177116839
[NesterovSolve] Iter:  230 overflow: 0.840 HPWL: 200501722
[NesterovSolve] Iter:  240 overflow: 0.797 HPWL: 216299075
[NesterovSolve] Iter:  250 overflow: 0.754 HPWL: 227771383
[NesterovSolve] Iter:  260 overflow: 0.707 HPWL: 243694087
[NesterovSolve] Iter:  270 overflow: 0.660 HPWL: 266360796
[NesterovSolve] Iter:  280 overflow: 0.616 HPWL: 284955851
[NesterovSolve] Iter:  290 overflow: 0.577 HPWL: 298703475
[NesterovSolve] Iter:  300 overflow: 0.535 HPWL: 310047346
[NesterovSolve] Iter:  310 overflow: 0.503 HPWL: 302105212
[NesterovSolve] Iter:  320 overflow: 0.471 HPWL: 314023197
[NesterovSolve] Iter:  330 overflow: 0.438 HPWL: 314012107
[NesterovSolve] Iter:  340 overflow: 0.402 HPWL: 309123705
[NesterovSolve] Iter:  350 overflow: 0.363 HPWL: 312165981
[NesterovSolve] Iter:  360 overflow: 0.328 HPWL: 305930481
[NesterovSolve] Iter:  370 overflow: 0.306 HPWL: 302218692
[NesterovSolve] Iter:  380 overflow: 0.278 HPWL: 297599539
[NesterovSolve] Iter:  390 overflow: 0.249 HPWL: 293185791
[NesterovSolve] Iter:  400 overflow: 0.223 HPWL: 289021089
[NesterovSolve] Iter:  410 overflow: 0.197 HPWL: 285311611
[NesterovSolve] Iter:  420 overflow: 0.172 HPWL: 282021161
[NesterovSolve] Iter:  430 overflow: 0.147 HPWL: 279214189
[NesterovSolve] Iter:  440 overflow: 0.125 HPWL: 276856664
[NesterovSolve] Iter:  450 overflow: 0.106 HPWL: 275127437
[NesterovSolve] Finished with Overflow: 0.099238
Elapsed time: 1:01.67[h:]min:sec. CPU time: user 212.80 sys 0.64 (346%). Peak memory: 709596KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           16612
[INFO PPL-0002] Number of I/O             273
[INFO PPL-0003] Number of I/O w/sink      252
[INFO PPL-0004] Number of I/O w/o sink    21
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 12945.16 um.
Elapsed time: 0:02.25[h:]min:sec. CPU time: user 1.98 sys 0.26 (99%). Peak memory: 464728KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            138243
[INFO GPL-0007] NumPlaceInstances:       133795
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 158226
[INFO GPL-0011] NumPins:                 479419
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       15665.466 um^2
[INFO GPL-0019] Util:                    39.338 %
[INFO GPL-0020] StdInstsArea:         15665.466 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    348870
[INFO GPL-0032] FillerInit:NumGNets:     158226
[INFO GPL-0033] FillerInit:NumGPins:     479419
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.117 um^2
[INFO GPL-0025] IdealBinArea:             0.117 um^2
[INFO GPL-0026] IdealBinCnt:             341225
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.391  0.391 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.7066901421546936 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            138243
[INFO GPL-0007] NumPlaceInstances:       133795
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 158226
[INFO GPL-0011] NumPins:                 479419
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       15665.466 um^2
[INFO GPL-0019] Util:                    39.338 %
[INFO GPL-0020] StdInstsArea:         15665.466 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00829286 HPWL: 418566212
[InitialPlace]  Iter: 2 CG residual: 0.00814124 HPWL: 191056999
[InitialPlace]  Iter: 3 CG residual: 0.00153871 HPWL: 188685890
[InitialPlace]  Iter: 4 CG residual: 0.00104082 HPWL: 190112510
[InitialPlace]  Iter: 5 CG residual: 0.00099698 HPWL: 186239369
[InitialPlace]  Iter: 6 CG residual: 0.00084626 HPWL: 186269530
[InitialPlace]  Iter: 7 CG residual: 0.00071823 HPWL: 184473391
[InitialPlace]  Iter: 8 CG residual: 0.00061884 HPWL: 184871980
[InitialPlace]  Iter: 9 CG residual: 0.00052077 HPWL: 183597580
[InitialPlace]  Iter: 10 CG residual: 0.00063721 HPWL: 184103933
[InitialPlace]  Iter: 11 CG residual: 0.00053993 HPWL: 182900051
[InitialPlace]  Iter: 12 CG residual: 0.00064497 HPWL: 183151787
[InitialPlace]  Iter: 13 CG residual: 0.00048495 HPWL: 182197224
[InitialPlace]  Iter: 14 CG residual: 0.00063327 HPWL: 182501112
[InitialPlace]  Iter: 15 CG residual: 0.00044408 HPWL: 181560503
[InitialPlace]  Iter: 16 CG residual: 0.00041556 HPWL: 181437417
[InitialPlace]  Iter: 17 CG residual: 0.00021604 HPWL: 180508843
[InitialPlace]  Iter: 18 CG residual: 0.00022932 HPWL: 180658140
[InitialPlace]  Iter: 19 CG residual: 0.00007974 HPWL: 179983809
[InitialPlace]  Iter: 20 CG residual: 0.00005991 HPWL: 179681587
[INFO GPL-0031] FillerInit:NumGCells:    244878
[INFO GPL-0032] FillerInit:NumGNets:     158226
[INFO GPL-0033] FillerInit:NumGPins:     479419
[INFO GPL-0023] TargetDensity:            0.707
[INFO GPL-0024] AvrgPlaceInstArea:        0.117 um^2
[INFO GPL-0025] IdealBinArea:             0.166 um^2
[INFO GPL-0026] IdealBinCnt:             241140
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  0.782  0.781 )
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter:    1 overflow: 0.994 HPWL: 104606483
[NesterovSolve] Iter:   10 overflow: 0.992 HPWL: 55906159
[NesterovSolve] Iter:   20 overflow: 0.991 HPWL: 50380666
[NesterovSolve] Iter:   30 overflow: 0.990 HPWL: 48746447
[NesterovSolve] Iter:   40 overflow: 0.990 HPWL: 50303743
[NesterovSolve] Iter:   50 overflow: 0.989 HPWL: 51876913
[NesterovSolve] Iter:   60 overflow: 0.988 HPWL: 53483442
[NesterovSolve] Iter:   70 overflow: 0.987 HPWL: 54936398
[NesterovSolve] Iter:   80 overflow: 0.987 HPWL: 56287428
[NesterovSolve] Iter:   90 overflow: 0.986 HPWL: 57638967
[NesterovSolve] Iter:  100 overflow: 0.986 HPWL: 59159330
[NesterovSolve] Iter:  110 overflow: 0.985 HPWL: 61244032
[NesterovSolve] Iter:  120 overflow: 0.985 HPWL: 64535780
[NesterovSolve] Iter:  130 overflow: 0.984 HPWL: 69579726
[NesterovSolve] Iter:  140 overflow: 0.983 HPWL: 75950945
[NesterovSolve] Iter:  150 overflow: 0.980 HPWL: 82940166
[NesterovSolve] Iter:  160 overflow: 0.976 HPWL: 91276170
[NesterovSolve] Iter:  170 overflow: 0.970 HPWL: 102419501
[NesterovSolve] Iter:  180 overflow: 0.961 HPWL: 117625148
[NesterovSolve] Iter:  190 overflow: 0.947 HPWL: 138308669
[NesterovSolve] Iter:  200 overflow: 0.928 HPWL: 165092446
[NesterovSolve] Iter:  210 overflow: 0.902 HPWL: 196837841
[NesterovSolve] Iter:  220 overflow: 0.870 HPWL: 229370167
[NesterovSolve] Iter:  230 overflow: 0.834 HPWL: 257792881
[NesterovSolve] Iter:  240 overflow: 0.794 HPWL: 274569001
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.13e-10
[INFO GPL-0103] Timing-driven: weighted 13463 nets.
[NesterovSolve] Iter:  250 overflow: 0.751 HPWL: 267668401
[NesterovSolve] Iter:  260 overflow: 0.709 HPWL: 261407640
[NesterovSolve] Iter:  270 overflow: 0.661 HPWL: 281190781
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -1.4e-09
[INFO GPL-0103] Timing-driven: weighted 13509 nets.
[NesterovSolve] Iter:  280 overflow: 0.608 HPWL: 303255505
[NesterovSolve] Snapshot saved at iter = 281
[NesterovSolve] Iter:  290 overflow: 0.565 HPWL: 309030049
[NesterovSolve] Iter:  300 overflow: 0.511 HPWL: 366327155
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -6.61e-10
[INFO GPL-0103] Timing-driven: weighted 13493 nets.
[NesterovSolve] Iter:  310 overflow: 0.481 HPWL: 370631808
[NesterovSolve] Iter:  320 overflow: 0.467 HPWL: 358037665
[NesterovSolve] Iter:  330 overflow: 0.432 HPWL: 382477373
[NesterovSolve] Iter:  340 overflow: 0.391 HPWL: 389984890
[NesterovSolve] Iter:  350 overflow: 0.349 HPWL: 384001242
[NesterovSolve] Iter:  360 overflow: 0.322 HPWL: 362238119
[NesterovSolve] Iter:  370 overflow: 0.307 HPWL: 354018531
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     740  740
[INFO GPL-0040] NumTiles: 547600
[INFO GPL-0081] TotalRouteOverflow: 0.26758718490600586
[INFO GPL-0082] OverflowTileCnt: 15
[INFO GPL-0083] 0.5%RC: 0.8257518265480713
[INFO GPL-0084] 1.0%RC: 0.7824726957335274
[INFO GPL-0085] 2.0%RC: 0.7397834584661171
[INFO GPL-0086] 5.0%RC: 0.6845166572260107
[INFO GPL-0087] FinalRC: 0.80411226
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -4.36e-10
[INFO GPL-0103] Timing-driven: weighted 13493 nets.
[NesterovSolve] Iter:  380 overflow: 0.275 HPWL: 336860987
[NesterovSolve] Iter:  390 overflow: 0.250 HPWL: 326092772
[NesterovSolve] Iter:  400 overflow: 0.227 HPWL: 318537415
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -5.43e-10
[INFO GPL-0103] Timing-driven: weighted 13467 nets.
[NesterovSolve] Iter:  410 overflow: 0.198 HPWL: 311198835
[NesterovSolve] Iter:  420 overflow: 0.174 HPWL: 305103897
[NesterovSolve] Iter:  430 overflow: 0.150 HPWL: 299803336
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -4.99e-10
[INFO GPL-0103] Timing-driven: weighted 13491 nets.
[NesterovSolve] Iter:  440 overflow: 0.129 HPWL: 295634716
[NesterovSolve] Iter:  450 overflow: 0.110 HPWL: 292438145
[NesterovSolve] Finished with Overflow: 0.099403
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 15795 u^2 40% utilization.
Elapsed time: 11:08.57[h:]min:sec. CPU time: user 1051.39 sys 1.79 (157%). Peak memory: 2205152KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 89 input buffers.
[INFO RSZ-0028] Inserted 162 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 14232 slew violations.
[INFO RSZ-0036] Found 311 capacitance violations.
[INFO RSZ-0037] Found 123 long wires.
[INFO RSZ-0038] Inserted 2175 buffers in 14233 nets.
[INFO RSZ-0039] Resized 13445 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 35170 tie TIELOx1_ASAP7_75t_R instances.
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 191 tie TIEHIx1_ASAP7_75t_R instances.
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 18294 u^2 46% utilization.
Instance count before 138243, after 175937
Pin count before 479146, after 519266
Elapsed time: 2:15.75[h:]min:sec. CPU time: user 135.03 sys 0.71 (99%). Peak memory: 1202620KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      71087.9 u
average displacement        0.4 u
max displacement            5.7 u
original HPWL          395491.6 u
legalized HPWL         462088.0 u
delta HPWL                   17 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 175937 cells, 273 terminals, 195920 edges, 519539 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 176210, edges 195920, pins 519539
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 4721 fixed cells.
[INFO DPO-0318] Collected 171489 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (399924, 399870)
[INFO DPO-0310] Assigned 171489 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.627310e+08.
[INFO DPO-0301] Pass   2 of matching; objective is 4.561067e+08.
[INFO DPO-0302] End of matching; objective is 4.559097e+08, improvement is 1.47 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.484297e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.470878e+08.
[INFO DPO-0307] End of global swaps; objective is 4.470878e+08, improvement is 1.94 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.458475e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.458475e+08, improvement is 0.28 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.405727e+08.
[INFO DPO-0304] Pass   2 of reordering; objective is 4.395170e+08.
[INFO DPO-0305] End of reordering; objective is 4.395170e+08, improvement is 1.42 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 3429780 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 3429780, swaps 677204, moves 351590 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.340944e+08, Scratch cost 4.298901e+08, Incremental cost 4.298901e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.298901e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.97 percent.
[INFO DPO-0328] End of random improver; improvement is 0.968517 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 85845 cell orientations for row compatibility.
[INFO DPO-0383] Performed 59241 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.280286e+08, improvement is 1.67 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           462088.0 u
Final HPWL              426989.5 u
Delta HPWL                  -7.6 %

[INFO DPL-0020] Mirrored 22974 instances
[INFO DPL-0021] HPWL before          426989.5 u
[INFO DPL-0022] HPWL after           426111.2 u
[INFO DPL-0023] HPWL delta               -0.2 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 18294 u^2 46% utilization.
Elapsed time: 2:44.12[h:]min:sec. CPU time: user 163.38 sys 0.71 (99%). Peak memory: 1383172KB.
cp ./results/asap7/riscv_v_hier/base/3_5_place_dp.odb ./results/asap7/riscv_v_hier/base/3_place.odb
cp ./results/asap7/riscv_v_hier/base/2_floorplan.sdc ./results/asap7/riscv_v_hier/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4910 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4910.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 20 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 219.
[INFO CTS-0024]  Normalized sink region: [(228.55, 196.674), (294.375, 290.173)].
[INFO CTS-0025]     Width:  65.8255.
[INFO CTS-0026]     Height: 93.4988.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 110
    Sub-region size: 65.8255 X 46.7494
[INFO CTS-0034]     Segment length (rounded): 24.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 55
    Sub-region size: 32.9127 X 46.7494
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 28
    Sub-region size: 32.9127 X 23.3747
[INFO CTS-0034]     Segment length (rounded): 12.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 14
    Sub-region size: 16.4564 X 23.3747
[INFO CTS-0034]     Segment length (rounded): 8.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 219.
[INFO CTS-0018]     Created 240 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 4.
[INFO CTS-0015]     Created 240 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:1, 9:2, 10:2, 11:5, 12:1, 13:1, 14:3, 15:4, 16:2, 17:5, 18:4, 19:6, 20:12, 21:22, 22:41, 23:44, 24:42, 25:22, 26:11, 27:4, 30:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 5121
[INFO CTS-0100]  Leaf buffers 219
[INFO CTS-0101]  Average sink wire length 189.73 um
[INFO CTS-0102]  Path depth 3 - 4
[INFO CTS-0207]  Leaf load cells 211
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement       1853.4 u
average displacement        0.0 u
max displacement            3.2 u
original HPWL          429936.0 u
legalized HPWL         440629.2 u
delta HPWL                    2 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0094] Found 128 endpoints with setup violations.
[INFO RSZ-0099] Repairing 128 out of 128 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt
---------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 | -513.242 |   -56671.7 |    128 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       10 |       0 |       0 |        8 |      2 |     5 | -334.929 |   -33853.9 |    128 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       20 |       0 |       0 |       14 |      5 |    10 | -119.978 |    -7142.9 |    128 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       30 |       0 |       0 |       14 |      7 |    18 |  -28.624 |      -98.4 |    128 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       35 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    126 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       36 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    125 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       37 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    124 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       38 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    123 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       39 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    122 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       40 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    122 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       40 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    121 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       41 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    120 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       42 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    119 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       43 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    118 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       44 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    117 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       45 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    116 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       46 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    115 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       47 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    114 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       48 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    113 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       49 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    112 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       50 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    112 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       50 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    111 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       51 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    110 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       52 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    109 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       53 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    108 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       54 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    107 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       55 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    106 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       56 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    105 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       57 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    104 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       58 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    103 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       59 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    102 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       60 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    102 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       60 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    101 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       61 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |    100 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       62 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     99 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       63 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     98 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       64 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     97 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       65 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     96 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       66 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     95 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       67 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     94 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       68 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     93 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       69 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     92 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       70 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     92 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       70 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     91 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       71 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     90 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       72 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     89 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       73 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     88 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       74 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     87 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       75 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     86 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       76 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     85 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       77 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     84 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       78 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     83 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       79 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     82 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       80 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     82 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       80 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     81 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       81 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     80 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       82 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     79 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       83 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     78 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       84 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     77 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       85 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     76 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       86 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     75 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       87 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     74 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       88 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     73 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       89 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     72 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       90 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     72 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       90 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     71 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       91 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     70 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       92 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     69 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       93 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     68 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       94 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     67 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       95 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     66 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       96 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     65 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       97 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     64 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       98 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     63 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       99 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     62 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      100 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     62 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      100 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     61 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      101 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     60 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      102 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     59 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      103 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     58 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      104 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     57 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      105 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     56 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      106 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     55 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      107 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     54 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      108 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     53 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      109 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     52 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      110 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     52 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      110 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     51 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      111 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     50 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      112 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     49 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      113 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     48 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      114 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     47 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      115 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     46 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      116 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     45 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      117 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     44 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      118 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     43 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      119 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     42 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      120 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     42 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      120 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     41 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      121 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     40 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      122 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     39 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      123 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     38 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      124 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     37 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      125 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     36 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      126 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     35 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      127 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     34 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      128 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     33 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      129 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     32 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      130 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     32 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      130 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     31 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      131 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     30 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      132 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     29 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      133 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     28 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      134 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     27 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      135 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     26 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      136 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     25 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      137 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     24 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      138 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     23 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      139 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     22 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      140 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     22 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      140 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     21 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      141 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     20 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      142 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     19 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      143 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     18 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      144 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     17 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      145 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     16 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      146 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     15 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      147 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     14 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      148 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     13 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      149 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     12 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      150 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     12 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      150 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     11 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      151 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |     10 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      152 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      9 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      153 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      8 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      154 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      7 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      155 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      6 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      156 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      5 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      157 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      4 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      158 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      3 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      159 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      2 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      160 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      2 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      160 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      1 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      161 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      0 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      162 |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      0 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
    final |       0 |       0 |       16 |      7 |    22 |   13.531 |       -0.0 |      0 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
---------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 11 buffers.
[INFO RSZ-0043] Swapped pins on 22 instances.
[INFO RSZ-0049] Cloned 7 instances.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement         14.3 u
average displacement        0.0 u
max displacement            0.8 u
original HPWL          440878.2 u
legalized HPWL         440887.0 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 18439 u^2 46% utilization.
Elapsed time: 3:48.61[h:]min:sec. CPU time: user 227.66 sys 0.93 (99%). Peak memory: 1718380KB.
cp ./results/asap7/riscv_v_hier/base/4_1_cts.odb ./results/asap7/riscv_v_hier/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v_hier/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 241 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 317
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 713314

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical      8222140       3696667          55.04%
M2         Horizontal    7126940       4038969          43.33%
M3         Vertical      8222140       4899607          40.41%
M4         Horizontal    6029520       3818025          36.68%
M5         Vertical      6029520       3763450          37.58%
M6         Horizontal    4385240       2643868          39.71%
M7         Vertical      4385240       2737256          37.58%
M8         Horizontal    3289300       1643536          50.03%
M9         Vertical      3289300       1643536          50.03%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 888144
[INFO GRT-0198] Via related Steiner nodes: 26926
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1157838
[INFO GRT-0112] Final usage 3D: 4546720

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             3696667             0            0.00%             0 /  0 /  0
M2             4038969        231306            5.73%             0 /  0 /  0
M3             4899607        393158            8.02%             0 /  0 /  0
M4             3818025        234921            6.15%             0 /  0 /  0
M5             3763450        115522            3.07%             0 /  0 /  0
M6             2643868         66508            2.52%             0 /  0 /  0
M7             2737256         14401            0.53%             0 /  0 /  0
M8             1643536         16799            1.02%             0 /  0 /  0
M9             1643536           591            0.04%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         28884914       1073206            3.72%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 792741 um
[INFO GRT-0014] Routed nets: 174534
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 6 slew violations.
[INFO RSZ-0036] Found 2 capacitance violations.
[INFO RSZ-0038] Inserted 8 buffers in 4 nets.
[INFO RSZ-0039] Resized 1 instances.
Placement Analysis
---------------------------------
total displacement         41.0 u
average displacement        0.0 u
max displacement            2.3 u
original HPWL          441051.6 u
legalized HPWL         441092.3 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0094] Found 128 endpoints with setup violations.
[INFO RSZ-0099] Repairing 128 out of 128 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt
---------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 | -252.509 |   -23439.8 |    128 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       10 |       0 |       0 |        4 |      0 |     8 | -235.355 |   -21244.1 |    128 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       20 |       0 |       0 |        6 |      4 |    13 |  -34.678 |     -198.4 |    128 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       24 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    126 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       25 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    125 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       26 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    124 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       27 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    123 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       28 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    122 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       29 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    121 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       30 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    121 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       30 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    120 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       31 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    119 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       32 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    118 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       33 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    117 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       34 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    116 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       35 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    115 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       36 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    114 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       37 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    113 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       38 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    112 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       39 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    111 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       40 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    111 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       40 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    110 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       41 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    109 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       42 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    108 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       43 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    107 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       44 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    106 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       45 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    105 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       46 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    104 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       47 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    103 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       48 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    102 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       49 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    101 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       50 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    101 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       50 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |    100 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       51 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     99 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       52 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     98 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       53 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     97 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       54 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     96 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       55 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     95 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       56 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     94 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       57 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     93 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       58 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     92 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       59 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     91 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       60 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     91 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       60 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     90 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       61 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     89 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       62 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     88 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       63 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     87 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       64 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     86 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       65 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     85 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       66 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     84 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       67 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     83 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       68 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     82 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       69 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     81 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       70 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     81 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       70 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     80 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       71 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     79 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       72 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     78 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       73 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     77 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       74 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     76 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       75 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     75 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       76 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     74 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       77 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     73 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       78 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     72 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       79 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     71 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       80 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     71 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       80 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     70 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       81 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     69 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       82 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     68 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       83 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     67 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       84 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     66 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       85 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     65 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       86 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     64 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       87 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     63 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       88 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     62 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       89 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     61 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       90 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     61 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       90 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     60 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       91 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     59 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       92 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     58 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       93 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     57 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       94 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     56 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       95 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     55 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       96 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     54 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       97 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     53 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       98 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     52 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
       99 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     51 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      100 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     51 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      100 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     50 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      101 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     49 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      102 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     48 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      103 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     47 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      104 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     46 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      105 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     45 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      106 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     44 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      107 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     43 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      108 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     42 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      109 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     41 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      110 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     41 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      110 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     40 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      111 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     39 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      112 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     38 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      113 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     37 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      114 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     36 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      115 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     35 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      116 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     34 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      117 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     33 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      118 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     32 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      119 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     31 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      120 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     31 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      120 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     30 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      121 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     29 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      122 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     28 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      123 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     27 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      124 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     26 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      125 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     25 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      126 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     24 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      127 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     23 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      128 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     22 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      129 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     21 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      130 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     21 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      130 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     20 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      131 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     19 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      132 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     18 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      133 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     17 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      134 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     16 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      135 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     15 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      136 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     14 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      137 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     13 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      138 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     12 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      139 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     11 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      140 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     11 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      140 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |     10 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      141 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      9 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      142 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      8 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      143 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      7 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      144 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      6 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      145 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      5 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      146 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      4 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      147 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      3 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      148 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      2 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      149 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      1 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      150 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      1 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      150 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      0 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
      151 |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      0 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
    final |       0 |       0 |        6 |      6 |    15 |    0.220 |        0.0 |      0 | v_decode/v_rf_ctrl/stage_rf_wr_data.internal_data\[137\]$_DFFE_PN_/D
---------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 4 buffers.
[INFO RSZ-0043] Swapped pins on 15 instances.
[INFO RSZ-0049] Cloned 6 instances.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement         15.1 u
average displacement        0.0 u
max displacement            1.5 u
original HPWL          441512.6 u
legalized HPWL         441528.0 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 18442 u^2 46% utilization.
[INFO FLW-0007] clock clk period 6400.000000
[INFO FLW-0008] Clock clk period 6178.067
[INFO FLW-0009] Clock clk slack -103.229
[INFO FLW-0011] Path endpoint count 5787
Elapsed time: 5:34.42[h:]min:sec. CPU time: user 555.36 sys 1.42 (166%). Peak memory: 2740396KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/asap7/riscv_v_hier/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v_hier/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net is_i2v_exe has 130 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net is_mul_exe has 131 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net is_scalar_op_exe has 124 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net vtype_exe\[3\] has 140 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_decode/v_rf/_18257_ has 129 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/_0164_ has 138 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/_0166_ has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/decode_element.srca_alu\[16\] has 147 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/exe_alu/arithmetic_ALU/adder/_0062_ has 158 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/exe_alu/arithmetic_ALU/adder/_0070_ has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/exe_alu/arithmetic_ALU/adder/_0160_ has 149 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/exe_alu/arithmetic_ALU/adder/_0200_ has 120 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/exe_alu/arithmetic_ALU/adder/_0385_ has 125 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/exe_alu/arithmetic_ALU/multiplier/_0415_ has 134 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1433 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1702 has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2269 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2267 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2266 has 121 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2265 has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2382 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2381 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2380 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2370 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2390 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2388 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2387 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2386 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2385 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2384 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2383 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2238 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2236 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2235 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2264 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2263 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2260 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2259 has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2234 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2258 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2256 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2255 has 120 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2254 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2252 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2249 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2246 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2245 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2244 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2243 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2242 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2241 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2240 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2411 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2410 has 119 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2408 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2406 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2405 has 120 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2404 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2403 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2402 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2401 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2400 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2399 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2398 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2397 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2393 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2350 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2348 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2345 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2344 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2343 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2342 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2341 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2340 has 119 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2339 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2338 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2335 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2332 has 119 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2331 has 123 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2330 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2329 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2323 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2322 has 121 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2321 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2320 has 116 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2319 has 121 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2301 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2295 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2294 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2293 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2289 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2328 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2327 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2326 has 116 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2325 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2324 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1899 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1898 has 148 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1988 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1981 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1979 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1977 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2009 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2006 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2005 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2004 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2002 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2000 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1998 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1997 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1992 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1991 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1990 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2074 has 119 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2072 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2069 has 120 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2068 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2085 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1961 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1892 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/exe_alu/logic_ALU/_0015_ has 170 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net v_execute/exe_alu/logic_ALU/_3508_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net37811 has 111 pins which may impact routing performance. Consider optimization.

Design:                   riscv_v
Die area:                 ( 0 0 ) ( 400000 400000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     176424
Number of terminals:      273
Number of snets:          2
Number of nets:           196196

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 372.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 2713264.
[INFO DRT-0033] V1 shape region query size = 4449404.
[INFO DRT-0033] M2 shape region query size = 151808.
[INFO DRT-0033] V2 shape region query size = 82251.
[INFO DRT-0033] M3 shape region query size = 82251.
[INFO DRT-0033] V3 shape region query size = 54834.
[INFO DRT-0033] M4 shape region query size = 55051.
[INFO DRT-0033] V4 shape region query size = 54834.
[INFO DRT-0033] M5 shape region query size = 30285.
[INFO DRT-0033] V5 shape region query size = 5476.
[INFO DRT-0033] M6 shape region query size = 2812.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1334 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 368 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0082]   Complete 30000 groups.
[INFO DRT-0082]   Complete 40000 groups.
[INFO DRT-0082]   Complete 50000 groups.
[INFO DRT-0082]   Complete 60000 groups.
[INFO DRT-0082]   Complete 70000 groups.
[INFO DRT-0084]   Complete 74318 groups.
#scanned instances     = 176424
#unique  instances     = 372
#stdCellGenAp          = 13163
#stdCellValidPlanarAp  = 138
#stdCellValidViaAp     = 10861
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 484688
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:46:10, elapsed time = 00:06:31, memory = 1160.82 (MB), peak = 1290.05 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.
[INFO DRT-0156] guideIn read 700000 guides.
[INFO DRT-0156] guideIn read 800000 guides.
[INFO DRT-0156] guideIn read 900000 guides.
[INFO DRT-0156] guideIn read 1000000 guides.

[INFO DRT-0157] Number of guides:     1290912

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 740 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 740 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0026]   Complete 300000 origin guides.
[INFO DRT-0026]   Complete 400000 origin guides.
[INFO DRT-0026]   Complete 500000 origin guides.
[INFO DRT-0026]   Complete 600000 origin guides.
[INFO DRT-0026]   Complete 700000 origin guides.
[INFO DRT-0026]   Complete 800000 origin guides.
[INFO DRT-0026]   Complete 900000 origin guides.
[INFO DRT-0027]   Complete 1000000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-1000] Pin v_execute/exe_alu/arithmetic_ALU/multiplier/twos_comp_srcA/_1048_/B2 not in any guide. Attempting to patch guides to cover (at least part of) the pin.
  complete 100000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 100000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 380293.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 357432.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 216282.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 49905.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 14254.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 4528.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 1182.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 397.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 21.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 612032 vertical wires in 15 frboxes and 412262 horizontal wires in 15 frboxes.
[INFO DRT-0186] Done with 81618 vertical wires in 15 frboxes and 89815 horizontal wires in 15 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:02:09, elapsed time = 00:00:33, memory = 3906.94 (MB), peak = 4092.13 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3906.94 (MB), peak = 4092.13 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 3907.32 (MB).
    Completing 20% with 1267 violations.
    elapsed time = 00:00:36, memory = 4580.84 (MB).
    Completing 30% with 8893 violations.
    elapsed time = 00:03:09, memory = 10503.25 (MB).
    Completing 40% with 8893 violations.
    elapsed time = 00:03:09, memory = 10503.25 (MB).
    Completing 50% with 10419 violations.
    elapsed time = 00:06:54, memory = 11715.34 (MB).
    Completing 60% with 18135 violations.
    elapsed time = 00:06:59, memory = 11804.47 (MB).
    Completing 70% with 19551 violations.
    elapsed time = 00:08:02, memory = 12445.07 (MB).
    Completing 80% with 26747 violations.
    elapsed time = 00:11:33, memory = 12790.89 (MB).
    Completing 90% with 26747 violations.
    elapsed time = 00:11:33, memory = 12790.89 (MB).
    Completing 100% with 35680 violations.
    elapsed time = 00:16:58, memory = 13765.50 (MB).
[INFO DRT-0199]   Number of violations = 44848.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7     V7     M8
Cut Spacing          0     20      0     10      0      0      0      0      0      0      0      0      0      4      0
CutSpcTbl            0      0      0      0      0    196      0     80      0     39      0      6      0      0      0
EOL                  0      0   1903      0    176      0    129      0     11      0      0      0      0      0      0
Metal Spacing    11110      0    514      0   1220      0    137      0      6      0     16      0     13      0     15
Min Step             0      0      0      0      0      0      0      0      0      0      0      0      0      0    106
NS Metal           113      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Recheck            369      0   4471      0   2776      0   1096      0    345      0    102      0      7      0      2
Rect Only            0      0     76      0      0      0      0      0      0      0      0      0     90      0      0
Short             3706     32   1452     63    256     18    168     23     27     42    149     34      1      4     14
eolKeepOut           0      0  12446      0    600      0    593      0     54      0      0      0      8      0      0
[INFO DRT-0267] cpu time = 01:56:52, elapsed time = 00:17:03, memory = 13669.14 (MB), peak = 14161.93 (MB)
Total wire length = 583943 um.
Total wire length on LAYER M1 = 1284 um.
Total wire length on LAYER M2 = 98143 um.
Total wire length on LAYER M3 = 216557 um.
Total wire length on LAYER M4 = 151293 um.
Total wire length on LAYER M5 = 63401 um.
Total wire length on LAYER M6 = 35572 um.
Total wire length on LAYER M7 = 8077 um.
Total wire length on LAYER M8 = 9274 um.
Total wire length on LAYER M9 = 338 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1333415.
Up-via summary (total 1333415):

------------------
 Active          0
     M1     439302
     M2     673758
     M3     172504
     M4      36032
     M5       8720
     M6       2189
     M7        868
     M8         42
     M9          0
------------------
           1333415


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 44848 violations.
    elapsed time = 00:00:00, memory = 13669.14 (MB).
    Completing 20% with 43651 violations.
    elapsed time = 00:01:00, memory = 14333.72 (MB).
    Completing 30% with 35095 violations.
    elapsed time = 00:04:49, memory = 14173.72 (MB).
    Completing 40% with 35095 violations.
    elapsed time = 00:04:49, memory = 14173.72 (MB).
    Completing 50% with 33800 violations.
    elapsed time = 00:09:31, memory = 14189.06 (MB).
    Completing 60% with 25768 violations.
    elapsed time = 00:09:38, memory = 14189.06 (MB).
    Completing 70% with 24455 violations.
    elapsed time = 00:10:45, memory = 14899.27 (MB).
    Completing 80% with 15880 violations.
    elapsed time = 00:14:32, memory = 14214.92 (MB).
    Completing 90% with 15880 violations.
    elapsed time = 00:14:32, memory = 14214.92 (MB).
    Completing 100% with 6944 violations.
    elapsed time = 00:19:20, memory = 14406.75 (MB).
[INFO DRT-0199]   Number of violations = 6976.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     V6
Corner Spacing       0      0      1      0      0      0      0      0      0      0      0
Cut Spacing          0      1      0      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0      0     80      0     30      0      9      2
EOL                  0      0    477      0     32      0     33      0      1      0      0
Metal Spacing     1869      0    118      0    531      0     38      0      1      0      0
Recheck              4      0     16      0     10      0      2      0      0      0      0
Short              599      0    193      2    127      0     45      0      1      0      0
eolKeepOut           0      0   2505      0    100      0    146      0      3      0      0
[INFO DRT-0267] cpu time = 02:12:40, elapsed time = 00:19:25, memory = 14255.31 (MB), peak = 15322.82 (MB)
Total wire length = 580521 um.
Total wire length on LAYER M1 = 1096 um.
Total wire length on LAYER M2 = 93592 um.
Total wire length on LAYER M3 = 215194 um.
Total wire length on LAYER M4 = 153599 um.
Total wire length on LAYER M5 = 63544 um.
Total wire length on LAYER M6 = 35779 um.
Total wire length on LAYER M7 = 8092 um.
Total wire length on LAYER M8 = 9283 um.
Total wire length on LAYER M9 = 338 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1304418.
Up-via summary (total 1304418):

------------------
 Active          0
     M1     436063
     M2     648688
     M3     169431
     M4      38133
     M5       9084
     M6       2146
     M7        829
     M8         44
     M9          0
------------------
           1304418


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6976 violations.
    elapsed time = 00:00:00, memory = 14255.31 (MB).
    Completing 20% with 6948 violations.
    elapsed time = 00:00:28, memory = 14825.15 (MB).
    Completing 30% with 6773 violations.
    elapsed time = 00:03:30, memory = 14191.41 (MB).
    Completing 40% with 6773 violations.
    elapsed time = 00:03:30, memory = 14191.41 (MB).
    Completing 50% with 6719 violations.
    elapsed time = 00:06:51, memory = 14946.78 (MB).
    Completing 60% with 6452 violations.
    elapsed time = 00:07:01, memory = 14142.96 (MB).
    Completing 70% with 6408 violations.
    elapsed time = 00:07:28, memory = 14734.32 (MB).
    Completing 80% with 6148 violations.
    elapsed time = 00:10:44, memory = 14143.08 (MB).
    Completing 90% with 6148 violations.
    elapsed time = 00:10:44, memory = 14143.08 (MB).
    Completing 100% with 5642 violations.
    elapsed time = 00:14:28, memory = 14011.54 (MB).
[INFO DRT-0199]   Number of violations = 5694.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     V6     M8
Corner Spacing       0      0      1      0      0      0      0      0      0      0      0      0
Cut Spacing          0      1      0      0      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0      0     62      0     32      0      3      4      0
EOL                  0      0    436      0     18      0     28      0      3      0      0      0
Metal Spacing     1284      0     96      0    452      0     39      0      1      0      0      0
Min Step             0      0      0      0      0      0      0      0      0      0      0      2
Recheck              3      0     19      0     21      0      9      0      0      0      0      0
Short              405      0    193      2     97      0     35      0      0      0      0      0
eolKeepOut           0      0   2238      0     64      0    137      0      9      0      0      0
[INFO DRT-0267] cpu time = 01:39:08, elapsed time = 00:14:34, memory = 13734.04 (MB), peak = 15322.82 (MB)
Total wire length = 580148 um.
Total wire length on LAYER M1 = 1109 um.
Total wire length on LAYER M2 = 93332 um.
Total wire length on LAYER M3 = 215156 um.
Total wire length on LAYER M4 = 153455 um.
Total wire length on LAYER M5 = 63591 um.
Total wire length on LAYER M6 = 35821 um.
Total wire length on LAYER M7 = 8078 um.
Total wire length on LAYER M8 = 9267 um.
Total wire length on LAYER M9 = 335 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1301852.
Up-via summary (total 1301852):

------------------
 Active          0
     M1     436444
     M2     646366
     M3     168220
     M4      38610
     M5       9185
     M6       2182
     M7        805
     M8         40
     M9          0
------------------
           1301852


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5694 violations.
    elapsed time = 00:00:00, memory = 13734.04 (MB).
    Completing 20% with 5665 violations.
    elapsed time = 00:00:10, memory = 14398.81 (MB).
    Completing 30% with 4340 violations.
    elapsed time = 00:01:35, memory = 13734.00 (MB).
    Completing 40% with 4340 violations.
    elapsed time = 00:01:35, memory = 13734.00 (MB).
    Completing 50% with 4262 violations.
    elapsed time = 00:03:01, memory = 13734.04 (MB).
    Completing 60% with 2931 violations.
    elapsed time = 00:03:05, memory = 13734.04 (MB).
    Completing 70% with 2823 violations.
    elapsed time = 00:03:18, memory = 14479.63 (MB).
    Completing 80% with 1608 violations.
    elapsed time = 00:04:34, memory = 13733.90 (MB).
    Completing 90% with 1608 violations.
    elapsed time = 00:04:34, memory = 13733.90 (MB).
    Completing 100% with 134 violations.
    elapsed time = 00:06:01, memory = 13733.92 (MB).
[INFO DRT-0199]   Number of violations = 135.
Viol/Layer          M1     M2     M3     V3     M4
CutSpcTbl            0      0      0      1      0
EOL                  0      9      1      0      0
Metal Spacing        4      5     21      0      1
Recheck              0      0      0      0      1
Short                2      9     11      0      4
eolKeepOut           0     60      6      0      0
[INFO DRT-0267] cpu time = 00:40:36, elapsed time = 00:06:03, memory = 13548.68 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1046 um.
Total wire length on LAYER M2 = 91649 um.
Total wire length on LAYER M3 = 214503 um.
Total wire length on LAYER M4 = 155002 um.
Total wire length on LAYER M5 = 64328 um.
Total wire length on LAYER M6 = 36091 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303609.
Up-via summary (total 1303609):

------------------
 Active          0
     M1     435348
     M2     643081
     M3     172473
     M4      40077
     M5       9575
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303609


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 135 violations.
    elapsed time = 00:00:00, memory = 13548.68 (MB).
    Completing 20% with 135 violations.
    elapsed time = 00:00:00, memory = 13548.68 (MB).
    Completing 30% with 110 violations.
    elapsed time = 00:00:06, memory = 13548.70 (MB).
    Completing 40% with 110 violations.
    elapsed time = 00:00:06, memory = 13548.70 (MB).
    Completing 50% with 110 violations.
    elapsed time = 00:00:14, memory = 13548.70 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:15, memory = 13548.70 (MB).
    Completing 70% with 87 violations.
    elapsed time = 00:00:15, memory = 13548.70 (MB).
    Completing 80% with 42 violations.
    elapsed time = 00:00:23, memory = 13548.72 (MB).
    Completing 90% with 42 violations.
    elapsed time = 00:00:23, memory = 13548.72 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:30, memory = 13356.95 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer          M2     M3     M4
EOL                  0      0      1
Metal Spacing        0      1      0
Short                1      0      0
eolKeepOut           0      0      3
[INFO DRT-0267] cpu time = 00:02:55, elapsed time = 00:00:30, memory = 13356.95 (MB), peak = 15322.82 (MB)
Total wire length = 580309 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91613 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64368 um.
Total wire length on LAYER M6 = 36099 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303614.
Up-via summary (total 1303614):

------------------
 Active          0
     M1     435332
     M2     642932
     M3     172552
     M4      40150
     M5       9593
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303614


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 13356.95 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 13356.95 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:02, memory = 13356.91 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:02, memory = 13356.91 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:03, memory = 13356.91 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 13356.91 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 13356.91 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:05, memory = 13356.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:05, memory = 13356.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 13356.82 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 13356.82 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 13356.82 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 13356.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 13356.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 13356.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 13356.82 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 13356.82 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 13356.82 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 13356.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 13356.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 13356.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 13356.82 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 13356.82 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:02, memory = 13356.82 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:02, memory = 13356.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 13356.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 13356.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 13356.82 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 13356.82 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 13356.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 13356.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 13356.82 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 13356.82 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 13356.82 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 13356.82 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 13356.82 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 13356.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 13356.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 13356.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 13356.82 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 13356.82 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:04, memory = 13356.77 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:04, memory = 13356.77 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:08, memory = 13356.82 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:08, memory = 13356.82 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:08, memory = 13356.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:08, memory = 13356.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:08, memory = 13356.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:08, memory = 13356.82 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 13356.82 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 13356.89 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 13356.89 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.89 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.89 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.89 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.89 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.89 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.89 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.89 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.89 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.89 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 13356.77 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 13356.77 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 13356.77 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 13356.77 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.77 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 13356.88 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 13356.88 (MB), peak = 15322.82 (MB)
Total wire length = 580307 um.
Total wire length on LAYER M1 = 1045 um.
Total wire length on LAYER M2 = 91614 um.
Total wire length on LAYER M3 = 214467 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64367 um.
Total wire length on LAYER M6 = 36098 um.
Total wire length on LAYER M7 = 8083 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303600.
Up-via summary (total 1303600):

------------------
 Active          0
     M1     435330
     M2     642924
     M3     172551
     M4      40149
     M5       9591
     M6       2209
     M7        806
     M8         40
     M9          0
------------------
           1303600


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.88 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.88 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.88 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.88 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 13356.88 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:06, memory = 13356.77 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:06, memory = 13356.77 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:06, memory = 13356.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:06, memory = 13356.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 13356.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 13172.43 (MB), peak = 15322.82 (MB)
Total wire length = 580303 um.
Total wire length on LAYER M1 = 1044 um.
Total wire length on LAYER M2 = 91597 um.
Total wire length on LAYER M3 = 214456 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64378 um.
Total wire length on LAYER M6 = 36109 um.
Total wire length on LAYER M7 = 8084 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303602.
Up-via summary (total 1303602):

------------------
 Active          0
     M1     435323
     M2     642884
     M3     172555
     M4      40175
     M5       9606
     M6       2213
     M7        806
     M8         40
     M9          0
------------------
           1303602


[INFO DRT-0198] Complete detail routing.
Total wire length = 580303 um.
Total wire length on LAYER M1 = 1044 um.
Total wire length on LAYER M2 = 91597 um.
Total wire length on LAYER M3 = 214456 um.
Total wire length on LAYER M4 = 155030 um.
Total wire length on LAYER M5 = 64378 um.
Total wire length on LAYER M6 = 36109 um.
Total wire length on LAYER M7 = 8084 um.
Total wire length on LAYER M8 = 9266 um.
Total wire length on LAYER M9 = 334 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1303602.
Up-via summary (total 1303602):

------------------
 Active          0
     M1     435323
     M2     642884
     M3     172555
     M4      40175
     M5       9606
     M6       2213
     M7        806
     M8         40
     M9          0
------------------
           1303602


[INFO DRT-0267] cpu time = 06:33:25, elapsed time = 00:58:40, memory = 13172.43 (MB), peak = 15322.82 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 1:06:51[h:]min:sec. CPU time: user 26592.71 sys 282.54 (669%). Peak memory: 15690564KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 155938 filler instances.
Elapsed time: 0:05.43[h:]min:sec. CPU time: user 4.80 sys 0.62 (99%). Peak memory: 1064572KB.
cp ./results/asap7/riscv_v_hier/base/5_3_fillcell.odb ./results/asap7/riscv_v_hier/base/5_route.odb
cp ./results/asap7/riscv_v_hier/base/4_cts.sdc ./results/asap7/riscv_v_hier/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_hier/base/5_route.odb ./results/asap7/riscv_v_hier/base/6_1_fill.odb
Elapsed time: 0:03.02[h:]min:sec. CPU time: user 2.47 sys 0.55 (100%). Peak memory: 636396KB.
cp ./results/asap7/riscv_v_hier/base/5_route.sdc ./results/asap7/riscv_v_hier/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v (max_merge_res 50.0) ...
[INFO RCX-0040] Final 987533 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 11% of 1044592 wires extracted
[INFO RCX-0442] 23% of 1044592 wires extracted
[INFO RCX-0442] 36% of 1044592 wires extracted
[INFO RCX-0442] 46% of 1044592 wires extracted
[INFO RCX-0442] 54% of 1044592 wires extracted
[INFO RCX-0442] 59% of 1044592 wires extracted
[INFO RCX-0442] 68% of 1044592 wires extracted
[INFO RCX-0442] 84% of 1044592 wires extracted
[INFO RCX-0442] 100% of 1044592 wires extracted
[INFO RCX-0045] Extract 196196 nets, 1162082 rsegs, 1162082 caps, 1549270 ccs
[INFO RCX-0042] 100000 nets finished
[INFO RCX-0443] 196196 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.34e-01 V
Average voltage  : 7.60e-01 V
Average IR drop  : 1.05e-02 V
Worstcase IR drop: 3.56e-02 V
Percentage drop  : 4.62 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 3.64e-02 V
Average voltage  : 1.07e-02 V
Average IR drop  : 1.07e-02 V
Worstcase IR drop: 3.64e-02 V
Percentage drop  : 4.73 %
######################################
Cell type report:                       Count       Area
  Fill cell                            155938   21509.95
  Tap cell                               4448     129.70
  Tie cell                              35361    1546.69
  Buffer                                    1       0.07
  Clock buffer                            324     126.76
  Timing Repair Buffer                   2449     722.69
  Inverter                              28809    1351.51
  Clock inverter                          127      16.15
  Sequential cell                        4910    1524.94
  Multi-Input combinational cell        99995   13023.95
  Total                                332362   39952.41
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 18442 u^2 46% utilization.
Elapsed time: 9:00.13[h:]min:sec. CPU time: user 527.69 sys 2.53 (98%). Peak memory: 3784872KB.
cp ./results/asap7/riscv_v_hier/base/5_route.sdc ./results/asap7/riscv_v_hier/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef ./objects/asap7/riscv_v_hier/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/asap7/riscv_v_hier/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/KLayout/asap7.lyt > ./objects/asap7/riscv_v_hier/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/*map</map-file>,g' ./objects/asap7/riscv_v_hier/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v \
        -rd in_def=./results/asap7/riscv_v_hier/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_hier/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_hier/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_hier/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_hier/base/6_1_merged.gds'
Elapsed time: 0:14.76[h:]min:sec. CPU time: user 13.88 sys 0.87 (99%). Peak memory: 1752796KB.
cp results/asap7/riscv_v_hier/base/6_1_merged.gds results/asap7/riscv_v_hier/base/6_final.gds
./logs/asap7/riscv_v_hier/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                  586          20413
1_1_yosys_canonicalize                       1             84
1_1_yosys_hier_report                      641          20367
2_1_floorplan                               74            964
2_2_floorplan_io                             2            445
2_3_floorplan_tdms                           0             97
2_4_floorplan_macro                          2            440
2_5_floorplan_tapcell                        2            364
2_6_floorplan_pdn                            5            467
3_1_place_gp_skip_io                        61            692
3_2_place_iop                                2            453
3_3_place_gp                               668           2153
3_4_place_resized                          135           1174
3_5_place_dp                               164           1350
4_1_cts                                    228           1678
5_1_grt                                    334           2676
5_2_route                                 4011          15322
5_3_fillcell                                 5           1039
6_1_fill                                     3            621
6_1_merge                                   14           1711
6_report                                   540           3696
Total                                     7478          20413
