{
    "version": "0.1",
    "iter": "1",
    "plusargs": {
	"+UVM_MAX_QUIT_COUNT": "1",
	"+UVM_VERBOSITY": "UVM_NONE",
    "+RDY_NOT_ASSERTED_TIMEOUT": "5000000",
	"+UVM_TIMEOUT": "200000000000",
	"+k_targ_src_id_chk_en": "1",
	"+chiaiu_scb_en": "1",
	"+ioaiu_scb_en": "1",
	"+dce_scb_en": "1",
	"+dmi_scb_en": "1",
	"+dii_scb_en": "1",
	"+dve_scb_en": "1",
	"+legato_scb_dis": "1",
    "+EN_FSYS_SCB": "1",
	"+k_coh_noncoh_collision":"1",
	"+is_dve_dtwdbg_reader": "0",
	"+k_ace_slave_read_data_interleave_dis": "1",
	"+k_timeout": "1500000",
	"+wt_expected_end_state": "70",
	"+wt_legal_end_state_with_sf": "30",
	"+use_sw_crdt_mgr_cls":"1",
        "+use_large_memregion" : "1",
	"+wt_legal_end_state_without_sf": "0"
    },
    "defines": "ASSERT_ON,INHOUSE_APB_VIP,DATA_ADEPT,COVER_ON,IOAIU_SUBSYS_COVER_ON,RESILIENCY_TESTING",
    "tbTopTachl": "$WORK_TOP/../hw-lib/rtl/lib/src/gen_wrapper.tachl",
    "pkgPath" : "full_sys/tb/dvPkg.json",
    "configlist": {
	    "hw_cfg_ioaiu_subsys1": {
	        "purpose": "ioaiu subsys1 config with -- one ACE, one 2-core MP-NCAIU, one ACE-Lite-E w/ DVM, one AXI4, one ACE-Lite, with CheckType enabled on AXI and ACE-Lite",
	        "tcl_lib": "hw_config_ioaiu_subsys1",
	        "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ioaiu_subsys1",
	        "label"  : [ "fregr" ],
	        "compile_args": ""
	    },
	    "hw_cfg_ioaiu_subsys2": {
	        "purpose": "ioaiu subsys2 config with -- one ACE, one 4-core MP-NCAIU, one 1-core NCAIU w/ cache",
	        "tcl_lib": "hw_config_ioaiu_subsys2",
	        "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ioaiu_subsys2",
	        "label"  : [ "fregr" ],
	        "compile_args": ""
	    },
	    "hw_cfg_43": {
	        "purpose": "nightly regression",
	        "tcl_lib": "hw_config_43",
	        "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_43",
	        "label"  : ["fregr"],
	        "compile_args": ""
	    },
	    "hw_cfg_46": {
	        "purpose": "nightly regression",
	        "tcl_lib": "hw_config_46",
	        "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_46",
	        "label"  : [ "fregr_inhousevip","fregr" ],
	        "compile_args": ""
	    },
            "hw_cfg_40": {
	        "purpose": "Configuration with All ioaiu - 4 ACE, 1 ACE-LITE w/ DVM, 1 ACE-LITE, 1 ACELITE-E w/ DVM, 2 AXI4 with proxy cache",
	        "tcl_lib": "hw_config_40",
	        "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40",
	        "label"  : [ "fregr_snps","fregr" ],
	        "compile_args": ""
	    },
	    "hw_cfg_oppo": {
	        "purpose": "Configuration with All ioaiu - 4 ACE w/ DVM, 1 AXI4 with proxy cache",
	        "tcl_lib": "hw_config_oppo",
	        "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_oppo",
	        "label"  : [ "fregr_snps","fregr" ],
	        "compile_args": ""
	    }    
    },
    "testlist": {
	"ioaiu_random": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{},
                "hw_cfg_43":{
                "label":["noncoh_wrbk_wrcln_regr"],
                    "flavors"   : {
               "noncoherent_update_txns_only" : {"iter":5, "plusargs":{"+ioaiu_num_trans":"100" ,"+k_sim_timeout": "25", "+use_large_memregion" : "1","+force_wb_wc_noncoh" : null,"+en_unaligned_txn" : null,"+wide_txn_offset":null,"use_copyback":null},
	      "purpose": "IOAIU non-coherent DII/DMI wrback and wrclean wide txn"	},
               "snoop_backpressure" : {"iter":1, "plusargs":{"+ioaiu_num_trans":"2000" ,"+k_sim_timeout": "35", "+use_large_memregion" : "1","+alloc_rd_en" :"1","+reduce_addr_area":"16","+use_user_addrq": "1","+use_seq_user_addrq":"1","+long_delay": null,"+ac_snoop_bkp":null,"+axid_collision" : "1","use_copyback":null},
	      "purpose": "ACE processor will block a snoop response if WriteBack, WriteClean or WriteEvict cannot make forward progress. "}
               
                    }
                },
                "hw_cfg_40":{},
                "hw_cfg_oppo":{},
		"hw_cfg_46":{}

	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
		"+FSYS_TIME_DECAY": "2500000000"
		
	    },
            "flavors": {
	      "checkin" : {"iter":1, "label":["checkin"], "plusargs":{"+ioaiu_num_trans":"50"}, "seed":0},
	      "long_test" : {"iter":1, "label":["long_regr"], "plusargs":{"+ioaiu_num_trans":"1500" ,"+no_delay": "1","+k_sim_timeout": "25"}},
              "noncoh"	: {"plusargs": {
                "+noncoherent_test": "1"
              },
	      "purpose": "IOAIU non-coherent write/read",	
	      "label": ["ioaiu_noncoh"]
			  },
	      "noncoh_dii_cmo"                   : {"plusargs": {
				"+noncoherent_test": "1",
				"+dii_cmo_test": "1",
				"+prob_of_dmi_dii_addr":"0",
				"+use_dii_intrlv_grp":"1",
				"+dii_mem_order":"16",
				"+exclusive_weight":"0"
              },
			  "purpose": "IOAIU non-coherent write/read",	
			  "label": ["ioaiu_noncoh"]
				  },
			  "dmiusmc_policy"                   : {"plusargs": {
                "+dmiusmc_policy": "0",
				"+EN_FSYS_SCB": "0",
				"+dmiusmc_policy_test": "1"
              },
			  "purpose": "IOAIU IOAIU random with dmiusmc policy   write/read write/read",	
			  "label": ["ioaiu_dmiusmc_policy"]
				  },
				  "dmiusmc_policyrdallocdis"                   : {"plusargs": {
					"+dmiusmc_policy": "8",
					"+dmi_rdalloc_dis":"1"

				  },
				  "purpose": "IOAIU IOAIU random with dmiusmc policy RdAllocDisable  write/read write/read",	
				  "label": ["ioaiu_dmiusmc_policy"]
					  },
				  "dmiusmc_policywrallocdis"                   : {"plusargs": {
					"+dmiusmc_policy": "16",
					"dmi_wralloc_dis":"1"

				  },
				  "purpose": "IOAIU IOAIU random with dmiusmc policy WrAllocDisable  write/read write/read",	
				  "label": ["ioaiu_dmiusmc_policy"]
					  },			  					  			  
			  "proxy_updatedis"                   : {"plusargs": {
                "+update_cmd_disable": "1"
              },
	      "purpose": "IOAIU random with disables sending update commands for evictions  write/read",	
	      "label": ["ioaiu_proxy_updatedis"]
              },
              "noncoh_writes"                   : {"plusargs": {
                "+k_coh_noncoh_collision":"ignore",
                "+noncoherent_test": "1",
                "+write_test": "1"
              },
	      "purpose": "IOAIU non-coherent write",	
	      "label": ["ioaiu_noncoh"]
              },
                "noncoh_reads"                   : {"plusargs": {
                "+k_coh_noncoh_collision":"ignore",
                "+noncoherent_test": "1",
                "+read_test": "1"
              },
	      "purpose": "IOAIU coherent read",	
	      "label": ["ioaiu_noncoh"]
              },
              "coh_reads"                   : {"plusargs": {
                "+read_test": "1"
              },
	      "purpose": "IOAIU coherent rw",	
	      "label": ["ioaiu_coh"]
              }
            },
            
	    "label": [
		"fregr"
	    ]
	},
	"ioaiu_decode_err_illegal_acc_format_csr_unsupported_size": {
	    "name": "concerto_fullsys_test_ioaiu_csr",
	    "purpose": "fsys ioaiu testcase to verify illegal CSR access format, txn greater than 4 bytes case",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "plusargs": {
                "+sysco_disable": "1",
                "+EN_FSYS_SCB" : "0",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "1",
		"+boot_from_ioaiu": "1",
		"+k_csr_access_only": "1",
		"+k_decode_err_illegal_acc_format_test_unsupported_size":"1",
		"+error_test": "1",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+use_large_memregion": "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"csr"
	    ]
	},
	"concerto_nrs_reg_test_from_ioaiu": {
	    "name": "concerto_fullsys_test",
	    "purpose": "",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+program_nrs_base": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
                "+FSYS_TIME_DECAY": "500000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+rand_crdt_en":"0",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
                "+noncoherent_test" : "1",
                "+force_single_txn" : "1",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1",
                "+use_burst_incr" : "1" 
	    },
	    "label": [
		"fregr",
		"sw_crdt_mgmt_sanity"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot_rand_dynamic": {
	    "name": "concerto_fullsys_sw_crdt_mgr_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity rand with dynamic testing",
	    "config": {
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+chi_num_trans":"0",
		"+use_sw_crdt_mgr_cls":"1",
		"+rand_crdt_en":"1",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
                "+noncoherent_test" : "1",
                "+force_single_txn" : "1",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+use_burst_incr" : "1" 
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_rand_dynamic"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot_rand_illegale_filed_value": {
	    "name": "concerto_fullsys_sw_crdt_mgr_test",
	    "purpose": "test to check that counterstate filed of CCR reg don't have illegale value of 5 and 6  ",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "50",
		"+chi_num_trans":"50",
		"rand_crdt_en":"1",
		"check_illegale_cntstate":null,
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
                "+noncoherent_test" : "1",
                "+force_single_txn" : "1",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+use_burst_incr" : "1" 
	    },
	    "label": [
		"fregr_inhousevip",
		"sw_crdt_mgmt_sanity_rand_illegale_filed_value"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot_max_credit": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans":"100",
		"+ioaiu_test": "0",
		"+use_sw_crdt_mgr_cls":"1",
		"+rand_crdt_en":"1",
		"+max_crdt_test":"1",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
                "+noncoherent_test" : "1",
                "+force_single_txn" : "0",
                "+ioaiu0_num_trans":"100",
	        "+ioaiu1_num_trans":"100",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1",
		"+use_burst_incr" : "1",
		"+k_ace_slave_read_data_chnl_delay_max":"200",
		"+k_ace_slave_write_resp_chnl_delay_max":"200"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"sw_crdt_mgmt_sanity_rand"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_with_chiaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. chiaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+k_sim_timeout": "15",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1"
	    },
	    "label": [
		"fregr",
		"sw_crdt_mgmt_sanity"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_chiaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity",
		"sw_crdt_mgmt_sanity_all_cfg"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "25",
		"+ioaiu_num_trans": "25",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"fregr",
		"sw_crdt_mgmt_sanity",
		"sw_crdt_mgmt_sanity_all_cfg"
	    ]
	},
	"sw_crdt_mgr_aiu_random_ioaiu_Decerr": {
		"defines":"AXI4_XCHECK_OFF,ASSERT_OFF,OVL_ASSERT_OFF,AXI4PC_EOS_OFF",
	    "name": "concerto_fullsys_test",
	    "purpose": "error testing All Aius random write/read. Same as aiu_random with less transactions test dec error for zero credit",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "10",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+error_test": "1",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+prob_ace_snp_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+ioaiu_zero_credit": null,
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_inhousevip",
		"sw_crdt_mgmt_sanity_decerr"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_ioaiu_boot_mrd_zero_cdrt_0": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions test dec error for zero credit",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "5",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+error_test": "1",
		"+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+decerr_crdt_mrd_zero_crdt": null,
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_inhousevip",
		"sw_crdt_mgmt_sanity_decerr"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_ioaiu_boot_dynamic": {
	    "name": "concerto_fullsys_sw_crdt_mgr_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity rand with dynamic testing",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_dynamic"
	    ]
	},
	"ioaiu_dii_bootregion": {
	    "name": "concerto_bootregion_test",
	    "purpose": "IOAIU boot region access",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "5",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_axcache_0_to_dii": "1",
		"+k_access_boot_region": 1,
		"+use_dmi_ig_id": "0",
      "+FSYS_TIME_DECAY": "500000000",
		"+sysco_disable": 1
	    },
	    "label": [
		"fregr",
		"sanity_fregr",
		"bootmem_regr",
		"fregr_inhousevip"
			]
		},
	"ioaiu_bootregion": {
	    "name": "concerto_ioaiu_bootregion_test",
	    "purpose": "IOAIU boot region access",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "5",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_axcache_0_to_dii": "1",
		"+k_access_boot_region":1,
		"+use_dmi_ig_id": "0",
      "+FSYS_TIME_DECAY": "500000000",
		"+sysco_disable": 1
	    },
	    "label": [
		"fregr",
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
		"cfg_test",
                "weekly",
		"bootmem_regr",
		"sanity_fregr",
		"fregr_inhousevip"
	    ]
	},
    "concerto_fsc_csr_parity_prot_check_test": {
	    "name": "concerto_fullsys_test",
	    "purpose": "Corrupt the flot inside apb_csr & check mission fault. mission fault should be cleared by bist seq",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+error_test": "1",
		"+fsc_csr_parity_prot_check_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+EN_FSYS_SCB" : "0"
		},
		"flavors": {
                	"bist_auto" : {
				"plusargs": {
					"+bist_auto": "1"
				},
                                "label": [
	                        ]
			},
                	"bist_auto" : {
				"plusargs": {
					"+bist_auto": "1"
				},
                                "label": [
	                        ]
			}
                },
	    "label": [
		"fsc",
		"fsc_corr",
		"fregr_inhousevip",
		"tempo",
		"bist"
	    ]
	},
    "concerto_corr_error_test": {
	    "name": "concerto_fullsys_test",
	    "purpose": "Inject corr error test and verify FSC",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+error_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+fsc_inject_correctable_err":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+EN_FSYS_SCB" : "0"
		},
		"flavors": {
			"dmi_corr_err_inj_disable_bist" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dmi_fsc_corr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_corr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_corr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dce_corr_err_inj_disable_bist" : {
				"plusargs": {
					"+dce_corr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dce_fsc_corr",
		                         "dce_fsc"
	                        ]
			},
			"dce_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dce_fsc_corr",
		                         "fsc_sanity",
		                         "dce_fsc"
	                        ]
			},
			"dce_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+dce_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_corr",
		                         "fsc_sanity",
		                         "dce_fsc"
	                        ]
			},
			"dve_corr_err_inj_disable_bist" : {
				"plusargs": {
					"+dve_corr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dve_fsc_corr",
		                         "dve_fsc"
	                        ]
			},
			"dve_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+dve_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_corr",
		                         "fsc_sanity",
		                         "dve_fsc"
	                        ]
			},
			"dve_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dve_fsc_corr",
		                         "fsc_sanity",
		                         "dve_fsc"
	                        ]
			},
			"dii_corr_err_inj_disable_bist" : {
				"plusargs": {
					"+dii_corr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dii_fsc_corr",
		                         "dii_fsc"
	                        ]
			},
			"dii_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+dii_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_corr",
		                         "fsc_sanity",
		                         "dii_fsc"
	                        ]
			},
			"dii_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dii_fsc_corr",
		                         "fsc_sanity",
		                         "dii_fsc"
	                        ]
			},
			"chiaiu_corr_err_inj_disable_bist" : {
				"plusargs": {
					"+chiaiu_corr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "chiaiu_fsc_corr",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+chiaiu_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_corr",
		                         "fsc_sanity",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+chiaiu_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "chiaiu_fsc_corr",
		                         "fsc_sanity",
		                         "chiaiu_fsc"
	                        ]
			},
			"ioaiu_corr_err_inj_disable_bist" : {
				"plusargs": {
					"+ioaiu_corr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "ioaiu_fsc_corr",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+ioaiu_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_corr",
		                         "fsc_sanity",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "ioaiu_fsc_corr",
		                         "fsc_sanity",
		                         "ioaiu_fsc"
	                        ]
			}
                 },
	    "label": [
		"fsc",
		"fsc_corr",
		"fregr_inhousevip",
		"tempo",
		"bist"
	    ]
	},
	"ioaiu_random_dii_cmo_noncoh": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU non-coherent write/read with CMOs msg to DII/ only strictreq order",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+noncoherent_test": "1",
		"+dii_cmo_test": "1",
		"+prob_of_dmi_dii_addr":"0",
		"+dii_mem_order":"B",
		"+use_dii_intrlv_grp":"1",
		"+exclusive_weight":"0",
		"+ioaiu_num_trans": "300",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
        "+FSYS_TIME_DECAY": "5000000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"dii_cmo"
	    ]
	},
        "read_after_write": {
            "name": "concerto_fullsys_test",
            "purpose": "self-checking read after write testcase",
            "config": {
                "hw_cfg_ioaiu_subsys2":{},
                "hw_cfg_43":{},
                "hw_cfg_40":{},
		"hw_cfg_46":{}
            },
            "iter": 1,
            "plusargs": {
                "+EN_MEM_CHECK" : "1",
                "+ioaiu_num_trans": "4",
		"+k_sim_timeout": "50",
                "+FSYS_TIME_DECAY": "5000000000",
                "io_subsys_inhouse_seq_name" : "read_after_write_sequance"
              },
            "flavors"                      : {
                   "coh_addr_rgn":            {"plusargs":{"+coh_addr_rgn" : null}},
                   "noncoh_dmi_addr_rgn":     {"plusargs":{"+non_coh_dmi_addr" : null}},
                   "dii_addr_rgn":            {"plusargs":{"+non_coh_dii_addr" : null}}
              },
	    "label": [
		"fregr_inhousevip"
            ]
        },
    "ioaiu_random_coh_dii_err": {
	    "name": "concerto_fullsys_test",
		"_hashtag":"#Stimulus.FSYS.address_dec_error.illegalDII.access",
	    "purpose": "IOAIU illegal coherent write/read  to DII",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
			"+ioaiu_num_trans": "100",
			"+k_sim_timeout": "15",
			"+boot_from_ioaiu": "1",
			"+coherent_dii":"1",
			"+prob_of_dmi_dii_addr":"0",
			"+error_test":"1", 
			"+EN_FSYS_SCB": "0"
	    },
	    "label": [
		"fregr_inhousevip",
		"smcmntop"
	    ]
	},
	"ioaiu_random_smc_proxy_mntop": {
	    "name": "concerto_fullsys_smc_mntop_test",
	    "purpose": "IOAIU non-coherent write/read with proxy cache MntOp",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
		"+dmi_cmc_mntop_test": "1",
		"+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"smcmntop"
	    ]
	},
	"ioaiu_random_smc_cmc_mntop": {
	    "name": "concerto_fullsys_smc_mntop_test",
		"_hashtag":"#Stimulus.FSYS.cache.SMC.maintenance_without_tx", 
	    "purpose": "IOAIU non-coherent write/read with dmi cmc MntOp",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
		"+dmi_cmc_mntop_test": "1",
		"+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"smcmntop"
	    ]
	},
	"ioaiu_random_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with connectivity",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
		"flavors": {
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
        "+prob_ace_snp_resp_error": "0",
										  "+prob_ace_slave_rd_resp_error": "0",
										  "+SNPrsp_with_non_data_error": 	"0",
										  "+SNPrsp_with_data_error": 		"0",
										  "+chi_data_flit_non_data_err": 	"0",
										  "+chi_data_flit_data_err": 		"0", "+prob_ace_slave_wr_resp_error": "0", "+EN_FSYS_SCB" : "0"}}
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "550000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"mini_regr",
		"connectivity",
		"tempo"
	    ]
	},
    "ioaiu_random_coherent_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read coherency with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
		"flavors": {      
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
                                           "+prob_ace_snp_resp_error": "0",
										  "+prob_ace_slave_rd_resp_error": "0",
										  "+SNPrsp_with_non_data_error": 	"0",
										  "+SNPrsp_with_data_error": 		"0",
										  "+chi_data_flit_non_data_err": 	"0",
										  "+chi_data_flit_data_err": 		"0", "+prob_ace_slave_wr_resp_error": "0", "+EN_FSYS_SCB" : "0"}}
		},
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+use_large_memregion": "1",
		"+coherent_test": "1",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+boot_from_ioaiu": "1",
                "+FSYS_TIME_DECAY": "850000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"mini_regr",
		"connectivity",
		"june_rel",
		"tempo"
	    ]
	},
	"ioaiu_random_cohe": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read coherency",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+use_user_addrq": "200",
		"+coherent_test": "1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "250000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"mini_regr",
		"june_rel",
		"tempo"
	    ]
	},
	"ioaiu_random_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{},
                "hw_cfg_43":{},
                "hw_cfg_40":{},
                "hw_cfg_oppo":{},
		"hw_cfg_46":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1500",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1",
		"+boot_from_ioaiu": "1",
		"+no_delay": "1",
		"+FSYS_TIME_DECAY": "2500000000"
	    },
	    "label": [
		"fregr",
                "long_regr",
		"lregr"
	    ]
	},
	"ioaiu_random_resp_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with correctable error injection",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+CONC-8860-WORKAROUND": "1",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+error_test": "1",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
		"fregr_inhousevip",
		"mini_regr",
		"tempo"
	    ]
	},
	"ioaiu_random_corr_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with correctable error injection",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+CONC-8860-WORKAROUND": "1",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+error_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_esp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+inject_correctable_error": "1",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr",
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
		"fregr_inhousevip",
		"mini_regr",
		"tempo"
	    ]
	},
	"ioaiu_random_nondata": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with make/clean",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+coherent_test": "1",
		"+use_user_addrq": "100",
		"+use_nondata": "1",
      "+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr",
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
		"fregr_inhousevip",
		"mini_regr",
		"tempo"
	    ]
	},
	"ioaiu_random_copyback": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with copyback",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
      "+FSYS_TIME_DECAY": "1550000000"
	    },
	    "label": [
		"fregr",
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
		"fregr_inhousevip",
		"mini_regr"
	    ]
	},
	"ioaiu_random_stash": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with stash",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_genuce": "1",
		"+use_stash": "1",
      "+FSYS_TIME_DECAY": "500000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
                "fsys_scb_regr",
		"mini_regr"
	    ]
	},
	"ioaiu_random_all_ops_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access without DVM ops",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+use_stash": "1",
      "+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr",
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
		"fregr_inhousevip",
		"mini_regr"
	    ]
	},
	"ioaiu_random_all_ops_long_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access without DVM ops",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{},
                "hw_cfg_43":{},
                "hw_cfg_40":{},
                "hw_cfg_oppo":{},
		"hw_cfg_46":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1500",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+no_delay": "1",
                "+FSYS_TIME_DECAY": "2500000000",
		"+use_stash": "1"
	    },
            "flavors": {
	      "reduce_addr_area" : {"iter":1, "label":["long_regr"], "plusargs":{"reduce_addr_area":"100","+use_user_addrq": "1","+use_seq_user_addrq": "1" }}
              },
	    "label": [
		"fregr",
                "long_regr",
		"lregr"
	    ]
	},
	"ioaiu_random_all_ops": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
 		"+start_ix" : "1",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+use_dvm": "1",
		"+FSYS_TIME_DECAY": "350000000",
		"+use_stash": "1"
	    },
	    "label": [
		"fregr",
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
		"fregr_inhousevip",
		"mini_regr"
	    ]
	},
	"ioaiu_random_all_ops_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{},
                "hw_cfg_43":{},
                "hw_cfg_40":{},
                "hw_cfg_oppo":{},
		"hw_cfg_46":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1500",
		"+k_sim_timeout": "25",
 		"+start_ix" : "1",
 		"+use_large_memregion" : "1",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+use_dvm": "1",
		"+no_delay": "1",
		"+FSYS_TIME_DECAY": "2500000000",
		"+use_stash": "1"
	    },
	    "label": [
		"fregr",
                "long_regr",
		"lregr"
	    ]
	},
	"ioaiu_random_atomic": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with atomic - make sure the configs added have at least one ACE-Lite-E interface",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
		"iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
	        "+chi_num_trans": "0",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "10",
		"+prob_of_dmi_dii_addr":"90",
		"+use_atomic": "1",
		"+mixed_atomics": "1",
		"+FSYS_TIME_DECAY": "2500000000",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"fregr",
                "atomic",
		"fregr_inhousevip",
		"mini_regr"
	    ]
	},
	"aiu_random": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr",
		"sanity_fregr",
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},
	"aiu_random_gpra_nsx": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read GPRA are randomly configured secure/non-secure, so addresses secure should be send only to the secure region ",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+random_gpra_nsx":null,
		"+random_gpra_secure":null,
		"+noncoherent_test": "1",
		"+ccp_lookupen":0,
		"+ccp_allocen":0,
		"+all_gpra_ncmode":1,
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0",
      "+FSYS_TIME_DECAY": "450000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},
	"aiu_random_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with stach and connectivity",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
		"iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+use_stash": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+connectivity_testing":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item_connect",
		"+connectivity_dce_cross_check":"1",
       	"+boot_from_ioaiu": "1",
		"+FSYS_TIME_DECAY": "500000000"
	    },
		"flavors": {
		"unconnected_addr": {"plusargs": { "+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
		                                   "+chi_txn_seq_name": "chi_subsys_regular_item",
		                                   "+prob_ace_snp_resp_error": "0",
										   "+prob_ace_slave_rd_resp_error": "0",
										   "+SNPrsp_with_non_data_error": 	"0",
										   "+SNPrsp_with_data_error": 		"0",
										   "+chi_data_flit_non_data_err": 	"0",
										   "+chi_data_flit_data_err": 		"0",
										   "+prob_ace_slave_wr_resp_error": "0", "+EN_FSYS_SCB" : "0"}
							},
		"unconnected_addr_dii": {"plusargs": {"+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
		                        "+chi_txn_seq_name": "chi_subsys_regular_item",
								"+prob_ace_snp_resp_error": "0",
								"+prob_ace_slave_rd_resp_error": "0",
								"+SNPrsp_with_non_data_error": 	"0",
								"+SNPrsp_with_data_error": 		"0",
								"+chi_data_flit_non_data_err": 	"0",
								"+chi_data_flit_data_err": 		"0",
								"+prob_ace_slave_wr_resp_error": "0",
								"+prob_of_dmi_dii_addr": "0", "+k_device_type_mem_pct": "100",
								"+k_coh_addr_pct": "0", "+k_noncoh_addr_pct": "100",
								"+ioaiu_num_trans": "100", "+chi_num_trans": "100",
								"+noncoherent_test": "1","+use_stash": "ignore", "+use_nondata": "ignore", "+use_copyback": "ignore",
								"+EN_FSYS_SCB" : "0"}
							}
		},
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"tempo",
		"connectivity",
		"mini_regr"
	    ]
	},
	"aiu_random_trace_capture_test": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+trace_capture_en": "1",
		"+native_trace_weight": "50",
        "+rand_capture": "1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
      "+FSYS_TIME_DECAY": "650000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},
	"aiu_random_pcie_order": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+ace_transorder_mode": "2",
      "+FSYS_TIME_DECAY": "700000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
	    "plusargs": {
			"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
			"+k_ace_slave_read_data_chnl_burst_pct":  "70",
			"+k_ace_slave_write_addr_chnl_burst_pct": "70",
			"+k_ace_slave_write_data_chnl_burst_pct": "70",
			"+k_ace_slave_write_resp_chnl_burst_pct": "70",
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1500",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+no_delay": "1",
      "+FSYS_TIME_DECAY": "500000000",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1"
	    },
	    "label": [
                "weekly",
                "long_regr",
		"fregr",
		"lregr"
	    ]
	},
	"aiu_random_short": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "50",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
      "+FSYS_TIME_DECAY": "300000000",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"fregr",
		"cfg_test",
                "weekly",
		"sanity_fregr",
		"fregr_inhousevip",
		"tempo"
	    ]
	},
	"aiu_random_no_delay": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+no_delay": "1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "500000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"tempo"
	    ]
	},
	"aiu_random_nondata": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with make/clean",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+use_large_memregion": "1",
		"+k_sim_timeout": "20",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+chi_txn_seq_name": "chi_subsys_nondata_item",
      "+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"tempo"
	    ]
	},
	"aiu_random_stash": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All AIUs random write/read with stash",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "20",
		"+boot_from_ioaiu": "1",
		"+use_genuce": "1",
		"+chi_txn_seq_name": "chi_subsys_stash_item",
		"+use_stash": "1",
		"+FSYS_TIME_DECAY": "500000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_copyback": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with make/clean",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+use_large_memregion": "1",
		"+k_sim_timeout": "20",
		"+use_copyback": "1",
		"+chi_txn_seq_name": "chi_subsys_copyback_item",
      "+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip",
		"tempo"
	    ]
	},
	"aiu_random_all_ops_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access without DVM ops",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
        "+use_stash": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+FSYS_TIME_DECAY": "800000000"
	    },
	    "label": [
		"fregr",
		"sanity_fregr",
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_all_ops_no_dvm_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access without DVM ops",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
	    "plusargs": {
			"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
			"+k_ace_slave_read_data_chnl_burst_pct":  "70",
			"+k_ace_slave_write_addr_chnl_burst_pct": "70",
			"+k_ace_slave_write_data_chnl_burst_pct": "70",
			"+k_ace_slave_write_resp_chnl_burst_pct": "70",
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1500",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+no_delay": "1",
      "+FSYS_TIME_DECAY": "500000000",
		"+use_stash": "1"
	    },
	    "label": [
                "weekly",
                "long_regr",
		"fregr",
		"lregr"
	    ]
	},
	"aiu_random_all_ops": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "500000000",
		"+EN_FSYS_SCB": "0"
	    },
	    "label": [
		"fregr",
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_all_ops_short": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "500000000",
		"+multi_ACE_DVM_agents": "1"
	    },
	    "label": [
		"fregr",
		"sanity_fregr",
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_all_ops_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1500",
		"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
		"+k_ace_slave_read_data_chnl_burst_pct":  "70",
		"+k_ace_slave_write_addr_chnl_burst_pct": "70",
		"+k_ace_slave_write_data_chnl_burst_pct": "70",
		"+k_ace_slave_write_resp_chnl_burst_pct": "70",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1",
		"+no_delay": "1",
		"+FSYS_TIME_DECAY": "2500000000",
		"+start_ix" : "1"
	    },
	    "label": [
		"fregr",
                "long_regr",
		"lregr"
	    ]
	},
    "aiu_random_qos_base": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access: randomize QOS values",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
            "iter": 1,
            "plusargs": {
                "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
                "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
                "+k_burst_pct": "100",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
      "+FSYS_TIME_DECAY": "850000000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
		"fregr",
                "fregr_inhousevip"
            ]
        },
        "aiu_random_qos_0": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access: All AIUs have QOS values 0",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
            "iter": 1,
            "plusargs": {
                "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
                "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
                "+k_burst_pct": "100",
                "+aiu_qos": "0",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
      "+FSYS_TIME_DECAY": "850000000",
		"+boot_from_ioaiu": "1"
            },
            "label": [
		"fregr",
                "fregr_inhousevip"
            ]
        },
        "ace_random": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
		"+multi_ACE_DVM_agents": "1",
      "+FSYS_TIME_DECAY": "900000000"
            },
            "label": [
		"fregr",
                "fregr_inhousevip",
                "tempo",
		"mini_regr"
            ]
        },
        "ace_random_all_ops_no_dvm": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access without DVM ops",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1",
      "+FSYS_TIME_DECAY": "900000000"
            },
            "label": [
		"fregr",
                "fregr_inhousevip"
            ]
        },
        "ace_random_all_ops_no_dvm_long": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access without DVM ops",
	    "config": {
		"hw_cfg_ioaiu_subsys2":{}
	    },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1500",
		"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
		"+k_ace_slave_read_data_chnl_burst_pct":  "70",
		"+k_ace_slave_write_addr_chnl_burst_pct": "70",
		"+k_ace_slave_write_data_chnl_burst_pct": "70",
		"+k_ace_slave_write_resp_chnl_burst_pct": "70",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+no_delay": "1",
                "+FSYS_TIME_DECAY": "850000000",
		"+use_stash": "1"
            },
            "label": [
		"fregr",
                "long_regr",
                "lregr"
            ]
        },
	"dvm_only": {
            "name": "concerto_fullsys_test",
            "purpose": "Only DVM ops, do not add any AIUs configs that cannot do DVMs, so only ACE, ACE-Lite-E(+DVM) can be added",
	    "config": {
		    "hw_cfg_43":{},
		    "hw_cfg_46":{}
	    },
        "iter": 10,
        "plusargs": {
		    "+chi_num_trans": "0",
		    "+ioaiu_num_trans": "100",
		    "+k_sim_timeout": "15",
		    "+boot_from_ioaiu": "1",
		    "+use_large_memregion": "1",
		    "+read_test": "1",
		    "+zero_out_all_read_wts": null,
		    "+use_dvm": "1",
		    "+use_ace_dvmsync": "1",
		    "+FSYS_TIME_DECAY": "1500000000",
		    "+multi_ACE_DVM_agents": "1"
        },
        "label": [
            "fregr"
        ]
    },
    "ace_random_all_ops": {
        "name": "concerto_fullsys_test",
        "purpose": "All Aius random access",
	    "config": {
		    "hw_cfg_ioaiu_subsys2":{}
	    },
        "iter": 10,
        "plusargs": {
		    "+chi_num_trans": "0",
		    "+ioaiu_num_trans": "200",
		    "+k_sim_timeout": "25",
		    "+boot_from_ioaiu": "1",
		    "+use_large_memregion": "1",
 		    "+start_ix" : "1",
		    "+use_nondata": "1",
		    "+use_copyback": "1",
		    "+use_dvm": "1",
		    "+use_stash": "1",
		    "+use_ace_dvmsync": "1",
		    "+FSYS_TIME_DECAY": "1500000000",
		    "+multi_ACE_DVM_agents": "1"
        },
        "label": [
            "fregr",
            "fsys_scb_regr",
            "fregr_inhousevip"
        ]
    },
    "ace_random_all_ops_long": {
        "name": "concerto_fullsys_test",
        "purpose": "All Aius random access",
	    "config": {
		    "hw_cfg_ioaiu_subsys2":{}
	    },
        "iter": 10,
        "plusargs": {
		    "+k_ace_slave_read_addr_chnl_burst_pct":  "70",
		    "+k_ace_slave_read_data_chnl_burst_pct":  "70",
		    "+k_ace_slave_write_addr_chnl_burst_pct": "70",
		    "+k_ace_slave_write_data_chnl_burst_pct": "70",
		    "+k_ace_slave_write_resp_chnl_burst_pct": "70",		
		    "+chi_num_trans": "0",
		    "+ioaiu_num_trans": "1500",
		    "+k_sim_timeout": "25",
		    "+boot_from_ioaiu": "1",
		    "+use_large_memregion": "1",
 		    "+start_ix" : "1",
		    "+use_nondata": "1",
		    "+use_copyback": "1",
		    "+use_dvm": "1",
		    "+use_stash": "1",
		    "+no_delay": "1",
            "+use_ace_dvmsync": "1",
		    "+FSYS_TIME_DECAY": "2500000000",
		    "+multi_ACE_DVM_agents": "1"
        },
        "label": [
            "fregr",
            "long_regr",
            "lregr"
        ]
    },
    "aiu_random_sysco_detach": {
        "name": "concerto_fullsys_sysco_test",
        "purpose": "AIUs traffic, follow by SysCo Detach, 2 iteration 1st coh & 2nd noncoh because noreattach",
	    "config": {
		    "hw_cfg_ioaiu_subsys2":{}
	    },
        "iter": 1,
        "plusargs": {
		   "+chi_num_trans": "0",
		   "+ioaiu_num_trans": "50",
		   "+use_nondata": "1",
		   "+use_large_memregion": "1",
		   "+start_ix" : "1",
		   "+use_dvm": "1",
		   "+use_stash": "1",
		   "+multi_ACE_DVM_agents": "1",
		   "+force_single_dvm": "1",
		   "+k_sim_timeout": "25",
		   "+EN_FSYS_SCB" : "0"
        },
        "label": [
            "fregr_conc13212",
            "fregr_inhousevip",
            "fregr_sysco"
        ]
    },
    "aiu_random_sysco_detach_clk_off": {
        "name": "concerto_fullsys_sysco_test",
        "purpose": "1 iteration: AIUs traffic, follow by SysCo Detach, follow by turning off clock",
	    "config": {
		    "hw_cfg_ioaiu_subsys2":{}
	    },
        "iter": 1,
        "qrsimoptions": "-P",
        "plusargs": {
		    "+chi_num_trans": "50",
		    "+ioaiu_num_trans": "50",
		    "+use_nondata": "1",
 		    "+start_ix" : "1",
		    "+link_ctrl_test": "1",
		    "+use_dvm": "1",
		    "+use_stash": "1",
		    "+multi_ACE_DVM_agents": "1",
		    "+force_single_dvm": "1",
		    "+clk_off_en": "0",
		    "+clk_off_time": "5000",
		    "+clk_off_chiaiu": "0",
		    "+k_sim_timeout": "25",
		    "+EN_FSYS_SCB" : "0"
        },
        "label": [
            "fregr",
            "fregr_inhousevip",
            "fregr_sysco"
        ]
    },
    "aiu_random_sysco_reattach": {
        "name": "concerto_fullsys_sysco_test",
        "purpose": "AIUs traffic, follow by SysCo Detach, 2 coh iterations",
	    "config": {
		    "hw_cfg_ioaiu_subsys2":{}
	    },
        "iter": 1,
        "flavors": {
              "with_cache_flush"                   : {"plusargs": {
				"+en_chi_cache_flush" :1, 
                "+en_processor_cache_flush": 1
              }},
              "no_delay"                      : {"plusargs": {
 	        "+k_ace_slave_read_data_interleave_dis": "1",
	        "+k_ace_slave_read_data_reorder_size": "1",
	        "+k_ace_slave_write_addr_chnl_burst_pct": "100",
	        "+k_ace_slave_write_data_chnl_burst_pct": "100",
	        "+k_ace_slave_write_resp_chnl_burst_pct": "100",
	        "+k_ace_master_read_addr_chnl_burst_pct": "100",
	        "+k_ace_master_read_data_chnl_burst_pct": "100",
	        "+k_ace_master_write_addr_chnl_burst_pct": "100",
	        "+k_ace_master_write_data_chnl_burst_pct": "100",
	        "+k_ace_master_write_resp_chnl_burst_pct": "100"
              }}
        },
        "plusargs": {
		    "+chi_num_trans": "0",
		    "+ioaiu_num_trans": "50",
		    "+use_nondata": "1",
		    "+en_chi_cache_flush": "1",
 		    "+start_ix" : "1",
		    "+use_large_memregion": "1",
		    "+use_dvm": "1",
		    "+multi_ACE_DVM_agents": "1",
		    "+force_single_dvm": "1",
		    "+enable_sysco_reattach": "1",
		    "+k_sim_timeout": "25",
		    "+EN_FSYS_SCB" : "0"
        },
        "label": [
            "fregr",
            "fregr_inhousevip",
            "fregr_sysco"
        ]
	}

    }
}
