GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      48 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains   735:735:735:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 735000000.000000:735000000.000000:735000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136054421769:0.00000000136054421769:0.00000000136054421769:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fa01cf00000,65536
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 5969
gpu_sim_insn = 245760
gpu_ipc =      41.1727
gpu_tot_sim_cycle = 5969
gpu_tot_sim_insn = 245760
gpu_tot_ipc =      41.1727
gpu_tot_issued_cta = 64
gpu_occupancy = 21.4635% 
gpu_tot_occupancy = 21.4635% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6862
partiton_level_parallism_total  =       0.6862
partiton_level_parallism_util =      13.6533
partiton_level_parallism_util_total  =      13.6533
L2_BW  =      16.1397 GB/Sec
L2_BW_total  =      16.1397 GB/Sec
gpu_total_sim_rate=81920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 4096
	L1D_total_cache_misses = 4096
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 358
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 352
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 245760
gpgpu_n_tot_w_icount = 7680
gpgpu_n_stall_shd_mem = 1024
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1712	W0_Idle:50940	W0_Scoreboard:113044	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
single_issue_nums: WS0:1920	WS1:1920	WS2:1920	WS3:1920	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 600 
max_icnt2mem_latency = 128 
maxmrqlatency = 20 
max_icnt2sh_latency = 21 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1909 	371 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2485 	1605 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3545 	321 	198 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        541       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        541       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        542       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        541       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        545       547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        544       547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        547       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        547       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        543       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        543       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        542       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        542       543    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        539       539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        539       539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        538       538    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        539       538    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       259       267         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       267       272         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       259       269         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       269       272         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       267       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       264       264         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       261       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       264       262         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       259       254         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       250       250         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       257       252         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       250       249         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       261       254         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       269       270         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       259       254         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       267       272         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=607 dram_eff=0.8435
bk0: 64a 27972i bk1: 64a 27993i bk2: 0a 28418i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27878 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0977129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=612 dram_eff=0.8366
bk0: 64a 28004i bk1: 64a 27983i bk2: 0a 28418i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 27877 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.093209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.093209
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=609 dram_eff=0.8407
bk0: 64a 27979i bk1: 64a 27997i bk2: 0a 28420i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27876 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.116749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.116749
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=615 dram_eff=0.8325
bk0: 64a 28005i bk1: 64a 27989i bk2: 0a 28420i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27876 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.114286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.114286
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=580 dram_eff=0.8828
bk0: 64a 27966i bk1: 64a 27965i bk2: 0a 28420i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27876 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.160486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.160486
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=580 dram_eff=0.8828
bk0: 64a 27967i bk1: 64a 27963i bk2: 0a 28420i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27876 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.163758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.163758
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=578 dram_eff=0.8858
bk0: 64a 27951i bk1: 64a 27967i bk2: 0a 28418i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27878 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.167417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.167417
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=578 dram_eff=0.8858
bk0: 64a 27951i bk1: 64a 27967i bk2: 0a 28418i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27878 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.171429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.171429
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=606 dram_eff=0.8449
bk0: 64a 27987i bk1: 64a 28028i bk2: 0a 28418i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 27877 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.078642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0786418
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=598 dram_eff=0.8562
bk0: 64a 27959i bk1: 64a 27990i bk2: 0a 28418i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27878 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0834272
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=615 dram_eff=0.8325
bk0: 64a 28028i bk1: 64a 28031i bk2: 0a 28420i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 27875 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.089761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0897607
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=602 dram_eff=0.8505
bk0: 64a 27999i bk1: 64a 27999i bk2: 0a 28420i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 27875 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.093315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0933146
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=606 dram_eff=0.8449
bk0: 64a 27990i bk1: 64a 28003i bk2: 0a 28420i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 27875 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.081175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0811752
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=622 dram_eff=0.8232
bk0: 64a 28009i bk1: 64a 28001i bk2: 0a 28420i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 27875 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0772695
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=607 dram_eff=0.8435
bk0: 64a 27998i bk1: 64a 28011i bk2: 0a 28418i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27878 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0773751
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28420 n_nop=28290 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=623 dram_eff=0.8218
bk0: 64a 27976i bk1: 64a 28013i bk2: 0a 28418i bk3: 0a 28420i bk4: 0a 28420i bk5: 0a 28420i bk6: 0a 28420i bk7: 0a 28420i bk8: 0a 28420i bk9: 0a 28420i bk10: 0a 28420i bk11: 0a 28420i bk12: 0a 28420i bk13: 0a 28420i bk14: 0a 28420i bk15: 0a 28421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.018015 
total_CMD = 28420 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27878 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28420 
n_nop = 28290 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.004504 
Either_Row_CoL_Bus_Util = 0.004574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0794159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4096
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=4096
icnt_total_pkts_simt_to_mem=4096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4096
Req_Network_cycles = 5969
Req_Network_injected_packets_per_cycle =       0.6862 
Req_Network_conflicts_per_cycle =       0.6120
Req_Network_conflicts_per_cycle_util =      12.1767
Req_Bank_Level_Parallism =      13.6533
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2273
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0214

Reply_Network_injected_packets_num = 4096
Reply_Network_cycles = 5969
Reply_Network_injected_packets_per_cycle =        0.6862
Reply_Network_conflicts_per_cycle =        0.2010
Reply_Network_conflicts_per_cycle_util =       3.8462
Reply_Bank_Level_Parallism =      13.1282
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0191
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0143
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 81920 (inst/sec)
gpgpu_simulation_rate = 1989 (cycle/sec)
gpgpu_silicon_slowdown = 369532x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5695
gpu_sim_insn = 245760
gpu_ipc =      43.1536
gpu_tot_sim_cycle = 11664
gpu_tot_sim_insn = 491520
gpu_tot_ipc =      42.1399
gpu_tot_issued_cta = 128
gpu_occupancy = 21.3020% 
gpu_tot_occupancy = 21.3982% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7192
partiton_level_parallism_total  =       0.7023
partiton_level_parallism_util =      13.7912
partiton_level_parallism_util_total  =      13.7219
L2_BW  =      16.9162 GB/Sec
L2_BW_total  =      16.5188 GB/Sec
gpu_total_sim_rate=98304

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[20]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[25]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[26]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[27]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[28]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[29]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[30]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[31]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[32]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[33]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[34]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[35]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[36]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[37]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[38]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[40]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[41]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[42]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[44]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[46]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[47]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_total_cache_accesses = 8192
	L1D_total_cache_misses = 8192
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 628
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 621
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 491520
gpgpu_n_tot_w_icount = 15360
gpgpu_n_stall_shd_mem = 2048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3371	W0_Idle:100699	W0_Scoreboard:171686	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15360
single_issue_nums: WS0:3840	WS1:3840	WS2:3840	WS3:3840	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 600 
max_icnt2mem_latency = 128 
maxmrqlatency = 20 
max_icnt2sh_latency = 40 
averagemflatency = 348 
avg_icnt2mem_latency = 82 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 4 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4787 	1589 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5350 	2836 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6772 	825 	394 	177 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        806       806    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        805       807    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        805       806    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        805       807    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        802       812    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        806       807    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        805       811    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        809       805    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        804       804    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        812       808    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        804       807    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        810       809    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        802       803    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        799       804    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        801       801    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        798       802    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       259       267         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       267       272         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       259       269         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       269       272         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       267       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       264       264         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       261       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       264       262         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       259       256         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       255       257         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       257       258         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       253       253         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       261       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       269       270         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       259       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       267       272         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=607 dram_eff=0.8435
bk0: 64a 55091i bk1: 64a 55112i bk2: 0a 55537i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0500009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=612 dram_eff=0.8366
bk0: 64a 55123i bk1: 64a 55102i bk2: 0a 55537i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 54996 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0476962
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=609 dram_eff=0.8407
bk0: 64a 55098i bk1: 64a 55116i bk2: 0a 55539i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54995 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0597418
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=615 dram_eff=0.8325
bk0: 64a 55124i bk1: 64a 55108i bk2: 0a 55539i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54995 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0584814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=580 dram_eff=0.8828
bk0: 64a 55085i bk1: 64a 55084i bk2: 0a 55539i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54995 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0821225
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=580 dram_eff=0.8828
bk0: 64a 55086i bk1: 64a 55082i bk2: 0a 55539i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54995 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.083797
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=578 dram_eff=0.8858
bk0: 64a 55070i bk1: 64a 55086i bk2: 0a 55537i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0856695
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=578 dram_eff=0.8858
bk0: 64a 55070i bk1: 64a 55086i bk2: 0a 55537i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.087722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0877221
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=606 dram_eff=0.8449
bk0: 64a 55106i bk1: 64a 55147i bk2: 0a 55537i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 54996 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.040242
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=598 dram_eff=0.8562
bk0: 64a 55078i bk1: 64a 55109i bk2: 0a 55537i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0426907
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=615 dram_eff=0.8325
bk0: 64a 55147i bk1: 64a 55150i bk2: 0a 55539i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 54994 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0459317
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=602 dram_eff=0.8505
bk0: 64a 55118i bk1: 64a 55118i bk2: 0a 55539i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 54994 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0477502
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=606 dram_eff=0.8449
bk0: 64a 55109i bk1: 64a 55122i bk2: 0a 55539i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 54994 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0415384
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=622 dram_eff=0.8232
bk0: 64a 55128i bk1: 64a 55120i bk2: 0a 55539i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 54994 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0395398
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=607 dram_eff=0.8435
bk0: 64a 55117i bk1: 64a 55130i bk2: 0a 55537i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0395938
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55539 n_nop=55409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=623 dram_eff=0.8218
bk0: 64a 55095i bk1: 64a 55132i bk2: 0a 55537i bk3: 0a 55539i bk4: 0a 55539i bk5: 0a 55539i bk6: 0a 55539i bk7: 0a 55539i bk8: 0a 55539i bk9: 0a 55539i bk10: 0a 55539i bk11: 0a 55539i bk12: 0a 55539i bk13: 0a 55539i bk14: 0a 55539i bk15: 0a 55540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.009219 
total_CMD = 55539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55539 
n_nop = 55409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0406381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8192
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=8192
icnt_total_pkts_simt_to_mem=8192
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8192
Req_Network_cycles = 11664
Req_Network_injected_packets_per_cycle =       0.7023 
Req_Network_conflicts_per_cycle =       0.5601
Req_Network_conflicts_per_cycle_util =      10.9430
Req_Bank_Level_Parallism =      13.7219
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1939
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0219

Reply_Network_injected_packets_num = 8192
Reply_Network_cycles = 11664
Reply_Network_injected_packets_per_cycle =        0.7023
Reply_Network_conflicts_per_cycle =        0.2665
Reply_Network_conflicts_per_cycle_util =       4.8427
Reply_Bank_Level_Parallism =      12.7601
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0297
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0146
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 98304 (inst/sec)
gpgpu_simulation_rate = 2332 (cycle/sec)
gpgpu_silicon_slowdown = 315180x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5791
gpu_sim_insn = 425984
gpu_ipc =      73.5597
gpu_tot_sim_cycle = 17455
gpu_tot_sim_insn = 917504
gpu_tot_ipc =      52.5640
gpu_tot_issued_cta = 192
gpu_occupancy = 21.8568% 
gpu_tot_occupancy = 21.5445% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7073
partiton_level_parallism_total  =       0.7040
partiton_level_parallism_util =      13.7912
partiton_level_parallism_util_total  =      13.7450
L2_BW  =      16.6358 GB/Sec
L2_BW_total  =      16.5576 GB/Sec
gpu_total_sim_rate=131072

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[3]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[4]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[6]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[7]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[15]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[17]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[18]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[19]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[20]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[21]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[22]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[23]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[24]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[25]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[26]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[28]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[29]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[30]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[31]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[32]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[33]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[34]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[35]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[36]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[37]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[38]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[39]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[40]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[41]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[42]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[43]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[44]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[45]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[46]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[47]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_total_cache_accesses = 12288
	L1D_total_cache_misses = 12288
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1041
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 734
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 307
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
58, 58, 58, 58, 58, 58, 58, 58, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 950272
gpgpu_n_tot_w_icount = 29696
gpgpu_n_stall_shd_mem = 3072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 6144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7637	W0_Idle:157382	W0_Scoreboard:233757	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
single_issue_nums: WS0:7424	WS1:7424	WS2:7424	WS3:7424	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49152 {8:6144,}
maxmflatency = 600 
max_icnt2mem_latency = 128 
maxmrqlatency = 20 
max_icnt2sh_latency = 40 
averagemflatency = 307 
avg_icnt2mem_latency = 73 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 4 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7102 	3370 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7739 	4543 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9566 	1660 	768 	268 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1062      1060    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1059      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1060      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1060      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1060      1067    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1057      1060    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1061      1064    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1059      1058    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1056      1056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1069      1060    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1056      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1064      1061    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1055      1058    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1051      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1054      1055    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1051      1058    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       286       292         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       276       280         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       283       292         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       278       282         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       287       300         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       277       284         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       287       302         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       279       286         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       291       302         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       293       293         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       299       308         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       291       295         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       285       289         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       281       294         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       285       291         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       277       282         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=607 dram_eff=0.8435
bk0: 64a 82667i bk1: 64a 82688i bk2: 0a 83113i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 82573 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0334115
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=612 dram_eff=0.8366
bk0: 64a 82699i bk1: 64a 82678i bk2: 0a 83113i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 82572 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0318715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=609 dram_eff=0.8407
bk0: 64a 82674i bk1: 64a 82692i bk2: 0a 83115i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 82571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0399206
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=615 dram_eff=0.8325
bk0: 64a 82700i bk1: 64a 82684i bk2: 0a 83115i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 82571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0390784
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=580 dram_eff=0.8828
bk0: 64a 82661i bk1: 64a 82660i bk2: 0a 83115i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 82571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0548758
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=580 dram_eff=0.8828
bk0: 64a 82662i bk1: 64a 82658i bk2: 0a 83115i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 82571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0559947
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=578 dram_eff=0.8858
bk0: 64a 82646i bk1: 64a 82662i bk2: 0a 83113i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 82573 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.057246
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=578 dram_eff=0.8858
bk0: 64a 82646i bk1: 64a 82662i bk2: 0a 83113i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 82573 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0586176
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=606 dram_eff=0.8449
bk0: 64a 82682i bk1: 64a 82723i bk2: 0a 83113i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 82572 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0268905
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=598 dram_eff=0.8562
bk0: 64a 82654i bk1: 64a 82685i bk2: 0a 83113i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 82573 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0285267
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=615 dram_eff=0.8325
bk0: 64a 82723i bk1: 64a 82726i bk2: 0a 83115i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 82570 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0306924
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=602 dram_eff=0.8505
bk0: 64a 82694i bk1: 64a 82694i bk2: 0a 83115i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 82570 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0319076
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=606 dram_eff=0.8449
bk0: 64a 82685i bk1: 64a 82698i bk2: 0a 83115i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 82570 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0277567
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=622 dram_eff=0.8232
bk0: 64a 82704i bk1: 64a 82696i bk2: 0a 83115i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 82570 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0264212
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=607 dram_eff=0.8435
bk0: 64a 82693i bk1: 64a 82706i bk2: 0a 83113i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 82573 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0264573
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=83115 n_nop=82985 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=623 dram_eff=0.8218
bk0: 64a 82671i bk1: 64a 82708i bk2: 0a 83113i bk3: 0a 83115i bk4: 0a 83115i bk5: 0a 83115i bk6: 0a 83115i bk7: 0a 83115i bk8: 0a 83115i bk9: 0a 83115i bk10: 0a 83115i bk11: 0a 83115i bk12: 0a 83115i bk13: 0a 83115i bk14: 0a 83115i bk15: 0a 83116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.006160 
total_CMD = 83115 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 82573 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83115 
n_nop = 82985 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0271551

========= L2 cache stats =========
L2_cache_bank[0]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12288
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=12288
icnt_total_pkts_simt_to_mem=12288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12288
Req_Network_cycles = 17455
Req_Network_injected_packets_per_cycle =       0.7040 
Req_Network_conflicts_per_cycle =       0.5020
Req_Network_conflicts_per_cycle_util =       9.8020
Req_Bank_Level_Parallism =      13.7450
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1765
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0220

Reply_Network_injected_packets_num = 12288
Reply_Network_cycles = 17455
Reply_Network_injected_packets_per_cycle =        0.7040
Reply_Network_conflicts_per_cycle =        0.3161
Reply_Network_conflicts_per_cycle_util =       5.7589
Reply_Bank_Level_Parallism =      12.8267
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0350
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0147
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 131072 (inst/sec)
gpgpu_simulation_rate = 2493 (cycle/sec)
gpgpu_silicon_slowdown = 294825x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 5796
gpu_sim_insn = 425984
gpu_ipc =      73.4962
gpu_tot_sim_cycle = 23251
gpu_tot_sim_insn = 1343488
gpu_tot_ipc =      57.7819
gpu_tot_issued_cta = 256
gpu_occupancy = 21.8911% 
gpu_tot_occupancy = 21.6277% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7067
partiton_level_parallism_total  =       0.7047
partiton_level_parallism_util =      14.3217
partiton_level_parallism_util_total  =      13.8847
L2_BW  =      16.6214 GB/Sec
L2_BW_total  =      16.5736 GB/Sec
gpu_total_sim_rate=134348

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[1]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[5]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[9]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[12]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[13]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[16]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[17]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[18]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[19]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[20]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[21]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[22]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[23]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[24]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[25]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[26]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[27]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[28]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[29]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[30]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[31]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[32]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[33]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[34]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[35]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[36]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[37]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[38]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[39]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[40]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[41]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[42]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[43]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[44]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[45]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[46]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[47]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 16384
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1435
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 849
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 586
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
86, 86, 86, 86, 86, 86, 86, 86, 43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 1409024
gpgpu_n_tot_w_icount = 44032
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11787	W0_Idle:213327	W0_Scoreboard:295402	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41984
single_issue_nums: WS0:11008	WS1:11008	WS2:11008	WS3:11008	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
maxmflatency = 600 
max_icnt2mem_latency = 128 
maxmrqlatency = 20 
max_icnt2sh_latency = 40 
averagemflatency = 292 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 4 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9699 	4869 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	10441 	5937 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12240 	2593 	1108 	416 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1316      1311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1311      1312    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1312      1309    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1311      1313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1311      1322    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1305      1313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1312      1319    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1307      1310    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1309      1311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1320      1315    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1307      1313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1315      1316    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1309      1310    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1301      1310    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1307      1306    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1300      1309    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       288       292         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       290       290         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       283       292         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       290       290         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       287       300         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       282       296         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       289       302         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       281       300         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       291       302         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       294       305         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       299       308         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       291       300         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       290       289         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       291       300         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       285       291         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       286       300         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=607 dram_eff=0.8435
bk0: 64a 110267i bk1: 64a 110288i bk2: 0a 110713i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 110173 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0250824
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=612 dram_eff=0.8366
bk0: 64a 110299i bk1: 64a 110278i bk2: 0a 110713i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 110172 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0239263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=609 dram_eff=0.8407
bk0: 64a 110274i bk1: 64a 110292i bk2: 0a 110715i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 110171 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0299688
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=615 dram_eff=0.8325
bk0: 64a 110300i bk1: 64a 110284i bk2: 0a 110715i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 110171 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0293366
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=580 dram_eff=0.8828
bk0: 64a 110261i bk1: 64a 110260i bk2: 0a 110715i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 110171 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0411959
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=580 dram_eff=0.8828
bk0: 64a 110262i bk1: 64a 110258i bk2: 0a 110715i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 110171 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0420359
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=578 dram_eff=0.8858
bk0: 64a 110246i bk1: 64a 110262i bk2: 0a 110713i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 110173 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0429752
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=578 dram_eff=0.8858
bk0: 64a 110246i bk1: 64a 110262i bk2: 0a 110713i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 110173 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0440049
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=606 dram_eff=0.8449
bk0: 64a 110282i bk1: 64a 110323i bk2: 0a 110713i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 110172 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.020187
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=598 dram_eff=0.8562
bk0: 64a 110254i bk1: 64a 110285i bk2: 0a 110713i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 110173 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0214153
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=615 dram_eff=0.8325
bk0: 64a 110323i bk1: 64a 110326i bk2: 0a 110715i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 110170 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0230411
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=602 dram_eff=0.8505
bk0: 64a 110294i bk1: 64a 110294i bk2: 0a 110715i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 110170 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0239534
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=606 dram_eff=0.8449
bk0: 64a 110285i bk1: 64a 110298i bk2: 0a 110715i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 110170 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0208373
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=622 dram_eff=0.8232
bk0: 64a 110304i bk1: 64a 110296i bk2: 0a 110715i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 110170 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0198347
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=607 dram_eff=0.8435
bk0: 64a 110293i bk1: 64a 110306i bk2: 0a 110713i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 110173 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0198618
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110715 n_nop=110585 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=623 dram_eff=0.8218
bk0: 64a 110271i bk1: 64a 110308i bk2: 0a 110713i bk3: 0a 110715i bk4: 0a 110715i bk5: 0a 110715i bk6: 0a 110715i bk7: 0a 110715i bk8: 0a 110715i bk9: 0a 110715i bk10: 0a 110715i bk11: 0a 110715i bk12: 0a 110715i bk13: 0a 110715i bk14: 0a 110715i bk15: 0a 110716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.004624 
total_CMD = 110715 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 110173 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110715 
n_nop = 110585 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0203857

========= L2 cache stats =========
L2_cache_bank[0]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16384
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=16384
icnt_total_pkts_simt_to_mem=16384
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16384
Req_Network_cycles = 23251
Req_Network_injected_packets_per_cycle =       0.7047 
Req_Network_conflicts_per_cycle =       0.4580
Req_Network_conflicts_per_cycle_util =       9.0237
Req_Bank_Level_Parallism =      13.8847
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1609
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0220

Reply_Network_injected_packets_num = 16384
Reply_Network_cycles = 23251
Reply_Network_injected_packets_per_cycle =        0.7047
Reply_Network_conflicts_per_cycle =        0.3544
Reply_Network_conflicts_per_cycle_util =       6.4375
Reply_Bank_Level_Parallism =      12.8000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0386
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0147
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 134348 (inst/sec)
gpgpu_simulation_rate = 2325 (cycle/sec)
gpgpu_silicon_slowdown = 316129x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5967
gpu_sim_insn = 262144
gpu_ipc =      43.9323
gpu_tot_sim_cycle = 29218
gpu_tot_sim_insn = 1605632
gpu_tot_ipc =      54.9535
gpu_tot_issued_cta = 320
gpu_occupancy = 19.7806% 
gpu_tot_occupancy = 21.2330% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7161
partiton_level_parallism_total  =       0.9112
partiton_level_parallism_util =      20.2772
partiton_level_parallism_util_total  =      15.8006
L2_BW  =      40.3628 GB/Sec
L2_BW_total  =      21.4319 GB/Sec
gpu_total_sim_rate=133802

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[1]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[2]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[3]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[4]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[5]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[6]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[7]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[8]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[9]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[11]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[12]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[13]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[15]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[16]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[17]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[18]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[19]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[20]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[21]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[22]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[23]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[24]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[25]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[26]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[27]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[28]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[29]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[30]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[31]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[32]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[33]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[34]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[35]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[36]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[37]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[38]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[39]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[40]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[41]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[42]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[43]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[44]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[45]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[46]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[47]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_total_cache_accesses = 26624
	L1D_total_cache_misses = 20480
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1714
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1128
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 586
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
102, 102, 102, 102, 102, 102, 102, 102, 43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 1671168
gpgpu_n_tot_w_icount = 52224
gpgpu_n_stall_shd_mem = 12288
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10240
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14209	W0_Idle:297045	W0_Scoreboard:353898	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50176
single_issue_nums: WS0:13056	WS1:13056	WS2:13056	WS3:13056	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81920 {8:10240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
maxmflatency = 600 
max_icnt2mem_latency = 143 
maxmrqlatency = 20 
max_icnt2sh_latency = 116 
averagemflatency = 284 
avg_icnt2mem_latency = 98 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 10 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12828 	11980 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13874 	12032 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17288 	4565 	2077 	1360 	864 	470 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1579      1573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1572      1574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1576      1571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1572      1573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1573      1587    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1566      1579    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1571      1582    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1566      1574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1575      1574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1584      1574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1573      1576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1579      1575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1575      1575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1563      1574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1572      1570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1563      1573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       404       373         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       418         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       338       387         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       401       373         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       340       390         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       405       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       416       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       380       348         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       394       373         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       350       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       394       360         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=607 dram_eff=0.8435
bk0: 64a 138681i bk1: 64a 138702i bk2: 0a 139127i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 138587 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0199599
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=612 dram_eff=0.8366
bk0: 64a 138713i bk1: 64a 138692i bk2: 0a 139127i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 138586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0190399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=609 dram_eff=0.8407
bk0: 64a 138688i bk1: 64a 138706i bk2: 0a 139129i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 138585 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0238484
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=615 dram_eff=0.8325
bk0: 64a 138714i bk1: 64a 138698i bk2: 0a 139129i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 138585 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0233452
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=580 dram_eff=0.8828
bk0: 64a 138675i bk1: 64a 138674i bk2: 0a 139129i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 138585 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0327825
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=580 dram_eff=0.8828
bk0: 64a 138676i bk1: 64a 138672i bk2: 0a 139129i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 138585 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.033451
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=578 dram_eff=0.8858
bk0: 64a 138660i bk1: 64a 138676i bk2: 0a 139127i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 138587 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0341985
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=578 dram_eff=0.8858
bk0: 64a 138660i bk1: 64a 138676i bk2: 0a 139127i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 138587 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0350179
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=606 dram_eff=0.8449
bk0: 64a 138696i bk1: 64a 138737i bk2: 0a 139127i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 138586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0160642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=598 dram_eff=0.8562
bk0: 64a 138668i bk1: 64a 138699i bk2: 0a 139127i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 138587 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0170417
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=615 dram_eff=0.8325
bk0: 64a 138737i bk1: 64a 138740i bk2: 0a 139129i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 138584 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0183355
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=602 dram_eff=0.8505
bk0: 64a 138708i bk1: 64a 138708i bk2: 0a 139129i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 138584 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0190614
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=606 dram_eff=0.8449
bk0: 64a 138699i bk1: 64a 138712i bk2: 0a 139129i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 138584 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0165817
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=622 dram_eff=0.8232
bk0: 64a 138718i bk1: 64a 138710i bk2: 0a 139129i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 138584 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0157839
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=607 dram_eff=0.8435
bk0: 64a 138707i bk1: 64a 138720i bk2: 0a 139127i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 138587 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0158055
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139129 n_nop=138999 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00368
n_activity=623 dram_eff=0.8218
bk0: 64a 138685i bk1: 64a 138722i bk2: 0a 139127i bk3: 0a 139129i bk4: 0a 139129i bk5: 0a 139129i bk6: 0a 139129i bk7: 0a 139129i bk8: 0a 139129i bk9: 0a 139129i bk10: 0a 139129i bk11: 0a 139129i bk12: 0a 139129i bk13: 0a 139129i bk14: 0a 139129i bk15: 0a 139130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.003680 
total_CMD = 139129 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 138587 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139129 
n_nop = 138999 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0162224

========= L2 cache stats =========
L2_cache_bank[0]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 26624
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1538
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=26624
icnt_total_pkts_simt_to_mem=26624
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26624
Req_Network_cycles = 29218
Req_Network_injected_packets_per_cycle =       0.9112 
Req_Network_conflicts_per_cycle =       0.5603
Req_Network_conflicts_per_cycle_util =       9.7163
Req_Bank_Level_Parallism =      15.8006
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3891
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0285

Reply_Network_injected_packets_num = 26624
Reply_Network_cycles = 29218
Reply_Network_injected_packets_per_cycle =        0.9112
Reply_Network_conflicts_per_cycle =        0.5405
Reply_Network_conflicts_per_cycle_util =       8.4989
Reply_Bank_Level_Parallism =      14.3294
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1492
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0190
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 133802 (inst/sec)
gpgpu_simulation_rate = 2434 (cycle/sec)
gpgpu_silicon_slowdown = 301972x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 6028
gpu_sim_insn = 262144
gpu_ipc =      43.4877
gpu_tot_sim_cycle = 35246
gpu_tot_sim_insn = 1867776
gpu_tot_ipc =      52.9926
gpu_tot_issued_cta = 384
gpu_occupancy = 19.6483% 
gpu_tot_occupancy = 20.9509% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6987
partiton_level_parallism_total  =       1.0459
partiton_level_parallism_util =      20.3579
partiton_level_parallism_util_total  =      16.8483
L2_BW  =      39.9543 GB/Sec
L2_BW_total  =      24.5997 GB/Sec
gpu_total_sim_rate=133412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[1]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[2]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[3]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[4]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[5]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[6]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[7]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[8]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[9]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[10]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[11]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[12]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[13]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[14]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[15]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[16]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[17]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[18]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[19]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[20]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[21]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[22]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[23]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[24]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[25]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[26]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[27]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[28]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[29]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[30]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[31]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[32]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[33]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[34]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[35]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[36]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[37]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[38]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[39]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[40]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[41]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[42]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[43]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[44]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[45]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[46]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[47]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 45
	L1D_total_cache_accesses = 36864
	L1D_total_cache_misses = 24576
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2053
	L1D_cache_data_port_util = 0.056
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1467
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 586
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
118, 118, 118, 118, 118, 118, 118, 118, 43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 1933312
gpgpu_n_tot_w_icount = 60416
gpgpu_n_stall_shd_mem = 20480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12288
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 98304
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20480
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16833	W0_Idle:383307	W0_Scoreboard:411732	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:58368
single_issue_nums: WS0:15104	WS1:15104	WS2:15104	WS3:15104	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98304 {8:12288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 285 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 9 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16044 	19004 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17335 	17900 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22665 	6187 	3094 	1932 	1572 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1835      1836    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1835      1832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1831      1833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1836      1833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1828      1845    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1826      1841    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1826      1840    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1823      1834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1839      1839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1849      1839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1837      1841    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1845      1841    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1834      1836    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1826      1835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1832      1832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1823      1834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=607 dram_eff=0.8435
bk0: 64a 167386i bk1: 64a 167407i bk2: 0a 167832i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 167292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0165461
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=612 dram_eff=0.8366
bk0: 64a 167418i bk1: 64a 167397i bk2: 0a 167832i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 167291 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0157835
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=609 dram_eff=0.8407
bk0: 64a 167393i bk1: 64a 167411i bk2: 0a 167834i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 167290 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0197695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=615 dram_eff=0.8325
bk0: 64a 167419i bk1: 64a 167403i bk2: 0a 167834i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 167290 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0193525
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=580 dram_eff=0.8828
bk0: 64a 167380i bk1: 64a 167379i bk2: 0a 167834i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 167290 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0271757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=580 dram_eff=0.8828
bk0: 64a 167381i bk1: 64a 167377i bk2: 0a 167834i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 167290 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0277298
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=578 dram_eff=0.8858
bk0: 64a 167365i bk1: 64a 167381i bk2: 0a 167832i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 167292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0283494
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=578 dram_eff=0.8858
bk0: 64a 167365i bk1: 64a 167381i bk2: 0a 167832i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 167292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0290287
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=606 dram_eff=0.8449
bk0: 64a 167401i bk1: 64a 167442i bk2: 0a 167832i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 167291 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0133167
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=598 dram_eff=0.8562
bk0: 64a 167373i bk1: 64a 167404i bk2: 0a 167832i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 167292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0141271
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=615 dram_eff=0.8325
bk0: 64a 167442i bk1: 64a 167445i bk2: 0a 167834i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 167289 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0151995
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=602 dram_eff=0.8505
bk0: 64a 167413i bk1: 64a 167413i bk2: 0a 167834i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 167289 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0158013
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=606 dram_eff=0.8449
bk0: 64a 167404i bk1: 64a 167417i bk2: 0a 167834i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 167289 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0137457
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=622 dram_eff=0.8232
bk0: 64a 167423i bk1: 64a 167415i bk2: 0a 167834i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 167289 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0130844
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=607 dram_eff=0.8435
bk0: 64a 167412i bk1: 64a 167425i bk2: 0a 167832i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 167292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0131022
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167834 n_nop=167704 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003051
n_activity=623 dram_eff=0.8218
bk0: 64a 167390i bk1: 64a 167427i bk2: 0a 167832i bk3: 0a 167834i bk4: 0a 167834i bk5: 0a 167834i bk6: 0a 167834i bk7: 0a 167834i bk8: 0a 167834i bk9: 0a 167834i bk10: 0a 167834i bk11: 0a 167834i bk12: 0a 167834i bk13: 0a 167834i bk14: 0a 167834i bk15: 0a 167835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.003051 
total_CMD = 167834 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 167292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167834 
n_nop = 167704 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0134478

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 36864
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=36864
icnt_total_pkts_simt_to_mem=36864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36864
Req_Network_cycles = 35246
Req_Network_injected_packets_per_cycle =       1.0459 
Req_Network_conflicts_per_cycle =       0.6265
Req_Network_conflicts_per_cycle_util =      10.0928
Req_Bank_Level_Parallism =      16.8483
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5399
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0327

Reply_Network_injected_packets_num = 36864
Reply_Network_cycles = 35246
Reply_Network_injected_packets_per_cycle =        1.0459
Reply_Network_conflicts_per_cycle =        0.6783
Reply_Network_conflicts_per_cycle_util =       9.6055
Reply_Bank_Level_Parallism =      14.8108
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2544
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0218
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 133412 (inst/sec)
gpgpu_simulation_rate = 2517 (cycle/sec)
gpgpu_silicon_slowdown = 292014x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5847
gpu_sim_insn = 376832
gpu_ipc =      64.4488
gpu_tot_sim_cycle = 41093
gpu_tot_sim_insn = 2244608
gpu_tot_ipc =      54.6226
gpu_tot_issued_cta = 448
gpu_occupancy = 22.0061% 
gpu_tot_occupancy = 21.0982% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7005
partiton_level_parallism_total  =       0.9968
partiton_level_parallism_util =      12.7601
partiton_level_parallism_util_total  =      16.3252
L2_BW  =      16.4765 GB/Sec
L2_BW_total  =      23.4439 GB/Sec
gpu_total_sim_rate=132035

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[1]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[2]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[3]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[4]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[5]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[6]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[7]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[8]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[9]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[10]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[11]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[12]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[13]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[14]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[15]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[16]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[17]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[18]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[19]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[20]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[21]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[22]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[23]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[24]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[25]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[26]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[27]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[28]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[29]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[30]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[31]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[32]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[33]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[34]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[35]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[36]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[37]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[38]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[39]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[40]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[41]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[42]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[43]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[44]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[45]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[46]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[47]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 45
	L1D_total_cache_accesses = 40960
	L1D_total_cache_misses = 28672
	L1D_total_cache_miss_rate = 0.7000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2368
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1757
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 611
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
141, 141, 141, 141, 141, 141, 141, 141, 66, 66, 66, 66, 66, 66, 66, 66, 
gpgpu_n_tot_thrd_icount = 2310144
gpgpu_n_tot_w_icount = 72192
gpgpu_n_stall_shd_mem = 25088
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14336
gpgpu_n_mem_write_global = 26624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 114688
gpgpu_n_store_insn = 114688
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21504
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23217	W0_Idle:435343	W0_Scoreboard:482744	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:70144
single_issue_nums: WS0:18048	WS1:18048	WS2:18048	WS3:18048	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114688 {8:14336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1064960 {40:26624,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 573440 {40:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 212992 {8:26624,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 284 
avg_icnt2mem_latency = 74 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 9 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18832 	20312 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20151 	19180 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25428 	7079 	3409 	2058 	1572 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2099      2096    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2096      2092    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2094      2092    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2099      2094    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2090      2104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2090      2102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2088      2099    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2088      2095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2101      2099    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2112      2096    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2097      2101    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2107      2097    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2096      2099    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2091      2097    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2093      2094    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2087      2096    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=607 dram_eff=0.8435
bk0: 64a 195229i bk1: 64a 195250i bk2: 0a 195675i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 195135 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0141918
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=612 dram_eff=0.8366
bk0: 64a 195261i bk1: 64a 195240i bk2: 0a 195675i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 195134 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0135376
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=609 dram_eff=0.8407
bk0: 64a 195236i bk1: 64a 195254i bk2: 0a 195677i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 195133 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0169565
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=615 dram_eff=0.8325
bk0: 64a 195262i bk1: 64a 195246i bk2: 0a 195677i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 195133 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0165988
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=580 dram_eff=0.8828
bk0: 64a 195223i bk1: 64a 195222i bk2: 0a 195677i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 195133 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0233088
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=580 dram_eff=0.8828
bk0: 64a 195224i bk1: 64a 195220i bk2: 0a 195677i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 195133 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0237841
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=578 dram_eff=0.8858
bk0: 64a 195208i bk1: 64a 195224i bk2: 0a 195675i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 195135 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0243156
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=578 dram_eff=0.8858
bk0: 64a 195208i bk1: 64a 195224i bk2: 0a 195675i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 195135 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0248982
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=606 dram_eff=0.8449
bk0: 64a 195244i bk1: 64a 195285i bk2: 0a 195675i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 195134 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0114219
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=598 dram_eff=0.8562
bk0: 64a 195216i bk1: 64a 195247i bk2: 0a 195675i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 195135 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0121169
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=615 dram_eff=0.8325
bk0: 64a 195285i bk1: 64a 195288i bk2: 0a 195677i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 195132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0130368
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=602 dram_eff=0.8505
bk0: 64a 195256i bk1: 64a 195256i bk2: 0a 195677i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 195132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0135529
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=606 dram_eff=0.8449
bk0: 64a 195247i bk1: 64a 195260i bk2: 0a 195677i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 195132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0117898
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=622 dram_eff=0.8232
bk0: 64a 195266i bk1: 64a 195258i bk2: 0a 195677i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 195132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0112226
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=607 dram_eff=0.8435
bk0: 64a 195255i bk1: 64a 195268i bk2: 0a 195675i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 195135 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0112379
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=195677 n_nop=195547 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002617
n_activity=623 dram_eff=0.8218
bk0: 64a 195233i bk1: 64a 195270i bk2: 0a 195675i bk3: 0a 195677i bk4: 0a 195677i bk5: 0a 195677i bk6: 0a 195677i bk7: 0a 195677i bk8: 0a 195677i bk9: 0a 195677i bk10: 0a 195677i bk11: 0a 195677i bk12: 0a 195677i bk13: 0a 195677i bk14: 0a 195677i bk15: 0a 195678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.002617 
total_CMD = 195677 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 195135 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195677 
n_nop = 195547 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0115343

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 40960
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=40960
icnt_total_pkts_simt_to_mem=40960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 40960
Req_Network_cycles = 41093
Req_Network_injected_packets_per_cycle =       0.9968 
Req_Network_conflicts_per_cycle =       0.5911
Req_Network_conflicts_per_cycle_util =       9.6807
Req_Bank_Level_Parallism =      16.3252
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4830
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0311

Reply_Network_injected_packets_num = 40960
Reply_Network_cycles = 41093
Reply_Network_injected_packets_per_cycle =        0.9968
Reply_Network_conflicts_per_cycle =        0.6402
Reply_Network_conflicts_per_cycle_util =       9.2826
Reply_Bank_Level_Parallism =      14.4531
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2246
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0208
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 132035 (inst/sec)
gpgpu_simulation_rate = 2417 (cycle/sec)
gpgpu_silicon_slowdown = 304095x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 5851
gpu_sim_insn = 376832
gpu_ipc =      64.4047
gpu_tot_sim_cycle = 46944
gpu_tot_sim_insn = 2621440
gpu_tot_ipc =      55.8419
gpu_tot_issued_cta = 512
gpu_occupancy = 22.0092% 
gpu_tot_occupancy = 21.2105% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7001
partiton_level_parallism_total  =       0.9598
partiton_level_parallism_util =      12.6031
partiton_level_parallism_util_total  =      15.8984
L2_BW  =      16.4652 GB/Sec
L2_BW_total  =      22.5741 GB/Sec
gpu_total_sim_rate=137970

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[1]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[2]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[3]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[4]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[5]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[6]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[7]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[8]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[9]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[10]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[11]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[12]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[13]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[14]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[15]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[16]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[17]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[18]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[19]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[20]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[21]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[22]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[23]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[24]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[25]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[26]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[27]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[28]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[29]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[30]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[31]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[32]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[33]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[34]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[35]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[36]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[37]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[38]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[39]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[40]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[41]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[42]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[43]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[44]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[45]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[46]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[47]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 45
	L1D_total_cache_accesses = 45056
	L1D_total_cache_misses = 32768
	L1D_total_cache_miss_rate = 0.7273
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2677
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2029
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 648
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
164, 164, 164, 164, 164, 164, 164, 164, 66, 66, 66, 66, 66, 66, 66, 66, 
gpgpu_n_tot_thrd_icount = 2686976
gpgpu_n_tot_w_icount = 83968
gpgpu_n_stall_shd_mem = 29696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 28672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131072
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 131072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22528
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29241	W0_Idle:488082	W0_Scoreboard:554409	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:20992	WS1:20992	WS2:20992	WS3:20992	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1146880 {40:28672,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 229376 {8:28672,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 280 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 9 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21515 	21725 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22850 	20577 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28244 	7882 	3754 	2185 	1577 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2363      2355    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2355      2351    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2360      2353    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2358      2353    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2352      2367    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2348      2361    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2350      2362    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2344      2355    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2366      2361    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2375      2361    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2362      2361    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2370      2361    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2360      2360    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2350      2358    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2356      2355    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2346      2356    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=607 dram_eff=0.8435
bk0: 64a 223091i bk1: 64a 223112i bk2: 0a 223537i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 222997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0124229
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=612 dram_eff=0.8366
bk0: 64a 223123i bk1: 64a 223102i bk2: 0a 223537i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 222996 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0118503
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=609 dram_eff=0.8407
bk0: 64a 223098i bk1: 64a 223116i bk2: 0a 223539i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 222995 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.014843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=615 dram_eff=0.8325
bk0: 64a 223124i bk1: 64a 223108i bk2: 0a 223539i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 222995 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0145299
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=580 dram_eff=0.8828
bk0: 64a 223085i bk1: 64a 223084i bk2: 0a 223539i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 222995 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0204036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=580 dram_eff=0.8828
bk0: 64a 223086i bk1: 64a 223082i bk2: 0a 223539i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 222995 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0208196
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=578 dram_eff=0.8858
bk0: 64a 223070i bk1: 64a 223086i bk2: 0a 223537i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 222997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0212849
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=578 dram_eff=0.8858
bk0: 64a 223070i bk1: 64a 223086i bk2: 0a 223537i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 222997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0217949
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=606 dram_eff=0.8449
bk0: 64a 223106i bk1: 64a 223147i bk2: 0a 223537i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 222996 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00999826
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=598 dram_eff=0.8562
bk0: 64a 223078i bk1: 64a 223109i bk2: 0a 223537i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 222997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0106067
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=615 dram_eff=0.8325
bk0: 64a 223147i bk1: 64a 223150i bk2: 0a 223539i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 222994 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0114119
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=602 dram_eff=0.8505
bk0: 64a 223118i bk1: 64a 223118i bk2: 0a 223539i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 222994 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0118637
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=606 dram_eff=0.8449
bk0: 64a 223109i bk1: 64a 223122i bk2: 0a 223539i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 222994 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0103203
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=622 dram_eff=0.8232
bk0: 64a 223128i bk1: 64a 223120i bk2: 0a 223539i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 222994 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00982379
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=607 dram_eff=0.8435
bk0: 64a 223117i bk1: 64a 223130i bk2: 0a 223537i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 222997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00983721
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=223539 n_nop=223409 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=623 dram_eff=0.8218
bk0: 64a 223095i bk1: 64a 223132i bk2: 0a 223537i bk3: 0a 223539i bk4: 0a 223539i bk5: 0a 223539i bk6: 0a 223539i bk7: 0a 223539i bk8: 0a 223539i bk9: 0a 223539i bk10: 0a 223539i bk11: 0a 223539i bk12: 0a 223539i bk13: 0a 223539i bk14: 0a 223539i bk15: 0a 223540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.002290 
total_CMD = 223539 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 222997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 223539 
n_nop = 223409 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0100967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 45056
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=45056
icnt_total_pkts_simt_to_mem=45056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45056
Req_Network_cycles = 46944
Req_Network_injected_packets_per_cycle =       0.9598 
Req_Network_conflicts_per_cycle =       0.5652
Req_Network_conflicts_per_cycle_util =       9.3624
Req_Bank_Level_Parallism =      15.8984
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4411
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0300

Reply_Network_injected_packets_num = 45056
Reply_Network_cycles = 46944
Reply_Network_injected_packets_per_cycle =        0.9598
Reply_Network_conflicts_per_cycle =        0.6104
Reply_Network_conflicts_per_cycle_util =       9.0142
Reply_Bank_Level_Parallism =      14.1730
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2023
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0200
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 137970 (inst/sec)
gpgpu_simulation_rate = 2470 (cycle/sec)
gpgpu_silicon_slowdown = 297570x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5787
gpu_sim_insn = 376832
gpu_ipc =      65.1170
gpu_tot_sim_cycle = 52731
gpu_tot_sim_insn = 2998272
gpu_tot_ipc =      56.8598
gpu_tot_issued_cta = 576
gpu_occupancy = 21.8861% 
gpu_tot_occupancy = 21.2806% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7078
partiton_level_parallism_total  =       0.9321
partiton_level_parallism_util =      14.5765
partiton_level_parallism_util_total  =      15.7791
L2_BW  =      16.6473 GB/Sec
L2_BW_total  =      21.9236 GB/Sec
gpu_total_sim_rate=142774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[1]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[2]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[3]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[4]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[5]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[6]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[7]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[8]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[9]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[10]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[11]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[12]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[13]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[14]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[15]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[16]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[17]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[18]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[19]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[20]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[21]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[22]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[23]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[24]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[25]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[26]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[27]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[28]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[29]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[30]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[31]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[32]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[33]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[34]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[35]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[36]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[37]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[38]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[39]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[40]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[41]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[42]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[43]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[44]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[45]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[46]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[47]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 78
	L1D_total_cache_accesses = 49152
	L1D_total_cache_misses = 36864
	L1D_total_cache_miss_rate = 0.7500
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3245
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2313
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 932
ctas_completed 576, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
187, 187, 187, 187, 187, 187, 187, 187, 66, 66, 66, 66, 66, 66, 66, 66, 
gpgpu_n_tot_thrd_icount = 3063808
gpgpu_n_tot_w_icount = 95744
gpgpu_n_stall_shd_mem = 31744
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18432
gpgpu_n_mem_write_global = 30720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 163840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8192
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23552
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31929	W0_Idle:542713	W0_Scoreboard:618946	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93696
single_issue_nums: WS0:23936	WS1:23936	WS2:23936	WS3:23936	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 147456 {8:18432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1228800 {40:30720,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 737280 {40:18432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 245760 {8:30720,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 278 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 8 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23630 	23706 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25018 	22505 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30758 	8816 	4180 	2405 	1579 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2622      2619    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2620      2609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2620      2616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2622      2609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2618      2630    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2609      2621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2615      2624    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2604      2615    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2635      2626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2623    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2632      2627    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2632      2623    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2623      2620    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2616      2616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2619      2616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2610      2614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=607 dram_eff=0.8435
bk0: 64a 250648i bk1: 64a 250669i bk2: 0a 251094i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 250554 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0110595
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=612 dram_eff=0.8366
bk0: 64a 250680i bk1: 64a 250659i bk2: 0a 251094i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 250553 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0105498
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=609 dram_eff=0.8407
bk0: 64a 250655i bk1: 64a 250673i bk2: 0a 251096i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 250552 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0132141
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=615 dram_eff=0.8325
bk0: 64a 250681i bk1: 64a 250665i bk2: 0a 251096i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 250552 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0129353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=580 dram_eff=0.8828
bk0: 64a 250642i bk1: 64a 250641i bk2: 0a 251096i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 250552 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0181644
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=580 dram_eff=0.8828
bk0: 64a 250643i bk1: 64a 250639i bk2: 0a 251096i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 250552 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0185347
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=578 dram_eff=0.8858
bk0: 64a 250627i bk1: 64a 250643i bk2: 0a 251094i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 250554 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0189489
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=578 dram_eff=0.8858
bk0: 64a 250627i bk1: 64a 250643i bk2: 0a 251094i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 250554 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0194029
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=606 dram_eff=0.8449
bk0: 64a 250663i bk1: 64a 250704i bk2: 0a 251094i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 250553 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00890098
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=598 dram_eff=0.8562
bk0: 64a 250635i bk1: 64a 250666i bk2: 0a 251094i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 250554 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0094426
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=615 dram_eff=0.8325
bk0: 64a 250704i bk1: 64a 250707i bk2: 0a 251096i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 250551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0101595
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=602 dram_eff=0.8505
bk0: 64a 250675i bk1: 64a 250675i bk2: 0a 251096i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 250551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0105617
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=606 dram_eff=0.8449
bk0: 64a 250666i bk1: 64a 250679i bk2: 0a 251096i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 250551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00918772
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=622 dram_eff=0.8232
bk0: 64a 250685i bk1: 64a 250677i bk2: 0a 251096i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 250551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00874566
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=607 dram_eff=0.8435
bk0: 64a 250674i bk1: 64a 250687i bk2: 0a 251094i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 250554 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00875761
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=251096 n_nop=250966 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=623 dram_eff=0.8218
bk0: 64a 250652i bk1: 64a 250689i bk2: 0a 251094i bk3: 0a 251096i bk4: 0a 251096i bk5: 0a 251096i bk6: 0a 251096i bk7: 0a 251096i bk8: 0a 251096i bk9: 0a 251096i bk10: 0a 251096i bk11: 0a 251096i bk12: 0a 251096i bk13: 0a 251096i bk14: 0a 251096i bk15: 0a 251097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.002039 
total_CMD = 251096 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 250554 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251096 
n_nop = 250966 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898859

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 49152
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0833
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=49152
icnt_total_pkts_simt_to_mem=49152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49152
Req_Network_cycles = 52731
Req_Network_injected_packets_per_cycle =       0.9321 
Req_Network_conflicts_per_cycle =       0.5450
Req_Network_conflicts_per_cycle_util =       9.2250
Req_Bank_Level_Parallism =      15.7791
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4100
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0291

Reply_Network_injected_packets_num = 49152
Reply_Network_cycles = 52731
Reply_Network_injected_packets_per_cycle =        0.9321
Reply_Network_conflicts_per_cycle =        0.6029
Reply_Network_conflicts_per_cycle_util =       9.0777
Reply_Bank_Level_Parallism =      14.0354
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1869
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0194
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 142774 (inst/sec)
gpgpu_simulation_rate = 2511 (cycle/sec)
gpgpu_silicon_slowdown = 292712x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 5784
gpu_sim_insn = 376832
gpu_ipc =      65.1508
gpu_tot_sim_cycle = 58515
gpu_tot_sim_insn = 3375104
gpu_tot_ipc =      57.6793
gpu_tot_issued_cta = 640
gpu_occupancy = 21.8557% 
gpu_tot_occupancy = 21.3347% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7082
partiton_level_parallism_total  =       0.9100
partiton_level_parallism_util =      14.3719
partiton_level_parallism_util_total  =      15.6612
L2_BW  =      16.6559 GB/Sec
L2_BW_total  =      21.4029 GB/Sec
gpu_total_sim_rate=140629

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[1]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[2]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[3]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[4]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[5]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[6]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[7]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[8]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[9]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[10]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[11]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[12]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[13]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[14]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 109
	L1D_cache_core[15]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[16]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[17]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[18]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[19]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[20]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[21]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[22]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[23]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[24]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[25]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[26]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[27]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[28]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[29]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[30]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[31]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[32]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[33]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[34]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[35]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[36]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[37]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[38]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[39]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[40]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[41]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[42]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[43]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[44]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[45]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[46]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[47]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 79
	L1D_total_cache_accesses = 53248
	L1D_total_cache_misses = 40960
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3713
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2509
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1204
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
210, 210, 210, 210, 210, 210, 210, 210, 89, 89, 89, 89, 89, 89, 89, 89, 
gpgpu_n_tot_thrd_icount = 3440640
gpgpu_n_tot_w_icount = 107520
gpgpu_n_stall_shd_mem = 33792
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20480
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 163840
gpgpu_n_store_insn = 163840
gpgpu_n_shmem_insn = 196608
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24576
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34624	W0_Idle:597630	W0_Scoreboard:683246	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105472
single_issue_nums: WS0:26880	WS1:26880	WS2:26880	WS3:26880	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 163840 {8:20480,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 819200 {40:20480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 276 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 8 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25674 	25758 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27192 	24427 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	33281 	9647 	4637 	2677 	1592 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2882      2882    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2887      2873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2877      2878    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2885      2870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2878      2893    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2870      2876    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2874      2887    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2867      2871    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2899      2893    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2901      2881    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2896      2893    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2894      2881    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2881      2883    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2881      2884    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2878      2878    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2873      2879    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=607 dram_eff=0.8435
bk0: 64a 278191i bk1: 64a 278212i bk2: 0a 278637i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 278097 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0099663
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=612 dram_eff=0.8366
bk0: 64a 278223i bk1: 64a 278202i bk2: 0a 278637i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 278096 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00950693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=609 dram_eff=0.8407
bk0: 64a 278198i bk1: 64a 278216i bk2: 0a 278639i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 278095 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0119079
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=615 dram_eff=0.8325
bk0: 64a 278224i bk1: 64a 278208i bk2: 0a 278639i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 278095 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0116567
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=580 dram_eff=0.8828
bk0: 64a 278185i bk1: 64a 278184i bk2: 0a 278639i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 278095 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0163688
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=580 dram_eff=0.8828
bk0: 64a 278186i bk1: 64a 278182i bk2: 0a 278639i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 278095 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0167026
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=578 dram_eff=0.8858
bk0: 64a 278170i bk1: 64a 278186i bk2: 0a 278637i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 278097 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0170759
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=578 dram_eff=0.8858
bk0: 64a 278170i bk1: 64a 278186i bk2: 0a 278637i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 278097 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.017485
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=606 dram_eff=0.8449
bk0: 64a 278206i bk1: 64a 278247i bk2: 0a 278637i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 278096 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00802113
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=598 dram_eff=0.8562
bk0: 64a 278178i bk1: 64a 278209i bk2: 0a 278637i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 278097 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00850922
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=615 dram_eff=0.8325
bk0: 64a 278247i bk1: 64a 278250i bk2: 0a 278639i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 278094 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00915521
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=602 dram_eff=0.8505
bk0: 64a 278218i bk1: 64a 278218i bk2: 0a 278639i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 278094 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00951769
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=606 dram_eff=0.8449
bk0: 64a 278209i bk1: 64a 278222i bk2: 0a 278639i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 278094 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00827953
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=622 dram_eff=0.8232
bk0: 64a 278228i bk1: 64a 278220i bk2: 0a 278639i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 278094 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00788117
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=607 dram_eff=0.8435
bk0: 64a 278217i bk1: 64a 278230i bk2: 0a 278637i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 278097 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00789193
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=278639 n_nop=278509 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=623 dram_eff=0.8218
bk0: 64a 278195i bk1: 64a 278232i bk2: 0a 278637i bk3: 0a 278639i bk4: 0a 278639i bk5: 0a 278639i bk6: 0a 278639i bk7: 0a 278639i bk8: 0a 278639i bk9: 0a 278639i bk10: 0a 278639i bk11: 0a 278639i bk12: 0a 278639i bk13: 0a 278639i bk14: 0a 278639i bk15: 0a 278640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.001838 
total_CMD = 278639 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 278097 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278639 
n_nop = 278509 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00810009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 53248
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0769
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=53248
icnt_total_pkts_simt_to_mem=53248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 53248
Req_Network_cycles = 58515
Req_Network_injected_packets_per_cycle =       0.9100 
Req_Network_conflicts_per_cycle =       0.5300
Req_Network_conflicts_per_cycle_util =       9.1221
Req_Bank_Level_Parallism =      15.6612
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3857
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0284

Reply_Network_injected_packets_num = 53248
Reply_Network_cycles = 58515
Reply_Network_injected_packets_per_cycle =        0.9100
Reply_Network_conflicts_per_cycle =        0.5951
Reply_Network_conflicts_per_cycle_util =       9.1019
Reply_Bank_Level_Parallism =      13.9174
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1753
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0190
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 140629 (inst/sec)
gpgpu_simulation_rate = 2438 (cycle/sec)
gpgpu_silicon_slowdown = 301476x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 5783
gpu_sim_insn = 360448
gpu_ipc =      62.3289
gpu_tot_sim_cycle = 64298
gpu_tot_sim_insn = 3735552
gpu_tot_ipc =      58.0975
gpu_tot_issued_cta = 704
gpu_occupancy = 21.8778% 
gpu_tot_occupancy = 21.3812% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7083
partiton_level_parallism_total  =       0.8918
partiton_level_parallism_util =      14.4225
partiton_level_parallism_util_total  =      15.5657
L2_BW  =      16.6588 GB/Sec
L2_BW_total  =      20.9762 GB/Sec
gpu_total_sim_rate=143675

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[1]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[2]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[3]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[4]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[5]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[6]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[7]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[8]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[9]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[10]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[11]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[12]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[13]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[14]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[15]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[16]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[17]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[18]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[19]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[20]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[21]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[22]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 94
	L1D_cache_core[23]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[24]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[25]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[26]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[27]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[28]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[29]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[30]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[31]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[32]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[33]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[34]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[35]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[36]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[37]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[38]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[39]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[40]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[41]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[42]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[43]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[44]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[45]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[46]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[47]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 81
	L1D_total_cache_accesses = 57344
	L1D_total_cache_misses = 45056
	L1D_total_cache_miss_rate = 0.7857
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4242
	L1D_cache_data_port_util = 0.032
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2753
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1489
ctas_completed 704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
232, 232, 232, 232, 232, 232, 232, 232, 89, 89, 89, 89, 89, 89, 89, 89, 
gpgpu_n_tot_thrd_icount = 3801088
gpgpu_n_tot_w_icount = 118784
gpgpu_n_stall_shd_mem = 35840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22528
gpgpu_n_mem_write_global = 34816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 180224
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 229376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10240
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25600
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36864	W0_Idle:652507	W0_Scoreboard:747881	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:116736
single_issue_nums: WS0:29696	WS1:29696	WS2:29696	WS3:29696	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 180224 {8:22528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1392640 {40:34816,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 901120 {40:22528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 278528 {8:34816,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 275 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 8 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27843 	27685 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29392 	26323 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	35779 	10572 	5092 	2895 	1592 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3139      3141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3143      3131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3134      3136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3141      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3134      3153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3133      3138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3129      3144    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3130      3134    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3158      3150    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3165      3145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3155      3151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3155      3142    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3141      3145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3138      3145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3138      3141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3131      3143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=607 dram_eff=0.8435
bk0: 64a 305729i bk1: 64a 305750i bk2: 0a 306175i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 305635 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00906992
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=612 dram_eff=0.8366
bk0: 64a 305761i bk1: 64a 305740i bk2: 0a 306175i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 305634 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00865186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=609 dram_eff=0.8407
bk0: 64a 305736i bk1: 64a 305754i bk2: 0a 306177i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 305633 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0108369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=615 dram_eff=0.8325
bk0: 64a 305762i bk1: 64a 305746i bk2: 0a 306177i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 305633 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0106082
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=580 dram_eff=0.8828
bk0: 64a 305723i bk1: 64a 305722i bk2: 0a 306177i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 305633 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0148966
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=580 dram_eff=0.8828
bk0: 64a 305724i bk1: 64a 305720i bk2: 0a 306177i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 305633 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0152004
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=578 dram_eff=0.8858
bk0: 64a 305708i bk1: 64a 305724i bk2: 0a 306175i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 305635 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.01554
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=578 dram_eff=0.8858
bk0: 64a 305708i bk1: 64a 305724i bk2: 0a 306175i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 305635 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0159124
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=606 dram_eff=0.8449
bk0: 64a 305744i bk1: 64a 305785i bk2: 0a 306175i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 305634 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0072997
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=598 dram_eff=0.8562
bk0: 64a 305716i bk1: 64a 305747i bk2: 0a 306175i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 305635 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00774389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=615 dram_eff=0.8325
bk0: 64a 305785i bk1: 64a 305788i bk2: 0a 306177i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 305632 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00833178
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=602 dram_eff=0.8505
bk0: 64a 305756i bk1: 64a 305756i bk2: 0a 306177i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 305632 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00866166
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=606 dram_eff=0.8449
bk0: 64a 305747i bk1: 64a 305760i bk2: 0a 306177i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 305632 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00753486
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=622 dram_eff=0.8232
bk0: 64a 305766i bk1: 64a 305758i bk2: 0a 306177i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 305632 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00717232
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=607 dram_eff=0.8435
bk0: 64a 305755i bk1: 64a 305768i bk2: 0a 306175i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 305635 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00718212
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=306177 n_nop=306047 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=623 dram_eff=0.8218
bk0: 64a 305733i bk1: 64a 305770i bk2: 0a 306175i bk3: 0a 306177i bk4: 0a 306177i bk5: 0a 306177i bk6: 0a 306177i bk7: 0a 306177i bk8: 0a 306177i bk9: 0a 306177i bk10: 0a 306177i bk11: 0a 306177i bk12: 0a 306177i bk13: 0a 306177i bk14: 0a 306177i bk15: 0a 306178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.001672 
total_CMD = 306177 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 305635 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 306177 
n_nop = 306047 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00737155

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 57344
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0714
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34816
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=57344
icnt_total_pkts_simt_to_mem=57344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57344
Req_Network_cycles = 64298
Req_Network_injected_packets_per_cycle =       0.8918 
Req_Network_conflicts_per_cycle =       0.5165
Req_Network_conflicts_per_cycle_util =       9.0147
Req_Bank_Level_Parallism =      15.5657
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3644
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0279

Reply_Network_injected_packets_num = 57344
Reply_Network_cycles = 64298
Reply_Network_injected_packets_per_cycle =        0.8918
Reply_Network_conflicts_per_cycle =        0.5901
Reply_Network_conflicts_per_cycle_util =       9.1537
Reply_Bank_Level_Parallism =      13.8345
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1650
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0186
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 143675 (inst/sec)
gpgpu_simulation_rate = 2473 (cycle/sec)
gpgpu_silicon_slowdown = 297209x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 5770
gpu_sim_insn = 360448
gpu_ipc =      62.4693
gpu_tot_sim_cycle = 70068
gpu_tot_sim_insn = 4096000
gpu_tot_ipc =      58.4575
gpu_tot_issued_cta = 768
gpu_occupancy = 21.8181% 
gpu_tot_occupancy = 21.4157% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7099
partiton_level_parallism_total  =       0.8769
partiton_level_parallism_util =      15.4566
partiton_level_parallism_util_total  =      15.5584
L2_BW  =      16.6963 GB/Sec
L2_BW_total  =      20.6238 GB/Sec
gpu_total_sim_rate=141241

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[1]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[2]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[3]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 109
	L1D_cache_core[4]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[5]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[6]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[7]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[8]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[9]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[10]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[11]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[12]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 94
	L1D_cache_core[13]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[14]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[15]: Access = 1216, Miss = 1024, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[16]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[17]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[18]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[19]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[20]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[21]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[22]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[23]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[24]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[25]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[26]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[27]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[28]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[29]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[30]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[31]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[32]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[33]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[34]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[35]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[36]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[37]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[38]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[39]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[40]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[41]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[42]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[43]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[44]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[45]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[46]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[47]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 114
	L1D_total_cache_accesses = 61440
	L1D_total_cache_misses = 49152
	L1D_total_cache_miss_rate = 0.8000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4761
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36864

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2992
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1769
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
254, 254, 254, 254, 254, 254, 254, 254, 89, 89, 89, 89, 89, 89, 89, 89, 
gpgpu_n_tot_thrd_icount = 4161536
gpgpu_n_tot_w_icount = 130048
gpgpu_n_stall_shd_mem = 37888
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24576
gpgpu_n_mem_write_global = 36864
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196608
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 262144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26624
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39039	W0_Idle:707406	W0_Scoreboard:812531	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:128000
single_issue_nums: WS0:32512	WS1:32512	WS2:32512	WS3:32512	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 196608 {8:24576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1474560 {40:36864,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 294912 {8:36864,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 274 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30000 	29624 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	31623 	28188 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	38552 	11293 	5460 	3128 	1593 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3403      3406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3396      3394    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3396      3399    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3394      3390    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3395      3412    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3389      3400    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3391      3405    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3386      3396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3414      3414    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3424      3408    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3412      3416    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3414      3406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3401      3405    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3395      3409    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3399      3400    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3387      3406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=607 dram_eff=0.8435
bk0: 64a 333205i bk1: 64a 333226i bk2: 0a 333651i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 333111 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00832302
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=612 dram_eff=0.8366
bk0: 64a 333237i bk1: 64a 333216i bk2: 0a 333651i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 333110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00793939
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=609 dram_eff=0.8407
bk0: 64a 333212i bk1: 64a 333230i bk2: 0a 333653i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 333109 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00994446
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=615 dram_eff=0.8325
bk0: 64a 333238i bk1: 64a 333222i bk2: 0a 333653i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 333109 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00973466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=580 dram_eff=0.8828
bk0: 64a 333199i bk1: 64a 333198i bk2: 0a 333653i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 333109 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0136699
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=580 dram_eff=0.8828
bk0: 64a 333200i bk1: 64a 333196i bk2: 0a 333653i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 333109 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0139486
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=578 dram_eff=0.8858
bk0: 64a 333184i bk1: 64a 333200i bk2: 0a 333651i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 333111 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0142603
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=578 dram_eff=0.8858
bk0: 64a 333184i bk1: 64a 333200i bk2: 0a 333651i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 333111 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.014602
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=606 dram_eff=0.8449
bk0: 64a 333220i bk1: 64a 333261i bk2: 0a 333651i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 333110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00669858
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=598 dram_eff=0.8562
bk0: 64a 333192i bk1: 64a 333223i bk2: 0a 333651i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 333111 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00710618
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=615 dram_eff=0.8325
bk0: 64a 333261i bk1: 64a 333264i bk2: 0a 333653i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 333108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00764567
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=602 dram_eff=0.8505
bk0: 64a 333232i bk1: 64a 333232i bk2: 0a 333653i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 333108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00794838
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=606 dram_eff=0.8449
bk0: 64a 333223i bk1: 64a 333236i bk2: 0a 333653i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 333108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00691437
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=622 dram_eff=0.8232
bk0: 64a 333242i bk1: 64a 333234i bk2: 0a 333653i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 333108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00658169
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=607 dram_eff=0.8435
bk0: 64a 333231i bk1: 64a 333244i bk2: 0a 333651i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 333111 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00659068
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=333653 n_nop=333523 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=623 dram_eff=0.8218
bk0: 64a 333209i bk1: 64a 333246i bk2: 0a 333651i bk3: 0a 333653i bk4: 0a 333653i bk5: 0a 333653i bk6: 0a 333653i bk7: 0a 333653i bk8: 0a 333653i bk9: 0a 333653i bk10: 0a 333653i bk11: 0a 333653i bk12: 0a 333653i bk13: 0a 333653i bk14: 0a 333653i bk15: 0a 333654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.001535 
total_CMD = 333653 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 333111 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333653 
n_nop = 333523 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00676451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 61440
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36864
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=61440
icnt_total_pkts_simt_to_mem=61440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61440
Req_Network_cycles = 70068
Req_Network_injected_packets_per_cycle =       0.8769 
Req_Network_conflicts_per_cycle =       0.5056
Req_Network_conflicts_per_cycle_util =       8.9706
Req_Bank_Level_Parallism =      15.5584
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3469
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0274

Reply_Network_injected_packets_num = 61440
Reply_Network_cycles = 70068
Reply_Network_injected_packets_per_cycle =        0.8769
Reply_Network_conflicts_per_cycle =        0.5803
Reply_Network_conflicts_per_cycle_util =       9.1474
Reply_Bank_Level_Parallism =      13.8223
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1561
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0183
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 141241 (inst/sec)
gpgpu_simulation_rate = 2416 (cycle/sec)
gpgpu_silicon_slowdown = 304221x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 46 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 47 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 5783
gpu_sim_insn = 327680
gpu_ipc =      56.6626
gpu_tot_sim_cycle = 75851
gpu_tot_sim_insn = 4423680
gpu_tot_ipc =      58.3207
gpu_tot_issued_cta = 832
gpu_occupancy = 21.8335% 
gpu_tot_occupancy = 21.4465% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7083
partiton_level_parallism_total  =       0.8640
partiton_level_parallism_util =      14.1730
partiton_level_parallism_util_total  =      15.4639
L2_BW  =      16.6588 GB/Sec
L2_BW_total  =      20.3215 GB/Sec
gpu_total_sim_rate=142699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[1]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[2]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[3]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[4]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[5]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[6]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[7]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[8]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[9]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[10]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[11]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[12]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[13]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[14]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[15]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[16]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 94
	L1D_cache_core[17]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[18]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[19]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[20]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[21]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[22]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[23]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[24]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[25]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[26]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[27]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[28]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[29]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[30]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[31]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[32]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[33]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[34]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[35]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[36]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[37]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[38]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 109
	L1D_cache_core[39]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 109
	L1D_cache_core[40]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[41]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[42]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[43]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[44]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[45]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[46]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[47]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 115
	L1D_total_cache_accesses = 65536
	L1D_total_cache_misses = 53248
	L1D_total_cache_miss_rate = 0.8125
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5295
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38912

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3241
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2054
ctas_completed 832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 274, 274, 274, 274, 274, 274, 274, 109, 109, 109, 109, 109, 109, 109, 109, 
gpgpu_n_tot_thrd_icount = 4489216
gpgpu_n_tot_w_icount = 140288
gpgpu_n_stall_shd_mem = 39936
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26624
gpgpu_n_mem_write_global = 38912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 212992
gpgpu_n_store_insn = 212992
gpgpu_n_shmem_insn = 294912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27648
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41094	W0_Idle:763387	W0_Scoreboard:878551	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:138240
single_issue_nums: WS0:35072	WS1:35072	WS2:35072	WS3:35072	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212992 {8:26624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1556480 {40:38912,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1064960 {40:26624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 311296 {8:38912,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 272 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31939 	31781 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	33560 	30347 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	41267 	12073 	5875 	3314 	1593 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3662      3668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3655      3652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3654      3661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3653      3648    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3660      3678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3648      3656    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3658      3672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3646      3653    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3677      3678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3682      3666    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3674      3679    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3673      3665    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3660      3668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3655      3668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3658      3663    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3646      3664    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=607 dram_eff=0.8435
bk0: 64a 360743i bk1: 64a 360764i bk2: 0a 361189i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 360649 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00768845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=612 dram_eff=0.8366
bk0: 64a 360775i bk1: 64a 360754i bk2: 0a 361189i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 360648 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00733407
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=609 dram_eff=0.8407
bk0: 64a 360750i bk1: 64a 360768i bk2: 0a 361191i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 360647 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00918628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=615 dram_eff=0.8325
bk0: 64a 360776i bk1: 64a 360760i bk2: 0a 361191i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 360647 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00899247
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=580 dram_eff=0.8828
bk0: 64a 360737i bk1: 64a 360736i bk2: 0a 361191i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 360647 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0126277
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=580 dram_eff=0.8828
bk0: 64a 360738i bk1: 64a 360734i bk2: 0a 361191i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 360647 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0128851
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=578 dram_eff=0.8858
bk0: 64a 360722i bk1: 64a 360738i bk2: 0a 361189i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 360649 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0131731
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=578 dram_eff=0.8858
bk0: 64a 360722i bk1: 64a 360738i bk2: 0a 361189i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 360649 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0134887
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=606 dram_eff=0.8449
bk0: 64a 360758i bk1: 64a 360799i bk2: 0a 361189i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 360648 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00618786
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=598 dram_eff=0.8562
bk0: 64a 360730i bk1: 64a 360761i bk2: 0a 361189i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 360649 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00656439
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=615 dram_eff=0.8325
bk0: 64a 360799i bk1: 64a 360802i bk2: 0a 361191i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 360646 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00706275
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=602 dram_eff=0.8505
bk0: 64a 360770i bk1: 64a 360770i bk2: 0a 361191i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 360646 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00734238
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=606 dram_eff=0.8449
bk0: 64a 360761i bk1: 64a 360774i bk2: 0a 361191i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 360646 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0063872
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=622 dram_eff=0.8232
bk0: 64a 360780i bk1: 64a 360772i bk2: 0a 361191i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 360646 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00607989
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=607 dram_eff=0.8435
bk0: 64a 360769i bk1: 64a 360782i bk2: 0a 361189i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 360649 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00608819
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=361191 n_nop=361061 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=623 dram_eff=0.8218
bk0: 64a 360747i bk1: 64a 360784i bk2: 0a 361189i bk3: 0a 361191i bk4: 0a 361191i bk5: 0a 361191i bk6: 0a 361191i bk7: 0a 361191i bk8: 0a 361191i bk9: 0a 361191i bk10: 0a 361191i bk11: 0a 361191i bk12: 0a 361191i bk13: 0a 361191i bk14: 0a 361191i bk15: 0a 361192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.001418 
total_CMD = 361191 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 360649 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361191 
n_nop = 361061 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00624877

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 65536
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0625
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38912
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=65536
icnt_total_pkts_simt_to_mem=65536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 65536
Req_Network_cycles = 75851
Req_Network_injected_packets_per_cycle =       0.8640 
Req_Network_conflicts_per_cycle =       0.5003
Req_Network_conflicts_per_cycle_util =       8.9542
Req_Bank_Level_Parallism =      15.4639
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3347
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0270

Reply_Network_injected_packets_num = 65536
Reply_Network_cycles = 75851
Reply_Network_injected_packets_per_cycle =        0.8640
Reply_Network_conflicts_per_cycle =        0.5705
Reply_Network_conflicts_per_cycle_util =       9.0846
Reply_Bank_Level_Parallism =      13.7594
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1483
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0180
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 142699 (inst/sec)
gpgpu_simulation_rate = 2446 (cycle/sec)
gpgpu_silicon_slowdown = 300490x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 46 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 5785
gpu_sim_insn = 327680
gpu_ipc =      56.6430
gpu_tot_sim_cycle = 81636
gpu_tot_sim_insn = 4751360
gpu_tot_ipc =      58.2018
gpu_tot_issued_cta = 896
gpu_occupancy = 21.8297% 
gpu_tot_occupancy = 21.4727% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7080
partiton_level_parallism_total  =       0.8530
partiton_level_parallism_util =      13.9795
partiton_level_parallism_util_total  =      15.3679
L2_BW  =      16.6531 GB/Sec
L2_BW_total  =      20.0615 GB/Sec
gpu_total_sim_rate=143980

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[1]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[2]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[3]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[4]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[5]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[6]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[7]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[8]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[9]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[10]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[11]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[12]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[13]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 154
	L1D_cache_core[14]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[15]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[16]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[17]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[18]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[19]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[20]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[21]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 140
	L1D_cache_core[22]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[23]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[24]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[25]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[26]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[27]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[28]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[29]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[30]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[31]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 109
	L1D_cache_core[32]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[33]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[34]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[35]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[36]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[37]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[38]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[39]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[40]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[41]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[42]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[43]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[44]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[45]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[46]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[47]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 116
	L1D_total_cache_accesses = 69632
	L1D_total_cache_misses = 57344
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5861
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3521
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2340
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
294, 294, 294, 294, 294, 294, 294, 294, 109, 109, 109, 109, 109, 109, 109, 109, 
gpgpu_n_tot_thrd_icount = 4816896
gpgpu_n_tot_w_icount = 150528
gpgpu_n_stall_shd_mem = 41984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28672
gpgpu_n_mem_write_global = 40960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229376
gpgpu_n_store_insn = 229376
gpgpu_n_shmem_insn = 327680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 13312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43204	W0_Idle:819157	W0_Scoreboard:944023	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:148480
single_issue_nums: WS0:37632	WS1:37632	WS2:37632	WS3:37632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 229376 {8:28672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1638400 {40:40960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1146880 {40:28672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 327680 {8:40960,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 272 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34056 	33760 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	35735 	32268 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	43880 	12821 	6290 	3612 	1615 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3921      3929    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3916      3912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3913      3923    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3910      3905    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3919      3936    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3905      3916    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3916      3930    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3902      3912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3932      3936    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3940      3927    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3930      3939    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3929      3925    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3921      3929    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3912      3931    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3919      3926    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3903      3926    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=607 dram_eff=0.8435
bk0: 64a 388291i bk1: 64a 388312i bk2: 0a 388737i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 388197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00714361
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=612 dram_eff=0.8366
bk0: 64a 388323i bk1: 64a 388302i bk2: 0a 388737i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 388196 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00681434
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=609 dram_eff=0.8407
bk0: 64a 388298i bk1: 64a 388316i bk2: 0a 388739i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 388195 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00853529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=615 dram_eff=0.8325
bk0: 64a 388324i bk1: 64a 388308i bk2: 0a 388739i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 388195 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00835522
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=580 dram_eff=0.8828
bk0: 64a 388285i bk1: 64a 388284i bk2: 0a 388739i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 388195 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0117328
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=580 dram_eff=0.8828
bk0: 64a 388286i bk1: 64a 388282i bk2: 0a 388739i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 388195 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.011972
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=578 dram_eff=0.8858
bk0: 64a 388270i bk1: 64a 388286i bk2: 0a 388737i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 388197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0122396
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=578 dram_eff=0.8858
bk0: 64a 388270i bk1: 64a 388286i bk2: 0a 388737i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 388197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0125328
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=606 dram_eff=0.8449
bk0: 64a 388306i bk1: 64a 388347i bk2: 0a 388737i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 388196 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00574936
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=598 dram_eff=0.8562
bk0: 64a 388278i bk1: 64a 388309i bk2: 0a 388737i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 388197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00609921
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=615 dram_eff=0.8325
bk0: 64a 388347i bk1: 64a 388350i bk2: 0a 388739i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 388194 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00656224
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=602 dram_eff=0.8505
bk0: 64a 388318i bk1: 64a 388318i bk2: 0a 388739i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 388194 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00682206
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=606 dram_eff=0.8449
bk0: 64a 388309i bk1: 64a 388322i bk2: 0a 388739i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 388194 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00593457
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=622 dram_eff=0.8232
bk0: 64a 388328i bk1: 64a 388320i bk2: 0a 388739i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 388194 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00564903
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=607 dram_eff=0.8435
bk0: 64a 388317i bk1: 64a 388330i bk2: 0a 388737i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 388197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00565675
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=388739 n_nop=388609 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001317
n_activity=623 dram_eff=0.8218
bk0: 64a 388295i bk1: 64a 388332i bk2: 0a 388737i bk3: 0a 388739i bk4: 0a 388739i bk5: 0a 388739i bk6: 0a 388739i bk7: 0a 388739i bk8: 0a 388739i bk9: 0a 388739i bk10: 0a 388739i bk11: 0a 388739i bk12: 0a 388739i bk13: 0a 388739i bk14: 0a 388739i bk15: 0a 388740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.001317 
total_CMD = 388739 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 388197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 388739 
n_nop = 388609 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00580595

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 69632
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40960
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69632
icnt_total_pkts_simt_to_mem=69632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 69632
Req_Network_cycles = 81636
Req_Network_injected_packets_per_cycle =       0.8530 
Req_Network_conflicts_per_cycle =       0.4916
Req_Network_conflicts_per_cycle_util =       8.8572
Req_Bank_Level_Parallism =      15.3679
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3220
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0267

Reply_Network_injected_packets_num = 69632
Reply_Network_cycles = 81636
Reply_Network_injected_packets_per_cycle =        0.8530
Reply_Network_conflicts_per_cycle =        0.5639
Reply_Network_conflicts_per_cycle_util =       9.0408
Reply_Bank_Level_Parallism =      13.6748
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1427
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0178
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 143980 (inst/sec)
gpgpu_simulation_rate = 2473 (cycle/sec)
gpgpu_silicon_slowdown = 297209x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 46 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 47 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5902
gpu_sim_insn = 689920
gpu_ipc =     116.8960
gpu_tot_sim_cycle = 87538
gpu_tot_sim_insn = 5441280
gpu_tot_ipc =      62.1591
gpu_tot_issued_cta = 960
gpu_occupancy = 21.9677% 
gpu_tot_occupancy = 21.5093% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6940
partiton_level_parallism_total  =       0.8422
partiton_level_parallism_util =      13.0863
partiton_level_parallism_util_total  =      15.2205
L2_BW  =      16.3229 GB/Sec
L2_BW_total  =      19.8095 GB/Sec
gpu_total_sim_rate=151146

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[1]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[2]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[3]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[4]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[5]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[6]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[7]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[8]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[9]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[10]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[11]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[12]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[13]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[14]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[15]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[16]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[17]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[18]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[19]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[20]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[21]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[22]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[23]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[24]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[25]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[26]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[27]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[28]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[29]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[30]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[31]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[32]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 156
	L1D_cache_core[33]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[34]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[35]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[36]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[37]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[38]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[39]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[40]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[41]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[42]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[43]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[44]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[45]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[46]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[47]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 131
	L1D_total_cache_accesses = 73728
	L1D_total_cache_misses = 61440
	L1D_total_cache_miss_rate = 0.8333
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 6165
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43008

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3543
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2622
ctas_completed 960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
339, 339, 339, 339, 339, 339, 339, 339, 109, 109, 109, 109, 109, 109, 109, 109, 
gpgpu_n_tot_thrd_icount = 5554176
gpgpu_n_tot_w_icount = 173568
gpgpu_n_stall_shd_mem = 44032
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30720
gpgpu_n_mem_write_global = 43008
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 245760
gpgpu_n_store_insn = 245760
gpgpu_n_shmem_insn = 360448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14336
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29696
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48124	W0_Idle:874001	W0_Scoreboard:1018795	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:170040
single_issue_nums: WS0:43392	WS1:43392	WS2:43392	WS3:43392	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 245760 {8:30720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720320 {40:43008,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1228800 {40:30720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344064 {8:43008,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 271 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36986 	34926 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38856 	33243 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	46472 	13680 	6804 	3742 	1616 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4168      4176    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4164      4160    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4160      4170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4158      4154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4166      4189    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4151      4161    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4162      4181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4148      4156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4178      4183    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4187      4173    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4176      4186    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4175      4170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4166      4176    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4158      4176    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4165      4173    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       4149      4171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=607 dram_eff=0.8435
bk0: 64a 416395i bk1: 64a 416416i bk2: 0a 416841i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 416301 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00666198
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=612 dram_eff=0.8366
bk0: 64a 416427i bk1: 64a 416406i bk2: 0a 416841i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 416300 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00635491
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=609 dram_eff=0.8407
bk0: 64a 416402i bk1: 64a 416420i bk2: 0a 416843i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 416299 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00795983
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=615 dram_eff=0.8325
bk0: 64a 416428i bk1: 64a 416412i bk2: 0a 416843i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 416299 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0077919
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=580 dram_eff=0.8828
bk0: 64a 416389i bk1: 64a 416388i bk2: 0a 416843i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 416299 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0109418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=580 dram_eff=0.8828
bk0: 64a 416390i bk1: 64a 416386i bk2: 0a 416843i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 416299 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0111649
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=578 dram_eff=0.8858
bk0: 64a 416374i bk1: 64a 416390i bk2: 0a 416841i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 416301 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0114144
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=578 dram_eff=0.8858
bk0: 64a 416374i bk1: 64a 416390i bk2: 0a 416841i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 416301 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0116879
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=606 dram_eff=0.8449
bk0: 64a 416410i bk1: 64a 416451i bk2: 0a 416841i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 416300 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00536173
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=598 dram_eff=0.8562
bk0: 64a 416382i bk1: 64a 416413i bk2: 0a 416841i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 416301 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00568799
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=615 dram_eff=0.8325
bk0: 64a 416451i bk1: 64a 416454i bk2: 0a 416843i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 416298 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00611981
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=602 dram_eff=0.8505
bk0: 64a 416422i bk1: 64a 416422i bk2: 0a 416843i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 416298 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00636211
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=606 dram_eff=0.8449
bk0: 64a 416413i bk1: 64a 416426i bk2: 0a 416843i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 416298 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00553446
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=622 dram_eff=0.8232
bk0: 64a 416432i bk1: 64a 416424i bk2: 0a 416843i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 416298 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00526817
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=607 dram_eff=0.8435
bk0: 64a 416421i bk1: 64a 416434i bk2: 0a 416841i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 416301 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00527537
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=416843 n_nop=416713 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=623 dram_eff=0.8218
bk0: 64a 416399i bk1: 64a 416436i bk2: 0a 416841i bk3: 0a 416843i bk4: 0a 416843i bk5: 0a 416843i bk6: 0a 416843i bk7: 0a 416843i bk8: 0a 416843i bk9: 0a 416843i bk10: 0a 416843i bk11: 0a 416843i bk12: 0a 416843i bk13: 0a 416843i bk14: 0a 416843i bk15: 0a 416844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.001228 
total_CMD = 416843 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 416301 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 416843 
n_nop = 416713 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00541451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 73728
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43008
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=73728
icnt_total_pkts_simt_to_mem=73728
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 73728
Req_Network_cycles = 87538
Req_Network_injected_packets_per_cycle =       0.8422 
Req_Network_conflicts_per_cycle =       0.4795
Req_Network_conflicts_per_cycle_util =       8.6645
Req_Bank_Level_Parallism =      15.2205
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3069
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0263

Reply_Network_injected_packets_num = 73728
Reply_Network_cycles = 87538
Reply_Network_injected_packets_per_cycle =        0.8422
Reply_Network_conflicts_per_cycle =        0.5568
Reply_Network_conflicts_per_cycle_util =       8.9858
Reply_Bank_Level_Parallism =      13.5929
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1368
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0175
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 151146 (inst/sec)
gpgpu_simulation_rate = 2431 (cycle/sec)
gpgpu_silicon_slowdown = 302344x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fa04e000000
-local mem base_addr = 0x00007fa04c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 5909
gpu_sim_insn = 689920
gpu_ipc =     116.7575
gpu_tot_sim_cycle = 93447
gpu_tot_sim_insn = 6131200
gpu_tot_ipc =      65.6115
gpu_tot_issued_cta = 1024
gpu_occupancy = 21.9950% 
gpu_tot_occupancy = 21.5428% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6932
partiton_level_parallism_total  =       0.8328
partiton_level_parallism_util =      12.8805
partiton_level_parallism_util_total  =      15.0763
L2_BW  =      16.3036 GB/Sec
L2_BW_total  =      19.5878 GB/Sec
gpu_total_sim_rate=161347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 152
	L1D_cache_core[1]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[2]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[3]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[4]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[5]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[6]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[7]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[8]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[9]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[10]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 156
	L1D_cache_core[11]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[12]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[13]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 171
	L1D_cache_core[14]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[15]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[16]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[17]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[18]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[19]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[20]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[21]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[22]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[23]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[24]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[25]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[26]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[27]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[28]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[29]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[30]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[31]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[32]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[33]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[34]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[35]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[36]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[37]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[38]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[39]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[40]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[41]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[42]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[43]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[44]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[45]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[46]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[47]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 132
	L1D_total_cache_accesses = 77824
	L1D_total_cache_misses = 65536
	L1D_total_cache_miss_rate = 0.8421
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 6461
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3557
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2904
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
384, 384, 384, 384, 384, 384, 384, 384, 154, 154, 154, 154, 154, 154, 154, 154, 
gpgpu_n_tot_thrd_icount = 6291456
gpgpu_n_tot_w_icount = 196608
gpgpu_n_stall_shd_mem = 46080
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32768
gpgpu_n_mem_write_global = 45056
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 393216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30720
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53043	W0_Idle:928849	W0_Scoreboard:1093780	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:191600
single_issue_nums: WS0:49152	WS1:49152	WS2:49152	WS3:49152	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 262144 {8:32768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1802240 {40:45056,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360448 {8:45056,}
maxmflatency = 600 
max_icnt2mem_latency = 159 
maxmrqlatency = 20 
max_icnt2sh_latency = 145 
averagemflatency = 269 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:629 	237 	584 	560 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39973 	36035 	1816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	41978 	34217 	1629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	48942 	14786 	7235 	3831 	1616 	1312 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4412      4422    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4413      4412    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4405      4417    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4407      4405    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4413      4435    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4403      4410    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4409      4428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4396      4403    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4423      4429    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4434      4424    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4420      4430    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4422      4420    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4410      4420    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4406      4429    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4409      4417    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       4396      4423    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        589       587       426       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        591       590       462       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        590       588       399       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        576       592       464       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        593       593       370       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        598       597       474       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        584       596       390       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        600       600       477       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        587       587       406       424         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        597       584       452       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        588       587       421       435         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        589       587       418       381         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        579       578       427       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        583       581       490       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        587       586       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        580       581       460       424         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=607 dram_eff=0.8435
bk0: 64a 444533i bk1: 64a 444554i bk2: 0a 444979i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.903226
Bank_Level_Parallism_Col = 1.882129
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.882129 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 444439 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00624072
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=612 dram_eff=0.8366
bk0: 64a 444565i bk1: 64a 444544i bk2: 0a 444979i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865019
Bank_Level_Parallism_Col = 1.843809
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.843809 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 444438 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00595306
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=609 dram_eff=0.8407
bk0: 64a 444540i bk1: 64a 444558i bk2: 0a 444981i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875236
Bank_Level_Parallism_Col = 1.854167
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854167 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 444437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0074565
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=615 dram_eff=0.8325
bk0: 64a 444566i bk1: 64a 444550i bk2: 0a 444981i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855238
Bank_Level_Parallism_Col = 1.833969
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833969 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 444437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00729919
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=580 dram_eff=0.8828
bk0: 64a 444527i bk1: 64a 444526i bk2: 0a 444981i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934701
Bank_Level_Parallism_Col = 1.914019
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914019 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 444437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0102499
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=580 dram_eff=0.8828
bk0: 64a 444528i bk1: 64a 444524i bk2: 0a 444981i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936567
Bank_Level_Parallism_Col = 1.915888
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.915888 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 444437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0104589
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=578 dram_eff=0.8858
bk0: 64a 444512i bk1: 64a 444528i bk2: 0a 444979i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 444439 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0106926
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=578 dram_eff=0.8858
bk0: 64a 444512i bk1: 64a 444528i bk2: 0a 444979i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958955
Bank_Level_Parallism_Col = 1.938318
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.938318 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 444439 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0109488
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=606 dram_eff=0.8449
bk0: 64a 444548i bk1: 64a 444589i bk2: 0a 444979i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832692
Bank_Level_Parallism_Col = 1.811175
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811175 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 444438 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00502269
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=598 dram_eff=0.8562
bk0: 64a 444520i bk1: 64a 444551i bk2: 0a 444979i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922642
Bank_Level_Parallism_Col = 1.901701
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.901701 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 444439 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00532832
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=615 dram_eff=0.8325
bk0: 64a 444589i bk1: 64a 444592i bk2: 0a 444981i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.765049
Bank_Level_Parallism_Col = 1.743191
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743191 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 444436 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00573283
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=602 dram_eff=0.8505
bk0: 64a 444560i bk1: 64a 444560i bk2: 0a 444981i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.844106
Bank_Level_Parallism_Col = 1.822857
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822857 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 444436 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00595981
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=606 dram_eff=0.8449
bk0: 64a 444551i bk1: 64a 444564i bk2: 0a 444981i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850095
Bank_Level_Parallism_Col = 1.828897
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828897 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 444436 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00518449
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=622 dram_eff=0.8232
bk0: 64a 444570i bk1: 64a 444562i bk2: 0a 444981i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828244
Bank_Level_Parallism_Col = 1.806883
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806883 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 444436 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00493504
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=607 dram_eff=0.8435
bk0: 64a 444559i bk1: 64a 444572i bk2: 0a 444979i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837165
Bank_Level_Parallism_Col = 1.815739
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.815739 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 444439 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00494178
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=444981 n_nop=444851 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=623 dram_eff=0.8218
bk0: 64a 444537i bk1: 64a 444574i bk2: 0a 444979i bk3: 0a 444981i bk4: 0a 444981i bk5: 0a 444981i bk6: 0a 444981i bk7: 0a 444981i bk8: 0a 444981i bk9: 0a 444981i bk10: 0a 444981i bk11: 0a 444981i bk12: 0a 444981i bk13: 0a 444981i bk14: 0a 444981i bk15: 0a 444982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868321
Bank_Level_Parallism_Col = 1.847036
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847036 

BW Util details:
bwutil = 0.001151 
total_CMD = 444981 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 444439 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 444981 
n_nop = 444851 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00507213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 77824
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=77824
icnt_total_pkts_simt_to_mem=77824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 77824
Req_Network_cycles = 93447
Req_Network_injected_packets_per_cycle =       0.8328 
Req_Network_conflicts_per_cycle =       0.4699
Req_Network_conflicts_per_cycle_util =       8.5074
Req_Bank_Level_Parallism =      15.0763
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2938
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0260

Reply_Network_injected_packets_num = 77824
Reply_Network_cycles = 93447
Reply_Network_injected_packets_per_cycle =        0.8328
Reply_Network_conflicts_per_cycle =        0.5530
Reply_Network_conflicts_per_cycle_util =       8.9672
Reply_Bank_Level_Parallism =      13.5041
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1313
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0174
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 161347 (inst/sec)
gpgpu_simulation_rate = 2459 (cycle/sec)
gpgpu_silicon_slowdown = 298901x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
