

================================================================
== Vivado HLS Report for 'output_result_9'
================================================================
* Date:           Sun Apr 28 16:05:28 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|       ?|    no    |
        | + Loop 1.1          |    ?|    ?|         1|          -|          -|       ?|    no    |
        | + Loop 1.2          |    ?|    ?|         ?|          -|          -| 2 ~ 32 |    no    |
        |  ++ Loop 1.2.1      |    ?|    ?|         ?|          -|          -|  1 ~ 8 |    no    |
        |   +++ Loop 1.2.1.1  |    ?|    ?|         2|          1|          1|       ?|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     619|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     215|    -|
|Register         |        -|      -|     438|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     438|     834|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |base_addr_d1_1_fu_427_p2        |     +    |      0|  0|  39|          32|           9|
    |base_addr_d2_1_fu_456_p2        |     +    |      0|  0|  39|          32|           5|
    |base_addr_fu_355_p2             |     +    |      0|  0|  32|          32|          32|
    |i_fu_442_p2                     |     +    |      0|  0|  38|          31|           1|
    |sum_i_i_fu_412_p2               |     +    |      0|  0|  41|          34|          34|
    |tmp1_i_i_fu_349_p2              |     +    |      0|  0|  32|          32|          32|
    |tmp_1_i_i_fu_403_p2             |     +    |      0|  0|  40|          33|          33|
    |tn_fu_370_p2                    |     +    |      0|  0|   9|           2|           1|
    |tr_divS_fu_393_p2               |     +    |      0|  0|  38|          31|           1|
    |tmp_607_i_i_i_fu_283_p2         |     -    |      0|  0|  39|           5|          32|
    |tmp_609_i_i_i_fu_305_p2         |     -    |      0|  0|  39|           5|          32|
    |tmp_610_i_i_i_fu_319_p2         |     -    |      0|  0|  39|          10|          32|
    |ap_block_pp0_stage0_11001       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_259                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_560                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op78_write_state5  |    and   |      0|  0|   2|           1|           1|
    |tmp_611_i_i_i_fu_324_p2         |   icmp   |      0|  0|  20|          32|           2|
    |tmp_615_i_i_i_fu_365_p2         |   icmp   |      0|  0|  20|          32|          32|
    |tmp_616_i_i_i_fu_388_p2         |   icmp   |      0|  0|  20|          32|          32|
    |tmp_618_i_i_i_fu_437_p2         |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |cLoops_fu_289_p3                |  select  |      0|  0|  32|           1|           5|
    |nLoops_fu_330_p3                |  select  |      0|  0|  32|           1|           2|
    |rLoops_fu_311_p3                |  select  |      0|  0|  32|           1|           5|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 619|         420|         364|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  59|         14|    1|         14|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_18_load_i_i_reg_245  |  15|          3|   16|         48|
    |ap_sig_ioackin_m_axi_outputs_AWREADY          |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_outputs_WREADY           |   9|          2|    1|          2|
    |base_addr_d2_0_i_i_i_reg_212                  |   9|          2|   32|         64|
    |base_addr_d2_reg_191                          |   9|          2|   32|         64|
    |cntl_V_blk_n                                  |   9|          2|    1|          2|
    |i_0_i_i_i_i_reg_234                           |   9|          2|   31|         62|
    |inputs_offset_c_blk_n                         |   9|          2|    1|          2|
    |outputs_blk_n_AW                              |   9|          2|    1|          2|
    |outputs_blk_n_B                               |   9|          2|    1|          2|
    |outputs_blk_n_W                               |   9|          2|    1|          2|
    |outputs_offset_blk_n                          |   9|          2|    1|          2|
    |tn_0_i_i_i_i_reg_201                          |   9|          2|    2|          4|
    |tr_divS_0_i_i_i_i_reg_223                     |   9|          2|   31|         62|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 215|         48|  155|        339|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  13|   0|   13|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_18_load_i_i_reg_245  |  16|   0|   16|          0|
    |ap_reg_ioackin_m_axi_outputs_AWREADY          |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_outputs_WREADY           |   1|   0|    1|          0|
    |base_addr_d2_0_i_i_i_reg_212                  |  32|   0|   32|          0|
    |base_addr_d2_1_reg_555                        |  32|   0|   32|          0|
    |base_addr_d2_reg_191                          |  32|   0|   32|          0|
    |cLoops_reg_481                                |  32|   0|   32|          0|
    |i_0_i_i_i_i_reg_234                           |  31|   0|   31|          0|
    |nLoops_reg_492                                |  32|   0|   32|          0|
    |outputs_addr_reg_525                          |  32|   0|   32|          0|
    |outputs_offset_cast_s_reg_462                 |  18|   0|   33|         15|
    |rLoops_reg_487                                |  32|   0|   32|          0|
    |sext_cast_i_i_reg_467                         |  31|   0|   34|          3|
    |tmp_13_reg_510                                |   1|   0|    1|          0|
    |tmp_19_reg_475                                |  32|   0|   32|          0|
    |tmp_618_i_i_i_reg_536                         |   1|   0|    1|          0|
    |tn_0_i_i_i_i_reg_201                          |   2|   0|    2|          0|
    |tn_reg_505                                    |   2|   0|    2|          0|
    |tr_divS_0_i_i_i_i_reg_223                     |  31|   0|   31|          0|
    |tr_divS_reg_520                               |  31|   0|   31|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 438|   0|  456|         18|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  output_result.9  | return value |
|m_axi_outputs_AWVALID      | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWREADY      |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWADDR       | out |   32|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWID         | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWLEN        | out |   32|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWSIZE       | out |    3|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWBURST      | out |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWLOCK       | out |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWCACHE      | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWPROT       | out |    3|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWQOS        | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWREGION     | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWUSER       | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WVALID       | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WREADY       |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WDATA        | out |   16|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WSTRB        | out |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WLAST        | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WID          | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WUSER        | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARVALID      | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARREADY      |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARADDR       | out |   32|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARID         | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARLEN        | out |   32|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARSIZE       | out |    3|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARBURST      | out |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARLOCK       | out |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARCACHE      | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARPROT       | out |    3|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARQOS        | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARREGION     | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARUSER       | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RVALID       |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RREADY       | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RDATA        |  in |   16|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RLAST        |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RID          |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RUSER        |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RRESP        |  in |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_BVALID       |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_BREADY       | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_BRESP        |  in |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_BID          |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_BUSER        |  in |    1|    m_axi   |      outputs      |    pointer   |
|outputs_offset_dout        |  in |   31|   ap_fifo  |   outputs_offset  |    pointer   |
|outputs_offset_empty_n     |  in |    1|   ap_fifo  |   outputs_offset  |    pointer   |
|outputs_offset_read        | out |    1|   ap_fifo  |   outputs_offset  |    pointer   |
|inputs_offset_c_dout       |  in |   18|   ap_fifo  |  inputs_offset_c  |    pointer   |
|inputs_offset_c_empty_n    |  in |    1|   ap_fifo  |  inputs_offset_c  |    pointer   |
|inputs_offset_c_read       | out |    1|   ap_fifo  |  inputs_offset_c  |    pointer   |
|output_buffer_0_V_dout     |  in |   16|   ap_fifo  | output_buffer_0_V |    pointer   |
|output_buffer_0_V_empty_n  |  in |    1|   ap_fifo  | output_buffer_0_V |    pointer   |
|output_buffer_0_V_read     | out |    1|   ap_fifo  | output_buffer_0_V |    pointer   |
|output_buffer_1_V_dout     |  in |   16|   ap_fifo  | output_buffer_1_V |    pointer   |
|output_buffer_1_V_empty_n  |  in |    1|   ap_fifo  | output_buffer_1_V |    pointer   |
|output_buffer_1_V_read     | out |    1|   ap_fifo  | output_buffer_1_V |    pointer   |
|result_buffer_V_dout       |  in |    1|   ap_fifo  |  result_buffer_V  |    pointer   |
|result_buffer_V_empty_n    |  in |    1|   ap_fifo  |  result_buffer_V  |    pointer   |
|result_buffer_V_read       | out |    1|   ap_fifo  |  result_buffer_V  |    pointer   |
|result_c_V_dout            |  in |   32|   ap_fifo  |     result_c_V    |    pointer   |
|result_c_V_empty_n         |  in |    1|   ap_fifo  |     result_c_V    |    pointer   |
|result_c_V_read            | out |    1|   ap_fifo  |     result_c_V    |    pointer   |
|result_r_V_dout            |  in |   32|   ap_fifo  |     result_r_V    |    pointer   |
|result_r_V_empty_n         |  in |    1|   ap_fifo  |     result_r_V    |    pointer   |
|result_r_V_read            | out |    1|   ap_fifo  |     result_r_V    |    pointer   |
|result_n_V_dout            |  in |   32|   ap_fifo  |     result_n_V    |    pointer   |
|result_n_V_empty_n         |  in |    1|   ap_fifo  |     result_n_V    |    pointer   |
|result_n_V_read            | out |    1|   ap_fifo  |     result_n_V    |    pointer   |
|cntl_V_din                 | out |    1|   ap_fifo  |       cntl_V      |    pointer   |
|cntl_V_full_n              |  in |    1|   ap_fifo  |       cntl_V      |    pointer   |
|cntl_V_write               | out |    1|   ap_fifo  |       cntl_V      |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp)
	4  / (tmp)
4 --> 
	5  / true
5 --> 
	6  / (tmp_615_i_i_i)
	2  / (!tmp_615_i_i_i & tmp_20)
6 --> 
	7  / (tmp_616_i_i_i)
	5  / (!tmp_616_i_i_i)
7 --> 
	8  / true
8 --> 
	10  / (!tmp_618_i_i_i)
	9  / (tmp_618_i_i_i)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str27, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str27, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %inputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_fifo.i31P(i31* %outputs_offset)"   --->   Operation 26 'read' 'outputs_offset_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str27, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %inputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.83ns)   --->   "%inputs_offset_c_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %inputs_offset_c)"   --->   Operation 36 'read' 'inputs_offset_c_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0_V, half* %output_buffer_1_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str27, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%outputs_offset_cast_s = zext i18 %inputs_offset_c_read to i33" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 39 'zext' 'outputs_offset_cast_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_cast_i_i = zext i31 %outputs_offset_read to i34" [mobile_net_hls_v1/conv.hpp:845->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 40 'zext' 'sext_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i.i" [mobile_net_hls_v1/conv.hpp:845->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.i" [mobile_net_hls_v1/conv.hpp:847->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %result_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:848->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 43 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %._crit_edge.i.i.i" [mobile_net_hls_v1/conv.hpp:848->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.83ns)   --->   "%result_n_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:853->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 45 'nbread' 'result_n_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_19 = extractvalue { i1, i32 } %result_n_V_read, 1" [mobile_net_hls_v1/conv.hpp:853->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 46 'extractvalue' 'tmp_19' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 47 [1/1] (1.83ns)   --->   "%result_c_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_c_V)" [mobile_net_hls_v1/conv.hpp:851->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 47 'nbread' 'result_c_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_17 = extractvalue { i1, i32 } %result_c_V_read, 1" [mobile_net_hls_v1/conv.hpp:851->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 48 'extractvalue' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.83ns)   --->   "%result_r_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_r_V)" [mobile_net_hls_v1/conv.hpp:852->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 49 'nbread' 'result_r_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_18 = extractvalue { i1, i32 } %result_r_V_read, 1" [mobile_net_hls_v1/conv.hpp:852->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 50 'extractvalue' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_17, i32 31)" [mobile_net_hls_v1/conv.hpp:855->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 51 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.01ns)   --->   "%tmp_607_i_i_i = sub nsw i32 16, %tmp_17" [mobile_net_hls_v1/conv.hpp:855->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 52 'sub' 'tmp_607_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.44ns)   --->   "%cLoops = select i1 %tmp_9, i32 16, i32 %tmp_607_i_i_i" [mobile_net_hls_v1/conv.hpp:855->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 53 'select' 'cLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_18, i32 31)" [mobile_net_hls_v1/conv.hpp:856->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 54 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.01ns)   --->   "%tmp_609_i_i_i = sub nsw i32 16, %tmp_18" [mobile_net_hls_v1/conv.hpp:856->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 55 'sub' 'tmp_609_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.44ns)   --->   "%rLoops = select i1 %tmp_10, i32 16, i32 %tmp_609_i_i_i" [mobile_net_hls_v1/conv.hpp:856->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 56 'select' 'rLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.01ns)   --->   "%tmp_610_i_i_i = sub nsw i32 512, %tmp_19" [mobile_net_hls_v1/conv.hpp:857->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 57 'sub' 'tmp_610_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.99ns)   --->   "%tmp_611_i_i_i = icmp sgt i32 %tmp_610_i_i_i, 2" [mobile_net_hls_v1/conv.hpp:857->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 58 'icmp' 'tmp_611_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.44ns)   --->   "%nLoops = select i1 %tmp_611_i_i_i, i32 2, i32 %tmp_610_i_i_i" [mobile_net_hls_v1/conv.hpp:857->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 59 'select' 'nLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_11 = shl i32 %tmp_19, 8" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 60 'shl' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_12 = shl i32 %tmp_18, 4" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 61 'shl' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1_i_i = add i32 %tmp_12, %tmp_11" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 62 'add' 'tmp1_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%base_addr = add i32 %tmp1_i_i, %tmp_17" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 63 'add' 'base_addr' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%base_addr_d2 = phi i32 [ %base_addr, %0 ], [ %base_addr_d1_1, %9 ]"   --->   Operation 65 'phi' 'base_addr_d2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tn_0_i_i_i_i = phi i2 [ 0, %0 ], [ %tn, %9 ]"   --->   Operation 66 'phi' 'tn_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tn_0_i_cast_i_i_i = zext i2 %tn_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 67 'zext' 'tn_0_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.99ns)   --->   "%tmp_615_i_i_i = icmp slt i32 %tn_0_i_cast_i_i_i, %nLoops" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 68 'icmp' 'tmp_615_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.54ns)   --->   "%tn = add i2 %tn_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 69 'add' 'tn' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_615_i_i_i, label %2, label %"copy_output_fbuffer2mem<16, 2, 16, 16, 256, 1>.exit.i.i.i"" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_951_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str89)" [mobile_net_hls_v1/conv.hpp:813->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 71 'specregionbegin' 'tmp_951_i_i_i' <Predicate = (tmp_615_i_i_i)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 32, i32 17, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:814->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 72 'speclooptripcount' <Predicate = (tmp_615_i_i_i)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i2 %tn_0_i_i_i_i to i1" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 73 'trunc' 'tmp_13' <Predicate = (tmp_615_i_i_i)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 74 'br' <Predicate = (tmp_615_i_i_i)> <Delay = 0.65>
ST_5 : Operation 75 [1/1] (1.83ns)   --->   "%result_buffer_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %result_buffer_V)" [mobile_net_hls_v1/conv.hpp:862->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 75 'nbread' 'result_buffer_V_read' <Predicate = (!tmp_615_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_20 = extractvalue { i1, i1 } %result_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:862->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 76 'extractvalue' 'tmp_20' <Predicate = (!tmp_615_i_i_i)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %._crit_edge1.i.i.i, label %.exit" [mobile_net_hls_v1/conv.hpp:864->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 77 'br' <Predicate = (!tmp_615_i_i_i)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:866->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 78 'write' <Predicate = (!tmp_615_i_i_i & !tmp_20)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 79 'ret' <Predicate = (!tmp_615_i_i_i & !tmp_20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%base_addr_d2_0_i_i_i = phi i32 [ %base_addr_d2, %2 ], [ %base_addr_d2_1, %8 ]"   --->   Operation 80 'phi' 'base_addr_d2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tr_divS_0_i_i_i_i = phi i31 [ 0, %2 ], [ %tr_divS, %8 ]"   --->   Operation 81 'phi' 'tr_divS_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tr_divS_0_i_cast_i_i = zext i31 %tr_divS_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 82 'zext' 'tr_divS_0_i_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.99ns)   --->   "%tmp_616_i_i_i = icmp slt i32 %tr_divS_0_i_cast_i_i, %rLoops" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 83 'icmp' 'tmp_616_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.00ns)   --->   "%tr_divS = add i31 %tr_divS_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 84 'add' 'tr_divS' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_616_i_i_i, label %4, label %9" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_cast_i_i = sext i32 %base_addr_d2_0_i_i_i to i33" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 86 'sext' 'tmp_cast_i_i' <Predicate = (tmp_616_i_i_i)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.01ns)   --->   "%tmp_1_i_i = add i33 %outputs_offset_cast_s, %tmp_cast_i_i" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 87 'add' 'tmp_1_i_i' <Predicate = (tmp_616_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1_cast_i_i = sext i33 %tmp_1_i_i to i34" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 88 'sext' 'tmp_1_cast_i_i' <Predicate = (tmp_616_i_i_i)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.01ns)   --->   "%sum_i_i = add i34 %sext_cast_i_i, %tmp_1_cast_i_i" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 89 'add' 'sum_i_i' <Predicate = (tmp_616_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%sum_cast_i_i = sext i34 %sum_i_i to i64" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 90 'sext' 'sum_cast_i_i' <Predicate = (tmp_616_i_i_i)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%outputs_addr = getelementptr half* %outputs, i64 %sum_cast_i_i" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 91 'getelementptr' 'outputs_addr' <Predicate = (tmp_616_i_i_i)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.01ns)   --->   "%base_addr_d1_1 = add nsw i32 %base_addr_d2, 256" [mobile_net_hls_v1/conv.hpp:827->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 92 'add' 'base_addr_d1_1' <Predicate = (!tmp_616_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str89, i32 %tmp_951_i_i_i)" [mobile_net_hls_v1/conv.hpp:828->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 93 'specregionend' 'empty_24' <Predicate = (!tmp_616_i_i_i)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 94 'br' <Predicate = (!tmp_616_i_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_954_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str90)" [mobile_net_hls_v1/conv.hpp:817->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 95 'specregionbegin' 'tmp_954_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 8, i32 4, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:819->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 96 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (3.67ns)   --->   "%outputs_addr_i_i_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.halfP(half* %outputs_addr, i32 %cLoops)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 97 'writereq' 'outputs_addr_i_i_wr_s' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 98 [1/1] (0.65ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 7> <Delay = 1.63>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i = phi i31 [ 0, %4 ], [ %i, %7 ]"   --->   Operation 99 'phi' 'i_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%i_0_i_cast_i_i_i = zext i31 %i_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 100 'zext' 'i_0_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.99ns)   --->   "%tmp_618_i_i_i = icmp slt i32 %i_0_i_cast_i_i_i, %cLoops" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 101 'icmp' 'tmp_618_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.00ns)   --->   "%i = add i31 %i_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 102 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_618_i_i_i, label %6, label %8" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %branch1.i.i.i, label %branch0.i.i.i" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 104 'br' <Predicate = (tmp_618_i_i_i)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (1.63ns)   --->   "%output_buffer_0_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_0_V)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 105 'nbread' 'output_buffer_0_V_r' <Predicate = (tmp_618_i_i_i & !tmp_13)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_16 = extractvalue { i1, half } %output_buffer_0_V_r, 1" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 106 'extractvalue' 'tmp_16' <Predicate = (tmp_618_i_i_i & !tmp_13)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.65ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 107 'br' <Predicate = (tmp_618_i_i_i & !tmp_13)> <Delay = 0.65>
ST_8 : Operation 108 [1/1] (1.63ns)   --->   "%output_buffer_1_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_1_V)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 108 'nbread' 'output_buffer_1_V_r' <Predicate = (tmp_618_i_i_i & tmp_13)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_15 = extractvalue { i1, half } %output_buffer_1_V_r, 1" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 109 'extractvalue' 'tmp_15' <Predicate = (tmp_618_i_i_i & tmp_13)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.65ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 110 'br' <Predicate = (tmp_618_i_i_i & tmp_13)> <Delay = 0.65>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_955_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str91)" [mobile_net_hls_v1/conv.hpp:821->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 111 'specregionbegin' 'tmp_955_i_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:822->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 112 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_18_load_i_i = phi half [ %tmp_15, %branch1.i.i.i ], [ %tmp_16, %branch0.i.i.i ]"   --->   Operation 113 'phi' 'tmp_18_load_i_i' <Predicate = (tmp_618_i_i_i)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (3.67ns)   --->   "call void @_ssdm_op_Write.m_axi.halfP(half* %outputs_addr, half %tmp_18_load_i_i, i2 -1)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 114 'write' <Predicate = (tmp_618_i_i_i)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str91, i32 %tmp_955_i_i_i)" [mobile_net_hls_v1/conv.hpp:824->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 115 'specregionend' 'empty' <Predicate = (tmp_618_i_i_i)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 116 'br' <Predicate = (tmp_618_i_i_i)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.67>
ST_10 : Operation 117 [5/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 117 'writeresp' 'outputs_addr_i_i_wr_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 118 [1/1] (1.01ns)   --->   "%base_addr_d2_1 = add nsw i32 %base_addr_d2_0_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:825->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 118 'add' 'base_addr_d2_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.67>
ST_11 : Operation 119 [4/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 119 'writeresp' 'outputs_addr_i_i_wr_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.67>
ST_12 : Operation 120 [3/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 120 'writeresp' 'outputs_addr_i_i_wr_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 3.67>
ST_13 : Operation 121 [2/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 121 'writeresp' 'outputs_addr_i_i_wr_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 3.67>
ST_14 : Operation 122 [1/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 122 'writeresp' 'outputs_addr_i_i_wr_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str90, i32 %tmp_954_i_i_i)" [mobile_net_hls_v1/conv.hpp:826->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 123 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs_offset_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15           (specinterface    ) [ 000000000000000]
StgValue_16           (specinterface    ) [ 000000000000000]
StgValue_17           (specinterface    ) [ 000000000000000]
StgValue_18           (specinterface    ) [ 000000000000000]
StgValue_19           (specinterface    ) [ 000000000000000]
StgValue_20           (specinterface    ) [ 000000000000000]
StgValue_21           (specinterface    ) [ 000000000000000]
StgValue_22           (specinterface    ) [ 000000000000000]
StgValue_23           (specinterface    ) [ 000000000000000]
StgValue_24           (specinterface    ) [ 000000000000000]
StgValue_25           (specinterface    ) [ 000000000000000]
outputs_offset_read   (read             ) [ 000000000000000]
StgValue_27           (specinterface    ) [ 000000000000000]
StgValue_28           (specinterface    ) [ 000000000000000]
StgValue_29           (specinterface    ) [ 000000000000000]
StgValue_30           (specinterface    ) [ 000000000000000]
StgValue_31           (specinterface    ) [ 000000000000000]
StgValue_32           (specinterface    ) [ 000000000000000]
StgValue_33           (specinterface    ) [ 000000000000000]
StgValue_34           (specinterface    ) [ 000000000000000]
StgValue_35           (specinterface    ) [ 000000000000000]
inputs_offset_c_read  (read             ) [ 000000000000000]
StgValue_37           (specmemcore      ) [ 000000000000000]
StgValue_38           (specinterface    ) [ 000000000000000]
outputs_offset_cast_s (zext             ) [ 001111111111111]
sext_cast_i_i         (zext             ) [ 001111111111111]
StgValue_41           (br               ) [ 000000000000000]
StgValue_42           (br               ) [ 000000000000000]
tmp                   (nbreadreq        ) [ 001111111111111]
StgValue_44           (br               ) [ 000000000000000]
result_n_V_read       (nbread           ) [ 000000000000000]
tmp_19                (extractvalue     ) [ 000010000000000]
result_c_V_read       (nbread           ) [ 000000000000000]
tmp_17                (extractvalue     ) [ 000000000000000]
result_r_V_read       (nbread           ) [ 000000000000000]
tmp_18                (extractvalue     ) [ 000000000000000]
tmp_9                 (bitselect        ) [ 000000000000000]
tmp_607_i_i_i         (sub              ) [ 000000000000000]
cLoops                (select           ) [ 000001111111111]
tmp_10                (bitselect        ) [ 000000000000000]
tmp_609_i_i_i         (sub              ) [ 000000000000000]
rLoops                (select           ) [ 000001111111111]
tmp_610_i_i_i         (sub              ) [ 000000000000000]
tmp_611_i_i_i         (icmp             ) [ 000000000000000]
nLoops                (select           ) [ 000001111111111]
tmp_11                (shl              ) [ 000000000000000]
tmp_12                (shl              ) [ 000000000000000]
tmp1_i_i              (add              ) [ 000000000000000]
base_addr             (add              ) [ 001111111111111]
StgValue_64           (br               ) [ 001111111111111]
base_addr_d2          (phi              ) [ 000001111111111]
tn_0_i_i_i_i          (phi              ) [ 000001000000000]
tn_0_i_cast_i_i_i     (zext             ) [ 000000000000000]
tmp_615_i_i_i         (icmp             ) [ 001111111111111]
tn                    (add              ) [ 001111111111111]
StgValue_70           (br               ) [ 000000000000000]
tmp_951_i_i_i         (specregionbegin  ) [ 000000111111111]
StgValue_72           (speclooptripcount) [ 000000000000000]
tmp_13                (trunc            ) [ 000000111111111]
StgValue_74           (br               ) [ 001111111111111]
result_buffer_V_read  (nbread           ) [ 000000000000000]
tmp_20                (extractvalue     ) [ 001111111111111]
StgValue_77           (br               ) [ 000000000000000]
StgValue_78           (write            ) [ 000000000000000]
StgValue_79           (ret              ) [ 000000000000000]
base_addr_d2_0_i_i_i  (phi              ) [ 000000111110000]
tr_divS_0_i_i_i_i     (phi              ) [ 000000100000000]
tr_divS_0_i_cast_i_i  (zext             ) [ 000000000000000]
tmp_616_i_i_i         (icmp             ) [ 001111111111111]
tr_divS               (add              ) [ 001111111111111]
StgValue_85           (br               ) [ 000000000000000]
tmp_cast_i_i          (sext             ) [ 000000000000000]
tmp_1_i_i             (add              ) [ 000000000000000]
tmp_1_cast_i_i        (sext             ) [ 000000000000000]
sum_i_i               (add              ) [ 000000000000000]
sum_cast_i_i          (sext             ) [ 000000000000000]
outputs_addr          (getelementptr    ) [ 000000011111111]
base_addr_d1_1        (add              ) [ 001111111111111]
empty_24              (specregionend    ) [ 000000000000000]
StgValue_94           (br               ) [ 001111111111111]
tmp_954_i_i_i         (specregionbegin  ) [ 000000001111111]
StgValue_96           (speclooptripcount) [ 000000000000000]
outputs_addr_i_i_wr_s (writereq         ) [ 000000000000000]
StgValue_98           (br               ) [ 001111111111111]
i_0_i_i_i_i           (phi              ) [ 000000001000000]
i_0_i_cast_i_i_i      (zext             ) [ 000000000000000]
tmp_618_i_i_i         (icmp             ) [ 001111111111111]
i                     (add              ) [ 001111111111111]
StgValue_103          (br               ) [ 000000000000000]
StgValue_104          (br               ) [ 000000000000000]
output_buffer_0_V_r   (nbread           ) [ 000000000000000]
tmp_16                (extractvalue     ) [ 001111111111111]
StgValue_107          (br               ) [ 001111111111111]
output_buffer_1_V_r   (nbread           ) [ 000000000000000]
tmp_15                (extractvalue     ) [ 001111111111111]
StgValue_110          (br               ) [ 001111111111111]
tmp_955_i_i_i         (specregionbegin  ) [ 000000000000000]
StgValue_112          (specpipeline     ) [ 000000000000000]
tmp_18_load_i_i       (phi              ) [ 000000001100000]
StgValue_114          (write            ) [ 000000000000000]
empty                 (specregionend    ) [ 000000000000000]
StgValue_116          (br               ) [ 001111111111111]
base_addr_d2_1        (add              ) [ 001111100001111]
outputs_addr_i_i_wr_1 (writeresp        ) [ 000000000000000]
empty_23              (specregionend    ) [ 000000000000000]
StgValue_124          (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_buffer_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_buffer_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_buffer_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_c_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_c_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="result_r_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_r_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="result_n_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_n_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cntl_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i18P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="outputs_offset_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="0"/>
<pin id="114" dir="0" index="1" bw="31" slack="0"/>
<pin id="115" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="inputs_offset_c_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="18" slack="0"/>
<pin id="120" dir="0" index="1" bw="18" slack="0"/>
<pin id="121" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_c_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_nbreadreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="result_n_V_read_nbread_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="33" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_n_V_read/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="result_c_V_read_nbread_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="33" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_c_V_read/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="result_r_V_read_nbread_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="33" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_r_V_read/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="result_buffer_V_read_nbread_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_buffer_V_read/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_78_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_78/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_writeresp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="1"/>
<pin id="167" dir="0" index="2" bw="32" slack="3"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="outputs_addr_i_i_wr_s/7 outputs_addr_i_i_wr_1/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="output_buffer_0_V_r_nbread_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="17" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_0_V_r/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="output_buffer_1_V_r_nbread_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="17" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_1_V_r/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="StgValue_114_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="3"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="0" index="3" bw="1" slack="0"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_114/9 "/>
</bind>
</comp>

<comp id="191" class="1005" name="base_addr_d2_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d2 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="base_addr_d2_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr_d2/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tn_0_i_i_i_i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tn_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="tn_0_i_i_i_i_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn_0_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="212" class="1005" name="base_addr_d2_0_i_i_i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="3"/>
<pin id="214" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="base_addr_d2_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="base_addr_d2_0_i_i_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr_d2_0_i_i_i/6 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tr_divS_0_i_i_i_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="1"/>
<pin id="225" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tr_divS_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="tr_divS_0_i_i_i_i_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="31" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr_divS_0_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_0_i_i_i_i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="1"/>
<pin id="236" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_0_i_i_i_i_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="31" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_18_load_i_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="247" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18_load_i_i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_18_load_i_i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="16" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_18_load_i_i/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="outputs_offset_cast_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="18" slack="0"/>
<pin id="257" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="outputs_offset_cast_s/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_cast_i_i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="31" slack="0"/>
<pin id="261" dir="1" index="1" bw="34" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast_i_i/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_19_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="33" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_17_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="33" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_18_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="33" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_9_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_607_i_i_i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_607_i_i_i/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="cLoops_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cLoops/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_10_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_609_i_i_i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_609_i_i_i/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="rLoops_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rLoops/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_610_i_i_i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_610_i_i_i/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_611_i_i_i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_611_i_i_i/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="nLoops_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nLoops/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_11_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_12_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp1_i_i_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1_i_i/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="base_addr_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tn_0_i_cast_i_i_i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tn_0_i_cast_i_i_i/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_615_i_i_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_615_i_i_i/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tn_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tn/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_13_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_20_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tr_divS_0_i_cast_i_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tr_divS_0_i_cast_i_i/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_616_i_i_i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="2"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_616_i_i_i/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tr_divS_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_divS/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_cast_i_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_i_i/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_1_i_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="18" slack="5"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i_i/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_1_cast_i_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="33" slack="0"/>
<pin id="410" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast_i_i/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sum_i_i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="31" slack="5"/>
<pin id="414" dir="0" index="1" bw="33" slack="0"/>
<pin id="415" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i_i/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sum_cast_i_i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="34" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast_i_i/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="outputs_addr_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputs_addr/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="base_addr_d1_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="0" index="1" bw="10" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr_d1_1/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="i_0_i_cast_i_i_i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_i_cast_i_i_i/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_618_i_i_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="4"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_618_i_i_i/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="i_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="31" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_16_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="17" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_15_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="17" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="base_addr_d2_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="3"/>
<pin id="458" dir="0" index="1" bw="6" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr_d2_1/10 "/>
</bind>
</comp>

<comp id="462" class="1005" name="outputs_offset_cast_s_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="33" slack="5"/>
<pin id="464" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="outputs_offset_cast_s "/>
</bind>
</comp>

<comp id="467" class="1005" name="sext_cast_i_i_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="34" slack="5"/>
<pin id="469" dir="1" index="1" bw="34" slack="5"/>
</pin_list>
<bind>
<opset="sext_cast_i_i "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_19_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="481" class="1005" name="cLoops_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="3"/>
<pin id="483" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cLoops "/>
</bind>
</comp>

<comp id="487" class="1005" name="rLoops_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="2"/>
<pin id="489" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rLoops "/>
</bind>
</comp>

<comp id="492" class="1005" name="nLoops_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nLoops "/>
</bind>
</comp>

<comp id="497" class="1005" name="base_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="tn_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tn "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_13_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="3"/>
<pin id="512" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tr_divS_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="31" slack="0"/>
<pin id="522" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tr_divS "/>
</bind>
</comp>

<comp id="525" class="1005" name="outputs_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="outputs_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="base_addr_d1_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d1_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_618_i_i_i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_618_i_i_i "/>
</bind>
</comp>

<comp id="540" class="1005" name="i_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="31" slack="0"/>
<pin id="542" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_16_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="1"/>
<pin id="547" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_15_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="555" class="1005" name="base_addr_d2_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="82" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="84" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="86" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="98" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="100" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="100" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="106" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="108" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="190"><net_src comp="110" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="200"><net_src comp="194" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="221"><net_src comp="191" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="226"><net_src comp="88" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="88" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="254"><net_src comp="248" pin="4"/><net_sink comp="182" pin=2"/></net>

<net id="258"><net_src comp="118" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="112" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="132" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="138" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="144" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="267" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="267" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="275" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="58" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="271" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="271" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="297" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="319" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="271" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="66" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="338" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="267" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="205" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="205" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="70" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="205" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="150" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="227" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="227" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="90" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="215" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="0" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="191" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="92" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="238" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="238" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="90" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="170" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="176" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="212" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="255" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="470"><net_src comp="259" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="478"><net_src comp="263" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="484"><net_src comp="289" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="490"><net_src comp="311" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="495"><net_src comp="330" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="500"><net_src comp="355" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="508"><net_src comp="370" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="513"><net_src comp="376" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="523"><net_src comp="393" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="528"><net_src comp="421" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="534"><net_src comp="427" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="539"><net_src comp="437" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="442" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="548"><net_src comp="448" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="553"><net_src comp="452" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="558"><net_src comp="456" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="215" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs | {7 9 10 11 12 13 14 }
	Port: cntl_V | {5 }
 - Input state : 
	Port: output_result.9 : outputs | {}
	Port: output_result.9 : outputs_offset | {1 }
	Port: output_result.9 : inputs_offset_c | {1 }
	Port: output_result.9 : output_buffer_0_V | {8 }
	Port: output_result.9 : output_buffer_1_V | {8 }
	Port: output_result.9 : result_buffer_V | {3 5 }
	Port: output_result.9 : result_c_V | {4 }
	Port: output_result.9 : result_r_V | {4 }
	Port: output_result.9 : result_n_V | {3 }
	Port: output_result.9 : cntl_V | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		tmp_9 : 1
		tmp_607_i_i_i : 1
		cLoops : 2
		tmp_10 : 1
		tmp_609_i_i_i : 1
		rLoops : 2
		tmp_611_i_i_i : 1
		nLoops : 2
		tmp_12 : 1
		tmp1_i_i : 1
		base_addr : 2
	State 5
		tn_0_i_cast_i_i_i : 1
		tmp_615_i_i_i : 2
		tn : 1
		StgValue_70 : 3
		tmp_13 : 1
		StgValue_77 : 1
	State 6
		tr_divS_0_i_cast_i_i : 1
		tmp_616_i_i_i : 2
		tr_divS : 1
		StgValue_85 : 3
		tmp_cast_i_i : 1
		tmp_1_i_i : 2
		tmp_1_cast_i_i : 3
		sum_i_i : 4
		sum_cast_i_i : 5
		outputs_addr : 6
	State 7
	State 8
		i_0_i_cast_i_i_i : 1
		tmp_618_i_i_i : 2
		i : 1
		StgValue_103 : 3
	State 9
		StgValue_114 : 1
		empty : 1
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |           tmp1_i_i_fu_349          |    0    |    32   |
|          |          base_addr_fu_355          |    0    |    32   |
|          |              tn_fu_370             |    0    |    9    |
|          |           tr_divS_fu_393           |    0    |    38   |
|    add   |          tmp_1_i_i_fu_403          |    0    |    39   |
|          |           sum_i_i_fu_412           |    0    |    40   |
|          |        base_addr_d1_1_fu_427       |    0    |    39   |
|          |              i_fu_442              |    0    |    38   |
|          |        base_addr_d2_1_fu_456       |    0    |    39   |
|----------|------------------------------------|---------|---------|
|          |        tmp_607_i_i_i_fu_283        |    0    |    39   |
|    sub   |        tmp_609_i_i_i_fu_305        |    0    |    39   |
|          |        tmp_610_i_i_i_fu_319        |    0    |    39   |
|----------|------------------------------------|---------|---------|
|          |            cLoops_fu_289           |    0    |    32   |
|  select  |            rLoops_fu_311           |    0    |    32   |
|          |            nLoops_fu_330           |    0    |    32   |
|----------|------------------------------------|---------|---------|
|          |        tmp_611_i_i_i_fu_324        |    0    |    20   |
|   icmp   |        tmp_615_i_i_i_fu_365        |    0    |    20   |
|          |        tmp_616_i_i_i_fu_388        |    0    |    20   |
|          |        tmp_618_i_i_i_fu_437        |    0    |    20   |
|----------|------------------------------------|---------|---------|
|   read   |   outputs_offset_read_read_fu_112  |    0    |    0    |
|          |  inputs_offset_c_read_read_fu_118  |    0    |    0    |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_nbreadreq_fu_124        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |    result_n_V_read_nbread_fu_132   |    0    |    0    |
|          |    result_c_V_read_nbread_fu_138   |    0    |    0    |
|  nbread  |    result_r_V_read_nbread_fu_144   |    0    |    0    |
|          | result_buffer_V_read_nbread_fu_150 |    0    |    0    |
|          |  output_buffer_0_V_r_nbread_fu_170 |    0    |    0    |
|          |  output_buffer_1_V_r_nbread_fu_176 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      StgValue_78_write_fu_156      |    0    |    0    |
|          |      StgValue_114_write_fu_182     |    0    |    0    |
|----------|------------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_164        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |    outputs_offset_cast_s_fu_255    |    0    |    0    |
|          |        sext_cast_i_i_fu_259        |    0    |    0    |
|   zext   |      tn_0_i_cast_i_i_i_fu_361      |    0    |    0    |
|          |     tr_divS_0_i_cast_i_i_fu_384    |    0    |    0    |
|          |       i_0_i_cast_i_i_i_fu_433      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_19_fu_263           |    0    |    0    |
|          |            tmp_17_fu_267           |    0    |    0    |
|extractvalue|            tmp_18_fu_271           |    0    |    0    |
|          |            tmp_20_fu_380           |    0    |    0    |
|          |            tmp_16_fu_448           |    0    |    0    |
|          |            tmp_15_fu_452           |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|            tmp_9_fu_275            |    0    |    0    |
|          |            tmp_10_fu_297           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|    shl   |            tmp_11_fu_338           |    0    |    0    |
|          |            tmp_12_fu_343           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |            tmp_13_fu_376           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         tmp_cast_i_i_fu_399        |    0    |    0    |
|   sext   |        tmp_1_cast_i_i_fu_408       |    0    |    0    |
|          |         sum_cast_i_i_fu_417        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   599   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    base_addr_d1_1_reg_531   |   32   |
| base_addr_d2_0_i_i_i_reg_212|   32   |
|    base_addr_d2_1_reg_555   |   32   |
|     base_addr_d2_reg_191    |   32   |
|      base_addr_reg_497      |   32   |
|        cLoops_reg_481       |   32   |
|     i_0_i_i_i_i_reg_234     |   31   |
|          i_reg_540          |   31   |
|        nLoops_reg_492       |   32   |
|     outputs_addr_reg_525    |   16   |
|outputs_offset_cast_s_reg_462|   33   |
|        rLoops_reg_487       |   32   |
|    sext_cast_i_i_reg_467    |   34   |
|        tmp_13_reg_510       |    1   |
|        tmp_15_reg_550       |   16   |
|        tmp_16_reg_545       |   16   |
|   tmp_18_load_i_i_reg_245   |   16   |
|        tmp_19_reg_475       |   32   |
|    tmp_618_i_i_i_reg_536    |    1   |
|     tn_0_i_i_i_i_reg_201    |    2   |
|          tn_reg_505         |    2   |
|  tr_divS_0_i_i_i_i_reg_223  |   31   |
|       tr_divS_reg_520       |   31   |
+-----------------------------+--------+
|            Total            |   549  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_164 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.656  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   599  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   549  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   549  |   599  |
+-----------+--------+--------+--------+
