# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" \
"../../../../project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" \
"../../../../project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" \
"../../../../project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" \
"../../../../../ALU.v" \
"../../../../../ImmGen.v" \
"../../../../../cpu.v" \
"../../../../../cpuDownload.v" \
"../../../../../register_32_32.v" \
"../../../../../pdu-v1.1.v" \
"../../../../project_1.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
