set_global_assignment -name VERILOG_FILE "fpga-aura/src/tb_aura.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/src/i2s_encoder.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/src/i2s_decoder.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/src/aura.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/src/actblinker.v"

set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM_modules/IKAOPM_timinggen.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM_modules/IKAOPM_timer.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM_modules/IKAOPM_reg.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM_modules/IKAOPM_primitives.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM_modules/IKAOPM_pg.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM_modules/IKAOPM_op.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM_modules/IKAOPM_noise.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM_modules/IKAOPM_lfo.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM_modules/IKAOPM_eg.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM_modules/IKAOPM_acc.v"
set_global_assignment -name VERILOG_FILE "fpga-aura/IKAOPM_ice40/IKAOPM_ice40-2289b30c743ea64340b5ab13eda9d1b75552ea97/HDL/IKAOPM.v"