\subsection{Verilog Code}
\subsubsection{MT9V034 and Al422b Test Code} \label{mt9v034TestCode}
\textbf{Top Module:}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/mt9v034_test_top.v}
\doublespacing

\par
\textbf{Local Data Buffer:}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/mt9v034_test_buffer.v}
\doublespacing

\par
\subsubsection{Custom IP Top Module} \label{customIPtop}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/nu_nu_rangefinder_vga_v1_0.v}
\doublespacing

\par
\subsubsection{Custom IP Instantiated File} \label{customIPaxi}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/nu_nu_rangefinder_vga_v1_0_S00_AXI.v}
\doublespacing