--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml gest_cassaforte.twx gest_cassaforte.ncd -o
gest_cassaforte.twr gest_cassaforte.pcf

Design file:              gest_cassaforte.ncd
Physical constraint file: gest_cassaforte.pcf
Device,package,speed:     xc6slx4,csg225,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
key_1<0>    |    2.467(R)|      SLOW  |   -0.937(R)|      FAST  |clk_BUFGP         |   0.000|
key_1<1>    |    1.637(R)|      SLOW  |   -0.324(R)|      SLOW  |clk_BUFGP         |   0.000|
key_1<2>    |    1.675(R)|      SLOW  |   -0.329(R)|      SLOW  |clk_BUFGP         |   0.000|
key_1<3>    |    2.574(R)|      SLOW  |   -0.950(R)|      FAST  |clk_BUFGP         |   0.000|
key_2<0>    |    1.777(R)|      SLOW  |   -0.476(R)|      SLOW  |clk_BUFGP         |   0.000|
key_2<1>    |    1.917(R)|      SLOW  |   -0.669(R)|      SLOW  |clk_BUFGP         |   0.000|
key_2<2>    |    1.716(R)|      SLOW  |   -0.381(R)|      SLOW  |clk_BUFGP         |   0.000|
key_2<3>    |    1.858(R)|      SLOW  |   -0.562(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    1.238(R)|      SLOW  |    0.208(R)|      SLOW  |clk_BUFGP         |   0.000|
s_key_1     |    2.026(R)|      SLOW  |   -0.614(R)|      FAST  |clk_BUFGP         |   0.000|
s_key_2     |    2.016(R)|      SLOW  |   -0.667(R)|      FAST  |clk_BUFGP         |   0.000|
sens_porta  |    1.123(R)|      SLOW  |    0.287(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
apertura    |         7.156(R)|      SLOW  |         3.781(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.726|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 23 21:49:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



