part:
    vendor:  'Texas Instruments'
    name:  'DAC3854'
    interface:
        - spi:
            clock:
                - SCK:
                    max_freq: '20 MHz'
            data:
                - MOSI:
                    setup: 0.700
                    hold: 0.500
                    type: 'source-synchronous'
                - CS_F:
                    setup: 0.700
                    hold: 0.500
                    type: 'source-synchronous'
                - MISO:
                    cko_max: 1.500
                    cko_min: 1.400
                    type: 'source-synchronous-round-trip'

device:
    vendor: 'Xilinx'
    name: 'ultrascale+'
    interface:
        - dac_control:
            - O_DAC_SPI_DATA:
                clock:
                    launch:
                        name:  'internal_clock'
                        freq:  '100 MHz'
                    capture:
                        name:  'O_DAC_SCLK'
                        freq:  '20 MHz'
                    edges:
                        setup:
                            - 7: 'c'
                        hold:
                            - 7: 'a'
            - O_DAC_CS_F:
                clock:
                    launch:
                        name:  'internal_clock'
                        freq:  '100 MHz'
                    capture:
                        name:  'O_DAC_SCLK'
                        freq:  '20 MHz'
                    edges:
                        setup:
                            - 7: 'c'
                        hold:
                            - 7: 'a'
            - I_DAC_SPI_DATA:
                clock:
                    launch:
                        name:  'O_DAC_SCLK'
                        freq:  '20 MHz'
                        edge: 2
                    capture:
                        name:  'internal_clock'
                        freq:  '100 MHz'
                        edge:
                            setup: k
                            hold: a
                    edges:
                        setup:
                            - 2: 'k'
                        hold:
                            - 2: 'a'
             - O_DAC_SCLK
                

board:
    trace:
        - write_data:
            from_device: 'O_DAC_SPI_DATA'
            to_part: 'MOSI'
            delay:
                max: 0.534
                min: 0.200
        - chip_select:
            from_device: 'O_DAC_CS_F'
            to_part: 'CS_F'
            delay:
                max: 0.678
                min: 0.150
        - read_data:
            from_part: 'MISO'
            to_device: 'I_DAC_SPI_DATA'
            delay:
                max: 0.471
                min: 0.100
        - clock:
            from_device: 'O_DAC_SCLK'
            to_part: 'SCK'
            delay:
                max: 0.600
                min: 0.200
