// Seed: 2317762472
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_6;
  assign id_5 = 1;
  type_8(
      id_2, 1, id_4
  );
endmodule
